
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
å
+Loading parts and site information from %s
36*device2H
4/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
ô
!Parsing RTL primitives file [%s]
14*netlist2^
J/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
¢
*Finished parsing RTL primitives file [%s]
11*netlist2^
J/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
>
"No user IP repositories specified
1154*coregenZ19-1704
|
"Loaded Vivado IP repository '%s'.
1332*coregen2<
(/opt/Xilinx/2013.4/Vivado/2013.4/data/ip2default:defaultZ19-2313
£
Command: %s
53*	vivadotcl2{
gsynth_design -top vivado_activity_thread_ap_dexp_13_full_dsp -part xc7z045ffg900-2 -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
–
%IP '%s' is locked. Locked reason: %s
1260*coregen2>
*vivado_activity_thread_ap_dexp_13_full_dsp2default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0452default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0452default:defaultZ17-349
ú
%s*synth2å
xStarting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 767.691 ; gain = 160.395
2default:default
ß
synthesizing module '%s'638*oasys2>
*vivado_activity_thread_ap_dexp_13_full_dsp2default:default2ó
Ä/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/synth/vivado_activity_thread_ap_dexp_13_full_dsp.vhd2default:default2
702default:default8@Z8-638
∞
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
floating_point_v7_02default:default2ê
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
1082default:default2
U02default:default2'
floating_point_v7_02default:default2ó
Ä/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/synth/vivado_activity_thread_ap_dexp_13_full_dsp.vhd2default:default2
1912default:default8@Z8-3491
ú
synthesizing module '%s'638*oasys27
#floating_point_v7_0__parameterized02default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-638
º
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2+
floating_point_v7_0_viv2default:default2î
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
2982default:default2
i_synth2default:default2+
floating_point_v7_0_viv2default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2332default:default8@Z8-3491
§
synthesizing module '%s'638*oasys2;
'floating_point_v7_0_viv__parameterized02default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-638
Ö
synthesizing module '%s'638*oasys2&
xbip_pipe_v3_0_viv2default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys2&
xbip_pipe_v3_0_viv2default:default2
12default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2
flt_exp2default:default2é
˜/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd2default:default2
1832default:default8@Z8-638
È
null assignment ignored3449*oasys2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd2default:default2
88752default:default8@Z8-3919
î
synthesizing module '%s'638*oasys2'
flt_exp_specialcase2default:default2ö
É/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_specialcase.vhd2default:default2
2082default:default8@Z8-638
â
synthesizing module '%s'638*oasys2"
special_detect2default:default2î
˝/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2
delay2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ï
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized12default:default2
12default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2
delay2default:default2
22default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
á
synthesizing module '%s'638*oasys2)
delay__parameterized02default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ï
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized32default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized32default:default2
22default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized02default:default2
22default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2"
special_detect2default:default2
32default:default2
12default:default2î
˝/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2

compare_gt2default:default2ê
˘/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-638
É
synthesizing module '%s'638*oasys2
carry_chain2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
	CARRYS_FD2default:default2
FDE2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3072default:default8@Z8-113
á
synthesizing module '%s'638*oasys2)
delay__parameterized12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ï
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized52default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized52default:default2
32default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized12default:default2
32default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
á
synthesizing module '%s'638*oasys2)
delay__parameterized22default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ï
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized72default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized72default:default2
32default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized22default:default2
32default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
∏
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2
carry_chain2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
æ
%done synthesizing module '%s' (%s#%s)256*oasys2
carry_chain2default:default2
42default:default2
12default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2

compare_gt2default:default2
52default:default2
12default:default2ê
˘/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-256
á
synthesizing module '%s'638*oasys2)
delay__parameterized32default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ï
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized92default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized92default:default2
52default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized32default:default2
52default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
á
synthesizing module '%s'638*oasys2)
delay__parameterized42default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized112default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized112default:default2
52default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized42default:default2
52default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys2'
flt_exp_specialcase2default:default2
62default:default2
12default:default2ö
É/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_specialcase.vhd2default:default2
2082default:default8@Z8-256
î
synthesizing module '%s'638*oasys2#
flt_to_fix_conv2default:default2û
á/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_to_fix_conv/flt_to_fix_conv.vhd2default:default2
2342default:default8@Z8-638
á
synthesizing module '%s'638*oasys2)
delay__parameterized52default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized132default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized132default:default2
62default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized52default:default2
62default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
á
synthesizing module '%s'638*oasys2)
delay__parameterized62default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized152default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized152default:default2
62default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized62default:default2
62default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ô
synthesizing module '%s'638*oasys22
special_detect__parameterized02default:default2î
˝/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-638
á
synthesizing module '%s'638*oasys2!
compare_eq_im2default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
ì
synthesizing module '%s'638*oasys2/
carry_chain__parameterized02default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
á
synthesizing module '%s'638*oasys2)
delay__parameterized72default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized172default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized172default:default2
62default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized72default:default2
62default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
»
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized02default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized02default:default2
62default:default2
12default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¡
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default2!
compare_eq_im2default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
¬
%done synthesizing module '%s' (%s#%s)256*oasys2!
compare_eq_im2default:default2
72default:default2
12default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
á
synthesizing module '%s'638*oasys2)
delay__parameterized82default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized192default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized192default:default2
72default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized82default:default2
72default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys22
special_detect__parameterized02default:default2
72default:default2
12default:default2î
˝/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-256
˘
synthesizing module '%s'638*oasys2
delay_s2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
2342default:default8@Z8-638
á
synthesizing module '%s'638*oasys2)
delay__parameterized92default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized212default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized212default:default2
72default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized92default:default2
72default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2
delay_s2default:default2
82default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
2342default:default8@Z8-256
â
synthesizing module '%s'638*oasys2+
delay_s__parameterized02default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
2342default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized102default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized232default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized232default:default2
82default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized102default:default2
82default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2+
delay_s__parameterized02default:default2
82default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
2342default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys2 
zero_det_sel2default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd2default:default2
2202default:default8@Z8-638
ó
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized02default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
ì
synthesizing module '%s'638*oasys2/
carry_chain__parameterized12default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
à
synthesizing module '%s'638*oasys2*
delay__parameterized112default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized252default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized252default:default2
82default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized112default:default2
82default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
»
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized12default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized12default:default2
82default:default2
12default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
“
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized02default:default2
82default:default2
12default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized122default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized272default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized272default:default2
82default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized122default:default2
82default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized132default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized292default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized292default:default2
82default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized132default:default2
82default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUX02default:default2
MUXF72default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd2default:default2
4442default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUX12default:default2
MUXF72default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd2default:default2
4512default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUX22default:default2
MUXF82default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd2default:default2
4582default:default8@Z8-113
¿
%done synthesizing module '%s' (%s#%s)256*oasys2 
zero_det_sel2default:default2
92default:default2
12default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/zero_det_sel.vhd2default:default2
2202default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2#
shift_msb_first2default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/shift_msb_first.vhd2default:default2
1882default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized142default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized312default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized312default:default2
92default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized142default:default2
92default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized152default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized332default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized332default:default2
92default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized152default:default2
92default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2#
shift_msb_first2default:default2
102default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/shift_msb_first.vhd2default:default2
1882default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized162default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized352default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized352default:default2
102default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized162default:default2
102default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ì
synthesizing module '%s'638*oasys2/
carry_chain__parameterized22default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
∞
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
”
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-1132default:default2
1002default:defaultZ17-14
à
synthesizing module '%s'638*oasys2*
delay__parameterized172default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized372default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized372default:default2
102default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized172default:default2
102default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized22default:default2
102default:default2
12default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2#
flt_to_fix_conv2default:default2
112default:default2
12default:default2û
á/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_to_fix_conv/flt_to_fix_conv.vhd2default:default2
2342default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2
flt_exp_ccm2default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
1412default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized182default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized392default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized392default:default2
112default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized182default:default2
112default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ä
synthesizing module '%s'638*oasys2"
flt_log_addsub2default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
ã
synthesizing module '%s'638*oasys2#
dsp48e1_wrapper2default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized192default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized412default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized412default:default2
112default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized192default:default2
112default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized202default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized432default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized432default:default2
112default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized202default:default2
112default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized212default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized452default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized452default:default2
112default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized212default:default2
112default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized222default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized472default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized472default:default2
112default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized222default:default2
112default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized232default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized492default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized492default:default2
112default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized232default:default2
112default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized242default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized512default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized512default:default2
112default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized242default:default2
112default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2#
dsp48e1_wrapper2default:default2
122default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
∆
%done synthesizing module '%s' (%s#%s)256*oasys2"
flt_log_addsub2default:default2
132default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
ö
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized02default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
õ
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized02default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
◊
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized02default:default2
132default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized02default:default2
132default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized252default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized532default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized532default:default2
132default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized252default:default2
132default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‰
null assignment ignored3449*oasys2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
2952default:default8@Z8-3919
ö
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
õ
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
◊
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized12default:default2
132default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized12default:default2
132default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_exp_ccm2default:default2
142default:default2
12default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
1412default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized262default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized552default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized552default:default2
142default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized262default:default2
142default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
î
synthesizing module '%s'638*oasys2/
flt_exp_ccm__parameterized02default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
1412default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized272default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized272default:default2
142default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ö
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized22default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized282default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized282default:default2
142default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized22default:default2
142default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
‰
null assignment ignored3449*oasys2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
2952default:default8@Z8-3919
ö
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized32default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized292default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized572default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized572default:default2
142default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized292default:default2
142default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized32default:default2
142default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2/
flt_exp_ccm__parameterized02default:default2
142default:default2
12default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
1412default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized302default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized592default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized592default:default2
142default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized302default:default2
142default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‡
null assignment ignored3449*oasys2é
˜/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd2default:default2
4702default:default8@Z8-3919
ö
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized42default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
÷
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized42default:default2
142default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2
flt_exp_e2A2default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd2default:default2
1322default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized312default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized612default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized612default:default2
142default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized312default:default2
142default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‰
null assignment ignored3449*oasys2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd2default:default2
2502default:default8@Z8-3919
¿
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_exp_e2A2default:default2
152default:default2
12default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd2default:default2
1322default:default8@Z8-256
å
synthesizing module '%s'638*oasys2#
flt_exp_e2zmzm12default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd2default:default2
1382default:default8@Z8-638
å
synthesizing module '%s'638*oasys2#
flt_exp_dp_poly2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
1872default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized322default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized632default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized632default:default2
152default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized322default:default2
152default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized332default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized652default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized652default:default2
152default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized332default:default2
152default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˝
default block is never used226*oasys2®
ë/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/floating_point_v7_0_exp_table_pkg.vhd2default:default2
36332default:default8@Z8-226
˝
default block is never used226*oasys2®
ë/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/floating_point_v7_0_exp_table_pkg.vhd2default:default2
25512default:default8@Z8-226
˝
default block is never used226*oasys2®
ë/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/floating_point_v7_0_exp_table_pkg.vhd2default:default2
30922default:default8@Z8-226
à
synthesizing module '%s'638*oasys2*
delay__parameterized342default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized672default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized672default:default2
152default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized342default:default2
152default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˚
synthesizing module '%s'638*oasys2
multadd2default:default2ç
ˆ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/multadd.vhd2default:default2
1912default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized352default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized692default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized692default:default2
152default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized352default:default2
152default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Á
synthesizing module '%s'638*oasys2
dsp2default:default2˝
Ê/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-638
Û
synthesizing module '%s'638*oasys2
	op_resize2default:default2É
Ï/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2
	op_resize2default:default2
162default:default2
12default:default2É
Ï/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-256
ı
synthesizing module '%s'638*oasys2

delay_line2default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
±
%done synthesizing module '%s' (%s#%s)256*oasys2

delay_line2default:default2
172default:default2
12default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
–
null assignment ignored3449*oasys2˝
Ê/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/dsp.vhd2default:default2
11072default:default8@Z8-3919
Ö
synthesizing module '%s'638*oasys2.
delay_line__parameterized02default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized02default:default2
172default:default2
12default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys2.
delay_line__parameterized12default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized12default:default2
172default:default2
12default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys2.
delay_line__parameterized22default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized22default:default2
172default:default2
12default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys2.
delay_line__parameterized32default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized32default:default2
172default:default2
12default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2
dsp2default:default2
182default:default2
12default:default2˝
Ê/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized362default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized712default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized712default:default2
182default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized362default:default2
182default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized372default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized732default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized732default:default2
182default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized372default:default2
182default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized382default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized752default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized752default:default2
182default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized382default:default2
182default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized392default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized772default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized772default:default2
182default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized392default:default2
182default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
∑
%done synthesizing module '%s' (%s#%s)256*oasys2
multadd2default:default2
192default:default2
12default:default2ç
ˆ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/multadd.vhd2default:default2
1912default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2+
multadd__parameterized02default:default2ç
ˆ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/multadd.vhd2default:default2
1912default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized402default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized792default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized792default:default2
192default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized402default:default2
192default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2'
dsp__parameterized02default:default2˝
Ê/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-638
É
synthesizing module '%s'638*oasys2-
op_resize__parameterized02default:default2É
Ï/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-638
ø
%done synthesizing module '%s' (%s#%s)256*oasys2-
op_resize__parameterized02default:default2
192default:default2
12default:default2É
Ï/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys2.
delay_line__parameterized42default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized42default:default2
192default:default2
12default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys2.
delay_line__parameterized52default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized52default:default2
192default:default2
12default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys2.
delay_line__parameterized62default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized62default:default2
192default:default2
12default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2'
dsp__parameterized02default:default2
192default:default2
12default:default2˝
Ê/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized412default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized812default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized812default:default2
192default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized412default:default2
192default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized422default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized832default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized832default:default2
192default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized422default:default2
192default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized432default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized432default:default2
192default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized442default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized852default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized852default:default2
192default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized442default:default2
192default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2+
multadd__parameterized02default:default2
192default:default2
12default:default2ç
ˆ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/multadd.vhd2default:default2
1912default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2#
flt_exp_dp_poly2default:default2
202default:default2
12default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
1872default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2#
flt_exp_e2zmzm12default:default2
212default:default2
12default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd2default:default2
1382default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized452default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized872default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized872default:default2
212default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized452default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ö
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized52default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
÷
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized52default:default2
212default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized462default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized892default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized892default:default2
212default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized462default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2+
multadd__parameterized12default:default2ç
ˆ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/multadd.vhd2default:default2
1912default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2'
dsp__parameterized12default:default2˝
Ê/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-638
É
synthesizing module '%s'638*oasys2-
op_resize__parameterized12default:default2É
Ï/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-638
ø
%done synthesizing module '%s' (%s#%s)256*oasys2-
op_resize__parameterized12default:default2
212default:default2
12default:default2É
Ï/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys2.
delay_line__parameterized72default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized72default:default2
212default:default2
12default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys2.
delay_line__parameterized82default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized82default:default2
212default:default2
12default:default2Ñ
Ì/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2'
dsp__parameterized12default:default2
212default:default2
12default:default2˝
Ê/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized472default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized912default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized912default:default2
212default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized472default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized482default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized932default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized932default:default2
212default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized482default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized492default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized952default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized952default:default2
212default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized492default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2+
multadd__parameterized12default:default2
212default:default2
12default:default2ç
ˆ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/multadd.vhd2default:default2
1912default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized502default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized972default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized972default:default2
212default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized502default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized512default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ñ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized992default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized992default:default2
212default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized512default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ô
synthesizing module '%s'638*oasys2*
renorm_and_round_logic2default:default2ú
Ö/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized522default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ó
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1012default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1012default:default2
212default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized522default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized532default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ó
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1032default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1032default:default2
212default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized532default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized542default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ó
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1052default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1052default:default2
212default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized542default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Â
RTL assertion: "%s"63*oasys2¸
Á******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************2default:default2ú
Ö/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
4102default:default8@Z8-63
à
synthesizing module '%s'638*oasys2*
delay__parameterized552default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ó
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1072default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1072default:default2
212default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized552default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized562default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ó
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1092default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1092default:default2
212default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized562default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized572default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ó
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1112default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1112default:default2
212default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized572default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
á
synthesizing module '%s'638*oasys2!
flt_round_bit2default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/flt_round_bit.vhd2default:default2
2192default:default8@Z8-638
ì
synthesizing module '%s'638*oasys2/
carry_chain__parameterized32default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized582default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized582default:default2
212default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
»
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized32default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
œ
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized32default:default2
212default:default2
12default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2!
flt_round_bit2default:default2
222default:default2
12default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/flt_round_bit.vhd2default:default2
2192default:default8@Z8-256
õ
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized22default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
◊
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized22default:default2
222default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
ì
synthesizing module '%s'638*oasys2/
carry_chain__parameterized42default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized592default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized592default:default2
222default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized42default:default2
222default:default2
12default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2*
renorm_and_round_logic2default:default2
232default:default2
12default:default2ú
Ö/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-256
ö
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized62default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
≠
&Detected and applied attribute %s = %s3620*oasys2
	use_dsp482default:default2
no2default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
2122default:default8@Z8-4472
à
synthesizing module '%s'638*oasys2*
delay__parameterized602default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ó
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1132default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1132default:default2
232default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized602default:default2
232default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized62default:default2
232default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
ó
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized12default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
ì
synthesizing module '%s'638*oasys2/
carry_chain__parameterized52default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized612default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized612default:default2
232default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
»
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized52default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
œ
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized52default:default2
232default:default2
12default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
—
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized12default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
”
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized12default:default2
232default:default2
12default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
á
synthesizing module '%s'638*oasys2!
compare_ne_im2default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1712default:default8@Z8-638
¡
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default2!
compare_ne_im2default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1662default:default8@Z8-3848
√
%done synthesizing module '%s' (%s#%s)256*oasys2!
compare_ne_im2default:default2
242default:default2
12default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1712default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2.
compare_gt__parameterized02default:default2ê
˘/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-638
ì
synthesizing module '%s'638*oasys2/
carry_chain__parameterized62default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
»
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized62default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
œ
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized62default:default2
242default:default2
12default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2.
compare_gt__parameterized02default:default2
242default:default2
12default:default2ê
˘/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-256
ä
synthesizing module '%s'638*oasys2"
flt_exp_recomb2default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_recomb.vhd2default:default2
1412default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
delay__parameterized622default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ó
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1152default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1152default:default2
242default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized622default:default2
242default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
à
synthesizing module '%s'638*oasys2*
delay__parameterized632default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ó
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1172default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1172default:default2
242default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized632default:default2
242default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
∆
%done synthesizing module '%s' (%s#%s)256*oasys2"
flt_exp_recomb2default:default2
252default:default2
12default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_recomb.vhd2default:default2
1412default:default8@Z8-256
∏
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_exp2default:default2
262default:default2
12default:default2é
˜/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd2default:default2
1832default:default8@Z8-256
ø
RTL assertion: "%s"63*oasys2€
∆****** INFORMATION ONLY ******C_A_WIDTH =               64C_A_FRACTION_WIDTH =      53C_RESULT_WIDTH =          64C_RESULT_FRACTION_WIDTH = 53Latency of core =         13Maximum latency of core = 56AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 132default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
16902default:default8@Z8-63
à
synthesizing module '%s'638*oasys2*
delay__parameterized642default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
ó
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1192default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1192default:default2
262default:default2
12default:default2å
ı/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized642default:default2
262default:default2
12default:default2ã
Ù/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ô
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
Ô
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
‡
%done synthesizing module '%s' (%s#%s)256*oasys2;
'floating_point_v7_0_viv__parameterized02default:default2
272default:default2
12default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys27
#floating_point_v7_0__parameterized02default:default2
282default:default2
12default:default2í
˚/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2>
*vivado_activity_thread_ap_dexp_13_full_dsp2default:default2
292default:default2
12default:default2ó
Ä/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/synth/vivado_activity_thread_ap_dexp_13_full_dsp.vhd2default:default2
702default:default8@Z8-256
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 862.508 ; gain = 255.211
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[5]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[8]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[7]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[6]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[5]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
©
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[13]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
©
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[12]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
©
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[11]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
©
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[10]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[9]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[8]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[7]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[6]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[5]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
b[22]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[24]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[23]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[22]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[21]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[20]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[19]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[18]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[17]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[16]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[15]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[14]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[13]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[12]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[11]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[10]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[9]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[8]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[7]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[6]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[5]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[4]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[3]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[2]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[1]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_1.madd 2default:default2
c[0]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6162default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[69]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[68]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[29]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[28]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[27]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[26]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[25]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[24]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[23]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[22]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[21]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[20]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[19]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[18]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[17]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[16]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[15]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[14]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[13]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[12]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[11]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¬
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[10]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[9]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[8]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[7]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[6]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[5]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[4]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[3]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[2]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[1]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2-
\g_struct.multadd_2.madd 2default:default2
c[0]2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
6542default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[5]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
®
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
Ø
'tying undriven pin %s:%s to constant 0
3295*oasys2"
i_calculate_Xf2default:default2
b[66]2default:default2é
˜/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd2default:default2
4752default:default8@Z8-3295
™
'tying undriven pin %s:%s to constant 0
3295*oasys2
	i_res_exp2default:default2
b[11]2default:default2é
˜/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd2default:default2
8162default:default8@Z8-3295
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-32952default:default2
1002default:defaultZ17-14
]
-Analyzing %s Unisim elements for replacement
17*netlist2
282default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
ü
Loading clock regions from %s
13*device2h
T/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml2default:defaultZ21-13
†
Loading clock buffers from %s
11*device2i
U/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml2default:defaultZ21-11
†
&Loading clock placement rules from %s
318*place2`
L/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
û
)Loading package pin functions from %s...
17*device2\
H/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ú
Loading package from %s
16*device2k
W/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml2default:defaultZ21-16
ì
Loading io standards from %s
15*device2]
I/opt/Xilinx/2013.4/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
5

Processing XDC Constraints
244*projectZ1-262

$Parsing XDC File [%s] for cell '%s'
848*designutils2ì
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/vivado_activity_thread_ap_dexp_13_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-848
˘
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ì
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/vivado_activity_thread_ap_dexp_13_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-847
°
Parsing XDC File [%s]
179*designutils2Í
’/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_dexp_13_full_dsp_synth_1/dont_touch.xdc2default:defaultZ20-179
™
Finished Parsing XDC File [%s]
178*designutils2Í
’/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_dexp_13_full_dsp_synth_1/dont_touch.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
ñ
!Unisim Transformation Summary:
%s111*project2Z
F  A total of 2 instances were transformed.
  FDE => FDRE: 2 instances
2default:defaultZ1-111
∂
%s*synth2¶
ëFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.738 ; gain = 545.441
2default:default
û
%s*synth2é
zFinished RTL Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.738 ; gain = 545.441
2default:default
å
%s*synth2}
iAttribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
2default:default
å
%s*synth2}
iAttribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
2default:default
å
%s*synth2}
iAttribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
2default:default
å
%s*synth2}
iAttribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
2default:default
å
%s*synth2}
iAttribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
2default:default
å
%s*synth2}
iAttribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
2default:default
∏
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2
carry_chain2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
»
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized02default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
¡
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default2!
compare_eq_im2default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
»
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized12default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
»
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized32default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
»
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized52default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
—
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized12default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
¡
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default2!
compare_ne_im2default:default2ì
¸/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1662default:default8@Z8-3848
»
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized62default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
Ô
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
Ô
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
}
%s*synth2n
ZPart Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
2default:default
≤
%s*synth2¢
çFinished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1198.754 ; gain = 591.457
2default:default
™
%s*synth2ö
ÖFinished Cross Boundary Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1218.789 ; gain = 611.492
2default:default
ü
%s*synth2è
{Finished Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1287.594 ; gain = 680.297
2default:default
Æ
%s*synth2û
âFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1333.594 ; gain = 726.297
2default:default
°
%s*synth2ë
}Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1338.594 ; gain = 731.297
2default:default
†
%s*synth2ê
|Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1358.586 ; gain = 751.289
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
ö
%s*synth2ä
vFinished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1358.586 ; gain = 751.289
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
´
%s*synth2õ
ÜFinished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1358.586 ; gain = 751.289
2default:default
®
%s*synth2ò
ÉFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1358.586 ; gain = 751.289
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|      |Cell       |Count |
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|1     |CARRY4     |    25|
2default:default
?
%s*synth20
|2     |DSP48E1_1  |     2|
2default:default
?
%s*synth20
|3     |DSP48E1_10 |     1|
2default:default
?
%s*synth20
|4     |DSP48E1_11 |     1|
2default:default
?
%s*synth20
|5     |DSP48E1_12 |     1|
2default:default
?
%s*synth20
|6     |DSP48E1_13 |     1|
2default:default
?
%s*synth20
|7     |DSP48E1_14 |     1|
2default:default
?
%s*synth20
|8     |DSP48E1_2  |     1|
2default:default
?
%s*synth20
|9     |DSP48E1_3  |     2|
2default:default
?
%s*synth20
|10    |DSP48E1_4  |     2|
2default:default
?
%s*synth20
|11    |DSP48E1_5  |     2|
2default:default
?
%s*synth20
|12    |DSP48E1_6  |     1|
2default:default
?
%s*synth20
|13    |DSP48E1_7  |     5|
2default:default
?
%s*synth20
|14    |DSP48E1_8  |     3|
2default:default
?
%s*synth20
|15    |DSP48E1_9  |     3|
2default:default
?
%s*synth20
|16    |LUT1       |   121|
2default:default
?
%s*synth20
|17    |LUT2       |   199|
2default:default
?
%s*synth20
|18    |LUT3       |   156|
2default:default
?
%s*synth20
|19    |LUT4       |   131|
2default:default
?
%s*synth20
|20    |LUT5       |   266|
2default:default
?
%s*synth20
|21    |LUT6       |  1374|
2default:default
?
%s*synth20
|22    |MUXCY      |   131|
2default:default
?
%s*synth20
|23    |MUXF7      |   307|
2default:default
?
%s*synth20
|24    |MUXF8      |     1|
2default:default
?
%s*synth20
|25    |SRL16E     |    35|
2default:default
?
%s*synth20
|26    |XORCY      |    26|
2default:default
?
%s*synth20
|27    |FDE        |     2|
2default:default
?
%s*synth20
|28    |FDRE       |  1249|
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
ß
%s*synth2ó
ÇFinished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1358.586 ; gain = 751.289
2default:default
j
%s*synth2[
GSynthesis finished with 0 errors, 0 critical warnings and 11 warnings.
2default:default
•
%s*synth2ï
ÄSynthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1358.586 ; gain = 751.289
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
282default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28

$Parsing XDC File [%s] for cell '%s'
848*designutils2ì
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/vivado_activity_thread_ap_dexp_13_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-848
˘
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ì
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/vivado_activity_thread_ap_dexp_13_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-847
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
¿
!Unisim Transformation Summary:
%s111*project2É
o  A total of 39 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 37 instances
  FDE => FDRE: 2 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
ø
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
6742default:default2
222default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˛
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:01:022default:default2
00:01:032default:default2
1724.0702default:default2
1008.3792default:defaultZ17-268
G
Renamed %s cell refs.
330*coretcl2
42default:defaultZ2-1174
<
%Done setting XDC timing constraints.
35*timingZ38-35
Ç
vreport_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1728.125 ; gain = 4.051
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Tue May 20 10:36:29 20142default:defaultZ17-206