PPA Report for dual_clk_reset_dist.v (Module: dual_clk_reset_dist)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 4
IO Count: 5
Cell Count: 24

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 302.12 MHz
Reg-to-Reg Critical Path Delay: 3.149 ns

POWER METRICS:
-------------
Total Power Consumption: 0.842 W
