<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1608</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:19px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1608-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1608.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-328&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:567px;left:68px;white-space:nowrap" class="ft02">35.22&#160;&#160;MSRS IN PENTIUM PROCESSORS</p>
<p style="position:absolute;top:603px;left:68px;white-space:nowrap" class="ft06">The following MSRs are defined for the&#160;Pentium&#160;processors.&#160;The&#160;P5_MC_ADDR,&#160;P5_MC_TYPE,&#160;and TSC MSRs&#160;<br/>(named&#160;IA32_P5_MC_ADDR,&#160;IA32_P5_MC_TYPE,&#160;and&#160;IA32_TIME_STAMP_COUNTER in&#160;the Pentium 4&#160;processor)&#160;<br/>are architectural; that is, code&#160;that accesses these registers will run&#160;on Pentium 4 and P6&#160;family processors without&#160;<br/>generating&#160;exceptions&#160;<a href="o_fe12b1e2a880e0ce-1282.html">(see Section 35.1, ‚ÄúArchitectural&#160;MSRs‚Äù). The CESR,&#160;</a>CTR0, and&#160;CTR1 MSRs&#160;are unique&#160;to&#160;<br/>Pentium processors; code that&#160;accesses&#160;these&#160;registers&#160;will&#160;generate&#160;exceptions on Pentium 4&#160;and P6&#160;family&#160;<br/>processors.</p>
<p style="position:absolute;top:993px;left:68px;white-space:nowrap" class="ft02">35.23 MSR&#160;</p>
<p style="position:absolute;top:993px;left:193px;white-space:nowrap" class="ft02">INDEX</p>
<p style="position:absolute;top:1029px;left:68px;white-space:nowrap" class="ft03">MSRs of recent processors are&#160;indexed here&#160;for convenience.&#160;IA32&#160;MSRs are&#160;excluded&#160;from&#160;this&#160;index.</p>
<p style="position:absolute;top:188px;left:80px;white-space:nowrap" class="ft03">40EH</p>
<p style="position:absolute;top:188px;left:135px;white-space:nowrap" class="ft03">1038</p>
<p style="position:absolute;top:188px;left:185px;white-space:nowrap" class="ft03">MC4_ADDR</p>
<p style="position:absolute;top:188px;left:410px;white-space:nowrap" class="ft03">Defined in&#160;MCA&#160;architecture&#160;but not&#160;implemented in&#160;P6&#160;Family processors.</p>
<p style="position:absolute;top:213px;left:80px;white-space:nowrap" class="ft03">40FH</p>
<p style="position:absolute;top:213px;left:135px;white-space:nowrap" class="ft03">1039</p>
<p style="position:absolute;top:213px;left:185px;white-space:nowrap" class="ft03">MC4_MISC</p>
<p style="position:absolute;top:213px;left:409px;white-space:nowrap" class="ft03">Defined&#160;in&#160;MCA&#160;architecture&#160;but not implemented in&#160;the&#160;P6&#160;family&#160;</p>
<p style="position:absolute;top:229px;left:410px;white-space:nowrap" class="ft03">processors.</p>
<p style="position:absolute;top:253px;left:79px;white-space:nowrap" class="ft03">410H</p>
<p style="position:absolute;top:253px;left:135px;white-space:nowrap" class="ft03">1040</p>
<p style="position:absolute;top:253px;left:185px;white-space:nowrap" class="ft03">MC3_CTL</p>
<p style="position:absolute;top:277px;left:79px;white-space:nowrap" class="ft03">411H</p>
<p style="position:absolute;top:277px;left:135px;white-space:nowrap" class="ft03">1041</p>
<p style="position:absolute;top:277px;left:185px;white-space:nowrap" class="ft03">MC3_STATUS</p>
<p style="position:absolute;top:277px;left:410px;white-space:nowrap" class="ft03">Bit&#160;definitions same as&#160;MC0_STATUS.</p>
<p style="position:absolute;top:322px;left:79px;white-space:nowrap" class="ft03">412H</p>
<p style="position:absolute;top:322px;left:135px;white-space:nowrap" class="ft03">1042</p>
<p style="position:absolute;top:322px;left:185px;white-space:nowrap" class="ft03">MC3_ADDR</p>
<p style="position:absolute;top:346px;left:79px;white-space:nowrap" class="ft03">413H</p>
<p style="position:absolute;top:346px;left:135px;white-space:nowrap" class="ft03">1043</p>
<p style="position:absolute;top:346px;left:185px;white-space:nowrap" class="ft03">MC3_MISC</p>
<p style="position:absolute;top:346px;left:409px;white-space:nowrap" class="ft03">Defined&#160;in&#160;MCA&#160;architecture&#160;but not implemented in&#160;the&#160;P6&#160;family&#160;</p>
<p style="position:absolute;top:362px;left:410px;white-space:nowrap" class="ft03">processors.</p>
<p style="position:absolute;top:386px;left:74px;white-space:nowrap" class="ft01">NOTES</p>
<p style="position:absolute;top:406px;left:74px;white-space:nowrap" class="ft07">1.&#160;Bit 0&#160;of&#160;this&#160;register&#160;has been&#160;redefined several times, and is&#160;no longer&#160;used&#160;in P6 family processors.<br/>2.&#160;The processor number feature may be&#160;disabled&#160;by&#160;setting&#160;bit 21&#160;of&#160;the BBL_CR_CTL MSR (model-specific register&#160;address 119h) to&#160;</p>
<p style="position:absolute;top:442px;left:88px;white-space:nowrap" class="ft03">‚Äú1‚Äù.&#160;Once set,&#160;bit 21 of&#160;the BBL_CR_CTL&#160;may not&#160;be&#160;cleared.&#160;This&#160;bit is&#160;write-once.&#160;The processor number&#160;feature will&#160;be&#160;disabled&#160;</p>
<p style="position:absolute;top:458px;left:88px;white-space:nowrap" class="ft03">until the processor is reset.</p>
<p style="position:absolute;top:478px;left:74px;white-space:nowrap" class="ft03">3.&#160;The Pentium III processor&#160;will prevent&#160;FSB&#160;frequency&#160;overclocking&#160;with a new&#160;shutdown&#160;mechanism.&#160;If the&#160;FSB&#160;frequency selected&#160;</p>
<p style="position:absolute;top:495px;left:88px;white-space:nowrap" class="ft03">is greater&#160;than the internal FSB&#160;frequency the processor will&#160;shutdown. If&#160;the FSB&#160;selected&#160;is&#160;less than&#160;the&#160;internal&#160;FSB frequency&#160;</p>
<p style="position:absolute;top:511px;left:88px;white-space:nowrap" class="ft03">the&#160;BIOS&#160;may choose&#160;to&#160;use bit 11&#160;to&#160;implement its own&#160;shutdown&#160;policy.</p>
<p style="position:absolute;top:716px;left:299px;white-space:nowrap" class="ft04">Table&#160;35-47.&#160;&#160;MSRs in the Pentium&#160;Processor</p>
<p style="position:absolute;top:741px;left:85px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:757px;left:86px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:781px;left:77px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:781px;left:122px;white-space:nowrap" class="ft03">Dec</p>
<p style="position:absolute;top:781px;left:183px;white-space:nowrap" class="ft03">Register&#160;Name</p>
<p style="position:absolute;top:781px;left:524px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:805px;left:82px;white-space:nowrap" class="ft03">0H</p>
<p style="position:absolute;top:805px;left:129px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:805px;left:159px;white-space:nowrap" class="ft03">P5_MC_ADDR</p>
<p style="position:absolute;top:805px;left:310px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-534.html">&#160;Section&#160;15.10.2, ‚ÄúPentium</a></p>
<p style="position:absolute;top:806px;left:482px;white-space:nowrap" class="ft05"><a href="o_fe12b1e2a880e0ce-534.html">&#160;</a></p>
<p style="position:absolute;top:805px;left:485px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-534.html">Processor Machine-Check Exception Handling.‚Äù</a></p>
<p style="position:absolute;top:829px;left:82px;white-space:nowrap" class="ft03">1H</p>
<p style="position:absolute;top:829px;left:129px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:829px;left:159px;white-space:nowrap" class="ft03">P5_MC_TYPE</p>
<p style="position:absolute;top:829px;left:310px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-534.html">&#160;Section&#160;15.10.2, ‚ÄúPentium</a></p>
<p style="position:absolute;top:830px;left:482px;white-space:nowrap" class="ft05"><a href="o_fe12b1e2a880e0ce-534.html">&#160;</a></p>
<p style="position:absolute;top:829px;left:485px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-534.html">Processor Machine-Check Exception Handling.‚Äù</a></p>
<p style="position:absolute;top:853px;left:78px;white-space:nowrap" class="ft03">10H</p>
<p style="position:absolute;top:853px;left:125px;white-space:nowrap" class="ft03">16</p>
<p style="position:absolute;top:853px;left:159px;white-space:nowrap" class="ft03">TSC</p>
<p style="position:absolute;top:853px;left:310px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-614.html">e Section 17.15,&#160;‚ÄúTime-Stamp&#160;Counter.‚Äù</a></p>
<p style="position:absolute;top:877px;left:78px;white-space:nowrap" class="ft03">11H</p>
<p style="position:absolute;top:877px;left:125px;white-space:nowrap" class="ft03">17</p>
<p style="position:absolute;top:877px;left:159px;white-space:nowrap" class="ft03">CESR</p>
<p style="position:absolute;top:877px;left:310px;white-space:nowrap" class="ft03">See<a href="˛ˇ">&#160;Section&#160;18.20.1, ‚ÄúControl&#160;and Event Select Register&#160;(CESR).‚Äù</a></p>
<p style="position:absolute;top:901px;left:78px;white-space:nowrap" class="ft03">12H</p>
<p style="position:absolute;top:901px;left:125px;white-space:nowrap" class="ft03">18</p>
<p style="position:absolute;top:901px;left:159px;white-space:nowrap" class="ft03">CTR0</p>
<p style="position:absolute;top:901px;left:310px;white-space:nowrap" class="ft03"><a href="˛ˇ">Section&#160;18.20.3, ‚ÄúEvents Counted.‚Äù</a></p>
<p style="position:absolute;top:925px;left:78px;white-space:nowrap" class="ft03">13H</p>
<p style="position:absolute;top:925px;left:125px;white-space:nowrap" class="ft03">19</p>
<p style="position:absolute;top:925px;left:159px;white-space:nowrap" class="ft03">CTR1</p>
<p style="position:absolute;top:925px;left:310px;white-space:nowrap" class="ft03"><a href="˛ˇ">Section&#160;18.20.3, ‚ÄúEvents Counted.‚Äù</a></p>
<p style="position:absolute;top:100px;left:262px;white-space:nowrap" class="ft04">Table 35-46.&#160;&#160;MSRs in the P6&#160;Family Processors &#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:98px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:141px;left:99px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:124px;left:247px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:124px;left:574px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:164px;left:82px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:164px;left:140px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
