
<div id="div1">
  <div id="divtextwrapper">
    <div id="divtext1">
      <h3> 5 stage MIPS pipelined processor </h3>
      <p>Group project for a computer architecture class.</p>
      <p> The processor has five stages (IF, ID, EX, MEM, WB) and was designed in VHDL.
          It supports branch prediction (1-bit or 2-bit), forwarding, and hazard detection.</p>
      <p> The table on the right shows all the MIPS instructions implemented.</p>
      <a md-raised-button color="accent" target="_blank" href='https://github.com/krafftsimon/ECSE425_GROUP5' id="github-button"> GITHUB </a>
    </div>
  </div>

  <div id="divpicwrapper">
    <div id="divpic1">
      <img src="../assets/pic4.jpg" style="width:100%; height:auto;">
    </div>
  </div>

  <div id="divpic2">
    <img src="../assets/pic5.jpg" style="width:100%; height:auto;">
  </div>
</div>
