[%General]
%3Csource%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocess/Add.vhd
%3Cfilename%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocessverilog/add.v
%3Cclass%3E=100
%3Cbasename%3E=Add
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=aclr, clock, dataa, datab, result
aclr\category=117
aclr\port=1
aclr\alias=aclr
aclr\type\Subtype\mark1=ieee::std_logic
aclr\type\Subtype\mark2=ieee::std_logic
add\category=100
add\port=0
add\alias=Add
clock\category=117
clock\port=1
clock\alias=clock
clock\type\Subtype\mark1=ieee::std_logic
clock\type\Subtype\mark2=ieee::std_logic
dataa\category=117
dataa\port=1
dataa\alias=dataa
dataa\type\Subtype\mark1=ieee::std_logic_vector
dataa\type\Subtype\mark2=ieee::std_logic_vector
dataa\type\Subtype\constraint\0\Range\dir=false
dataa\type\Subtype\constraint\0\Range\left\Constant\value=23
dataa\type\Subtype\constraint\0\Range\left\Constant\units=
dataa\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dataa\type\Subtype\constraint\0\Range\right\Constant\value=0
dataa\type\Subtype\constraint\0\Range\right\Constant\units=
dataa\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
datab\category=117
datab\port=1
datab\alias=datab
datab\type\Subtype\mark1=ieee::std_logic_vector
datab\type\Subtype\mark2=ieee::std_logic_vector
datab\type\Subtype\constraint\0\Range\dir=false
datab\type\Subtype\constraint\0\Range\left\Constant\value=23
datab\type\Subtype\constraint\0\Range\left\Constant\units=
datab\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
datab\type\Subtype\constraint\0\Range\right\Constant\value=0
datab\type\Subtype\constraint\0\Range\right\Constant\units=
datab\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
lpm_add_sub\category=105
lpm_add_sub\port=0
lpm_add_sub\alias=lpm_add_sub
lpm_add_sub_component\category=105
lpm_add_sub_component\port=0
lpm_add_sub_component\alias=LPM_ADD_SUB_component
result\category=117
result\port=2
result\alias=result
result\type\Subtype\mark1=ieee::std_logic_vector
result\type\Subtype\mark2=ieee::std_logic_vector
result\type\Subtype\constraint\0\Range\dir=false
result\type\Subtype\constraint\0\Range\left\Constant\value=23
result\type\Subtype\constraint\0\Range\left\Constant\units=
result\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
result\type\Subtype\constraint\0\Range\right\Constant\value=0
result\type\Subtype\constraint\0\Range\right\Constant\units=
result\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sub_wire0\category=117
sub_wire0\port=0
sub_wire0\alias=sub_wire0
sub_wire0\type\Subtype\mark1=ieee::std_logic_vector
sub_wire0\type\Subtype\mark2=ieee::std_logic_vector
sub_wire0\type\Subtype\constraint\0\Range\dir=false
sub_wire0\type\Subtype\constraint\0\Range\left\Constant\value=23
sub_wire0\type\Subtype\constraint\0\Range\left\Constant\units=
sub_wire0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sub_wire0\type\Subtype\constraint\0\Range\right\Constant\value=0
sub_wire0\type\Subtype\constraint\0\Range\right\Constant\units=
sub_wire0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
syn\category=101
syn\port=0
syn\alias=SYN
%3ChasCode%3E=true
