@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN362 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v":88:4:88:9|Removing sequential instance out_1[127:0] (in view: work.expand_key_128_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN225 |Writing default property annotation file /home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/build/test_Implmnt/test.sap.
