# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.035/*         0.061/*         DATA_SYNC_INST/enable_pulse_reg/SI    1
TX_CLK(R)->TX_CLK(R)	1.047    0.039/*         0.052/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	1.047    0.040/*         0.052/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	1.046    0.042/*         0.053/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	1.047    0.042/*         0.053/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.996    0.067/*         0.063/*         CLK_DIV_TX_INST/\counter_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.997    0.071/*         0.063/*         CLK_DIV_TX_INST/\counter_reg[2] /RN    1
UART_CLK(R)->UART_CLK(R)	0.997    0.071/*         0.063/*         CLK_DIV_TX_INST/\counter_reg[5] /RN    1
UART_CLK(R)->UART_CLK(R)	0.996    0.072/*         0.063/*         CLK_DIV_TX_INST/flag_reg/RN    1
UART_CLK(R)->UART_CLK(R)	0.996    0.072/*         0.063/*         CLK_DIV_TX_INST/\counter_reg[6] /RN    1
UART_CLK(R)->UART_CLK(R)	0.996    0.072/*         0.063/*         CLK_DIV_TX_INST/\counter_reg[7] /RN    1
UART_CLK(R)->UART_CLK(R)	0.997    0.072/*         0.063/*         CLK_DIV_TX_INST/\counter_reg[0] /RN    1
UART_CLK(R)->UART_CLK(R)	0.997    0.072/*         0.063/*         CLK_DIV_TX_INST/\counter_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.001    0.075/*         0.062/*         CLK_DIV_TX_INST/\counter_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	1.041    0.079/*         0.057/*         PLSE_GEN_INST/rcv_flop_reg/D    1
UART_CLK(R)->UART_CLK(R)	0.997    0.081/*         0.062/*         CLK_DIV_TX_INST/\counter_reg[1] /RN    1
TX_CLK(R)->TX_CLK(R)	1.041    0.081/*         0.057/*         PLSE_GEN_INST/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.095/*         0.052/*         DATA_SYNC_INST/\sync_enable_FF_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.098/*         0.053/*         RST_SYNC1_INST/\FFs_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.099/*         0.053/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	1.027    0.099/*         0.058/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.100/*         0.053/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	1.045    0.100/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.100/*         0.063/*         REG_FILE_INST/RdData_VLD_reg/SI    1
TX_CLK(R)->TX_CLK(R)	1.045    0.101/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.101/*         0.053/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.102/*         0.060/*         DATA_SYNC_INST/\sync_enable_FF_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	1.045    0.102/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
TX_CLK(R)->TX_CLK(R)	1.045    0.103/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	1.029    0.103/*         0.056/*         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
TX_CLK(R)->TX_CLK(R)	1.044    0.103/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
TX_CLK(R)->TX_CLK(R)	1.045    0.103/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	1.030    0.103/*         0.056/*         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/D    1
TX_CLK(R)->TX_CLK(R)	1.046    0.103/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.104/*         0.053/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.104/*         0.060/*         DATA_SYNC_INST/\sync_enable_FF_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.977    0.104/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.977    0.105/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.105/*         0.060/*         RST_SYNC1_INST/\FFs_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	1.045    0.105/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.106/*         0.060/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	1.046    0.107/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.107/*         0.060/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.107/*         0.058/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.976    0.107/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.977    0.107/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.107/*         0.062/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.107/*         0.060/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	1.046    0.107/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
TX_CLK(R)->TX_CLK(R)	1.046    0.108/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	1.044    0.108/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
TX_CLK(R)->TX_CLK(R)	1.047    0.109/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/D    1
TX_CLK(R)->TX_CLK(R)	1.044    0.109/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.109/*         0.060/*         ALU_INST/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.975    0.110/*         0.060/*         PLSE_GEN_INST/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.110/*         0.060/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.110/*         0.060/*         ALU_INST/\ALU_OUT_reg[6] /SI    1
TX_CLK(R)->TX_CLK(R)	1.045    0.110/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.111/*         0.060/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /SI    1
TX_CLK(R)->TX_CLK(R)	1.045    0.111/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.976    0.111/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.111/*         0.060/*         ALU_INST/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.111/*         0.060/*         ALU_INST/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.976    0.111/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.112/*         0.060/*         ALU_INST/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.112/*         0.060/*         ALU_INST/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.112/*         0.060/*         ALU_INST/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.113/*         0.060/*         ALU_INST/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.113/*         0.060/*         ALU_INST/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.113/*         0.060/*         ALU_INST/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.113/*         0.060/*         ALU_INST/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.976    0.113/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.113/*         0.060/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.113/*         0.060/*         ALU_INST/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.114/*         0.060/*         ALU_INST/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.114/*         0.060/*         ALU_INST/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.114/*         0.060/*         ALU_INST/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.114/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.975    0.114/*         0.060/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.159    0.114/*         0.060/*         ALU_INST/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.115/*         0.061/*         REG_FILE_INST/\regArr_reg[4][2] /SI    1
TX_CLK(R)->TX_CLK(R)	1.048    0.115/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.115/*         0.060/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.115/*         0.060/*         REG_FILE_INST/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.976    0.115/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.115/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.974    0.115/*         0.060/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.975    0.115/*         0.060/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.115/*         0.061/*         REG_FILE_INST/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.116/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.116/*         0.060/*         REG_FILE_INST/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.116/*         0.061/*         REG_FILE_INST/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.116/*         0.060/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.116/*         0.061/*         REG_FILE_INST/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.116/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.116/*         0.061/*         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.116/*         0.061/*         REG_FILE_INST/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.117/*         0.061/*         REG_FILE_INST/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.117/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.117/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.117/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.117/*         0.061/*         REG_FILE_INST/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.117/*         0.061/*         REG_FILE_INST/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.117/*         0.061/*         REG_FILE_INST/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.117/*         0.061/*         REG_FILE_INST/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.117/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.117/*         0.061/*         REG_FILE_INST/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.117/*         0.061/*         REG_FILE_INST/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.975    0.117/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.117/*         0.061/*         REG_FILE_INST/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.117/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.117/*         0.061/*         REG_FILE_INST/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.117/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.117/*         0.057/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.117/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.118/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.118/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /SI    1
TX_CLK(R)->TX_CLK(R)	1.043    0.118/*         0.056/*         FIFO_INST/fifo_rd/\rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.118/*         0.061/*         REG_FILE_INST/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.118/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.010    0.119/*         0.070/*         FIFO_INST/fifo_wr/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.119/*         0.061/*         REG_FILE_INST/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.119/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.119/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.119/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.119/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.119/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.119/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.119/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.974    0.120/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.120/*         0.061/*         DATA_SYNC_INST/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.120/*         0.061/*         REG_FILE_INST/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.120/*         0.061/*         REG_FILE_INST/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.971    0.121/*         0.065/*         UART_INST/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.121/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.121/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.121/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.121/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.974    0.121/*         0.061/*         PLSE_GEN_INST/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.121/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.121/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.122/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.122/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.122/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.122/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.122/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.122/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.122/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.123/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.123/*         0.061/*         REG_FILE_INST/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.123/*         0.061/*         REG_FILE_INST/\regArr_reg[4][4] /SI    1
UART_CLK(R)->RX_CLK(R)	1.026    0.123/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	1.027    0.123/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.123/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /SI    1
UART_CLK(R)->RX_CLK(R)	1.027    0.123/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
UART_CLK(R)->RX_CLK(R)	1.027    0.123/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.123/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.123/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
UART_CLK(R)->RX_CLK(R)	1.027    0.123/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.123/*         0.061/*         REG_FILE_INST/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.123/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.123/*         0.061/*         REG_FILE_INST/\RdData_reg[4] /SI    1
UART_CLK(R)->RX_CLK(R)	1.027    0.123/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.123/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.123/*         0.064/*         SYS_CTRL_INST/\Address_s_reg[2] /SI    1
UART_CLK(R)->TX_CLK(R)	1.039    0.124/*         0.059/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	1.039    0.124/*         0.059/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.124/*         0.061/*         REG_FILE_INST/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.124/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.124/*         0.064/*         SYS_CTRL_INST/\Address_s_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.124/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.124/*         0.061/*         REG_FILE_INST/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.975    0.124/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.124/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.125/*         0.061/*         REG_FILE_INST/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.125/*         0.061/*         REG_FILE_INST/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.125/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.125/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.125/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.125/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.126/*         0.061/*         REG_FILE_INST/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.126/*         0.061/*         REG_FILE_INST/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.126/*         0.061/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.126/*         0.061/*         REG_FILE_INST/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.126/*         0.055/*         DATA_SYNC_INST/sync_enable_F3_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.126/*         0.061/*         REG_FILE_INST/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.126/*         0.061/*         REG_FILE_INST/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.126/*         0.052/*         DATA_SYNC_INST/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.126/*         0.061/*         REG_FILE_INST/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.127/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.127/*         0.052/*         DATA_SYNC_INST/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.127/*         0.061/*         REG_FILE_INST/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.127/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.127/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.127/*         0.060/*         SYS_CTRL_INST/\state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.128/*         0.061/*         REG_FILE_INST/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.128/*         0.061/*         DATA_SYNC_INST/sync_enable_F3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.129/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.129/*         0.052/*         DATA_SYNC_INST/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.129/*         0.061/*         REG_FILE_INST/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.130/*         0.062/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
UART_CLK(R)->RX_CLK(R)	1.026    0.130/*         0.059/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.130/*         0.061/*         REG_FILE_INST/\regArr_reg[11][6] /SI    1
RX_CLK(R)->RX_CLK(R)	1.033    0.130/*         0.052/*         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.130/*         0.052/*         DATA_SYNC_INST/\sync_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.131/*         0.062/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    0.131/*         0.062/*         REG_FILE_INST/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.003    0.131/*         0.061/*         RST_SYNC2_INST/\FFs_reg[0] /SI    1
UART_CLK(R)->RX_CLK(R)	1.019    0.131/*         0.067/*         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.132/*         0.062/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.132/*         0.052/*         DATA_SYNC_INST/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.133/*         0.052/*         DATA_SYNC_INST/\sync_bus_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.133/*         0.062/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
RX_CLK(R)->RX_CLK(R)	1.033    0.133/*         0.052/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.012    0.134/*         0.065/*         SYS_CTRL_INST/\Address_s_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.135/*         0.053/*         DATA_SYNC_INST/\sync_bus_reg[4] /D    1
UART_CLK(R)->RX_CLK(R)	1.026    0.136/*         0.059/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	1.026    0.136/*         0.059/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.136/*         0.052/*         DATA_SYNC_INST/\sync_bus_reg[7] /D    1
UART_CLK(R)->RX_CLK(R)	1.026    0.137/*         0.059/*         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
TX_CLK(R)->TX_CLK(R)	1.045    0.137/*         0.053/*         FIFO_INST/fifo_rd/\rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.975    0.137/*         0.061/*         FIFO_INST/fifo_rd/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.137/*         0.056/*         SYS_CTRL_INST/\Address_s_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.000    0.138/*         0.062/*         CLK_DIV_RX_INST/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.139/*         0.056/*         SYS_CTRL_INST/\Address_s_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.001    0.139/*         0.062/*         CLK_DIV_TX_INST/flag_reg/SI    1
UART_CLK(R)->RX_CLK(R)	1.026    0.139/*         0.059/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.139/*         0.062/*         RST_SYNC1_INST/\FFs_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.140/*         0.062/*         REG_FILE_INST/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.140/*         0.062/*         DATA_SYNC_INST/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.141/*         0.062/*         REG_FILE_INST/\regArr_reg[12][0] /SI    1
TX_CLK(R)->TX_CLK(R)	1.042    0.141/*         0.055/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.141/*         0.062/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.000    0.141/*         0.062/*         CLK_DIV_RX_INST/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.001    0.142/*         0.062/*         CLK_DIV_TX_INST/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.142/*         0.056/*         SYS_CTRL_INST/\Address_s_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.000    0.142/*         0.062/*         CLK_DIV_RX_INST/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.999    0.142/*         0.063/*         CLK_DIV_RX_INST/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.999    0.143/*         0.063/*         CLK_DIV_RX_INST/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.143/*         0.063/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	1.040    0.144/*         0.059/*         UART_INST/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.010    0.144/*         0.067/*         SYS_CTRL_INST/\Address_s_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.971    0.145/*         0.063/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.999    0.145/*         0.063/*         CLK_DIV_RX_INST/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.146/*         0.063/*         DATA_SYNC_INST/\sync_bus_reg[3] /SI    1
RX_CLK(R)->RX_CLK(R)	1.031    0.147/*         0.054/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.147/*         0.057/*         SYS_CTRL_INST/\Address_s_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.997    */0.147         */0.088         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	1.045    0.147/*         0.052/*         UART_INST/U0_UART_TX/U0_fsm/busy_reg/D    1
TX_CLK(R)->TX_CLK(R)	1.008    */0.147         */0.088         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	1.034    0.148/*         0.052/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.000    0.148/*         0.063/*         CLK_DIV_TX_INST/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.971    0.149/*         0.063/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.149/*         0.063/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
RX_CLK(R)->RX_CLK(R)	1.032    0.149/*         0.054/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
UART_CLK(R)->RX_CLK(R)	1.026    0.150/*         0.059/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.152/*         0.064/*         SYS_CTRL_INST/ALU_OUT_BYTE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.977    0.152/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.000    0.153/*         0.063/*         CLK_DIV_TX_INST/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.153/*         0.063/*         DATA_SYNC_INST/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.000    0.154/*         0.063/*         CLK_DIV_TX_INST/\counter_reg[5] /SI    1
RX_CLK(R)->RX_CLK(R)	1.032    0.154/*         0.054/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	1.031    0.155/*         0.055/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.155/*         0.064/*         DATA_SYNC_INST/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.156/*         0.064/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.998    0.156/*         0.064/*         CLK_DIV_RX_INST/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.999    0.157/*         0.064/*         CLK_DIV_TX_INST/\counter_reg[7] /SI    1
RX_CLK(R)->RX_CLK(R)	1.032    0.157/*         0.055/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.158/*         0.064/*         DATA_SYNC_INST/\sync_bus_reg[5] /SI    1
TX_CLK(R)->TX_CLK(R)	1.040    0.160/*         0.057/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	1.031    0.161/*         0.055/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.162/*         0.064/*         DATA_SYNC_INST/\sync_bus_reg[7] /SI    1
RX_CLK(R)->RX_CLK(R)	1.032    0.162/*         0.055/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.163/*         0.064/*         FIFO_INST/fifo_wr/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.163/*         0.053/*         REG_FILE_INST/\regArr_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.164/*         0.064/*         REG_FILE_INST/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.164/*         0.052/*         REG_FILE_INST/\regArr_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.164/*         0.064/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.165/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.165/*         0.052/*         REG_FILE_INST/\regArr_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.165/*         0.052/*         REG_FILE_INST/\regArr_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.166/*         0.052/*         REG_FILE_INST/\regArr_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.166/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.166/*         0.052/*         REG_FILE_INST/\regArr_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.167/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.167/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.167/*         0.052/*         REG_FILE_INST/\regArr_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.167/*         0.052/*         REG_FILE_INST/\regArr_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.167/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.167/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.167/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.167/*         0.052/*         REG_FILE_INST/\regArr_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.167/*         0.052/*         REG_FILE_INST/\regArr_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.168/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /D    1
UART_CLK(R)->RX_CLK(R)	1.019    0.168/*         0.067/*         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.168/*         0.052/*         REG_FILE_INST/\regArr_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.168/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.168/*         0.052/*         REG_FILE_INST/\regArr_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.168/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /D    1
RX_CLK(R)->RX_CLK(R)	1.030    0.168/*         0.054/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.168/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.168/*         0.052/*         REG_FILE_INST/\regArr_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.168/*         0.052/*         REG_FILE_INST/\regArr_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.168/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.168/*         0.052/*         REG_FILE_INST/\regArr_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.168/*         0.052/*         REG_FILE_INST/\regArr_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.168/*         0.052/*         REG_FILE_INST/\regArr_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.168/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.168/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /D    1
UART_CLK(R)->RX_CLK(R)	1.027    0.168/*         0.059/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
TX_CLK(R)->TX_CLK(R)	1.044    0.169/*         0.053/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.169/*         0.052/*         REG_FILE_INST/\regArr_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.169/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.169/*         0.052/*         REG_FILE_INST/\regArr_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.169/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.169/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.169/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.169/*         0.052/*         REG_FILE_INST/\regArr_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.169/*         0.052/*         REG_FILE_INST/\regArr_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.169/*         0.052/*         REG_FILE_INST/\regArr_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.169/*         0.052/*         REG_FILE_INST/\regArr_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.169/*         0.052/*         REG_FILE_INST/\regArr_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.169/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.169/*         0.052/*         REG_FILE_INST/\regArr_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.169/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.169/*         0.052/*         REG_FILE_INST/\regArr_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.169/*         0.052/*         REG_FILE_INST/\regArr_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.170/*         0.052/*         REG_FILE_INST/\regArr_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.170/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.170/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.012    0.170/*         0.065/*         SYS_CTRL_INST/\state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.170/*         0.053/*         REG_FILE_INST/\regArr_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.170/*         0.052/*         REG_FILE_INST/\regArr_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.170/*         0.052/*         REG_FILE_INST/\regArr_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.170/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.170/*         0.052/*         REG_FILE_INST/\regArr_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.170/*         0.052/*         REG_FILE_INST/\regArr_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.170/*         0.052/*         REG_FILE_INST/\regArr_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.170/*         0.052/*         REG_FILE_INST/\regArr_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.170/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.170/*         0.052/*         REG_FILE_INST/\regArr_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.170/*         0.052/*         REG_FILE_INST/\regArr_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.170/*         0.052/*         REG_FILE_INST/\regArr_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.170/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.170/*         0.052/*         REG_FILE_INST/\regArr_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.170/*         0.052/*         REG_FILE_INST/\regArr_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.171/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.171/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.998    0.171/*         0.065/*         CLK_DIV_TX_INST/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.171/*         0.052/*         REG_FILE_INST/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.171/*         0.053/*         REG_FILE_INST/\regArr_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.171/*         0.069/*         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.171/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.171/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.171/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.171/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.171/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.172/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.172/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.172/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.172/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[15][2] /D    1
RX_CLK(R)->RX_CLK(R)	0.997    */0.172         */0.088         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.012    0.172/*         0.065/*         SYS_CTRL_INST/\state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.172/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.172/*         0.053/*         REG_FILE_INST/\regArr_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.172/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.172/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.173/*         0.052/*         REG_FILE_INST/\regArr_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.173/*         0.065/*         REG_FILE_INST/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.173/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.173/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.173/*         0.052/*         REG_FILE_INST/\regArr_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.173/*         0.052/*         REG_FILE_INST/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.173/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /D    1
RX_CLK(R)->RX_CLK(R)	1.029    0.173/*         0.056/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
UART_CLK(R)->TX_CLK(R)	1.038    0.173/*         0.059/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
TX_CLK(R)->TX_CLK(R)	1.044    0.173/*         0.053/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.173/*         0.052/*         REG_FILE_INST/\regArr_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.173/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.173/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.173/*         0.052/*         REG_FILE_INST/\regArr_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.173/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.173/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.173/*         0.052/*         REG_FILE_INST/\regArr_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.173/*         0.053/*         REG_FILE_INST/\regArr_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.173/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.174/*         0.053/*         REG_FILE_INST/\regArr_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.174/*         0.053/*         REG_FILE_INST/\regArr_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.174/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.174/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.174/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.174/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /D    1
RX_CLK(R)->RX_CLK(R)	0.998    */0.174         */0.087         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.174/*         0.053/*         REG_FILE_INST/\regArr_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.175/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.175/*         0.052/*         REG_FILE_INST/\regArr_reg[4][7] /D    1
UART_CLK(R)->RX_CLK(R)	1.027    0.175/*         0.059/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
UART_CLK(R)->RX_CLK(R)	1.026    0.175/*         0.059/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.175/*         0.052/*         REG_FILE_INST/\regArr_reg[6][1] /D    1
UART_CLK(R)->RX_CLK(R)	1.027    0.175/*         0.059/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.175/*         0.052/*         REG_FILE_INST/\regArr_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.175/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /D    1
UART_CLK(R)->RX_CLK(R)	1.026    0.175/*         0.059/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	1.038    0.176/*         0.059/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.176/*         0.053/*         REG_FILE_INST/\regArr_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.176/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.176/*         0.052/*         REG_FILE_INST/\regArr_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.176/*         0.052/*         REG_FILE_INST/\regArr_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.176/*         0.052/*         REG_FILE_INST/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.176/*         0.053/*         REG_FILE_INST/\regArr_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.176/*         0.052/*         REG_FILE_INST/\RdData_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.177/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.177/*         0.052/*         REG_FILE_INST/RdData_VLD_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.177/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.177/*         0.056/*         FIFO_INST/fifo_wr/\wptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.177/*         0.052/*         REG_FILE_INST/\regArr_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.177/*         0.064/*         REG_FILE_INST/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.178/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.178/*         0.067/*         FIFO_INST/fifo_rd/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.178/*         0.052/*         REG_FILE_INST/\regArr_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.178/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.179/*         0.053/*         REG_FILE_INST/\regArr_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.179/*         0.052/*         REG_FILE_INST/\regArr_reg[11][6] /D    1
UART_CLK(R)->RX_CLK(R)	1.026    0.179/*         0.059/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
RX_CLK(R)->RX_CLK(R)	1.033    0.179/*         0.052/*         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.179/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.179/*         0.066/*         REG_FILE_INST/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.179/*         0.052/*         REG_FILE_INST/\regArr_reg[11][2] /D    1
UART_CLK(R)->TX_CLK(R)	1.038    0.180/*         0.059/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.180/*         0.052/*         REG_FILE_INST/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.180/*         0.052/*         REG_FILE_INST/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.181/*         0.052/*         REG_FILE_INST/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.182/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.009    0.182/*         0.065/*         REG_FILE_INST/\regArr_reg[4][0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.998    */0.183         */0.087         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	1.045    0.183/*         0.054/*         FIFO_INST/fifo_rd/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.009    0.183/*         0.066/*         REG_FILE_INST/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.012    0.184/*         0.066/*         DATA_SYNC_INST/\sync_bus_reg[0] /SI    1
UART_CLK(R)->TX_CLK(R)	1.038    0.184/*         0.059/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
TX_CLK(R)->TX_CLK(R)	1.046    0.185/*         0.052/*         FIFO_INST/fifo_rd/\rptr_reg[1] /D    1
UART_CLK(R)->RX_CLK(R)	1.027    0.185/*         0.059/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	1.027    0.185/*         0.059/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	1.038    0.186/*         0.059/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
UART_CLK(R)->RX_CLK(R)	1.026    0.186/*         0.059/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.186/*         0.066/*         REG_FILE_INST/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.186/*         0.066/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.186/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.187/*         0.054/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /D    1
UART_CLK(R)->RX_CLK(R)	1.026    0.187/*         0.059/*         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.010    0.188/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.188/*         0.052/*         REG_FILE_INST/\regArr_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.188/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /D    1
UART_CLK(R)->TX_CLK(R)	1.038    0.189/*         0.059/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
UART_CLK(R)->TX_CLK(R)	1.038    0.190/*         0.059/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.190/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.190/*         0.061/*         UART_INST/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.971    0.190/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
UART_CLK(R)->TX_CLK(R)	1.039    0.190/*         0.059/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.191/*         0.052/*         REG_FILE_INST/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.010    0.191/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.971    0.191/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
UART_CLK(R)->TX_CLK(R)	1.040    0.191/*         0.059/*         FIFO_INST/fifo_rd/\rptr_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	1.040    0.191/*         0.059/*         FIFO_INST/fifo_rd/\rptr_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	1.041    0.191/*         0.059/*         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.010    0.191/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[7] /D    1
UART_CLK(R)->TX_CLK(R)	1.037    0.191/*         0.059/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
UART_CLK(R)->TX_CLK(R)	1.040    0.191/*         0.059/*         FIFO_INST/fifo_rd/\rptr_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	1.041    0.192/*         0.059/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.192/*         0.052/*         REG_FILE_INST/\regArr_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.192/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.010    0.192/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[5] /D    1
UART_CLK(R)->TX_CLK(R)	1.039    0.192/*         0.059/*         PLSE_GEN_INST/rcv_flop_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.010    0.192/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[6] /D    1
UART_CLK(R)->TX_CLK(R)	1.039    0.192/*         0.059/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	1.039    0.192/*         0.059/*         PLSE_GEN_INST/pls_flop_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.193/*         0.065/*         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.193/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.193/*         0.052/*         CLK_DIV_TX_INST/\counter_reg[7] /D    1
UART_CLK(R)->TX_CLK(R)	1.038    0.193/*         0.059/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.010    0.193/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[3] /D    1
UART_CLK(R)->TX_CLK(R)	1.041    0.194/*         0.059/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.194/*         0.054/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /D    1
UART_CLK(R)->TX_CLK(R)	1.038    0.194/*         0.059/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	1.038    0.194/*         0.059/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	1.038    0.194/*         0.059/*         UART_INST/U0_UART_TX/U0_fsm/busy_reg/RN    1
UART_CLK(R)->TX_CLK(R)	1.038    0.194/*         0.059/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	1.040    0.194/*         0.059/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.978    0.194/*         0.058/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.194/*         0.053/*         FIFO_INST/fifo_wr/\wptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.195/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
UART_CLK(R)->TX_CLK(R)	1.041    0.195/*         0.059/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	1.041    0.195/*         0.059/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	1.038    0.195/*         0.059/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.195/*         0.052/*         CLK_DIV_TX_INST/\counter_reg[5] /D    1
UART_CLK(R)->TX_CLK(R)	1.041    0.195/*         0.059/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	1.041    0.195/*         0.059/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	1.041    0.195/*         0.059/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	1.041    0.195/*         0.059/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.987    */0.196         */0.091         DATA_SYNC_INST/\sync_enable_FF_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.196/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
UART_CLK(R)->TX_CLK(R)	1.038    0.196/*         0.059/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
UART_CLK(R)->TX_CLK(R)	1.038    0.196/*         0.059/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	1.038    0.197/*         0.059/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.010    0.197/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.197/*         0.066/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
UART_CLK(R)->TX_CLK(R)	1.038    0.197/*         0.059/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	1.033    0.198/*         0.066/*         UART_INST/U0_UART_TX/U0_mux/OUT_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.012    0.198/*         0.066/*         REG_FILE_INST/\regArr_reg[3][1] /SI    1
UART_CLK(R)->TX_CLK(R)	1.032    0.199/*         0.066/*         FIFO_INST/fifo_rd/\rptr_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.200/*         0.052/*         CLK_DIV_TX_INST/\counter_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	1.011    */0.200         */0.086         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	1.032    0.200/*         0.053/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.200/*         0.053/*         FIFO_INST/fifo_wr/\wptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.201/*         0.052/*         CLK_DIV_TX_INST/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.201/*         0.074/*         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.202/*         0.061/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.202/*         0.066/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.993    */0.203         */0.088         SYS_CTRL_INST/ALU_OUT_BYTE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.202/*         0.065/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.204/*         0.066/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.205/*         0.052/*         CLK_DIV_TX_INST/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.010    0.206/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.980    0.206/*         0.057/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.206/*         0.052/*         CLK_DIV_TX_INST/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.207/*         0.061/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.208/*         0.053/*         CLK_DIV_TX_INST/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.209/*         0.066/*         FIFO_INST/fifo_wr/\wptr_reg[1] /SI    1
UART_CLK(R)->RX_CLK(R)	1.027    0.210/*         0.059/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	1.027    0.210/*         0.059/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	1.026    0.210/*         0.059/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.212/*         0.065/*         FIFO_INST/fifo_wr/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.213/*         0.052/*         REG_FILE_INST/\regArr_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.966    0.213/*         0.065/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.010    0.216/*         0.065/*         REG_FILE_INST/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.216/*         0.065/*         REG_FILE_INST/\regArr_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.217/*         0.065/*         REG_FILE_INST/\regArr_reg[1][4] /SI    1
UART_CLK(R)->RX_CLK(R)	1.019    0.218/*         0.066/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.001    0.218/*         0.061/*         CLK_DIV_RX_INST/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.219/*         0.062/*         SYS_CTRL_INST/\state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.220/*         0.052/*         REG_FILE_INST/\regArr_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.220/*         0.065/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.223/*         0.052/*         REG_FILE_INST/\regArr_reg[3][4] /D    1
UART_CLK(R)->UART_CLK(R)	0.530    0.223/*         0.052/*         CLK_DIV_TX_INST/reg_div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.224/*         0.052/*         CLK_DIV_TX_INST/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.225/*         0.052/*         REG_FILE_INST/\regArr_reg[3][7] /D    1
@(R)->SCAN_CLK(R)	1.005    0.225/*         0.073/*         RST_SYNC1_INST/\FFs_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.005    0.225/*         0.073/*         RST_SYNC1_INST/\FFs_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.225/*         0.061/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.225/*         0.064/*         REG_FILE_INST/\regArr_reg[1][2] /SI    1
RX_CLK(R)->RX_CLK(R)	1.032    0.226/*         0.053/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.227/*         0.061/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.227/*         0.052/*         REG_FILE_INST/\regArr_reg[3][6] /D    1
UART_CLK(R)->UART_CLK(R)	0.530    0.228/*         0.052/*         CLK_DIV_RX_INST/reg_div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.229/*         0.062/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.231/*         0.052/*         REG_FILE_INST/\regArr_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.231/*         0.052/*         SYS_CTRL_INST/\state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.231/*         0.052/*         REG_FILE_INST/\regArr_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.001    0.231/*         0.062/*         CLK_DIV_TX_INST/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.232/*         0.052/*         REG_FILE_INST/\regArr_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.233/*         0.064/*         REG_FILE_INST/\regArr_reg[1][7] /SI    1
RX_CLK(R)->RX_CLK(R)	1.032    0.233/*         0.052/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.233/*         0.063/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.234/*         0.064/*         REG_FILE_INST/\regArr_reg[1][5] /SI    1
UART_CLK(R)->UART_CLK(R)	1.003    0.236/*         0.055/*         CLK_DIV_RX_INST/flag_reg/D    1
UART_CLK(R)->UART_CLK(R)	1.004    0.236/*         0.055/*         CLK_DIV_TX_INST/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.237/*         0.063/*         REG_FILE_INST/\regArr_reg[2][5] /SI    1
@(R)->SCAN_CLK(R)	0.990    0.239/*         0.073/*         RST_SYNC2_INST/\FFs_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.240/*         0.063/*         REG_FILE_INST/\regArr_reg[2][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.165    0.241/*         0.054/*         ALU_INST/OUT_VALID_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.242/*         0.049/*         REG_FILE_INST/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.244/*         0.048/*         REG_FILE_INST/\regArr_reg[2][7] /SI    1
RX_CLK(R)->RX_CLK(R)	0.998    */0.247         */0.087         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.989    */0.248         */0.087         SYS_CTRL_INST/\state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.248/*         0.052/*         FIFO_INST/fifo_wr/\wptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.252/*         0.053/*         REG_FILE_INST/\regArr_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.254/*         0.062/*         REG_FILE_INST/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.255/*         0.062/*         REG_FILE_INST/\regArr_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.255/*         0.062/*         REG_FILE_INST/\regArr_reg[0][6] /SI    1
RX_CLK(R)->RX_CLK(R)	1.033    0.256/*         0.053/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.015    0.257/*         0.062/*         REG_FILE_INST/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.258/*         0.062/*         REG_FILE_INST/\regArr_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.263/*         0.052/*         SYS_CTRL_INST/\state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.264/*         0.062/*         REG_FILE_INST/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.264/*         0.052/*         REG_FILE_INST/\regArr_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.265/*         0.051/*         SYS_CTRL_INST/\state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.984    0.266/*         0.053/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.268/*         0.053/*         REG_FILE_INST/\regArr_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.268/*         0.061/*         REG_FILE_INST/\regArr_reg[0][5] /SI    1
RX_CLK(R)->RX_CLK(R)	0.999    */0.269         */0.087         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.270/*         0.061/*         REG_FILE_INST/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.270/*         0.052/*         REG_FILE_INST/\regArr_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.270/*         0.062/*         REG_FILE_INST/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.271/*         0.062/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.974    0.275/*         0.061/*         FIFO_INST/fifo_rd/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.974    0.275/*         0.062/*         FIFO_INST/fifo_rd/\rptr_reg[2] /SI    1
RX_CLK(R)->RX_CLK(R)	1.032    0.278/*         0.054/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.278/*         0.053/*         REG_FILE_INST/\regArr_reg[1][1] /D    1
RX_CLK(R)->RX_CLK(R)	1.032    0.278/*         0.054/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.019    0.279/*         0.058/*         DATA_SYNC_INST/enable_pulse_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    0.280/*         0.061/*         REG_FILE_INST/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.282/*         0.052/*         REG_FILE_INST/\regArr_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.282/*         0.053/*         REG_FILE_INST/\regArr_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.016    0.283/*         0.060/*         REG_FILE_INST/\regArr_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.286/*         0.052/*         REG_FILE_INST/\regArr_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.018    0.287/*         0.060/*         REG_FILE_INST/\regArr_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.288/*         0.053/*         REG_FILE_INST/\regArr_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.302/*         0.053/*         REG_FILE_INST/\regArr_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.983    0.305/*         0.053/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.306/*         0.052/*         REG_FILE_INST/\regArr_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.306/*         0.052/*         REG_FILE_INST/\regArr_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.307/*         0.053/*         REG_FILE_INST/\regArr_reg[2][2] /D    1
ALU_CLK(R)->REF_CLK(R)	0.474    0.307/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.307/*         0.053/*         REG_FILE_INST/\regArr_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.308/*         0.053/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.309/*         0.053/*         REG_FILE_INST/\regArr_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.314/*         0.053/*         REG_FILE_INST/\regArr_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.317/*         0.052/*         REG_FILE_INST/\regArr_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.317/*         0.052/*         REG_FILE_INST/\regArr_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.021    0.318/*         0.053/*         REG_FILE_INST/\regArr_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.318/*         0.053/*         REG_FILE_INST/\regArr_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.334/*         0.053/*         REG_FILE_INST/\regArr_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.335/*         0.053/*         REG_FILE_INST/\regArr_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.342/*         0.053/*         REG_FILE_INST/\regArr_reg[0][2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.168    0.350/*         0.052/*         ALU_INST/\ALU_OUT_reg[15] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.168    0.350/*         0.052/*         ALU_INST/\ALU_OUT_reg[11] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.168    0.351/*         0.052/*         ALU_INST/\ALU_OUT_reg[14] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.168    0.351/*         0.052/*         ALU_INST/\ALU_OUT_reg[13] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.167    0.352/*         0.052/*         ALU_INST/\ALU_OUT_reg[10] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.167    0.354/*         0.052/*         ALU_INST/\ALU_OUT_reg[12] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.167    0.354/*         0.052/*         ALU_INST/\ALU_OUT_reg[9] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.166    0.364/*         0.053/*         ALU_INST/\ALU_OUT_reg[8] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.166    0.367/*         0.053/*         ALU_INST/\ALU_OUT_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.166    0.371/*         0.053/*         ALU_INST/\ALU_OUT_reg[6] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.166    0.374/*         0.054/*         ALU_INST/\ALU_OUT_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.165    0.377/*         0.054/*         ALU_INST/\ALU_OUT_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.165    0.377/*         0.054/*         ALU_INST/\ALU_OUT_reg[5] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.165    0.379/*         0.054/*         ALU_INST/\ALU_OUT_reg[7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.165    0.380/*         0.054/*         ALU_INST/\ALU_OUT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.385/*         0.052/*         REG_FILE_INST/\regArr_reg[2][7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.164    0.387/*         0.055/*         ALU_INST/\ALU_OUT_reg[1] /D    1
@(R)->SCAN_CLK(R)	1.134    0.403/*         -0.057/*        REG_FILE_INST/\regArr_reg[3][5] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.432/*         0.053/*         REG_FILE_INST/\regArr_reg[13][4] /D    1
@(R)->SCAN_CLK(R)	1.015    0.449/*         0.062/*         REG_FILE_INST/\regArr_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	1.016    0.451/*         0.062/*         REG_FILE_INST/\regArr_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.368    */0.455         */-0.034        CLK_GATE_INST/U0_TLATNCAX12M/E    1
@(R)->SCAN_CLK(R)	1.016    0.456/*         0.062/*         REG_FILE_INST/\regArr_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	1.016    0.460/*         0.061/*         REG_FILE_INST/\regArr_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.465/*         0.061/*         REG_FILE_INST/\regArr_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.470/*         0.061/*         REG_FILE_INST/\regArr_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.471/*         0.061/*         REG_FILE_INST/\regArr_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	1.016    0.474/*         0.061/*         REG_FILE_INST/\regArr_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.478/*         0.061/*         REG_FILE_INST/\regArr_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.480/*         0.061/*         REG_FILE_INST/\regArr_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.480/*         0.061/*         REG_FILE_INST/\regArr_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.480/*         0.061/*         REG_FILE_INST/\regArr_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.480/*         0.061/*         REG_FILE_INST/\regArr_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.486/*         0.061/*         REG_FILE_INST/\regArr_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.486/*         0.061/*         REG_FILE_INST/\regArr_reg[12][3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.988    0.490/*         0.070/*         CLK_DIV_RX_INST/flag_reg/RN    1
UART_CLK(R)->UART_CLK(R)	0.988    0.490/*         0.070/*         CLK_DIV_RX_INST/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.490/*         0.061/*         REG_FILE_INST/\regArr_reg[13][4] /RN    1
UART_CLK(R)->UART_CLK(R)	0.988    0.490/*         0.070/*         CLK_DIV_RX_INST/\counter_reg[1] /RN    1
UART_CLK(R)->UART_CLK(R)	0.988    0.490/*         0.070/*         CLK_DIV_RX_INST/\counter_reg[2] /RN    1
UART_CLK(R)->UART_CLK(R)	0.988    0.491/*         0.070/*         CLK_DIV_RX_INST/\counter_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.988    0.491/*         0.070/*         CLK_DIV_RX_INST/\counter_reg[7] /RN    1
UART_CLK(R)->UART_CLK(R)	0.988    0.492/*         0.070/*         CLK_DIV_RX_INST/\counter_reg[5] /RN    1
UART_CLK(R)->UART_CLK(R)	0.988    0.492/*         0.070/*         CLK_DIV_RX_INST/\counter_reg[6] /RN    1
UART_CLK(R)->UART_CLK(R)	0.989    0.492/*         0.070/*         CLK_DIV_RX_INST/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	1.019    0.495/*         0.061/*         REG_FILE_INST/\regArr_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.499/*         0.061/*         REG_FILE_INST/\regArr_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.502/*         0.061/*         REG_FILE_INST/\regArr_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	1.019    0.502/*         0.061/*         REG_FILE_INST/\regArr_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.502/*         0.061/*         REG_FILE_INST/\regArr_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.503/*         0.061/*         REG_FILE_INST/\regArr_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	1.019    0.504/*         0.061/*         REG_FILE_INST/\regArr_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.504/*         0.061/*         REG_FILE_INST/\regArr_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.504/*         0.061/*         REG_FILE_INST/\regArr_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	1.019    0.505/*         0.061/*         REG_FILE_INST/\regArr_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	1.019    0.505/*         0.061/*         REG_FILE_INST/\regArr_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	1.019    0.506/*         0.061/*         REG_FILE_INST/\regArr_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	1.019    0.506/*         0.061/*         REG_FILE_INST/\regArr_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.506/*         0.061/*         REG_FILE_INST/\regArr_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.507/*         0.061/*         REG_FILE_INST/\regArr_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.507/*         0.061/*         REG_FILE_INST/\regArr_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.507/*         0.061/*         REG_FILE_INST/\regArr_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.508/*         0.061/*         REG_FILE_INST/\regArr_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.508/*         0.061/*         REG_FILE_INST/\regArr_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.508/*         0.061/*         REG_FILE_INST/\regArr_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	1.014    0.510/*         0.061/*         REG_FILE_INST/\regArr_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	1.014    0.511/*         0.061/*         REG_FILE_INST/\regArr_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	1.014    0.512/*         0.061/*         REG_FILE_INST/\regArr_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	1.014    0.513/*         0.061/*         REG_FILE_INST/\regArr_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.514/*         0.061/*         REG_FILE_INST/\regArr_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	1.014    0.515/*         0.061/*         REG_FILE_INST/\regArr_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	1.014    0.515/*         0.061/*         REG_FILE_INST/\regArr_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	1.014    0.516/*         0.061/*         REG_FILE_INST/\regArr_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.516/*         0.061/*         REG_FILE_INST/\regArr_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.517/*         0.061/*         REG_FILE_INST/\regArr_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.517/*         0.061/*         REG_FILE_INST/\regArr_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.518/*         0.061/*         REG_FILE_INST/\regArr_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	1.019    0.518/*         0.061/*         REG_FILE_INST/\regArr_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.519/*         0.061/*         REG_FILE_INST/\regArr_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.519/*         0.061/*         REG_FILE_INST/\regArr_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.519/*         0.061/*         REG_FILE_INST/\regArr_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.519/*         0.061/*         REG_FILE_INST/\regArr_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.520/*         0.061/*         REG_FILE_INST/\regArr_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.520/*         0.061/*         REG_FILE_INST/\regArr_reg[0][2] /RN    1
UART_CLK(R)->UART_CLK(R)	0.519    0.550/*         0.063/*         CLK_DIV_TX_INST/reg_div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.525    0.676/*         0.061/*         CLK_DIV_TX_INST/reg_div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.525    0.677/*         0.062/*         CLK_DIV_RX_INST/reg_div_clk_reg/SI    1
@(R)->SCAN_CLK(R)	1.012    0.843/*         0.063/*         REG_FILE_INST/\regArr_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	1.012    0.844/*         0.063/*         REG_FILE_INST/\regArr_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	1.012    0.844/*         0.063/*         REG_FILE_INST/\regArr_reg[6][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.258    0.851/*         0.052/*         RST_SYNC2_INST/\FFs_reg[1] /D    1
@(R)->SCAN_CLK(R)	1.012    0.857/*         0.062/*         REG_FILE_INST/\regArr_reg[6][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.250    0.859/*         0.060/*         RST_SYNC2_INST/\FFs_reg[1] /SI    1
@(R)->SCAN_CLK(R)	1.012    0.864/*         0.062/*         REG_FILE_INST/\regArr_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	1.012    0.865/*         0.062/*         REG_FILE_INST/\regArr_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.870/*         0.062/*         REG_FILE_INST/\regArr_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.876/*         0.061/*         REG_FILE_INST/\regArr_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.879/*         0.061/*         REG_FILE_INST/\regArr_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	1.014    0.888/*         0.061/*         REG_FILE_INST/\regArr_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.888/*         0.061/*         REG_FILE_INST/\regArr_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.888/*         0.061/*         REG_FILE_INST/\regArr_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	1.014    0.889/*         0.061/*         REG_FILE_INST/\regArr_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.891/*         0.061/*         REG_FILE_INST/\regArr_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.897/*         0.061/*         REG_FILE_INST/\regArr_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.900/*         0.061/*         REG_FILE_INST/\regArr_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.902/*         0.061/*         REG_FILE_INST/\regArr_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.903/*         0.061/*         REG_FILE_INST/\regArr_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.906/*         0.061/*         REG_FILE_INST/\regArr_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.913/*         0.061/*         REG_FILE_INST/\regArr_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.914/*         0.061/*         REG_FILE_INST/\regArr_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	1.021    0.914/*         0.061/*         REG_FILE_INST/\regArr_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.914/*         0.061/*         REG_FILE_INST/\regArr_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.914/*         0.061/*         REG_FILE_INST/\regArr_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	1.021    0.914/*         0.061/*         REG_FILE_INST/\regArr_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.916/*         0.061/*         REG_FILE_INST/\regArr_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	1.021    0.916/*         0.061/*         REG_FILE_INST/RdData_VLD_reg/RN    1
@(R)->SCAN_CLK(R)	1.021    0.916/*         0.061/*         REG_FILE_INST/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.021    0.916/*         0.061/*         SYS_CTRL_INST/ALU_OUT_BYTE_reg/RN    1
@(R)->SCAN_CLK(R)	1.018    0.917/*         0.061/*         REG_FILE_INST/\regArr_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.918/*         0.061/*         REG_FILE_INST/\regArr_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.919/*         0.061/*         REG_FILE_INST/\regArr_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	1.021    0.920/*         0.061/*         REG_FILE_INST/\regArr_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.922/*         0.061/*         REG_FILE_INST/\regArr_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	1.009    0.927/*         0.069/*         SYS_CTRL_INST/\Address_s_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.927/*         0.061/*         REG_FILE_INST/\regArr_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	1.009    0.927/*         0.069/*         SYS_CTRL_INST/\Address_s_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.021    0.929/*         0.061/*         REG_FILE_INST/\regArr_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	1.021    0.931/*         0.061/*         REG_FILE_INST/\regArr_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	1.021    0.931/*         0.061/*         REG_FILE_INST/\regArr_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.934/*         0.061/*         REG_FILE_INST/\regArr_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.934/*         0.061/*         REG_FILE_INST/\regArr_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.935/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.935/*         0.061/*         REG_FILE_INST/\regArr_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.936/*         0.061/*         REG_FILE_INST/\regArr_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.936/*         0.061/*         REG_FILE_INST/\regArr_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.936/*         0.061/*         REG_FILE_INST/\regArr_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.936/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.937/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	1.018    0.937/*         0.061/*         REG_FILE_INST/\regArr_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.937/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.937/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	1.016    0.938/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	1.016    0.938/*         0.061/*         SYS_CTRL_INST/\state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.938/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	1.016    0.938/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	1.016    0.938/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	1.016    0.938/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	1.017    0.938/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	1.016    0.938/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.939/*         0.061/*         SYS_CTRL_INST/\state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.015    0.939/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	1.008    0.945/*         0.069/*         SYS_CTRL_INST/\Address_s_reg[2] /RN    1
@(R)->SCAN_CLK(R)	1.008    0.945/*         0.069/*         SYS_CTRL_INST/\Address_s_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.512    0.963/*         0.070/*         CLK_DIV_RX_INST/reg_div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.237    0.993/*         0.073/*         RST_SYNC2_INST/\FFs_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.129    1.090/*         -0.055/*        REG_FILE_INST/\regArr_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	1.130    1.092/*         -0.055/*        REG_FILE_INST/\regArr_reg[2][7] /SN    1
@(R)->SCAN_CLK(R)	1.012    1.158/*         0.064/*         REG_FILE_INST/\regArr_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	1.012    1.158/*         0.064/*         REG_FILE_INST/\regArr_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	1.012    1.159/*         0.064/*         REG_FILE_INST/\regArr_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	1.017    1.159/*         0.064/*         REG_FILE_INST/\regArr_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	1.012    1.161/*         0.064/*         REG_FILE_INST/\regArr_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	1.012    1.161/*         0.064/*         REG_FILE_INST/\regArr_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	1.011    1.163/*         0.064/*         REG_FILE_INST/\regArr_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	1.017    1.164/*         0.064/*         REG_FILE_INST/\regArr_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	1.017    1.173/*         0.063/*         REG_FILE_INST/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.180/*         0.063/*         REG_FILE_INST/\regArr_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	1.016    1.181/*         0.063/*         REG_FILE_INST/\regArr_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	1.017    1.183/*         0.063/*         REG_FILE_INST/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	1.017    1.185/*         0.063/*         REG_FILE_INST/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.187/*         0.063/*         REG_FILE_INST/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.193/*         0.063/*         REG_FILE_INST/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.195/*         0.063/*         REG_FILE_INST/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.200/*         0.062/*         REG_FILE_INST/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	1.012    1.200/*         0.062/*         REG_FILE_INST/\regArr_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	1.012    1.204/*         0.062/*         REG_FILE_INST/\regArr_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	1.013    1.204/*         0.062/*         REG_FILE_INST/\regArr_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	1.012    1.204/*         0.062/*         REG_FILE_INST/\regArr_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	1.016    1.205/*         0.062/*         REG_FILE_INST/\regArr_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	1.015    1.205/*         0.062/*         REG_FILE_INST/\regArr_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	1.016    1.205/*         0.062/*         REG_FILE_INST/\regArr_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	1.015    1.205/*         0.062/*         REG_FILE_INST/\regArr_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	1.016    1.205/*         0.062/*         REG_FILE_INST/\regArr_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	1.015    1.205/*         0.062/*         REG_FILE_INST/\regArr_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	1.012    1.206/*         0.062/*         REG_FILE_INST/\regArr_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	1.015    1.206/*         0.062/*         REG_FILE_INST/\regArr_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	1.015    1.206/*         0.062/*         REG_FILE_INST/\regArr_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	1.012    1.207/*         0.062/*         REG_FILE_INST/\regArr_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	1.014    1.207/*         0.062/*         REG_FILE_INST/\regArr_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	1.013    1.213/*         0.062/*         REG_FILE_INST/\regArr_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	1.014    1.216/*         0.062/*         REG_FILE_INST/\regArr_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	1.014    1.220/*         0.062/*         REG_FILE_INST/\regArr_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	1.015    1.229/*         0.062/*         DATA_SYNC_INST/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	1.015    1.230/*         0.062/*         DATA_SYNC_INST/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	1.015    1.230/*         0.062/*         DATA_SYNC_INST/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	1.015    1.230/*         0.062/*         DATA_SYNC_INST/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	1.015    1.230/*         0.062/*         DATA_SYNC_INST/enable_pulse_reg/RN    1
@(R)->SCAN_CLK(R)	1.015    1.231/*         0.062/*         DATA_SYNC_INST/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	1.015    1.231/*         0.062/*         DATA_SYNC_INST/\sync_bus_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.231/*         0.062/*         ALU_INST/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.232/*         0.062/*         ALU_INST/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.232/*         0.062/*         ALU_INST/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.236/*         0.062/*         ALU_INST/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.238/*         0.062/*         ALU_INST/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.239/*         0.062/*         ALU_INST/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.239/*         0.062/*         ALU_INST/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.239/*         0.062/*         ALU_INST/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.452    1.239/*         0.062/*         ALU_INST/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.240/*         0.062/*         ALU_INST/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.242/*         0.062/*         ALU_INST/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.243/*         0.062/*         ALU_INST/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.243/*         0.062/*         ALU_INST/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.244/*         0.062/*         ALU_INST/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.244/*         0.062/*         ALU_INST/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.244/*         0.062/*         ALU_INST/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.453    1.244/*         0.062/*         ALU_INST/\ALU_OUT_reg[12] /RN    1
@(R)->SCAN_CLK(R)	1.017    1.298/*         0.062/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.299/*         0.062/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	1.017    1.305/*         0.062/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.312/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.322/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.324/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.326/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.327/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.328/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	1.017    1.328/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	1.017    1.329/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.331/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.332/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.332/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.335/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.337/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.337/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.338/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.339/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.339/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.340/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.341/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.341/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.341/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.342/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.343/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.344/*         0.060/*         DATA_SYNC_INST/\sync_enable_FF_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.344/*         0.060/*         DATA_SYNC_INST/\sync_enable_FF_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.017    1.345/*         0.060/*         DATA_SYNC_INST/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.346/*         0.060/*         DATA_SYNC_INST/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.346/*         0.060/*         DATA_SYNC_INST/sync_enable_F3_reg/RN    1
@(R)->SCAN_CLK(R)	1.020    1.347/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	1.017    1.347/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	1.016    1.348/*         0.060/*         SYS_CTRL_INST/\state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	1.016    1.348/*         0.060/*         SYS_CTRL_INST/\state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	1.017    1.348/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.350/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.353/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.357/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.360/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.360/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.362/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.362/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.363/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.363/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.364/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.364/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.365/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.365/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.365/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	1.019    1.365/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	1.018    1.365/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.365/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.367/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.368/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.368/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.368/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.368/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.370/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.370/*         0.059/*         FIFO_INST/fifo_wr/\wptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.370/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.370/*         0.059/*         FIFO_INST/fifo_wr/\wptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.370/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.370/*         0.059/*         FIFO_INST/fifo_wr/\wptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.371/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.371/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.372/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.372/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	1.020    1.372/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	1.012    1.376/*         0.067/*         FIFO_INST/fifo_wr/\wptr_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    2.987/*         0.059/*         REG_FILE_INST/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.020    2.991/*         0.059/*         REG_FILE_INST/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.017    3.023/*         0.062/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-3.900   */5.243         */4.000         SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	-3.900   */5.249         */4.000         SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	-3.900   */5.275         */4.000         SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	-3.900   5.404/*         4.000/*         SO[2]    1
TX_CLK(R)->TX_CLK(R)	-53.390  */54.734        */54.253        UART_TX_O    1
RX_CLK(R)->UART_CLK(R)	-54.153  */55.481        */54.253        parity_error    1
RX_CLK(R)->UART_CLK(R)	-54.153  */55.500        */54.253        framing_error    1
