Classic Timing Analyzer report for zljcq_ir
Thu Jan 04 23:02:45 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                             ;
+------------------------------+-------+---------------+-------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.727 ns    ; i[5]       ; o_store[5] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.195 ns    ; o_store[3] ; o[3]       ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.005 ns   ; i[7]       ; o_store[7] ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T100A8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To         ; To Clock ;
+-------+--------------+------------+------+------------+----------+
; N/A   ; None         ; 6.727 ns   ; i[5] ; o_store[5] ; CLK      ;
; N/A   ; None         ; 5.310 ns   ; i[3] ; o_store[3] ; CLK      ;
; N/A   ; None         ; 5.162 ns   ; i[0] ; o_store[0] ; CLK      ;
; N/A   ; None         ; 4.993 ns   ; i[2] ; o_store[2] ; CLK      ;
; N/A   ; None         ; 4.974 ns   ; i[1] ; o_store[1] ; CLK      ;
; N/A   ; None         ; 4.717 ns   ; LD   ; o_store[0] ; CLK      ;
; N/A   ; None         ; 4.717 ns   ; LD   ; o_store[1] ; CLK      ;
; N/A   ; None         ; 4.717 ns   ; LD   ; o_store[2] ; CLK      ;
; N/A   ; None         ; 4.717 ns   ; LD   ; o_store[3] ; CLK      ;
; N/A   ; None         ; 4.717 ns   ; LD   ; o_store[4] ; CLK      ;
; N/A   ; None         ; 4.717 ns   ; LD   ; o_store[5] ; CLK      ;
; N/A   ; None         ; 4.717 ns   ; LD   ; o_store[6] ; CLK      ;
; N/A   ; None         ; 4.717 ns   ; LD   ; o_store[7] ; CLK      ;
; N/A   ; None         ; 4.261 ns   ; i[4] ; o_store[4] ; CLK      ;
; N/A   ; None         ; 4.214 ns   ; i[6] ; o_store[6] ; CLK      ;
; N/A   ; None         ; 4.057 ns   ; i[7] ; o_store[7] ; CLK      ;
+-------+--------------+------------+------+------------+----------+


+--------------------------------------------------------------------+
; tco                                                                ;
+-------+--------------+------------+------------+------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To   ; From Clock ;
+-------+--------------+------------+------------+------+------------+
; N/A   ; None         ; 8.195 ns   ; o_store[3] ; o[3] ; CLK        ;
; N/A   ; None         ; 8.175 ns   ; o_store[6] ; o[6] ; CLK        ;
; N/A   ; None         ; 7.315 ns   ; o_store[7] ; o[7] ; CLK        ;
; N/A   ; None         ; 7.294 ns   ; o_store[0] ; o[0] ; CLK        ;
; N/A   ; None         ; 7.288 ns   ; o_store[5] ; o[5] ; CLK        ;
; N/A   ; None         ; 6.889 ns   ; o_store[2] ; o[2] ; CLK        ;
; N/A   ; None         ; 6.879 ns   ; o_store[1] ; o[1] ; CLK        ;
; N/A   ; None         ; 6.394 ns   ; o_store[4] ; o[4] ; CLK        ;
+-------+--------------+------------+------------+------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To         ; To Clock ;
+---------------+-------------+-----------+------+------------+----------+
; N/A           ; None        ; -4.005 ns ; i[7] ; o_store[7] ; CLK      ;
; N/A           ; None        ; -4.162 ns ; i[6] ; o_store[6] ; CLK      ;
; N/A           ; None        ; -4.209 ns ; i[4] ; o_store[4] ; CLK      ;
; N/A           ; None        ; -4.665 ns ; LD   ; o_store[0] ; CLK      ;
; N/A           ; None        ; -4.665 ns ; LD   ; o_store[1] ; CLK      ;
; N/A           ; None        ; -4.665 ns ; LD   ; o_store[2] ; CLK      ;
; N/A           ; None        ; -4.665 ns ; LD   ; o_store[3] ; CLK      ;
; N/A           ; None        ; -4.665 ns ; LD   ; o_store[4] ; CLK      ;
; N/A           ; None        ; -4.665 ns ; LD   ; o_store[5] ; CLK      ;
; N/A           ; None        ; -4.665 ns ; LD   ; o_store[6] ; CLK      ;
; N/A           ; None        ; -4.665 ns ; LD   ; o_store[7] ; CLK      ;
; N/A           ; None        ; -4.922 ns ; i[1] ; o_store[1] ; CLK      ;
; N/A           ; None        ; -4.941 ns ; i[2] ; o_store[2] ; CLK      ;
; N/A           ; None        ; -5.110 ns ; i[0] ; o_store[0] ; CLK      ;
; N/A           ; None        ; -5.258 ns ; i[3] ; o_store[3] ; CLK      ;
; N/A           ; None        ; -6.675 ns ; i[5] ; o_store[5] ; CLK      ;
+---------------+-------------+-----------+------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jan 04 23:02:45 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zljcq_ir -c zljcq_ir --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK"
Info: tsu for register "o_store[5]" (data pin = "i[5]", clock pin = "CLK") is 6.727 ns
    Info: + Longest pin to register delay is 9.458 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'i[5]'
        Info: 2: + IC(7.680 ns) + CELL(0.309 ns) = 9.458 ns; Loc. = LC_X7_Y13_N7; Fanout = 1; REG Node = 'o_store[5]'
        Info: Total cell delay = 1.778 ns ( 18.80 % )
        Info: Total interconnect delay = 7.680 ns ( 81.20 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'CLK'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y13_N7; Fanout = 1; REG Node = 'o_store[5]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
Info: tco from clock "CLK" to destination pin "o[3]" through register "o_store[3]" is 8.195 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'CLK'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y13_N3; Fanout = 1; REG Node = 'o_store[3]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.203 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y13_N3; Fanout = 1; REG Node = 'o_store[3]'
        Info: 2: + IC(3.079 ns) + CELL(2.124 ns) = 5.203 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'o[3]'
        Info: Total cell delay = 2.124 ns ( 40.82 % )
        Info: Total interconnect delay = 3.079 ns ( 59.18 % )
Info: th for register "o_store[7]" (data pin = "i[7]", clock pin = "CLK") is -4.005 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'CLK'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y13_N9; Fanout = 1; REG Node = 'o_store[7]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.788 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_98; Fanout = 1; PIN Node = 'i[7]'
        Info: 2: + IC(5.004 ns) + CELL(0.309 ns) = 6.788 ns; Loc. = LC_X7_Y13_N9; Fanout = 1; REG Node = 'o_store[7]'
        Info: Total cell delay = 1.784 ns ( 26.28 % )
        Info: Total interconnect delay = 5.004 ns ( 73.72 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Thu Jan 04 23:02:45 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


