Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jan 13 13:26:54 2022
| Host         : pop-os running 64-bit Pop!_OS 21.10
| Command      : report_timing_summary -max_paths 10 -file audio_station_overview_wrapper_timing_summary_routed.rpt -pb audio_station_overview_wrapper_timing_summary_routed.pb -rpx audio_station_overview_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_station_overview_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.406        0.000                      0                 1389        0.080        0.000                      0                 1389        2.750        0.000                       0                   368  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.406        0.000                      0                 1389        0.080        0.000                      0                 1389        2.750        0.000                       0                   368  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/i2s_1/r_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.609ns (13.054%)  route 4.056ns (86.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 10.645 - 8.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.653     2.947    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.340     4.743    audio_station_overview_i/AudioStation_0/inst/i2s_1/resetn
    SLICE_X34Y90         LUT1 (Prop_lut1_I0_O)        0.153     4.896 r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_axi_bid[11]_i_1/O
                         net (fo=183, routed)         2.716     7.612    audio_station_overview_i/AudioStation_0/inst/i2s_1/resetn_0
    SLICE_X34Y72         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.466    10.645    audio_station_overview_i/AudioStation_0/inst/i2s_1/clk
    SLICE_X34Y72         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_enable_reg/C
                         clock pessimism              0.229    10.874    
                         clock uncertainty           -0.125    10.749    
    SLICE_X34Y72         FDRE (Setup_fdre_C_R)       -0.731    10.018    audio_station_overview_i/AudioStation_0/inst/i2s_1/r_enable_reg
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/i2s_1/r_mclk_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.609ns (13.054%)  route 4.056ns (86.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 10.645 - 8.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.653     2.947    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.340     4.743    audio_station_overview_i/AudioStation_0/inst/i2s_1/resetn
    SLICE_X34Y90         LUT1 (Prop_lut1_I0_O)        0.153     4.896 r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_axi_bid[11]_i_1/O
                         net (fo=183, routed)         2.716     7.612    audio_station_overview_i/AudioStation_0/inst/i2s_1/resetn_0
    SLICE_X34Y72         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_mclk_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.466    10.645    audio_station_overview_i/AudioStation_0/inst/i2s_1/clk
    SLICE_X34Y72         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_mclk_en_reg/C
                         clock pessimism              0.229    10.874    
                         clock uncertainty           -0.125    10.749    
    SLICE_X34Y72         FDRE (Setup_fdre_C_R)       -0.731    10.018    audio_station_overview_i/AudioStation_0/inst/i2s_1/r_mclk_en_reg
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/i2s_1/r_mclk_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.609ns (13.054%)  route 4.056ns (86.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 10.645 - 8.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.653     2.947    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.340     4.743    audio_station_overview_i/AudioStation_0/inst/i2s_1/resetn
    SLICE_X34Y90         LUT1 (Prop_lut1_I0_O)        0.153     4.896 r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_axi_bid[11]_i_1/O
                         net (fo=183, routed)         2.716     7.612    audio_station_overview_i/AudioStation_0/inst/i2s_1/resetn_0
    SLICE_X34Y72         FDSE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_mclk_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.466    10.645    audio_station_overview_i/AudioStation_0/inst/i2s_1/clk
    SLICE_X34Y72         FDSE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_mclk_reg/C
                         clock pessimism              0.229    10.874    
                         clock uncertainty           -0.125    10.749    
    SLICE_X34Y72         FDSE (Setup_fdse_C_S)       -0.731    10.018    audio_station_overview_i/AudioStation_0/inst/i2s_1/r_mclk_reg
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.609ns (13.046%)  route 4.059ns (86.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.653     2.947    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.340     4.743    audio_station_overview_i/AudioStation_0/inst/i2s_1/resetn
    SLICE_X34Y90         LUT1 (Prop_lut1_I0_O)        0.153     4.896 r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_axi_bid[11]_i_1/O
                         net (fo=183, routed)         2.719     7.615    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/w_addr_reg[0]
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.522    10.701    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/clk
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[10]/C
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X26Y99         FDRE (Setup_fdre_C_R)       -0.731    10.074    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[10]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.609ns (13.046%)  route 4.059ns (86.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.653     2.947    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.340     4.743    audio_station_overview_i/AudioStation_0/inst/i2s_1/resetn
    SLICE_X34Y90         LUT1 (Prop_lut1_I0_O)        0.153     4.896 r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_axi_bid[11]_i_1/O
                         net (fo=183, routed)         2.719     7.615    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/w_addr_reg[0]
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.522    10.701    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/clk
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[11]/C
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X26Y99         FDRE (Setup_fdre_C_R)       -0.731    10.074    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[11]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.609ns (13.046%)  route 4.059ns (86.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.653     2.947    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.340     4.743    audio_station_overview_i/AudioStation_0/inst/i2s_1/resetn
    SLICE_X34Y90         LUT1 (Prop_lut1_I0_O)        0.153     4.896 r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_axi_bid[11]_i_1/O
                         net (fo=183, routed)         2.719     7.615    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/w_addr_reg[0]
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.522    10.701    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/clk
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[8]/C
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X26Y99         FDRE (Setup_fdre_C_R)       -0.731    10.074    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[8]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.609ns (13.046%)  route 4.059ns (86.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.653     2.947    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.340     4.743    audio_station_overview_i/AudioStation_0/inst/i2s_1/resetn
    SLICE_X34Y90         LUT1 (Prop_lut1_I0_O)        0.153     4.896 r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_axi_bid[11]_i_1/O
                         net (fo=183, routed)         2.719     7.615    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/w_addr_reg[0]
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.522    10.701    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/clk
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[9]/C
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X26Y99         FDRE (Setup_fdre_C_R)       -0.731    10.074    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[9]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.609ns (13.431%)  route 3.925ns (86.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.653     2.947    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.340     4.743    audio_station_overview_i/AudioStation_0/inst/i2s_1/resetn
    SLICE_X34Y90         LUT1 (Prop_lut1_I0_O)        0.153     4.896 r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_axi_bid[11]_i_1/O
                         net (fo=183, routed)         2.585     7.481    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/w_addr_reg[0]
    SLICE_X26Y98         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.522    10.701    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/clk
    SLICE_X26Y98         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[4]/C
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X26Y98         FDRE (Setup_fdre_C_R)       -0.731    10.074    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[4]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.609ns (13.431%)  route 3.925ns (86.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.653     2.947    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.340     4.743    audio_station_overview_i/AudioStation_0/inst/i2s_1/resetn
    SLICE_X34Y90         LUT1 (Prop_lut1_I0_O)        0.153     4.896 r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_axi_bid[11]_i_1/O
                         net (fo=183, routed)         2.585     7.481    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/w_addr_reg[0]
    SLICE_X26Y98         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.522    10.701    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/clk
    SLICE_X26Y98         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[5]/C
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X26Y98         FDRE (Setup_fdre_C_R)       -0.731    10.074    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[5]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.609ns (13.431%)  route 3.925ns (86.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.653     2.947    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X33Y97         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.340     4.743    audio_station_overview_i/AudioStation_0/inst/i2s_1/resetn
    SLICE_X34Y90         LUT1 (Prop_lut1_I0_O)        0.153     4.896 r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_axi_bid[11]_i_1/O
                         net (fo=183, routed)         2.585     7.481    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/w_addr_reg[0]
    SLICE_X26Y98         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         1.522    10.701    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/clk
    SLICE_X26Y98         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[6]/C
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X26Y98         FDRE (Setup_fdre_C_R)       -0.731    10.074    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[6]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  2.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/i2s_1/r_buffer_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.575     0.911    audio_station_overview_i/AudioStation_0/inst/i2s_1/clk
    SLICE_X29Y91         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_buffer_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  audio_station_overview_i/AudioStation_0/inst/i2s_1/r_buffer_out_reg[2]/Q
                         net (fo=1, routed)           0.101     1.153    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/DIB0
    SLICE_X30Y91         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/WCLK
    SLICE_X30Y91         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.073    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/rst_ps7_0_125M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.446%)  route 0.184ns (56.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.641     0.977    audio_station_overview_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y100        FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  audio_station_overview_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.184     1.302    audio_station_overview_i/rst_ps7_0_125M/U0/EXT_LPF/p_3_in1_in
    SLICE_X32Y99         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.826     1.192    audio_station_overview_i/rst_ps7_0_125M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y99         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.059     1.216    audio_station_overview_i/rst_ps7_0_125M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.252%)  route 0.228ns (61.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X29Y95         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/Q
                         net (fo=54, routed)          0.228     1.280    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/ADDRD3
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/WCLK
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.185    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.252%)  route 0.228ns (61.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X29Y95         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/Q
                         net (fo=54, routed)          0.228     1.280    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/ADDRD3
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/WCLK
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.185    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.252%)  route 0.228ns (61.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X29Y95         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/Q
                         net (fo=54, routed)          0.228     1.280    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/ADDRD3
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/WCLK
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.185    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.252%)  route 0.228ns (61.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X29Y95         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/Q
                         net (fo=54, routed)          0.228     1.280    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/ADDRD3
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/WCLK
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.185    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.252%)  route 0.228ns (61.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X29Y95         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/Q
                         net (fo=54, routed)          0.228     1.280    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/ADDRD3
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/WCLK
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.185    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.252%)  route 0.228ns (61.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X29Y95         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/Q
                         net (fo=54, routed)          0.228     1.280    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/ADDRD3
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/WCLK
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.185    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.252%)  route 0.228ns (61.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X29Y95         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/Q
                         net (fo=54, routed)          0.228     1.280    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/ADDRD3
    SLICE_X26Y95         RAMS32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/WCLK
    SLICE_X26Y95         RAMS32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.185    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.252%)  route 0.228ns (61.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X29Y95         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/w_addr_reg[3]/Q
                         net (fo=54, routed)          0.228     1.280    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/ADDRD3
    SLICE_X26Y95         RAMS32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=368, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/WCLK
    SLICE_X26Y95         RAMS32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.185    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X28Y89    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X28Y89    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X28Y89    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X28Y89    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X28Y88    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X29Y96    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/r_addr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X29Y96    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/r_addr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X29Y96    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/r_addr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X31Y95    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/r_addr_reg[3]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y95    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y95    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y96    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y96    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y96    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y96    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y96    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y96    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_6_11/RAMC_D1/CLK



