Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/abp250/.cadence/rc.gui'.
Finished loading tool scripts (6 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
               Version v12.10-s012_1 (64-bit), built Jan 26 2013


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

WARNING: This version of RC is 1000 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Notice: Upcoming end of support for Linux 32-bit.
Support for Linux 32-bit will be discontinued starting with the RC 13.1 release.
To ensure continued access to the forthcoming releases, RC 13.1 and up, you are
advised to start the transitioning to Linux 64-bit.

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  dp_perform_rewriting_operations
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
            design  ovf_current_verification_directory
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
               net  logic0_driven
               net  logic1_driven
              root  auto_ungroup_min_effort
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_area_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  enable_parallel_iopt
              root  exact_match_seqs_async_controls
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
================================================================================

GUI is already visible.
rc:/> Sourcing '/home/abp250/Documents/EE465/Lab5/rc/syn/scripts/lab5script.tcl' (Fri Oct 23 19:27:47 -0500 2015)...
Sourcing './scripts/initStuff.tcl' (Fri Oct 23 19:27:47 -0500 2015)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
  Setting attribute of root '/': 'gui_sv_threshold' = 10000
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ALT_MULTADD' from file '../rtl/ALT_MULTADD.v'.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA0' in file '../rtl/ALT_MULTADD.v' on line 2.
        : The type associated with the two declarations of a port should be identical.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA1' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB0' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB1' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'oR' in file '../rtl/ALT_MULTADD.v' on line 3.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ALT_MULTADD'.
  Setting attribute of clock 'clk': 'clock_network_late_latency' = 1.0 1.0 1.0 1.0
  Setting attribute of clock 'clk': 'clock_source_early_latency' = 1.5 1.5 1.5 1.5
  Setting attribute of clock 'clk': 'clock_setup_uncertainty' = 100.0 50.0
  Setting attribute of clock 'clk': 'slew' = 100.0 110.0 110.0 120.0
============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Oct 23 2015  07:27:48 pm
  Module:                 ALT_MULTADD
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


 Clock Description
 ----------------- 

 Clock                            Clock    Source     No of   
 Name   Period   Rise    Fall     Domain  Pin/Port  Registers 
--------------------------------------------------------------
 clk     500.0   250.0   250.0   domain_1   iCLK           49 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

        Network   Network   Source   Source     Setup        Setup    
Clock   Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
 Name    Rise      Fall      Rise     Fall       Rise         Fall    
----------------------------------------------------------------------
clk         1.0       1.0      0.0      0.0        100.0         50.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

  From    To    R->R    R->F    F->R    F->F 
---------------------------------------------
  clk    clk   400.0   450.0   400.0   450.0 
  Setting attribute of port 'iCLK': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iRST_N': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iSEL': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'oR[16]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[15]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[14]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[13]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[12]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[11]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[10]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[9]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[8]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[7]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[6]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[5]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[4]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[3]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[2]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[1]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[0]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of design 'ALT_MULTADD': 'max_fanout' = 10.000
  Setting attribute of root '/': 'lp_power_unit' = nW
  Setting attribute of root '/': 'power_optimization_effort' = high
Sourcing './scripts/writeReports.tcl' (Fri Oct 23 19:27:49 -0500 2015)...
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'ALT_MULTADD_csa_cluster'... Accepted.
Info    : Performing RTL resource sharing. [RTLOPT-30]
        : Merging instances 'final_adder_add_25_30' and 'final_adder_add_22_19' in design 'ALT_MULTADD'.
	: RTL resource sharing move has been accepted
Mapping ALT_MULTADD to gates.
 
Global mapping target info
==========================
Cost Group 'default' target slack: -1411 ps
Target path end-point (Pin: oR_reg[16]/d)

 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                 8793    -1639  A1_reg[2]/CP --> oR_reg[16]/D
 
Global incremental target info
==============================
Cost Group 'default' target slack: -1640 ps
Target path end-point (Pin: oR_reg[15]/D (DFQD1/D))

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                7095    -1682  A0_reg[2]/CP --> oR_reg[16]/D
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC12.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'ALT_MULTADD' in file 'fv/ALT_MULTADD/rtl_to_g1.do' ...
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'ALT_MULTADD' in file 'fv/ALT_MULTADD/rtl_to_g1_withoutovf.do' ...
 
Incremental optimization status
===============================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                  7095    -1682         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 
Incremental optimization status (pre-loop)
==========================================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 simp_cc_inputs             6961    -1682         0        0        1
            Path: A0_reg[1]/CP --> oR_reg[15]/D
 hi_fo_buf                  6961    -1682         0        0        1
            Path: A0_reg[1]/CP --> oR_reg[15]/D
 
Incremental optimization status
===============================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 6961    -1682         0        0        1
            Path: A0_reg[1]/CP --> oR_reg[15]/D
 incr_delay                 7183    -1611         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7290    -1590         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7329    -1585         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 7357    -1578         0        0        2
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7396    -1571         0        0        2
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7422    -1568         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 7457    -1567         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 7465    -1565         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[14]/D
 incr_delay                 7466    -1564         0        0        2
            Path: A0_reg[4]/CP --> oR_reg[15]/D
 incr_delay                 7484    -1563         0        0        2
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 incr_delay                 7489    -1563         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7493    -1562         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7552    -1560         0        0       11
            Path: A0_reg[2]/CP --> oR_reg[14]/D
 incr_delay                 8580    -1494         0        0       20
            Path: A0_reg[4]/CP --> oR_reg[15]/D
 incr_delay                 8774    -1480         0        0       20
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8817    -1476         0        0       21
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 9011    -1439         0        0       36
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9104    -1430         0        0       49
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 9202    -1415         0        0       57
            Path: A1_reg[2]/CP --> oR_reg[14]/D
 incr_delay                 9376    -1399         0        0       56
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 9416    -1385         0        0       56
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9426    -1385         0        0       56
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9454    -1380         0        0       56
            Path: A1_reg[3]/CP --> oR_reg[16]/D
 incr_delay                 9429    -1379         0        0       57
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9439    -1378         0        0       57
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9437    -1376         0        0       57
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9440    -1376         0        0       57
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9445    -1375         0        0       57
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9459    -1374         0        0       58
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9478    -1371         0        0       58
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 incr_delay                 9472    -1370         0        0       58
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9473    -1370         0        0       58
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9480    -1370         0        0       59
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9481    -1370         0        0       59
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9485    -1369         0        0       59
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9475    -1369         0        0       59
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9525    -1366         0        0       56
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 init_drc                   9525    -1366         0        0       56
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 incr_max_fo                9601    -1366         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 incr_max_fo                9600    -1366         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 init_area                  9600    -1366         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 undup                      9597    -1366         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 rem_buf                    9518    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 rem_inv                    9335    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 merge_bi                   9226    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 rem_inv_qb                 9224    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 io_phase                   9127    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 gate_comp                  8972    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 glob_area                  8823    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 area_down                  8748    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 rem_buf                    8740    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 rem_inv                    8732    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 merge_bi                   8725    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 rem_inv_qb                 8724    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 
Incremental optimization status
===============================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 8724    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 incr_delay                 8729    -1366         0        0        1
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8783    -1363         0        0        1
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8801    -1362         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 incr_delay                 8813    -1361         0        0        9
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8829    -1360         0        0        9
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 incr_delay                 8833    -1360         0        0       10
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8833    -1360         0        0       10
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 8843    -1358         0        0       10
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8852    -1358         0        0       10
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8875    -1356         0        0       10
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 8878    -1356         0        0       10
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8883    -1356         0        0       10
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8903    -1355         0        0       10
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8893    -1355         0        0       10
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8905    -1353         0        0       10
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 init_drc                   8905    -1353         0        0       10
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_max_fo                8935    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 init_area                  8935    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 undup                      8933    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 rem_buf                    8894    -1353         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 rem_inv                    8867    -1353         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 merge_bi                   8853    -1353         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 rem_inv_qb                 8852    -1353         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 io_phase                   8825    -1353         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 gate_comp                  8764    -1353         0        0        1
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 glob_area                  8719    -1353         0        0        1
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 area_down                  8692    -1353         0        0        1
            Path: A1_reg[4]/CP --> oR_reg[15]/D
 
Incremental optimization status
===============================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 8692    -1353         0        0        1
            Path: A1_reg[4]/CP --> oR_reg[15]/D
 incr_delay                 8693    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8703    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 8724    -1352         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8726    -1352         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 init_drc                   8726    -1352         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D

  Done mapping ALT_MULTADD
  Synthesis succeeded.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Sourcing './scripts/initStuff.tcl' (Fri Oct 23 19:31:55 -0500 2015)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
  Setting attribute of root '/': 'gui_sv_threshold' = 10000
Freeing libraries in memory (tcbn65gpluswc.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ALT_MULTADD' from file '../rtl/ALT_MULTADD.v'.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA0' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA1' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB0' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB1' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'oR' in file '../rtl/ALT_MULTADD.v' on line 3.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ALT_MULTADD'.
  Setting attribute of clock 'clk': 'clock_network_late_latency' = 1.0 1.0 1.0 1.0
  Setting attribute of clock 'clk': 'clock_source_early_latency' = 1.5 1.5 1.5 1.5
  Setting attribute of clock 'clk': 'clock_setup_uncertainty' = 100.0 50.0
  Setting attribute of clock 'clk': 'slew' = 100.0 110.0 110.0 120.0
============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Oct 23 2015  07:31:56 pm
  Module:                 ALT_MULTADD
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


 Clock Description
 ----------------- 

 Clock                            Clock    Source     No of   
 Name   Period   Rise    Fall     Domain  Pin/Port  Registers 
--------------------------------------------------------------
 clk     500.0   250.0   250.0   domain_1   iCLK           49 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

        Network   Network   Source   Source     Setup        Setup    
Clock   Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
 Name    Rise      Fall      Rise     Fall       Rise         Fall    
----------------------------------------------------------------------
clk         1.0       1.0      0.0      0.0        100.0         50.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

  From    To    R->R    R->F    F->R    F->F 
---------------------------------------------
  clk    clk   400.0   450.0   400.0   450.0 
  Setting attribute of port 'iCLK': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iRST_N': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iSEL': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'oR[16]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[15]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[14]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[13]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[12]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[11]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[10]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[9]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[8]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[7]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[6]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[5]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[4]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[3]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[2]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[1]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[0]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of design 'ALT_MULTADD': 'max_fanout' = 10.000
  Setting attribute of root '/': 'lp_power_unit' = nW
  Setting attribute of root '/': 'power_optimization_effort' = low
Sourcing './scripts/writeReports.tcl' (Fri Oct 23 19:31:56 -0500 2015)...
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'ALT_MULTADD_csa_cluster'... Accepted.
Info    : Performing RTL resource sharing. [RTLOPT-30]
        : Merging instances 'final_adder_add_25_30' and 'final_adder_add_22_19' in design 'ALT_MULTADD'.
	: RTL resource sharing move has been accepted
Mapping ALT_MULTADD to gates.
 
Global mapping target info
==========================
Cost Group 'default' target slack: -1411 ps
Target path end-point (Pin: oR_reg[16]/d)

 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                 8793    -1639  A1_reg[2]/CP --> oR_reg[16]/D
 
Global incremental target info
==============================
Cost Group 'default' target slack: -1640 ps
Target path end-point (Pin: oR_reg[15]/D (DFQD1/D))

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                7095    -1682  A0_reg[2]/CP --> oR_reg[16]/D
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'ALT_MULTADD' in file 'fv/ALT_MULTADD/rtl_to_g1.do' ...
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'ALT_MULTADD' in file 'fv/ALT_MULTADD/rtl_to_g1_withoutovf.do' ...
 
Incremental optimization status
===============================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                  7095    -1682         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 
Incremental optimization status (pre-loop)
==========================================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 simp_cc_inputs             6961    -1682         0        0        1
            Path: A0_reg[1]/CP --> oR_reg[15]/D
 hi_fo_buf                  6961    -1682         0        0        1
            Path: A0_reg[1]/CP --> oR_reg[15]/D
 
Incremental optimization status
===============================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 6961    -1682         0        0        1
            Path: A0_reg[1]/CP --> oR_reg[15]/D
 incr_delay                 7183    -1611         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7290    -1590         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7329    -1585         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 7357    -1578         0        0        2
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7396    -1571         0        0        2
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7422    -1568         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 7457    -1567         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 7465    -1565         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[14]/D
 incr_delay                 7466    -1564         0        0        2
            Path: A0_reg[4]/CP --> oR_reg[15]/D
 incr_delay                 7484    -1563         0        0        2
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 incr_delay                 7489    -1563         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7493    -1562         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7552    -1560         0        0       11
            Path: A0_reg[2]/CP --> oR_reg[14]/D
 incr_delay                 8580    -1494         0        0       20
            Path: A0_reg[4]/CP --> oR_reg[15]/D
 incr_delay                 8774    -1480         0        0       20
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8817    -1476         0        0       21
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 9011    -1439         0        0       36
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9104    -1430         0        0       49
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 9202    -1415         0        0       57
            Path: A1_reg[2]/CP --> oR_reg[14]/D
 incr_delay                 9376    -1399         0        0       56
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 9416    -1385         0        0       56
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9426    -1385         0        0       56
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9454    -1380         0        0       56
            Path: A1_reg[3]/CP --> oR_reg[16]/D
 incr_delay                 9429    -1379         0        0       57
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9439    -1378         0        0       57
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9437    -1376         0        0       57
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9440    -1376         0        0       57
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9445    -1375         0        0       57
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9459    -1374         0        0       58
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9478    -1371         0        0       58
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 incr_delay                 9472    -1370         0        0       58
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9473    -1370         0        0       58
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9480    -1370         0        0       59
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9481    -1370         0        0       59
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9485    -1369         0        0       59
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9475    -1369         0        0       59
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9525    -1366         0        0       56
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 init_drc                   9525    -1366         0        0       56
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 incr_max_fo                9601    -1366         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 incr_max_fo                9600    -1366         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 init_area                  9600    -1366         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 undup                      9597    -1366         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 rem_buf                    9518    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 rem_inv                    9335    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 merge_bi                   9226    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 rem_inv_qb                 9224    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 io_phase                   9127    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 gate_comp                  8972    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 glob_area                  8823    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 area_down                  8748    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 rem_buf                    8740    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 rem_inv                    8732    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 merge_bi                   8725    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 rem_inv_qb                 8724    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 
Incremental optimization status
===============================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 8724    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 incr_delay                 8729    -1366         0        0        1
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8783    -1363         0        0        1
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8801    -1362         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 incr_delay                 8813    -1361         0        0        9
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8829    -1360         0        0        9
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 incr_delay                 8833    -1360         0        0       10
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8833    -1360         0        0       10
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 8843    -1358         0        0       10
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8852    -1358         0        0       10
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8875    -1356         0        0       10
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 8878    -1356         0        0       10
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8883    -1356         0        0       10
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8903    -1355         0        0       10
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8893    -1355         0        0       10
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8905    -1353         0        0       10
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 init_drc                   8905    -1353         0        0       10
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_max_fo                8935    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 init_area                  8935    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 undup                      8933    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 rem_buf                    8894    -1353         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 rem_inv                    8867    -1353         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 merge_bi                   8853    -1353         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 rem_inv_qb                 8852    -1353         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 io_phase                   8825    -1353         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 gate_comp                  8764    -1353         0        0        1
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 glob_area                  8719    -1353         0        0        1
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 area_down                  8692    -1353         0        0        1
            Path: A1_reg[4]/CP --> oR_reg[15]/D
 
Incremental optimization status
===============================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 8692    -1353         0        0        1
            Path: A1_reg[4]/CP --> oR_reg[15]/D
 incr_delay                 8693    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8703    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 8724    -1352         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8726    -1352         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 init_drc                   8726    -1352         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D

  Done mapping ALT_MULTADD
  Synthesis succeeded.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Sourcing './scripts/initStuff.tcl' (Fri Oct 23 19:36:02 -0500 2015)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
  Setting attribute of root '/': 'gui_sv_threshold' = 10000
Freeing libraries in memory (tcbn65gpluswc.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ALT_MULTADD' from file '../rtl/ALT_MULTADD.v'.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA0' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA1' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB0' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB1' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'oR' in file '../rtl/ALT_MULTADD.v' on line 3.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ALT_MULTADD'.
  Setting attribute of clock 'clk': 'clock_network_late_latency' = 1.0 1.0 1.0 1.0
  Setting attribute of clock 'clk': 'clock_source_early_latency' = 1.5 1.5 1.5 1.5
  Setting attribute of clock 'clk': 'clock_setup_uncertainty' = 100.0 50.0
  Setting attribute of clock 'clk': 'slew' = 100.0 110.0 110.0 120.0
============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Oct 23 2015  07:36:04 pm
  Module:                 ALT_MULTADD
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


 Clock Description
 ----------------- 

 Clock                            Clock    Source     No of   
 Name   Period   Rise    Fall     Domain  Pin/Port  Registers 
--------------------------------------------------------------
 clk     500.0   250.0   250.0   domain_1   iCLK           49 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

        Network   Network   Source   Source     Setup        Setup    
Clock   Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
 Name    Rise      Fall      Rise     Fall       Rise         Fall    
----------------------------------------------------------------------
clk         1.0       1.0      0.0      0.0        100.0         50.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

  From    To    R->R    R->F    F->R    F->F 
---------------------------------------------
  clk    clk   400.0   450.0   400.0   450.0 
  Setting attribute of port 'iCLK': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iRST_N': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iSEL': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'oR[16]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[15]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[14]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[13]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[12]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[11]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[10]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[9]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[8]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[7]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[6]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[5]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[4]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[3]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[2]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[1]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oR[0]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of design 'ALT_MULTADD': 'max_fanout' = 10.000
  Setting attribute of root '/': 'lp_power_unit' = nW
  Setting attribute of root '/': 'power_optimization_effort' = low
Sourcing './scripts/writeReports.tcl' (Fri Oct 23 19:36:04 -0500 2015)...
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'ALT_MULTADD_csa_cluster'... Accepted.
Info    : Performing RTL resource sharing. [RTLOPT-30]
        : Merging instances 'final_adder_add_25_30' and 'final_adder_add_22_19' in design 'ALT_MULTADD'.
	: RTL resource sharing move has been accepted
Mapping ALT_MULTADD to gates.
 
Global mapping target info
==========================
Cost Group 'default' target slack: -1411 ps
Target path end-point (Pin: oR_reg[16]/d)

 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                 8793    -1639  A1_reg[2]/CP --> oR_reg[16]/D
 
Global incremental target info
==============================
Cost Group 'default' target slack: -1640 ps
Target path end-point (Pin: oR_reg[15]/D (DFQD1/D))

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                7095    -1682  A0_reg[2]/CP --> oR_reg[16]/D
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'ALT_MULTADD' in file 'fv/ALT_MULTADD/rtl_to_g1.do' ...
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'ALT_MULTADD' in file 'fv/ALT_MULTADD/rtl_to_g1_withoutovf.do' ...
 
Incremental optimization status
===============================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                  7095    -1682         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 
Incremental optimization status (pre-loop)
==========================================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 simp_cc_inputs             6961    -1682         0        0        1
            Path: A0_reg[1]/CP --> oR_reg[15]/D
 hi_fo_buf                  6961    -1682         0        0        1
            Path: A0_reg[1]/CP --> oR_reg[15]/D
 
Incremental optimization status
===============================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 6961    -1682         0        0        1
            Path: A0_reg[1]/CP --> oR_reg[15]/D
 incr_delay                 7183    -1611         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7290    -1590         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7329    -1585         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 7357    -1578         0        0        2
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7396    -1571         0        0        2
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7422    -1568         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 7457    -1567         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 7465    -1565         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[14]/D
 incr_delay                 7466    -1564         0        0        2
            Path: A0_reg[4]/CP --> oR_reg[15]/D
 incr_delay                 7484    -1563         0        0        2
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 incr_delay                 7489    -1563         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7493    -1562         0        0        2
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 7552    -1560         0        0       11
            Path: A0_reg[2]/CP --> oR_reg[14]/D
 incr_delay                 8580    -1494         0        0       20
            Path: A0_reg[4]/CP --> oR_reg[15]/D
 incr_delay                 8774    -1480         0        0       20
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8817    -1476         0        0       21
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 9011    -1439         0        0       36
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9104    -1430         0        0       49
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 9202    -1415         0        0       57
            Path: A1_reg[2]/CP --> oR_reg[14]/D
 incr_delay                 9376    -1399         0        0       56
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 9416    -1385         0        0       56
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9426    -1385         0        0       56
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9454    -1380         0        0       56
            Path: A1_reg[3]/CP --> oR_reg[16]/D
 incr_delay                 9429    -1379         0        0       57
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9439    -1378         0        0       57
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9437    -1376         0        0       57
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9440    -1376         0        0       57
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9445    -1375         0        0       57
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9459    -1374         0        0       58
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9478    -1371         0        0       58
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 incr_delay                 9472    -1370         0        0       58
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9473    -1370         0        0       58
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9480    -1370         0        0       59
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9481    -1370         0        0       59
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9485    -1369         0        0       59
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9475    -1369         0        0       59
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9525    -1366         0        0       56
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 init_drc                   9525    -1366         0        0       56
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 incr_max_fo                9601    -1366         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 incr_max_fo                9600    -1366         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 init_area                  9600    -1366         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 undup                      9597    -1366         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 rem_buf                    9518    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 rem_inv                    9335    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 merge_bi                   9226    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 rem_inv_qb                 9224    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 io_phase                   9127    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 gate_comp                  8972    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 glob_area                  8823    -1366         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 area_down                  8748    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 rem_buf                    8740    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 rem_inv                    8732    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 merge_bi                   8725    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 rem_inv_qb                 8724    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 
Incremental optimization status
===============================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 8724    -1366         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 incr_delay                 8729    -1366         0        0        1
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8783    -1363         0        0        1
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8801    -1362         0        0        1
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 incr_delay                 8813    -1361         0        0        9
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8829    -1360         0        0        9
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 incr_delay                 8833    -1360         0        0       10
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8833    -1360         0        0       10
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 8843    -1358         0        0       10
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8852    -1358         0        0       10
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8875    -1356         0        0       10
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 8878    -1356         0        0       10
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8883    -1356         0        0       10
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8903    -1355         0        0       10
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8893    -1355         0        0       10
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 8905    -1353         0        0       10
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 init_drc                   8905    -1353         0        0       10
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_max_fo                8935    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 init_area                  8935    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 undup                      8933    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 rem_buf                    8894    -1353         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 rem_inv                    8867    -1353         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 merge_bi                   8853    -1353         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 rem_inv_qb                 8852    -1353         0        0        1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 io_phase                   8825    -1353         0        0        1
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 gate_comp                  8764    -1353         0        0        1
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 glob_area                  8719    -1353         0        0        1
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 area_down                  8692    -1353         0        0        1
            Path: A1_reg[4]/CP --> oR_reg[15]/D
 
Incremental optimization status
===============================
                                    Worst - - - - DRC Totals - - - -
                           Total  Weighted    Max       Max     Max  
Operation                   Area  Neg Slk    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 8692    -1353         0        0        1
            Path: A1_reg[4]/CP --> oR_reg[15]/D
 incr_delay                 8693    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8703    -1353         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 8724    -1352         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 8726    -1352         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 init_drc                   8726    -1352         0        0        1
            Path: A1_reg[2]/CP --> oR_reg[16]/D

  Done mapping ALT_MULTADD
  Synthesis succeeded.
Finished SDC export (command execution time mm:ss (real) = 00:01).
