

================================================================
== Vitis HLS Report for 'readVec2Stream_float_4u_147'
================================================================
* Date:           Mon May 24 12:51:22 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.172 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.17>
ST_1 : Operation 18 [1/1] (3.40ns)   --->   "%p_in_offset_read = read i6 @_ssdm_op_Read.ap_fifo.i6P0A, i6 %p_in_offset"   --->   Operation 18 'read' 'p_in_offset_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_in_offset_cast_i = zext i6 %p_in_offset_read"   --->   Operation 19 'zext' 'p_in_offset_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%W_hc_0_addr = getelementptr i32 %W_hc_0, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 20 'getelementptr' 'W_hc_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.77ns)   --->   "%W_hc_0_load = load i6 %W_hc_0_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 21 'load' 'W_hc_0_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%W_hc_1_addr = getelementptr i32 %W_hc_1, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 22 'getelementptr' 'W_hc_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.77ns)   --->   "%W_hc_1_load = load i6 %W_hc_1_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 23 'load' 'W_hc_1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%W_hc_2_addr = getelementptr i32 %W_hc_2, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 24 'getelementptr' 'W_hc_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.77ns)   --->   "%W_hc_2_load = load i6 %W_hc_2_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 25 'load' 'W_hc_2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%W_hc_3_addr = getelementptr i32 %W_hc_3, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 26 'getelementptr' 'W_hc_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.77ns)   --->   "%W_hc_3_load = load i6 %W_hc_3_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 27 'load' 'W_hc_3_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 6.17>
ST_2 : Operation 28 [1/2] (2.77ns)   --->   "%W_hc_0_load = load i6 %W_hc_0_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 28 'load' 'W_hc_0_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 29 [1/2] (2.77ns)   --->   "%W_hc_1_load = load i6 %W_hc_1_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 29 'load' 'W_hc_1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 30 [1/2] (2.77ns)   --->   "%W_hc_2_load = load i6 %W_hc_2_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 30 'load' 'W_hc_2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 31 [1/2] (2.77ns)   --->   "%W_hc_3_load = load i6 %W_hc_3_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 31 'load' 'W_hc_3_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln123 = bitcast i32 %W_hc_0_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 32 'bitcast' 'bitcast_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln123_379 = bitcast i32 %W_hc_1_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 33 'bitcast' 'bitcast_ln123_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln123_380 = bitcast i32 %W_hc_2_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 34 'bitcast' 'bitcast_ln123_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln123_381 = bitcast i32 %W_hc_3_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 35 'bitcast' 'bitcast_ln123_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_3_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_381, i32 %bitcast_ln123_380, i32 %bitcast_ln123_379, i32 %bitcast_ln123"   --->   Operation 36 'bitconcatenate' 'p_Result_3_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 37 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%W_hc_4_addr = getelementptr i32 %W_hc_4, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 38 'getelementptr' 'W_hc_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.77ns)   --->   "%W_hc_4_load = load i6 %W_hc_4_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 39 'load' 'W_hc_4_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%W_hc_5_addr = getelementptr i32 %W_hc_5, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 40 'getelementptr' 'W_hc_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.77ns)   --->   "%W_hc_5_load = load i6 %W_hc_5_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 41 'load' 'W_hc_5_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%W_hc_6_addr = getelementptr i32 %W_hc_6, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 42 'getelementptr' 'W_hc_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.77ns)   --->   "%W_hc_6_load = load i6 %W_hc_6_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 43 'load' 'W_hc_6_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%W_hc_7_addr = getelementptr i32 %W_hc_7, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 44 'getelementptr' 'W_hc_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.77ns)   --->   "%W_hc_7_load = load i6 %W_hc_7_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 45 'load' 'W_hc_7_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 46 [1/2] (2.77ns)   --->   "%W_hc_4_load = load i6 %W_hc_4_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 46 'load' 'W_hc_4_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 47 [1/2] (2.77ns)   --->   "%W_hc_5_load = load i6 %W_hc_5_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 47 'load' 'W_hc_5_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 48 [1/2] (2.77ns)   --->   "%W_hc_6_load = load i6 %W_hc_6_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 48 'load' 'W_hc_6_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 49 [1/2] (2.77ns)   --->   "%W_hc_7_load = load i6 %W_hc_7_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 49 'load' 'W_hc_7_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln123_382 = bitcast i32 %W_hc_4_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 50 'bitcast' 'bitcast_ln123_382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln123_383 = bitcast i32 %W_hc_5_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 51 'bitcast' 'bitcast_ln123_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln123_384 = bitcast i32 %W_hc_6_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 52 'bitcast' 'bitcast_ln123_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln123_385 = bitcast i32 %W_hc_7_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 53 'bitcast' 'bitcast_ln123_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_3_1_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_385, i32 %bitcast_ln123_384, i32 %bitcast_ln123_383, i32 %bitcast_ln123_382"   --->   Operation 54 'bitconcatenate' 'p_Result_3_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_1_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%W_hc_8_addr = getelementptr i32 %W_hc_8, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 56 'getelementptr' 'W_hc_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.77ns)   --->   "%W_hc_8_load = load i6 %W_hc_8_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 57 'load' 'W_hc_8_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%W_hc_9_addr = getelementptr i32 %W_hc_9, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 58 'getelementptr' 'W_hc_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (2.77ns)   --->   "%W_hc_9_load = load i6 %W_hc_9_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 59 'load' 'W_hc_9_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%W_hc_10_addr = getelementptr i32 %W_hc_10, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 60 'getelementptr' 'W_hc_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (2.77ns)   --->   "%W_hc_10_load = load i6 %W_hc_10_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 61 'load' 'W_hc_10_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%W_hc_11_addr = getelementptr i32 %W_hc_11, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 62 'getelementptr' 'W_hc_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (2.77ns)   --->   "%W_hc_11_load = load i6 %W_hc_11_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 63 'load' 'W_hc_11_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 4 <SV = 3> <Delay = 6.17>
ST_4 : Operation 64 [1/2] (2.77ns)   --->   "%W_hc_8_load = load i6 %W_hc_8_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 64 'load' 'W_hc_8_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 65 [1/2] (2.77ns)   --->   "%W_hc_9_load = load i6 %W_hc_9_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 65 'load' 'W_hc_9_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 66 [1/2] (2.77ns)   --->   "%W_hc_10_load = load i6 %W_hc_10_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 66 'load' 'W_hc_10_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 67 [1/2] (2.77ns)   --->   "%W_hc_11_load = load i6 %W_hc_11_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 67 'load' 'W_hc_11_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln123_386 = bitcast i32 %W_hc_8_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 68 'bitcast' 'bitcast_ln123_386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln123_387 = bitcast i32 %W_hc_9_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 69 'bitcast' 'bitcast_ln123_387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln123_388 = bitcast i32 %W_hc_10_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 70 'bitcast' 'bitcast_ln123_388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln123_389 = bitcast i32 %W_hc_11_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 71 'bitcast' 'bitcast_ln123_389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_3_2_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_389, i32 %bitcast_ln123_388, i32 %bitcast_ln123_387, i32 %bitcast_ln123_386"   --->   Operation 72 'bitconcatenate' 'p_Result_3_2_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_2_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%W_hc_12_addr = getelementptr i32 %W_hc_12, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 74 'getelementptr' 'W_hc_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.77ns)   --->   "%W_hc_12_load = load i6 %W_hc_12_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 75 'load' 'W_hc_12_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%W_hc_13_addr = getelementptr i32 %W_hc_13, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 76 'getelementptr' 'W_hc_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (2.77ns)   --->   "%W_hc_13_load = load i6 %W_hc_13_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 77 'load' 'W_hc_13_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%W_hc_14_addr = getelementptr i32 %W_hc_14, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 78 'getelementptr' 'W_hc_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (2.77ns)   --->   "%W_hc_14_load = load i6 %W_hc_14_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 79 'load' 'W_hc_14_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%W_hc_15_addr = getelementptr i32 %W_hc_15, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 80 'getelementptr' 'W_hc_15_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (2.77ns)   --->   "%W_hc_15_load = load i6 %W_hc_15_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 81 'load' 'W_hc_15_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 5 <SV = 4> <Delay = 6.17>
ST_5 : Operation 82 [1/2] (2.77ns)   --->   "%W_hc_12_load = load i6 %W_hc_12_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 82 'load' 'W_hc_12_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 83 [1/2] (2.77ns)   --->   "%W_hc_13_load = load i6 %W_hc_13_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 83 'load' 'W_hc_13_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 84 [1/2] (2.77ns)   --->   "%W_hc_14_load = load i6 %W_hc_14_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 84 'load' 'W_hc_14_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 85 [1/2] (2.77ns)   --->   "%W_hc_15_load = load i6 %W_hc_15_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 85 'load' 'W_hc_15_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln123_390 = bitcast i32 %W_hc_12_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 86 'bitcast' 'bitcast_ln123_390' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln123_391 = bitcast i32 %W_hc_13_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 87 'bitcast' 'bitcast_ln123_391' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln123_392 = bitcast i32 %W_hc_14_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 88 'bitcast' 'bitcast_ln123_392' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln123_393 = bitcast i32 %W_hc_15_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 89 'bitcast' 'bitcast_ln123_393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_3_3_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_393, i32 %bitcast_ln123_392, i32 %bitcast_ln123_391, i32 %bitcast_ln123_390"   --->   Operation 90 'bitconcatenate' 'p_Result_3_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_3_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%W_hc_16_addr = getelementptr i32 %W_hc_16, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 92 'getelementptr' 'W_hc_16_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (2.77ns)   --->   "%W_hc_16_load = load i6 %W_hc_16_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 93 'load' 'W_hc_16_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%W_hc_17_addr = getelementptr i32 %W_hc_17, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 94 'getelementptr' 'W_hc_17_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [2/2] (2.77ns)   --->   "%W_hc_17_load = load i6 %W_hc_17_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 95 'load' 'W_hc_17_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%W_hc_18_addr = getelementptr i32 %W_hc_18, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 96 'getelementptr' 'W_hc_18_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (2.77ns)   --->   "%W_hc_18_load = load i6 %W_hc_18_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 97 'load' 'W_hc_18_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%W_hc_19_addr = getelementptr i32 %W_hc_19, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 98 'getelementptr' 'W_hc_19_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (2.77ns)   --->   "%W_hc_19_load = load i6 %W_hc_19_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 99 'load' 'W_hc_19_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 6 <SV = 5> <Delay = 6.17>
ST_6 : Operation 100 [1/2] (2.77ns)   --->   "%W_hc_16_load = load i6 %W_hc_16_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 100 'load' 'W_hc_16_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 101 [1/2] (2.77ns)   --->   "%W_hc_17_load = load i6 %W_hc_17_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 101 'load' 'W_hc_17_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 102 [1/2] (2.77ns)   --->   "%W_hc_18_load = load i6 %W_hc_18_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 102 'load' 'W_hc_18_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 103 [1/2] (2.77ns)   --->   "%W_hc_19_load = load i6 %W_hc_19_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 103 'load' 'W_hc_19_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln123_394 = bitcast i32 %W_hc_16_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 104 'bitcast' 'bitcast_ln123_394' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln123_395 = bitcast i32 %W_hc_17_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 105 'bitcast' 'bitcast_ln123_395' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln123_396 = bitcast i32 %W_hc_18_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 106 'bitcast' 'bitcast_ln123_396' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln123_397 = bitcast i32 %W_hc_19_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 107 'bitcast' 'bitcast_ln123_397' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_3_4_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_397, i32 %bitcast_ln123_396, i32 %bitcast_ln123_395, i32 %bitcast_ln123_394"   --->   Operation 108 'bitconcatenate' 'p_Result_3_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_4_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%W_hc_20_addr = getelementptr i32 %W_hc_20, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 110 'getelementptr' 'W_hc_20_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (2.77ns)   --->   "%W_hc_20_load = load i6 %W_hc_20_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 111 'load' 'W_hc_20_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%W_hc_21_addr = getelementptr i32 %W_hc_21, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 112 'getelementptr' 'W_hc_21_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [2/2] (2.77ns)   --->   "%W_hc_21_load = load i6 %W_hc_21_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 113 'load' 'W_hc_21_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%W_hc_22_addr = getelementptr i32 %W_hc_22, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 114 'getelementptr' 'W_hc_22_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [2/2] (2.77ns)   --->   "%W_hc_22_load = load i6 %W_hc_22_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 115 'load' 'W_hc_22_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%W_hc_23_addr = getelementptr i32 %W_hc_23, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 116 'getelementptr' 'W_hc_23_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [2/2] (2.77ns)   --->   "%W_hc_23_load = load i6 %W_hc_23_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 117 'load' 'W_hc_23_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 7 <SV = 6> <Delay = 6.17>
ST_7 : Operation 118 [1/2] (2.77ns)   --->   "%W_hc_20_load = load i6 %W_hc_20_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 118 'load' 'W_hc_20_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 119 [1/2] (2.77ns)   --->   "%W_hc_21_load = load i6 %W_hc_21_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 119 'load' 'W_hc_21_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 120 [1/2] (2.77ns)   --->   "%W_hc_22_load = load i6 %W_hc_22_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 120 'load' 'W_hc_22_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 121 [1/2] (2.77ns)   --->   "%W_hc_23_load = load i6 %W_hc_23_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 121 'load' 'W_hc_23_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln123_398 = bitcast i32 %W_hc_20_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 122 'bitcast' 'bitcast_ln123_398' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln123_399 = bitcast i32 %W_hc_21_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 123 'bitcast' 'bitcast_ln123_399' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln123_400 = bitcast i32 %W_hc_22_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 124 'bitcast' 'bitcast_ln123_400' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln123_401 = bitcast i32 %W_hc_23_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 125 'bitcast' 'bitcast_ln123_401' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_3_5_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_401, i32 %bitcast_ln123_400, i32 %bitcast_ln123_399, i32 %bitcast_ln123_398"   --->   Operation 126 'bitconcatenate' 'p_Result_3_5_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_5_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 127 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%W_hc_24_addr = getelementptr i32 %W_hc_24, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 128 'getelementptr' 'W_hc_24_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (2.77ns)   --->   "%W_hc_24_load = load i6 %W_hc_24_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 129 'load' 'W_hc_24_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%W_hc_25_addr = getelementptr i32 %W_hc_25, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 130 'getelementptr' 'W_hc_25_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [2/2] (2.77ns)   --->   "%W_hc_25_load = load i6 %W_hc_25_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 131 'load' 'W_hc_25_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%W_hc_26_addr = getelementptr i32 %W_hc_26, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 132 'getelementptr' 'W_hc_26_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [2/2] (2.77ns)   --->   "%W_hc_26_load = load i6 %W_hc_26_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 133 'load' 'W_hc_26_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%W_hc_27_addr = getelementptr i32 %W_hc_27, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 134 'getelementptr' 'W_hc_27_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [2/2] (2.77ns)   --->   "%W_hc_27_load = load i6 %W_hc_27_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 135 'load' 'W_hc_27_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 8 <SV = 7> <Delay = 6.17>
ST_8 : Operation 136 [1/2] (2.77ns)   --->   "%W_hc_24_load = load i6 %W_hc_24_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 136 'load' 'W_hc_24_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 137 [1/2] (2.77ns)   --->   "%W_hc_25_load = load i6 %W_hc_25_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 137 'load' 'W_hc_25_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 138 [1/2] (2.77ns)   --->   "%W_hc_26_load = load i6 %W_hc_26_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 138 'load' 'W_hc_26_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 139 [1/2] (2.77ns)   --->   "%W_hc_27_load = load i6 %W_hc_27_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 139 'load' 'W_hc_27_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln123_402 = bitcast i32 %W_hc_24_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 140 'bitcast' 'bitcast_ln123_402' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln123_403 = bitcast i32 %W_hc_25_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 141 'bitcast' 'bitcast_ln123_403' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln123_404 = bitcast i32 %W_hc_26_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 142 'bitcast' 'bitcast_ln123_404' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln123_405 = bitcast i32 %W_hc_27_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 143 'bitcast' 'bitcast_ln123_405' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_3_6_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_405, i32 %bitcast_ln123_404, i32 %bitcast_ln123_403, i32 %bitcast_ln123_402"   --->   Operation 144 'bitconcatenate' 'p_Result_3_6_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_6_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%W_hc_28_addr = getelementptr i32 %W_hc_28, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 146 'getelementptr' 'W_hc_28_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [2/2] (2.77ns)   --->   "%W_hc_28_load = load i6 %W_hc_28_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 147 'load' 'W_hc_28_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%W_hc_29_addr = getelementptr i32 %W_hc_29, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 148 'getelementptr' 'W_hc_29_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [2/2] (2.77ns)   --->   "%W_hc_29_load = load i6 %W_hc_29_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 149 'load' 'W_hc_29_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%W_hc_30_addr = getelementptr i32 %W_hc_30, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 150 'getelementptr' 'W_hc_30_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [2/2] (2.77ns)   --->   "%W_hc_30_load = load i6 %W_hc_30_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 151 'load' 'W_hc_30_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%W_hc_31_addr = getelementptr i32 %W_hc_31, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 152 'getelementptr' 'W_hc_31_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [2/2] (2.77ns)   --->   "%W_hc_31_load = load i6 %W_hc_31_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 153 'load' 'W_hc_31_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 9 <SV = 8> <Delay = 6.17>
ST_9 : Operation 154 [1/2] (2.77ns)   --->   "%W_hc_28_load = load i6 %W_hc_28_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 154 'load' 'W_hc_28_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 155 [1/2] (2.77ns)   --->   "%W_hc_29_load = load i6 %W_hc_29_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 155 'load' 'W_hc_29_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 156 [1/2] (2.77ns)   --->   "%W_hc_30_load = load i6 %W_hc_30_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 156 'load' 'W_hc_30_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 157 [1/2] (2.77ns)   --->   "%W_hc_31_load = load i6 %W_hc_31_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 157 'load' 'W_hc_31_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln123_406 = bitcast i32 %W_hc_28_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 158 'bitcast' 'bitcast_ln123_406' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln123_407 = bitcast i32 %W_hc_29_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 159 'bitcast' 'bitcast_ln123_407' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln123_408 = bitcast i32 %W_hc_30_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 160 'bitcast' 'bitcast_ln123_408' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln123_409 = bitcast i32 %W_hc_31_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 161 'bitcast' 'bitcast_ln123_409' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_3_7_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_409, i32 %bitcast_ln123_408, i32 %bitcast_ln123_407, i32 %bitcast_ln123_406"   --->   Operation 162 'bitconcatenate' 'p_Result_3_7_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_7_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 163 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%W_hc_32_addr = getelementptr i32 %W_hc_32, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 164 'getelementptr' 'W_hc_32_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [2/2] (2.77ns)   --->   "%W_hc_32_load = load i6 %W_hc_32_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 165 'load' 'W_hc_32_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%W_hc_33_addr = getelementptr i32 %W_hc_33, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 166 'getelementptr' 'W_hc_33_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [2/2] (2.77ns)   --->   "%W_hc_33_load = load i6 %W_hc_33_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 167 'load' 'W_hc_33_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%W_hc_34_addr = getelementptr i32 %W_hc_34, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 168 'getelementptr' 'W_hc_34_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [2/2] (2.77ns)   --->   "%W_hc_34_load = load i6 %W_hc_34_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 169 'load' 'W_hc_34_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%W_hc_35_addr = getelementptr i32 %W_hc_35, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 170 'getelementptr' 'W_hc_35_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [2/2] (2.77ns)   --->   "%W_hc_35_load = load i6 %W_hc_35_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 171 'load' 'W_hc_35_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 10 <SV = 9> <Delay = 6.17>
ST_10 : Operation 172 [1/2] (2.77ns)   --->   "%W_hc_32_load = load i6 %W_hc_32_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 172 'load' 'W_hc_32_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 173 [1/2] (2.77ns)   --->   "%W_hc_33_load = load i6 %W_hc_33_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 173 'load' 'W_hc_33_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 174 [1/2] (2.77ns)   --->   "%W_hc_34_load = load i6 %W_hc_34_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 174 'load' 'W_hc_34_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 175 [1/2] (2.77ns)   --->   "%W_hc_35_load = load i6 %W_hc_35_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 175 'load' 'W_hc_35_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln123_410 = bitcast i32 %W_hc_32_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 176 'bitcast' 'bitcast_ln123_410' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln123_411 = bitcast i32 %W_hc_33_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 177 'bitcast' 'bitcast_ln123_411' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln123_412 = bitcast i32 %W_hc_34_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 178 'bitcast' 'bitcast_ln123_412' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln123_413 = bitcast i32 %W_hc_35_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 179 'bitcast' 'bitcast_ln123_413' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_3_8_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_413, i32 %bitcast_ln123_412, i32 %bitcast_ln123_411, i32 %bitcast_ln123_410"   --->   Operation 180 'bitconcatenate' 'p_Result_3_8_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_8_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 181 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%W_hc_36_addr = getelementptr i32 %W_hc_36, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 182 'getelementptr' 'W_hc_36_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [2/2] (2.77ns)   --->   "%W_hc_36_load = load i6 %W_hc_36_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 183 'load' 'W_hc_36_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%W_hc_37_addr = getelementptr i32 %W_hc_37, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 184 'getelementptr' 'W_hc_37_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [2/2] (2.77ns)   --->   "%W_hc_37_load = load i6 %W_hc_37_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 185 'load' 'W_hc_37_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%W_hc_38_addr = getelementptr i32 %W_hc_38, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 186 'getelementptr' 'W_hc_38_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [2/2] (2.77ns)   --->   "%W_hc_38_load = load i6 %W_hc_38_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 187 'load' 'W_hc_38_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%W_hc_39_addr = getelementptr i32 %W_hc_39, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 188 'getelementptr' 'W_hc_39_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [2/2] (2.77ns)   --->   "%W_hc_39_load = load i6 %W_hc_39_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 189 'load' 'W_hc_39_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 11 <SV = 10> <Delay = 6.17>
ST_11 : Operation 190 [1/2] (2.77ns)   --->   "%W_hc_36_load = load i6 %W_hc_36_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 190 'load' 'W_hc_36_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 191 [1/2] (2.77ns)   --->   "%W_hc_37_load = load i6 %W_hc_37_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 191 'load' 'W_hc_37_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 192 [1/2] (2.77ns)   --->   "%W_hc_38_load = load i6 %W_hc_38_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 192 'load' 'W_hc_38_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 193 [1/2] (2.77ns)   --->   "%W_hc_39_load = load i6 %W_hc_39_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 193 'load' 'W_hc_39_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln123_414 = bitcast i32 %W_hc_36_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 194 'bitcast' 'bitcast_ln123_414' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln123_415 = bitcast i32 %W_hc_37_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 195 'bitcast' 'bitcast_ln123_415' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln123_416 = bitcast i32 %W_hc_38_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 196 'bitcast' 'bitcast_ln123_416' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln123_417 = bitcast i32 %W_hc_39_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 197 'bitcast' 'bitcast_ln123_417' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_3_9_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_417, i32 %bitcast_ln123_416, i32 %bitcast_ln123_415, i32 %bitcast_ln123_414"   --->   Operation 198 'bitconcatenate' 'p_Result_3_9_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_9_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 199 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%W_hc_40_addr = getelementptr i32 %W_hc_40, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 200 'getelementptr' 'W_hc_40_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [2/2] (2.77ns)   --->   "%W_hc_40_load = load i6 %W_hc_40_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 201 'load' 'W_hc_40_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%W_hc_41_addr = getelementptr i32 %W_hc_41, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 202 'getelementptr' 'W_hc_41_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [2/2] (2.77ns)   --->   "%W_hc_41_load = load i6 %W_hc_41_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 203 'load' 'W_hc_41_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%W_hc_42_addr = getelementptr i32 %W_hc_42, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 204 'getelementptr' 'W_hc_42_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [2/2] (2.77ns)   --->   "%W_hc_42_load = load i6 %W_hc_42_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 205 'load' 'W_hc_42_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%W_hc_43_addr = getelementptr i32 %W_hc_43, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 206 'getelementptr' 'W_hc_43_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [2/2] (2.77ns)   --->   "%W_hc_43_load = load i6 %W_hc_43_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 207 'load' 'W_hc_43_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 12 <SV = 11> <Delay = 6.17>
ST_12 : Operation 208 [1/2] (2.77ns)   --->   "%W_hc_40_load = load i6 %W_hc_40_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 208 'load' 'W_hc_40_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 209 [1/2] (2.77ns)   --->   "%W_hc_41_load = load i6 %W_hc_41_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 209 'load' 'W_hc_41_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 210 [1/2] (2.77ns)   --->   "%W_hc_42_load = load i6 %W_hc_42_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 210 'load' 'W_hc_42_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 211 [1/2] (2.77ns)   --->   "%W_hc_43_load = load i6 %W_hc_43_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 211 'load' 'W_hc_43_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln123_418 = bitcast i32 %W_hc_40_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 212 'bitcast' 'bitcast_ln123_418' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln123_419 = bitcast i32 %W_hc_41_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 213 'bitcast' 'bitcast_ln123_419' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln123_420 = bitcast i32 %W_hc_42_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 214 'bitcast' 'bitcast_ln123_420' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln123_421 = bitcast i32 %W_hc_43_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 215 'bitcast' 'bitcast_ln123_421' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_3_10_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_421, i32 %bitcast_ln123_420, i32 %bitcast_ln123_419, i32 %bitcast_ln123_418"   --->   Operation 216 'bitconcatenate' 'p_Result_3_10_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_10_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 217 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%W_hc_44_addr = getelementptr i32 %W_hc_44, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 218 'getelementptr' 'W_hc_44_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [2/2] (2.77ns)   --->   "%W_hc_44_load = load i6 %W_hc_44_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 219 'load' 'W_hc_44_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%W_hc_45_addr = getelementptr i32 %W_hc_45, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 220 'getelementptr' 'W_hc_45_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [2/2] (2.77ns)   --->   "%W_hc_45_load = load i6 %W_hc_45_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 221 'load' 'W_hc_45_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%W_hc_46_addr = getelementptr i32 %W_hc_46, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 222 'getelementptr' 'W_hc_46_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [2/2] (2.77ns)   --->   "%W_hc_46_load = load i6 %W_hc_46_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 223 'load' 'W_hc_46_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%W_hc_47_addr = getelementptr i32 %W_hc_47, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 224 'getelementptr' 'W_hc_47_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [2/2] (2.77ns)   --->   "%W_hc_47_load = load i6 %W_hc_47_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 225 'load' 'W_hc_47_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 13 <SV = 12> <Delay = 6.17>
ST_13 : Operation 226 [1/2] (2.77ns)   --->   "%W_hc_44_load = load i6 %W_hc_44_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 226 'load' 'W_hc_44_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 227 [1/2] (2.77ns)   --->   "%W_hc_45_load = load i6 %W_hc_45_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 227 'load' 'W_hc_45_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 228 [1/2] (2.77ns)   --->   "%W_hc_46_load = load i6 %W_hc_46_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 228 'load' 'W_hc_46_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 229 [1/2] (2.77ns)   --->   "%W_hc_47_load = load i6 %W_hc_47_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 229 'load' 'W_hc_47_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln123_422 = bitcast i32 %W_hc_44_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 230 'bitcast' 'bitcast_ln123_422' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln123_423 = bitcast i32 %W_hc_45_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 231 'bitcast' 'bitcast_ln123_423' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln123_424 = bitcast i32 %W_hc_46_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 232 'bitcast' 'bitcast_ln123_424' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln123_425 = bitcast i32 %W_hc_47_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 233 'bitcast' 'bitcast_ln123_425' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_3_11_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_425, i32 %bitcast_ln123_424, i32 %bitcast_ln123_423, i32 %bitcast_ln123_422"   --->   Operation 234 'bitconcatenate' 'p_Result_3_11_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_11_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 235 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%W_hc_48_addr = getelementptr i32 %W_hc_48, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 236 'getelementptr' 'W_hc_48_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [2/2] (2.77ns)   --->   "%W_hc_48_load = load i6 %W_hc_48_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 237 'load' 'W_hc_48_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%W_hc_49_addr = getelementptr i32 %W_hc_49, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 238 'getelementptr' 'W_hc_49_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [2/2] (2.77ns)   --->   "%W_hc_49_load = load i6 %W_hc_49_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 239 'load' 'W_hc_49_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%W_hc_50_addr = getelementptr i32 %W_hc_50, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 240 'getelementptr' 'W_hc_50_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [2/2] (2.77ns)   --->   "%W_hc_50_load = load i6 %W_hc_50_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 241 'load' 'W_hc_50_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%W_hc_51_addr = getelementptr i32 %W_hc_51, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 242 'getelementptr' 'W_hc_51_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 243 [2/2] (2.77ns)   --->   "%W_hc_51_load = load i6 %W_hc_51_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 243 'load' 'W_hc_51_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 14 <SV = 13> <Delay = 6.17>
ST_14 : Operation 244 [1/2] (2.77ns)   --->   "%W_hc_48_load = load i6 %W_hc_48_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 244 'load' 'W_hc_48_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 245 [1/2] (2.77ns)   --->   "%W_hc_49_load = load i6 %W_hc_49_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 245 'load' 'W_hc_49_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 246 [1/2] (2.77ns)   --->   "%W_hc_50_load = load i6 %W_hc_50_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 246 'load' 'W_hc_50_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 247 [1/2] (2.77ns)   --->   "%W_hc_51_load = load i6 %W_hc_51_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 247 'load' 'W_hc_51_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln123_426 = bitcast i32 %W_hc_48_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 248 'bitcast' 'bitcast_ln123_426' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln123_427 = bitcast i32 %W_hc_49_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 249 'bitcast' 'bitcast_ln123_427' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln123_428 = bitcast i32 %W_hc_50_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 250 'bitcast' 'bitcast_ln123_428' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln123_429 = bitcast i32 %W_hc_51_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 251 'bitcast' 'bitcast_ln123_429' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%p_Result_3_12_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_429, i32 %bitcast_ln123_428, i32 %bitcast_ln123_427, i32 %bitcast_ln123_426"   --->   Operation 252 'bitconcatenate' 'p_Result_3_12_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_12_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 253 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%W_hc_52_addr = getelementptr i32 %W_hc_52, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 254 'getelementptr' 'W_hc_52_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [2/2] (2.77ns)   --->   "%W_hc_52_load = load i6 %W_hc_52_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 255 'load' 'W_hc_52_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%W_hc_53_addr = getelementptr i32 %W_hc_53, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 256 'getelementptr' 'W_hc_53_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 257 [2/2] (2.77ns)   --->   "%W_hc_53_load = load i6 %W_hc_53_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 257 'load' 'W_hc_53_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%W_hc_54_addr = getelementptr i32 %W_hc_54, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 258 'getelementptr' 'W_hc_54_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 259 [2/2] (2.77ns)   --->   "%W_hc_54_load = load i6 %W_hc_54_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 259 'load' 'W_hc_54_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%W_hc_55_addr = getelementptr i32 %W_hc_55, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 260 'getelementptr' 'W_hc_55_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [2/2] (2.77ns)   --->   "%W_hc_55_load = load i6 %W_hc_55_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 261 'load' 'W_hc_55_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 15 <SV = 14> <Delay = 6.17>
ST_15 : Operation 262 [1/2] (2.77ns)   --->   "%W_hc_52_load = load i6 %W_hc_52_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 262 'load' 'W_hc_52_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 263 [1/2] (2.77ns)   --->   "%W_hc_53_load = load i6 %W_hc_53_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 263 'load' 'W_hc_53_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 264 [1/2] (2.77ns)   --->   "%W_hc_54_load = load i6 %W_hc_54_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 264 'load' 'W_hc_54_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 265 [1/2] (2.77ns)   --->   "%W_hc_55_load = load i6 %W_hc_55_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 265 'load' 'W_hc_55_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln123_430 = bitcast i32 %W_hc_52_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 266 'bitcast' 'bitcast_ln123_430' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln123_431 = bitcast i32 %W_hc_53_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 267 'bitcast' 'bitcast_ln123_431' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln123_432 = bitcast i32 %W_hc_54_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 268 'bitcast' 'bitcast_ln123_432' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%bitcast_ln123_433 = bitcast i32 %W_hc_55_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 269 'bitcast' 'bitcast_ln123_433' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%p_Result_3_13_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_433, i32 %bitcast_ln123_432, i32 %bitcast_ln123_431, i32 %bitcast_ln123_430"   --->   Operation 270 'bitconcatenate' 'p_Result_3_13_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_13_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 271 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%W_hc_56_addr = getelementptr i32 %W_hc_56, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 272 'getelementptr' 'W_hc_56_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [2/2] (2.77ns)   --->   "%W_hc_56_load = load i6 %W_hc_56_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 273 'load' 'W_hc_56_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%W_hc_57_addr = getelementptr i32 %W_hc_57, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 274 'getelementptr' 'W_hc_57_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 275 [2/2] (2.77ns)   --->   "%W_hc_57_load = load i6 %W_hc_57_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 275 'load' 'W_hc_57_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%W_hc_58_addr = getelementptr i32 %W_hc_58, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 276 'getelementptr' 'W_hc_58_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 277 [2/2] (2.77ns)   --->   "%W_hc_58_load = load i6 %W_hc_58_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 277 'load' 'W_hc_58_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%W_hc_59_addr = getelementptr i32 %W_hc_59, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 278 'getelementptr' 'W_hc_59_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 279 [2/2] (2.77ns)   --->   "%W_hc_59_load = load i6 %W_hc_59_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 279 'load' 'W_hc_59_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 16 <SV = 15> <Delay = 6.17>
ST_16 : Operation 280 [1/2] (2.77ns)   --->   "%W_hc_56_load = load i6 %W_hc_56_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 280 'load' 'W_hc_56_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 281 [1/2] (2.77ns)   --->   "%W_hc_57_load = load i6 %W_hc_57_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 281 'load' 'W_hc_57_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 282 [1/2] (2.77ns)   --->   "%W_hc_58_load = load i6 %W_hc_58_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 282 'load' 'W_hc_58_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 283 [1/2] (2.77ns)   --->   "%W_hc_59_load = load i6 %W_hc_59_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 283 'load' 'W_hc_59_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln123_434 = bitcast i32 %W_hc_56_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 284 'bitcast' 'bitcast_ln123_434' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln123_435 = bitcast i32 %W_hc_57_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 285 'bitcast' 'bitcast_ln123_435' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln123_436 = bitcast i32 %W_hc_58_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 286 'bitcast' 'bitcast_ln123_436' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln123_437 = bitcast i32 %W_hc_59_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 287 'bitcast' 'bitcast_ln123_437' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%p_Result_3_14_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_437, i32 %bitcast_ln123_436, i32 %bitcast_ln123_435, i32 %bitcast_ln123_434"   --->   Operation 288 'bitconcatenate' 'p_Result_3_14_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_14_i" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 289 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%W_hc_60_addr = getelementptr i32 %W_hc_60, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 290 'getelementptr' 'W_hc_60_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 291 [2/2] (2.77ns)   --->   "%W_hc_60_load = load i6 %W_hc_60_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 291 'load' 'W_hc_60_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%W_hc_61_addr = getelementptr i32 %W_hc_61, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 292 'getelementptr' 'W_hc_61_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 293 [2/2] (2.77ns)   --->   "%W_hc_61_load = load i6 %W_hc_61_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 293 'load' 'W_hc_61_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%W_hc_62_addr = getelementptr i32 %W_hc_62, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 294 'getelementptr' 'W_hc_62_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 295 [2/2] (2.77ns)   --->   "%W_hc_62_load = load i6 %W_hc_62_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 295 'load' 'W_hc_62_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%W_hc_63_addr = getelementptr i32 %W_hc_63, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 296 'getelementptr' 'W_hc_63_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 297 [2/2] (2.77ns)   --->   "%W_hc_63_load = load i6 %W_hc_63_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 297 'load' 'W_hc_63_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 17 <SV = 16> <Delay = 6.17>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %str_in12, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 298 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %p_in_offset, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %str_in12, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 300 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 301 [1/2] (2.77ns)   --->   "%W_hc_60_load = load i6 %W_hc_60_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 301 'load' 'W_hc_60_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_17 : Operation 302 [1/2] (2.77ns)   --->   "%W_hc_61_load = load i6 %W_hc_61_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 302 'load' 'W_hc_61_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_17 : Operation 303 [1/2] (2.77ns)   --->   "%W_hc_62_load = load i6 %W_hc_62_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 303 'load' 'W_hc_62_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_17 : Operation 304 [1/2] (2.77ns)   --->   "%W_hc_63_load = load i6 %W_hc_63_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 304 'load' 'W_hc_63_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln123_438 = bitcast i32 %W_hc_60_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 305 'bitcast' 'bitcast_ln123_438' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%bitcast_ln123_439 = bitcast i32 %W_hc_61_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 306 'bitcast' 'bitcast_ln123_439' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%bitcast_ln123_440 = bitcast i32 %W_hc_62_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 307 'bitcast' 'bitcast_ln123_440' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln123_441 = bitcast i32 %W_hc_63_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 308 'bitcast' 'bitcast_ln123_441' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 309 [1/1] (0.00ns)   --->   "%p_Result_3_i_47 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_441, i32 %bitcast_ln123_440, i32 %bitcast_ln123_439, i32 %bitcast_ln123_438"   --->   Operation 309 'bitconcatenate' 'p_Result_3_i_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 310 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %str_in12, i128 %p_Result_3_i_47" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 310 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%ret_ln226 = ret" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 311 'ret' 'ret_ln226' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.17ns
The critical path consists of the following:
	fifo read on port 'p_in_offset' [133]  (3.4 ns)
	'getelementptr' operation ('W_hc_0_addr', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) [136]  (0 ns)
	'load' operation ('W_hc_0_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_0' [137]  (2.77 ns)

 <State 2>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_0_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_0' [137]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [149]  (3.4 ns)

 <State 3>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_4_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_4' [151]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [163]  (3.4 ns)

 <State 4>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_8_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_8' [165]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [177]  (3.4 ns)

 <State 5>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_12_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_12' [179]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [191]  (3.4 ns)

 <State 6>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_16_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_16' [193]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [205]  (3.4 ns)

 <State 7>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_20_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_20' [207]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [219]  (3.4 ns)

 <State 8>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_24_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_24' [221]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [233]  (3.4 ns)

 <State 9>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_28_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_28' [235]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [247]  (3.4 ns)

 <State 10>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_32_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_32' [249]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [261]  (3.4 ns)

 <State 11>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_36_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_36' [263]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [275]  (3.4 ns)

 <State 12>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_40_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_40' [277]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [289]  (3.4 ns)

 <State 13>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_44_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_44' [291]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [303]  (3.4 ns)

 <State 14>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_48_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_48' [305]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [317]  (3.4 ns)

 <State 15>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_52_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_52' [319]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [331]  (3.4 ns)

 <State 16>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_56_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_56' [333]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [345]  (3.4 ns)

 <State 17>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hc_60_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) on array 'W_hc_60' [347]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [359]  (3.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
