# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do lab_one_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Benji/Desktop/DAV/lab1 {C:/Users/Benji/Desktop/DAV/lab1/lab_one_top.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:26:07 on Nov 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Benji/Desktop/DAV/lab1" C:/Users/Benji/Desktop/DAV/lab1/lab_one_top.sv 
# -- Compiling module lab_one_top
# 
# Top level modules:
# 	lab_one_top
# End time: 14:26:07 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Benji/Desktop/DAV/lab1 {C:/Users/Benji/Desktop/DAV/lab1/lab_one_top_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:26:08 on Nov 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Benji/Desktop/DAV/lab1" C:/Users/Benji/Desktop/DAV/lab1/lab_one_top_tb.sv 
# -- Compiling module lab_one_top_tb
# 
# Top level modules:
# 	lab_one_top_tb
# End time: 14:26:08 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
vsim -gui -l msim_transcript work.lab_one_top_tb
# vsim -gui -l msim_transcript work.lab_one_top_tb 
# Start time: 14:28:00 on Nov 13,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.lab_one_top_tb(fast)
vsim -gui -l msim_transcript work.lab_one_top work.lab_one_top_tb
# End time: 14:28:24 on Nov 13,2023, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.lab_one_top work.lab_one_top_tb 
# Start time: 14:28:24 on Nov 13,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.lab_one_top(fast)
# Loading work.lab_one_top_tb(fast)
add wave -position insertpoint  \
sim:/lab_one_top/switches
add wave -position insertpoint  \
sim:/lab_one_top/leds
run
# Causality operation skipped due to absence of debug database file
run
add wave -position insertpoint  \
sim:/lab_one_top/leds
run
vsim -gui -l msim_transcript work.lab_one_top_tb
# End time: 14:31:19 on Nov 13,2023, Elapsed time: 0:02:55
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.lab_one_top_tb 
# Start time: 14:31:19 on Nov 13,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.lab_one_top_tb(fast)
quit -sim
# End time: 14:31:34 on Nov 13,2023, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.lab_one_top_tb
# vsim -voptargs="+acc" work.lab_one_top_tb 
# Start time: 14:31:42 on Nov 13,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.lab_one_top_tb(fast)
# Loading work.lab_one_top(fast)
add wave -position insertpoint  \
sim:/lab_one_top_tb/leds
add wave -position insertpoint  \
sim:/lab_one_top_tb/switches
run
# End time: 15:35:51 on Nov 13,2023, Elapsed time: 1:04:09
# Errors: 0, Warnings: 0
