// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.0.0.24.1
// Netlist written on Mon Jan  9 16:14:17 2023
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "d:/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v"
// file 1 "d:/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "e:/back/fpgaproject/ice40/rgb_led_lattice/source/impl_1/led_top.v"
// file 3 "e:/back/fpgaproject/ice40/rgb_led_lattice/source/impl_1/pwm_loop.v"
// file 4 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 5 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 6 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 7 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 8 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 9 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 10 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 11 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 12 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 13 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 14 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 15 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 16 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 17 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 18 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 19 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 20 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 21 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 22 "d:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 23 "d:/lscc/radiant/3.0/ip/common/adder/rtl/lscc_adder.v"
// file 24 "d:/lscc/radiant/3.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 25 "d:/lscc/radiant/3.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 26 "d:/lscc/radiant/3.0/ip/common/counter/rtl/lscc_cntr.v"
// file 27 "d:/lscc/radiant/3.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 28 "d:/lscc/radiant/3.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 29 "d:/lscc/radiant/3.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 30 "d:/lscc/radiant/3.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 31 "d:/lscc/radiant/3.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 32 "d:/lscc/radiant/3.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 33 "d:/lscc/radiant/3.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 34 "d:/lscc/radiant/3.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 35 "d:/lscc/radiant/3.0/ip/common/rom/rtl/lscc_rom.v"
// file 36 "d:/lscc/radiant/3.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 37 "d:/lscc/radiant/3.0/ip/pmi/pmi_add.v"
// file 38 "d:/lscc/radiant/3.0/ip/pmi/pmi_addsub.v"
// file 39 "d:/lscc/radiant/3.0/ip/pmi/pmi_complex_mult.v"
// file 40 "d:/lscc/radiant/3.0/ip/pmi/pmi_counter.v"
// file 41 "d:/lscc/radiant/3.0/ip/pmi/pmi_dsp.v"
// file 42 "d:/lscc/radiant/3.0/ip/pmi/pmi_fifo.v"
// file 43 "d:/lscc/radiant/3.0/ip/pmi/pmi_fifo_dc.v"
// file 44 "d:/lscc/radiant/3.0/ip/pmi/pmi_mac.v"
// file 45 "d:/lscc/radiant/3.0/ip/pmi/pmi_mult.v"
// file 46 "d:/lscc/radiant/3.0/ip/pmi/pmi_multaddsub.v"
// file 47 "d:/lscc/radiant/3.0/ip/pmi/pmi_multaddsubsum.v"
// file 48 "d:/lscc/radiant/3.0/ip/pmi/pmi_ram_dp.v"
// file 49 "d:/lscc/radiant/3.0/ip/pmi/pmi_ram_dp_be.v"
// file 50 "d:/lscc/radiant/3.0/ip/pmi/pmi_ram_dq.v"
// file 51 "d:/lscc/radiant/3.0/ip/pmi/pmi_ram_dq_be.v"
// file 52 "d:/lscc/radiant/3.0/ip/pmi/pmi_rom.v"
// file 53 "d:/lscc/radiant/3.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module RGB_LED
//

module RGB_LED (input clk, input rst, output [2:0]rgb_led);   /* synthesis lineinfo="@2(1[8],1[15])"*/
    
    (* is_clock=1 *) wire clk_c;   /* synthesis lineinfo="@2(2[8],2[11])"*/
    
    wire rst_c, rgb_led_c_2, rgb_led_c_1, rgb_led_c_0, GND_net, VCC_net;
    
    VLO i1 (.Z(GND_net));
    OB \rgb_led_pad[0]  (.I(rgb_led_c_0), .O(rgb_led[0]));   /* synthesis lineinfo="@2(4[19],4[26])"*/
    OB \rgb_led_pad[1]  (.I(rgb_led_c_1), .O(rgb_led[1]));   /* synthesis lineinfo="@2(4[19],4[26])"*/
    IB clk_pad (.I(clk), .O(clk_c));   /* synthesis lineinfo="@2(2[8],2[11])"*/
    OB \rgb_led_pad[2]  (.I(rgb_led_c_2), .O(rgb_led[2]));   /* synthesis lineinfo="@2(4[19],4[26])"*/
    PWM_loop pwm (GND_net, clk_c, rgb_led_c_2, rgb_led_c_1, rst_c, 
            rgb_led_c_0);   /* synthesis lineinfo="@2(11[11],16[4])"*/
    IB rst_pad (.I(rst), .O(rst_c));   /* synthesis lineinfo="@2(3[8],3[11])"*/
    VHI i1342 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module PWM_loop
//

module PWM_loop (input GND_net, input clk_c, output rgb_led_c_2, output rgb_led_c_1, 
            input rst_c, output rgb_led_c_0);
    
    (* is_clock=1 *) wire clk_c;   /* synthesis lineinfo="@2(2[8],2[11])"*/
    
    wire counter_7__N_40, n38, n29, n1052, n1523;
    wire [7:0]high;   /* synthesis lineinfo="@3(8[11],8[15])"*/
    
    wire n1054;
    wire [7:0]n37;
    wire [8:0]n41;
    
    wire n178;
    wire [8:0]times;   /* synthesis lineinfo="@3(10[11],10[16])"*/
    
    wire n234;
    wire [3:0]n19;
    
    wire pwm_wave, n1050, n1520, n1048, n1517, n1514, n1209, rst_N_6, 
        n160, n1035, n1511, n1031, n1505, n1033, n1029, n1502, 
        n1258, n6;
    wire [7:0]counter;   /* synthesis lineinfo="@3(9[11],9[18])"*/
    
    wire n10, n14, n1045, n1541;
    wire [7:0]n37_adj_78;
    
    wire n1043, n1538, n1041, n1535;
    wire [3:0]n24;
    
    wire n114, n4, n6_adj_75, n1039, n1532, n1529, VCC_net, n1508, 
        n1499, n1526, n8, n10_adj_76, n12, n14_adj_77, n18, n16, 
        n20;
    
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(counter_7__N_40), .B(n38), 
            .Z(n29));   /* synthesis lineinfo="@3(14[3],56[6])"*/
    defparam i1_2_lut.INIT = "0x8888";
    FA2 high_71_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(high[5]), .D0(n1052), 
        .CI0(n1052), .A1(GND_net), .B1(GND_net), .C1(high[6]), .D1(n1523), 
        .CI1(n1523), .CO0(n1523), .CO1(n1054), .S0(n37[5]), .S1(n37[6]));   /* synthesis lineinfo="@3(41[13],41[19])"*/
    defparam high_71_add_4_7.INIT0 = "0xc33c";
    defparam high_71_add_4_7.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ times_72__i8 (.D(n41[8]), .SP(n178), 
            .CK(clk_c), .SR(n234), .Q(times[8]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72__i8.REGSET = "RESET";
    defparam times_72__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B !(C))+!A (B+!(C)))" *) LUT4 mux_31_i3_3_lut (.A(n19[1]), 
            .B(pwm_wave), .C(n19[2]), .Z(rgb_led_c_2));   /* synthesis lineinfo="@3(37[15],37[22])"*/
    defparam mux_31_i3_3_lut.INIT = "0xc7c7";
    (* syn_use_carry_chain=1 *) FD1P3XZ high_71__i0 (.D(n37[0]), .SP(VCC_net), 
            .CK(clk_c), .SR(rst_N_6), .Q(high[0]));   /* synthesis lineinfo="@3(41[13],41[19])"*/
    defparam high_71__i0.REGSET = "RESET";
    defparam high_71__i0.SRMODE = "ASYNC";
    FA2 high_71_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(high[3]), .D0(n1050), 
        .CI0(n1050), .A1(GND_net), .B1(GND_net), .C1(high[4]), .D1(n1520), 
        .CI1(n1520), .CO0(n1520), .CO1(n1052), .S0(n37[3]), .S1(n37[4]));   /* synthesis lineinfo="@3(41[13],41[19])"*/
    defparam high_71_add_4_5.INIT0 = "0xc33c";
    defparam high_71_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A (B+!(C)))" *) LUT4 i275_3_lut (.A(pwm_wave), 
            .B(n19[2]), .C(n19[1]), .Z(rgb_led_c_1));   /* synthesis lineinfo="@3(37[15],37[22])"*/
    defparam i275_3_lut.INIT = "0xeded";
    FA2 high_71_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(high[1]), .D0(n1048), 
        .CI0(n1048), .A1(GND_net), .B1(GND_net), .C1(high[2]), .D1(n1517), 
        .CI1(n1517), .CO0(n1517), .CO1(n1050), .S0(n37[1]), .S1(n37[2]));   /* synthesis lineinfo="@3(41[13],41[19])"*/
    defparam high_71_add_4_3.INIT0 = "0xc33c";
    defparam high_71_add_4_3.INIT1 = "0xc33c";
    FA2 high_71_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n1209), .C1(high[0]), .D1(n1514), .CI1(n1514), .CO0(n1514), 
        .CO1(n1048), .S1(n37[0]));   /* synthesis lineinfo="@3(41[13],41[19])"*/
    defparam high_71_add_4_1.INIT0 = "0xc33c";
    defparam high_71_add_4_1.INIT1 = "0xc33c";
    FD1P3XZ state_FSM_i0_i0 (.D(n19[2]), .SP(n160), .CK(clk_c), .SR(rst_N_6), 
            .Q(n19[0]));   /* synthesis lineinfo="@3(37[15],37[22])"*/
    defparam state_FSM_i0_i0.REGSET = "SET";
    defparam state_FSM_i0_i0.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ times_72__i1 (.D(n41[1]), .SP(n178), 
            .CK(clk_c), .SR(n234), .Q(times[1]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72__i1.REGSET = "RESET";
    defparam times_72__i1.SRMODE = "CE_OVER_LSR";
    FA2 times_72_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(times[7]), .D0(n1035), 
        .CI0(n1035), .A1(GND_net), .B1(GND_net), .C1(times[8]), .D1(n1511), 
        .CI1(n1511), .CO0(n1511), .S0(n41[7]), .S1(n41[8]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72_add_4_9.INIT0 = "0xc33c";
    defparam times_72_add_4_9.INIT1 = "0xc33c";
    FA2 times_72_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(times[3]), .D0(n1031), 
        .CI0(n1031), .A1(GND_net), .B1(GND_net), .C1(times[4]), .D1(n1505), 
        .CI1(n1505), .CO0(n1505), .CO1(n1033), .S0(n41[3]), .S1(n41[4]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72_add_4_5.INIT0 = "0xc33c";
    defparam times_72_add_4_5.INIT1 = "0xc33c";
    FA2 times_72_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(times[1]), .D0(n1029), 
        .CI0(n1029), .A1(GND_net), .B1(GND_net), .C1(times[2]), .D1(n1502), 
        .CI1(n1502), .CO0(n1502), .CO1(n1031), .S0(n41[1]), .S1(n41[2]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72_add_4_3.INIT0 = "0xc33c";
    defparam times_72_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1149_3_lut (.A(times[0]), .B(times[3]), 
            .C(times[6]), .Z(n1258));
    defparam i1149_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_1 (.A(times[1]), .B(times[5]), 
            .Z(n6));   /* synthesis lineinfo="@3(14[3],56[6])"*/
    defparam i1_2_lut_adj_1.INIT = "0x8888";
    (* syn_use_carry_chain=1 *) FD1P3XZ times_72__i2 (.D(n41[2]), .SP(n178), 
            .CK(clk_c), .SR(n234), .Q(times[2]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72__i2.REGSET = "RESET";
    defparam times_72__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i4_4_lut (.A(times[4]), .B(times[7]), 
            .C(times[2]), .D(n6), .Z(n38));   /* synthesis lineinfo="@3(14[3],56[6])"*/
    defparam i4_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(counter[0]), .B(counter[1]), 
            .Z(n10));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(counter[7]), .B(counter[6]), 
            .C(counter[2]), .D(counter[5]), .Z(n14));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i2_3_lut_4_lut (.A(times[8]), 
            .B(n1258), .C(n38), .D(n178), .Z(n234));
    defparam i2_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i7_4_lut (.A(counter[4]), .B(n14), 
            .C(n10), .D(counter[3]), .Z(counter_7__N_40));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam i7_4_lut.INIT = "0x8000";
    FA2 counter_73_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(counter[7]), 
        .D0(n1045), .CI0(n1045), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n1541), .CI1(n1541), .CO0(n1541), .S0(n37_adj_78[7]));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam counter_73_add_4_9.INIT0 = "0xc33c";
    defparam counter_73_add_4_9.INIT1 = "0xc33c";
    FA2 counter_73_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(counter[5]), 
        .D0(n1043), .CI0(n1043), .A1(GND_net), .B1(GND_net), .C1(counter[6]), 
        .D1(n1538), .CI1(n1538), .CO0(n1538), .CO1(n1045), .S0(n37_adj_78[5]), 
        .S1(n37_adj_78[6]));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam counter_73_add_4_7.INIT0 = "0xc33c";
    defparam counter_73_add_4_7.INIT1 = "0xc33c";
    FA2 counter_73_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(counter[3]), 
        .D0(n1041), .CI0(n1041), .A1(GND_net), .B1(GND_net), .C1(counter[4]), 
        .D1(n1535), .CI1(n1535), .CO0(n1535), .CO1(n1043), .S0(n37_adj_78[3]), 
        .S1(n37_adj_78[4]));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam counter_73_add_4_5.INIT0 = "0xc33c";
    defparam counter_73_add_4_5.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ times_72__i3 (.D(n41[3]), .SP(n178), 
            .CK(clk_c), .SR(n234), .Q(times[3]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72__i3.REGSET = "RESET";
    defparam times_72__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ times_72__i4 (.D(n41[4]), .SP(n178), 
            .CK(clk_c), .SR(n234), .Q(times[4]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72__i4.REGSET = "RESET";
    defparam times_72__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ state_FSM_i0_i2 (.D(n24[2]), .SP(n160), .CK(clk_c), .SR(rst_N_6), 
            .Q(n19[2]));   /* synthesis lineinfo="@3(37[15],37[22])"*/
    defparam state_FSM_i0_i2.REGSET = "RESET";
    defparam state_FSM_i0_i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ times_72__i7 (.D(n41[7]), .SP(n178), 
            .CK(clk_c), .SR(n234), .Q(times[7]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72__i7.REGSET = "RESET";
    defparam times_72__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i42_2_lut (.A(counter_7__N_40), .B(rst_c), 
            .Z(n178));   /* synthesis lineinfo="@3(14[3],56[6])"*/
    defparam i42_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C))+!A (B (C)+!B !(C))))" *) LUT4 mux_31_i1_3_lut (.A(n19[1]), 
            .B(n19[2]), .C(pwm_wave), .Z(rgb_led_c_0));   /* synthesis lineinfo="@3(37[15],37[22])"*/
    defparam mux_31_i1_3_lut.INIT = "0x3e3e";
    FD1P3XZ state_FSM_i0_i1 (.D(n24[1]), .SP(n160), .CK(clk_c), .SR(rst_N_6), 
            .Q(n19[1]));   /* synthesis lineinfo="@3(37[15],37[22])"*/
    defparam state_FSM_i0_i1.REGSET = "RESET";
    defparam state_FSM_i0_i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ high_71__i7 (.D(n37[7]), .SP(VCC_net), 
            .CK(clk_c), .SR(rst_N_6), .Q(high[7]));   /* synthesis lineinfo="@3(41[13],41[19])"*/
    defparam high_71__i7.REGSET = "RESET";
    defparam high_71__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=11, LSE_RCOL=4, LSE_LLINE=11, LSE_RLINE=16 *) FD1P3XZ pwm (.D(n114), 
            .SP(VCC_net), .CK(clk_c), .SR(rst_N_6), .Q(pwm_wave));   /* synthesis lineinfo="@3(14[3],56[6])"*/
    defparam pwm.REGSET = "RESET";
    defparam pwm.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ high_71__i6 (.D(n37[6]), .SP(VCC_net), 
            .CK(clk_c), .SR(rst_N_6), .Q(high[6]));   /* synthesis lineinfo="@3(41[13],41[19])"*/
    defparam high_71__i6.REGSET = "RESET";
    defparam high_71__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ high_71__i5 (.D(n37[5]), .SP(VCC_net), 
            .CK(clk_c), .SR(rst_N_6), .Q(high[5]));   /* synthesis lineinfo="@3(41[13],41[19])"*/
    defparam high_71__i5.REGSET = "RESET";
    defparam high_71__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ high_71__i4 (.D(n37[4]), .SP(VCC_net), 
            .CK(clk_c), .SR(rst_N_6), .Q(high[4]));   /* synthesis lineinfo="@3(41[13],41[19])"*/
    defparam high_71__i4.REGSET = "RESET";
    defparam high_71__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ high_71__i3 (.D(n37[3]), .SP(VCC_net), 
            .CK(clk_c), .SR(rst_N_6), .Q(high[3]));   /* synthesis lineinfo="@3(41[13],41[19])"*/
    defparam high_71__i3.REGSET = "RESET";
    defparam high_71__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ high_71__i2 (.D(n37[2]), .SP(VCC_net), 
            .CK(clk_c), .SR(rst_N_6), .Q(high[2]));   /* synthesis lineinfo="@3(41[13],41[19])"*/
    defparam high_71__i2.REGSET = "RESET";
    defparam high_71__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ high_71__i1 (.D(n37[1]), .SP(VCC_net), 
            .CK(clk_c), .SR(rst_N_6), .Q(high[1]));   /* synthesis lineinfo="@3(41[13],41[19])"*/
    defparam high_71__i1.REGSET = "RESET";
    defparam high_71__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_73__i7 (.D(n37_adj_78[7]), 
            .SP(VCC_net), .CK(clk_c), .SR(rst_N_6), .Q(counter[7]));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam counter_73__i7.REGSET = "RESET";
    defparam counter_73__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_73__i6 (.D(n37_adj_78[6]), 
            .SP(VCC_net), .CK(clk_c), .SR(rst_N_6), .Q(counter[6]));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam counter_73__i6.REGSET = "RESET";
    defparam counter_73__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_73__i5 (.D(n37_adj_78[5]), 
            .SP(VCC_net), .CK(clk_c), .SR(rst_N_6), .Q(counter[5]));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam counter_73__i5.REGSET = "RESET";
    defparam counter_73__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_73__i4 (.D(n37_adj_78[4]), 
            .SP(VCC_net), .CK(clk_c), .SR(rst_N_6), .Q(counter[4]));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam counter_73__i4.REGSET = "RESET";
    defparam counter_73__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_73__i3 (.D(n37_adj_78[3]), 
            .SP(VCC_net), .CK(clk_c), .SR(rst_N_6), .Q(counter[3]));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam counter_73__i3.REGSET = "RESET";
    defparam counter_73__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_73__i2 (.D(n37_adj_78[2]), 
            .SP(VCC_net), .CK(clk_c), .SR(rst_N_6), .Q(counter[2]));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam counter_73__i2.REGSET = "RESET";
    defparam counter_73__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_73__i1 (.D(n37_adj_78[1]), 
            .SP(VCC_net), .CK(clk_c), .SR(rst_N_6), .Q(counter[1]));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam counter_73__i1.REGSET = "RESET";
    defparam counter_73__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ times_72__i6 (.D(n41[6]), .SP(n178), 
            .CK(clk_c), .SR(n234), .Q(times[6]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72__i6.REGSET = "RESET";
    defparam times_72__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ times_72__i5 (.D(n41[5]), .SP(n178), 
            .CK(clk_c), .SR(n234), .Q(times[5]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72__i5.REGSET = "RESET";
    defparam times_72__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_73__i0 (.D(n37_adj_78[0]), 
            .SP(VCC_net), .CK(clk_c), .SR(rst_N_6), .Q(counter[0]));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam counter_73__i0.REGSET = "RESET";
    defparam counter_73__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B ((D)+!C)+!B !(C+!(D)))+!A (B+!(C)))" *) LUT4 counter_7__I_0_i4_4_lut (.A(counter[0]), 
            .B(high[1]), .C(counter[1]), .D(high[0]), .Z(n4));   /* synthesis lineinfo="@3(52[7],52[20])"*/
    defparam counter_7__I_0_i4_4_lut.INIT = "0xcf4d";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 counter_7__I_0_i6_3_lut (.A(n4), 
            .B(high[2]), .C(counter[2]), .Z(n6_adj_75));   /* synthesis lineinfo="@3(52[7],52[20])"*/
    defparam counter_7__I_0_i6_3_lut.INIT = "0x8e8e";
    FA2 counter_73_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(counter[1]), 
        .D0(n1039), .CI0(n1039), .A1(GND_net), .B1(GND_net), .C1(counter[2]), 
        .D1(n1532), .CI1(n1532), .CO0(n1532), .CO1(n1041), .S0(n37_adj_78[1]), 
        .S1(n37_adj_78[2]));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam counter_73_add_4_3.INIT0 = "0xc33c";
    defparam counter_73_add_4_3.INIT1 = "0xc33c";
    FA2 counter_73_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(counter[0]), .D1(n1529), .CI1(n1529), 
        .CO0(n1529), .CO1(n1039), .S1(n37_adj_78[0]));   /* synthesis lineinfo="@3(51[13],51[22])"*/
    defparam counter_73_add_4_1.INIT0 = "0xc33c";
    defparam counter_73_add_4_1.INIT1 = "0xc33c";
    FA2 times_72_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(times[5]), .D0(n1033), 
        .CI0(n1033), .A1(GND_net), .B1(GND_net), .C1(times[6]), .D1(n1508), 
        .CI1(n1508), .CO0(n1508), .CO1(n1035), .S0(n41[5]), .S1(n41[6]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72_add_4_7.INIT0 = "0xc33c";
    defparam times_72_add_4_7.INIT1 = "0xc33c";
    FA2 times_72_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(times[0]), .D1(n1499), .CI1(n1499), .CO0(n1499), 
        .CO1(n1029), .S1(n41[0]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72_add_4_1.INIT0 = "0xc33c";
    defparam times_72_add_4_1.INIT1 = "0xc33c";
    FA2 high_71_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(high[7]), .D0(n1054), 
        .CI0(n1054), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n1526), 
        .CI1(n1526), .CO0(n1526), .S0(n37[7]));   /* synthesis lineinfo="@3(41[13],41[19])"*/
    defparam high_71_add_4_9.INIT0 = "0xc33c";
    defparam high_71_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 counter_7__I_0_i8_3_lut (.A(n6_adj_75), 
            .B(high[3]), .C(counter[3]), .Z(n8));   /* synthesis lineinfo="@3(52[7],52[20])"*/
    defparam counter_7__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 counter_7__I_0_i10_3_lut (.A(n8), 
            .B(high[4]), .C(counter[4]), .Z(n10_adj_76));   /* synthesis lineinfo="@3(52[7],52[20])"*/
    defparam counter_7__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 counter_7__I_0_i12_3_lut (.A(n10_adj_76), 
            .B(high[5]), .C(counter[5]), .Z(n12));   /* synthesis lineinfo="@3(52[7],52[20])"*/
    defparam counter_7__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 counter_7__I_0_i14_3_lut (.A(n12), 
            .B(high[6]), .C(counter[6]), .Z(n14_adj_77));   /* synthesis lineinfo="@3(52[7],52[20])"*/
    defparam counter_7__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A+!(B (C+!(D))+!B !((D)+!C))))" *) LUT4 i1_4_lut (.A(counter_7__N_40), 
            .B(n14_adj_77), .C(high[7]), .D(counter[7]), .Z(n114));   /* synthesis lineinfo="@3(9[11],9[18])"*/
    defparam i1_4_lut.INIT = "0x4054";
    (* lut_function="(!((B)+!A))" *) LUT4 i280_2_lut (.A(n19[0]), .B(n19[2]), 
            .Z(n24[1]));   /* synthesis lineinfo="@3(37[15],37[22])"*/
    defparam i280_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i279_2_lut (.A(n19[1]), .B(n19[2]), 
            .Z(n24[2]));   /* synthesis lineinfo="@3(37[15],37[22])"*/
    defparam i279_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C (D))))" *) LUT4 i7_4_lut_adj_2 (.A(high[0]), 
            .B(high[5]), .C(high[2]), .D(high[4]), .Z(n18));
    defparam i7_4_lut_adj_2.INIT = "0x8000";
    (* lut_function="(!((B)+!A))" *) LUT4 i5_2_lut (.A(high[1]), .B(times[8]), 
            .Z(n16));
    defparam i5_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C (D))))" *) LUT4 i9_4_lut (.A(n29), .B(n18), 
            .C(high[3]), .D(high[7]), .Z(n20));
    defparam i9_4_lut.INIT = "0x8000";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i10_4_lut (.A(high[6]), 
            .B(n20), .C(n16), .D(n1258), .Z(n160));
    defparam i10_4_lut.INIT = "0x0080";
    (* lut_function="(!(A))" *) LUT4 rst_I_0_1_lut (.A(rst_c), .Z(rst_N_6));   /* synthesis lineinfo="@3(14[6],14[10])"*/
    defparam rst_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(times[8]), 
            .B(n1258), .C(counter_7__N_40), .D(n38), .Z(n1209));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* syn_use_carry_chain=1 *) FD1P3XZ times_72__i0 (.D(n41[0]), .SP(n178), 
            .CK(clk_c), .SR(n234), .Q(times[0]));   /* synthesis lineinfo="@3(46[13],46[20])"*/
    defparam times_72__i0.REGSET = "RESET";
    defparam times_72__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule
