# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:33 on Mar 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:03:33 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:33 on Mar 10,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:03:34 on Mar 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:34 on Mar 10,2025
# vlog -reportprogress 300 ./CarController.sv 
# -- Compiling module CarController
# -- Compiling module CarController_testbench
# 
# Top level modules:
# 	CarController_testbench
# End time: 09:03:35 on Mar 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:35 on Mar 10,2025
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 09:03:35 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:35 on Mar 10,2025
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 09:03:35 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:35 on Mar 10,2025
# vlog -reportprogress 300 ./FroggerGame.sv 
# -- Compiling module FroggerGame
# -- Compiling module FroggerGame_testbench
# 
# Top level modules:
# 	FroggerGame_testbench
# End time: 09:03:36 on Mar 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:36 on Mar 10,2025
# vlog -reportprogress 300 ./VictoryCounter.sv 
# -- Compiling module VictoryCounter
# -- Compiling module VictoryCounter_testbench
# 
# Top level modules:
# 	VictoryCounter_testbench
# End time: 09:03:36 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:36 on Mar 10,2025
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 09:03:36 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:36 on Mar 10,2025
# vlog -reportprogress 300 ./User_Input.sv 
# -- Compiling module User_Input
# -- Compiling module User_Input_testbench
# 
# Top level modules:
# 	User_Input_testbench
# End time: 09:03:37 on Mar 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 09:03:37 on Mar 10,2025
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.User_Input
# Loading work.FroggerGame
# Loading work.CarController
# Loading work.VictoryCounter
# Loading work.seg7
# Loading work.LEDDriver
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(218)
#    Time: 1870 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 218
# End time: 10:35:54 on Mar 10,2025, Elapsed time: 1:32:17
# Errors: 0, Warnings: 0
