$comment
	File created using the following command:
		vcd file FlipFlopD_Demo.msim.vcd -direction
$end
$date
	Mon Mar 12 15:17:36 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module flipflopdasync_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # q $end
$var wire 1 $ reset $end
$var wire 1 % set $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_clk $end
$var wire 1 0 ww_d $end
$var wire 1 1 ww_set $end
$var wire 1 2 ww_reset $end
$var wire 1 3 ww_q $end
$var wire 1 4 \q~output_o\ $end
$var wire 1 5 \clk~input_o\ $end
$var wire 1 6 \d~input_o\ $end
$var wire 1 7 \set~input_o\ $end
$var wire 1 8 \reset~input_o\ $end
$var wire 1 9 \q~1_combout\ $end
$var wire 1 : \q~3_combout\ $end
$var wire 1 ; \q~0_combout\ $end
$var wire 1 < \q~reg0_emulated_q\ $end
$var wire 1 = \q~2_combout\ $end
$var wire 1 > \ALT_INV_q~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
x3
x4
05
06
07
08
x9
x:
0;
0<
x=
1>
$end
#20000
1"
1$
10
12
18
16
09
1;
0=
0>
1:
04
03
0#
#60000
1!
1/
15
#120000
0"
0$
00
02
08
06
0:
0;
1>
#240000
1"
10
16
1:
#280000
0!
0/
05
#320000
0"
00
06
0:
#360000
1%
11
17
19
1;
1=
0>
1:
14
13
1#
#400000
1!
1/
15
#480000
0%
1"
01
10
16
07
0;
0:
1>
#580000
0"
00
06
1:
#620000
0!
0/
05
#680000
1"
10
16
0:
#760000
1!
1/
15
#840000
0"
00
06
1:
#960000
0!
0/
05
#1000000
