// Seed: 2081231965
module module_0;
  id_1 :
  assert property (@(posedge id_1) id_1)
  else $signed(44);
  ;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd95,
    parameter id_3 = 32'd99
) (
    id_1,
    _id_2
);
  output wire _id_2;
  inout logic [7:0] id_1;
  supply0 _id_3 = 1;
  assign (weak1, weak0) id_1[-1|id_3] = -1 ? id_3 : -1;
  assign id_3 = id_1;
  assign id_3 = id_1;
  wire [-1 : id_3] id_4;
  wire [ id_2 : 1] id_5;
  module_0 modCall_1 ();
endmodule
