$date
	Wed Aug 20 22:46:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_shift_register_4bit $end
$var wire 1 ! data_out $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ rst_n $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 & data_in $end
$var wire 1 ! data_out $end
$var wire 1 ' rst_n $end
$var reg 4 ( shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
1'
0&
0%
1$
0#
0"
x!
$end
#5000
bx0 (
1"
1%
#10000
0!
b0 (
0"
0%
0$
0'
#15000
1"
1%
#20000
0"
0%
#25000
1"
1%
1$
1'
#30000
0"
0%
#35000
b1 (
1#
1&
1"
1%
#40000
0"
0%
#45000
b10 (
0#
0&
1"
1%
#50000
0"
0%
#55000
b101 (
1#
1&
1"
1%
#60000
0"
0%
#65000
1!
b1011 (
1"
1%
#70000
0"
0%
#75000
0!
b110 (
0#
0&
1"
1%
#80000
0"
0%
#85000
1!
b1100 (
1"
1%
#90000
0"
0%
#95000
b1000 (
1"
1%
#100000
0"
0%
#105000
0!
b0 (
1"
1%
#110000
0"
0%
#115000
1"
1%
#120000
0"
0%
#125000
1"
1%
