Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 30 21:58:31 2017
| Host         : rongcuidHPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file board_top_timing_summary_routed.rpt -rpx board_top_timing_summary_routed.rpx
| Design       : board_top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.659        0.000                      0                  733        0.076        0.000                      0                  733        4.500        0.000                       0                   366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.659        0.000                      0                  699        0.076        0.000                      0                  699        4.500        0.000                       0                   366  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.808        0.000                      0                   34        0.554        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 CPU0/CPU0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/MMU0/SFR0/ssd3_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 0.875ns (16.916%)  route 4.298ns (83.084%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.110ns = ( 14.110 - 10.000 ) 
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.382     4.313    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  CPU0/CPU0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.341     4.654 f  CPU0/CPU0/FSM_sequential_state_reg[2]/Q
                         net (fo=111, routed)         1.253     5.907    CPU0/CPU0/state_0[2]
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.097     6.004 r  CPU0/CPU0/data_reg_i_56/O
                         net (fo=1, routed)           0.602     6.606    CPU0/CPU0/data_reg_i_56_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.097     6.703 r  CPU0/CPU0/data_reg_i_9/O
                         net (fo=16, routed)          1.354     8.057    CPU0/CPU0/data_reg_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.101     8.158 f  CPU0/CPU0/ssd3[7]_i_3/O
                         net (fo=1, routed)           0.591     8.749    CPU0/CPU0/ssd3[7]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.239     8.988 r  CPU0/CPU0/ssd3[7]_i_1/O
                         net (fo=8, routed)           0.498     9.486    CPU0/MMU0/SFR0/bl_mmu_addr_reg[10]_1[0]
    SLICE_X0Y40          FDCE                                         r  CPU0/MMU0/SFR0/ssd3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.333    14.110    CPU0/MMU0/SFR0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y40          FDCE                                         r  CPU0/MMU0/SFR0/ssd3_reg[0]/C
                         clock pessimism              0.220    14.330    
                         clock uncertainty           -0.035    14.295    
    SLICE_X0Y40          FDCE (Setup_fdce_C_CE)      -0.150    14.145    CPU0/MMU0/SFR0/ssd3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 CPU0/CPU0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/MMU0/SFR0/ssd3_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 0.875ns (16.916%)  route 4.298ns (83.084%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.110ns = ( 14.110 - 10.000 ) 
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.382     4.313    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  CPU0/CPU0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.341     4.654 f  CPU0/CPU0/FSM_sequential_state_reg[2]/Q
                         net (fo=111, routed)         1.253     5.907    CPU0/CPU0/state_0[2]
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.097     6.004 r  CPU0/CPU0/data_reg_i_56/O
                         net (fo=1, routed)           0.602     6.606    CPU0/CPU0/data_reg_i_56_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.097     6.703 r  CPU0/CPU0/data_reg_i_9/O
                         net (fo=16, routed)          1.354     8.057    CPU0/CPU0/data_reg_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.101     8.158 f  CPU0/CPU0/ssd3[7]_i_3/O
                         net (fo=1, routed)           0.591     8.749    CPU0/CPU0/ssd3[7]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.239     8.988 r  CPU0/CPU0/ssd3[7]_i_1/O
                         net (fo=8, routed)           0.498     9.486    CPU0/MMU0/SFR0/bl_mmu_addr_reg[10]_1[0]
    SLICE_X0Y40          FDCE                                         r  CPU0/MMU0/SFR0/ssd3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.333    14.110    CPU0/MMU0/SFR0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y40          FDCE                                         r  CPU0/MMU0/SFR0/ssd3_reg[2]/C
                         clock pessimism              0.220    14.330    
                         clock uncertainty           -0.035    14.295    
    SLICE_X0Y40          FDCE (Setup_fdce_C_CE)      -0.150    14.145    CPU0/MMU0/SFR0/ssd3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 CPU0/CPU0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/MMU0/SFR0/ssd3_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 0.875ns (16.916%)  route 4.298ns (83.084%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.110ns = ( 14.110 - 10.000 ) 
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.382     4.313    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  CPU0/CPU0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.341     4.654 f  CPU0/CPU0/FSM_sequential_state_reg[2]/Q
                         net (fo=111, routed)         1.253     5.907    CPU0/CPU0/state_0[2]
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.097     6.004 r  CPU0/CPU0/data_reg_i_56/O
                         net (fo=1, routed)           0.602     6.606    CPU0/CPU0/data_reg_i_56_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.097     6.703 r  CPU0/CPU0/data_reg_i_9/O
                         net (fo=16, routed)          1.354     8.057    CPU0/CPU0/data_reg_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.101     8.158 f  CPU0/CPU0/ssd3[7]_i_3/O
                         net (fo=1, routed)           0.591     8.749    CPU0/CPU0/ssd3[7]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.239     8.988 r  CPU0/CPU0/ssd3[7]_i_1/O
                         net (fo=8, routed)           0.498     9.486    CPU0/MMU0/SFR0/bl_mmu_addr_reg[10]_1[0]
    SLICE_X0Y40          FDCE                                         r  CPU0/MMU0/SFR0/ssd3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.333    14.110    CPU0/MMU0/SFR0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y40          FDCE                                         r  CPU0/MMU0/SFR0/ssd3_reg[4]/C
                         clock pessimism              0.220    14.330    
                         clock uncertainty           -0.035    14.295    
    SLICE_X0Y40          FDCE (Setup_fdce_C_CE)      -0.150    14.145    CPU0/MMU0/SFR0/ssd3_reg[4]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 CPU0/CPU0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/MMU0/SFR0/do_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.834ns (16.630%)  route 4.181ns (83.370%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.110ns = ( 14.110 - 10.000 ) 
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.382     4.313    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  CPU0/CPU0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.341     4.654 r  CPU0/CPU0/FSM_sequential_state_reg[2]/Q
                         net (fo=111, routed)         1.419     6.073    CPU0/CPU0/state_0[2]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.097     6.170 f  CPU0/CPU0/data_reg_i_54/O
                         net (fo=1, routed)           0.274     6.445    CPU0/CPU0/data_reg_i_54_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.097     6.542 f  CPU0/CPU0/data_reg_i_8/O
                         net (fo=10, routed)          1.256     7.798    CPU0/CPU0/data_reg_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.097     7.895 f  CPU0/CPU0/do[4]_i_19/O
                         net (fo=1, routed)           0.297     8.191    CPU0/CPU0/do[4]_i_19_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I4_O)        0.097     8.288 r  CPU0/CPU0/do[4]_i_6/O
                         net (fo=3, routed)           0.458     8.746    CPU0/CPU0/do[4]_i_6_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I3_O)        0.105     8.851 r  CPU0/CPU0/do[4]_i_1/O
                         net (fo=16, routed)          0.477     9.328    CPU0/MMU0/SFR0/bl_mmu_addr_reg[16]
    SLICE_X5Y42          FDRE                                         r  CPU0/MMU0/SFR0/do_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.333    14.110    CPU0/MMU0/SFR0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  CPU0/MMU0/SFR0/do_reg[13]/C
                         clock pessimism              0.220    14.330    
                         clock uncertainty           -0.035    14.295    
    SLICE_X5Y42          FDRE (Setup_fdre_C_CE)      -0.292    14.003    CPU0/MMU0/SFR0/do_reg[13]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 CPU0/CPU0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/MMU0/SFR0/do_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.834ns (16.630%)  route 4.181ns (83.370%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.110ns = ( 14.110 - 10.000 ) 
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.382     4.313    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  CPU0/CPU0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.341     4.654 r  CPU0/CPU0/FSM_sequential_state_reg[2]/Q
                         net (fo=111, routed)         1.419     6.073    CPU0/CPU0/state_0[2]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.097     6.170 f  CPU0/CPU0/data_reg_i_54/O
                         net (fo=1, routed)           0.274     6.445    CPU0/CPU0/data_reg_i_54_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.097     6.542 f  CPU0/CPU0/data_reg_i_8/O
                         net (fo=10, routed)          1.256     7.798    CPU0/CPU0/data_reg_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.097     7.895 f  CPU0/CPU0/do[4]_i_19/O
                         net (fo=1, routed)           0.297     8.191    CPU0/CPU0/do[4]_i_19_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I4_O)        0.097     8.288 r  CPU0/CPU0/do[4]_i_6/O
                         net (fo=3, routed)           0.458     8.746    CPU0/CPU0/do[4]_i_6_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I3_O)        0.105     8.851 r  CPU0/CPU0/do[4]_i_1/O
                         net (fo=16, routed)          0.477     9.328    CPU0/MMU0/SFR0/bl_mmu_addr_reg[16]
    SLICE_X5Y42          FDRE                                         r  CPU0/MMU0/SFR0/do_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.333    14.110    CPU0/MMU0/SFR0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  CPU0/MMU0/SFR0/do_reg[14]/C
                         clock pessimism              0.220    14.330    
                         clock uncertainty           -0.035    14.295    
    SLICE_X5Y42          FDRE (Setup_fdre_C_CE)      -0.292    14.003    CPU0/MMU0/SFR0/do_reg[14]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 CPU0/CPU0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/MMU0/SFR0/do_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.834ns (16.630%)  route 4.181ns (83.370%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.110ns = ( 14.110 - 10.000 ) 
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.382     4.313    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  CPU0/CPU0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.341     4.654 r  CPU0/CPU0/FSM_sequential_state_reg[2]/Q
                         net (fo=111, routed)         1.419     6.073    CPU0/CPU0/state_0[2]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.097     6.170 f  CPU0/CPU0/data_reg_i_54/O
                         net (fo=1, routed)           0.274     6.445    CPU0/CPU0/data_reg_i_54_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.097     6.542 f  CPU0/CPU0/data_reg_i_8/O
                         net (fo=10, routed)          1.256     7.798    CPU0/CPU0/data_reg_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.097     7.895 f  CPU0/CPU0/do[4]_i_19/O
                         net (fo=1, routed)           0.297     8.191    CPU0/CPU0/do[4]_i_19_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I4_O)        0.097     8.288 r  CPU0/CPU0/do[4]_i_6/O
                         net (fo=3, routed)           0.458     8.746    CPU0/CPU0/do[4]_i_6_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I3_O)        0.105     8.851 r  CPU0/CPU0/do[4]_i_1/O
                         net (fo=16, routed)          0.477     9.328    CPU0/MMU0/SFR0/bl_mmu_addr_reg[16]
    SLICE_X5Y42          FDRE                                         r  CPU0/MMU0/SFR0/do_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.333    14.110    CPU0/MMU0/SFR0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  CPU0/MMU0/SFR0/do_reg[6]/C
                         clock pessimism              0.220    14.330    
                         clock uncertainty           -0.035    14.295    
    SLICE_X5Y42          FDRE (Setup_fdre_C_CE)      -0.292    14.003    CPU0/MMU0/SFR0/do_reg[6]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 CPU0/CPU0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/MMU0/SFR0/do_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.834ns (16.630%)  route 4.181ns (83.370%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.110ns = ( 14.110 - 10.000 ) 
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.382     4.313    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  CPU0/CPU0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.341     4.654 r  CPU0/CPU0/FSM_sequential_state_reg[2]/Q
                         net (fo=111, routed)         1.419     6.073    CPU0/CPU0/state_0[2]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.097     6.170 f  CPU0/CPU0/data_reg_i_54/O
                         net (fo=1, routed)           0.274     6.445    CPU0/CPU0/data_reg_i_54_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.097     6.542 f  CPU0/CPU0/data_reg_i_8/O
                         net (fo=10, routed)          1.256     7.798    CPU0/CPU0/data_reg_1
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.097     7.895 f  CPU0/CPU0/do[4]_i_19/O
                         net (fo=1, routed)           0.297     8.191    CPU0/CPU0/do[4]_i_19_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I4_O)        0.097     8.288 r  CPU0/CPU0/do[4]_i_6/O
                         net (fo=3, routed)           0.458     8.746    CPU0/CPU0/do[4]_i_6_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I3_O)        0.105     8.851 r  CPU0/CPU0/do[4]_i_1/O
                         net (fo=16, routed)          0.477     9.328    CPU0/MMU0/SFR0/bl_mmu_addr_reg[16]
    SLICE_X5Y42          FDRE                                         r  CPU0/MMU0/SFR0/do_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.333    14.110    CPU0/MMU0/SFR0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  CPU0/MMU0/SFR0/do_reg[7]/C
                         clock pessimism              0.220    14.330    
                         clock uncertainty           -0.035    14.295    
    SLICE_X5Y42          FDRE (Setup_fdre_C_CE)      -0.292    14.003    CPU0/MMU0/SFR0/do_reg[7]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 CPU0/CPU0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/MMU0/SFR0/ssd3_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.875ns (17.039%)  route 4.260ns (82.961%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.110ns = ( 14.110 - 10.000 ) 
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.382     4.313    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  CPU0/CPU0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.341     4.654 f  CPU0/CPU0/FSM_sequential_state_reg[2]/Q
                         net (fo=111, routed)         1.253     5.907    CPU0/CPU0/state_0[2]
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.097     6.004 r  CPU0/CPU0/data_reg_i_56/O
                         net (fo=1, routed)           0.602     6.606    CPU0/CPU0/data_reg_i_56_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.097     6.703 r  CPU0/CPU0/data_reg_i_9/O
                         net (fo=16, routed)          1.354     8.057    CPU0/CPU0/data_reg_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.101     8.158 f  CPU0/CPU0/ssd3[7]_i_3/O
                         net (fo=1, routed)           0.591     8.749    CPU0/CPU0/ssd3[7]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.239     8.988 r  CPU0/CPU0/ssd3[7]_i_1/O
                         net (fo=8, routed)           0.460     9.448    CPU0/MMU0/SFR0/bl_mmu_addr_reg[10]_1[0]
    SLICE_X4Y42          FDCE                                         r  CPU0/MMU0/SFR0/ssd3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.333    14.110    CPU0/MMU0/SFR0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  CPU0/MMU0/SFR0/ssd3_reg[1]/C
                         clock pessimism              0.220    14.330    
                         clock uncertainty           -0.035    14.295    
    SLICE_X4Y42          FDCE (Setup_fdce_C_CE)      -0.150    14.145    CPU0/MMU0/SFR0/ssd3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 CPU0/CPU0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/MMU0/SFR0/ssd3_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.875ns (17.039%)  route 4.260ns (82.961%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.110ns = ( 14.110 - 10.000 ) 
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.382     4.313    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  CPU0/CPU0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.341     4.654 f  CPU0/CPU0/FSM_sequential_state_reg[2]/Q
                         net (fo=111, routed)         1.253     5.907    CPU0/CPU0/state_0[2]
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.097     6.004 r  CPU0/CPU0/data_reg_i_56/O
                         net (fo=1, routed)           0.602     6.606    CPU0/CPU0/data_reg_i_56_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.097     6.703 r  CPU0/CPU0/data_reg_i_9/O
                         net (fo=16, routed)          1.354     8.057    CPU0/CPU0/data_reg_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.101     8.158 f  CPU0/CPU0/ssd3[7]_i_3/O
                         net (fo=1, routed)           0.591     8.749    CPU0/CPU0/ssd3[7]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.239     8.988 r  CPU0/CPU0/ssd3[7]_i_1/O
                         net (fo=8, routed)           0.460     9.448    CPU0/MMU0/SFR0/bl_mmu_addr_reg[10]_1[0]
    SLICE_X4Y42          FDCE                                         r  CPU0/MMU0/SFR0/ssd3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.333    14.110    CPU0/MMU0/SFR0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  CPU0/MMU0/SFR0/ssd3_reg[5]/C
                         clock pessimism              0.220    14.330    
                         clock uncertainty           -0.035    14.295    
    SLICE_X4Y42          FDCE (Setup_fdce_C_CE)      -0.150    14.145    CPU0/MMU0/SFR0/ssd3_reg[5]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 CPU0/CPU0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/MMU0/SFR0/ssd3_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.875ns (17.039%)  route 4.260ns (82.961%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.110ns = ( 14.110 - 10.000 ) 
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.382     4.313    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  CPU0/CPU0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.341     4.654 f  CPU0/CPU0/FSM_sequential_state_reg[2]/Q
                         net (fo=111, routed)         1.253     5.907    CPU0/CPU0/state_0[2]
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.097     6.004 r  CPU0/CPU0/data_reg_i_56/O
                         net (fo=1, routed)           0.602     6.606    CPU0/CPU0/data_reg_i_56_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.097     6.703 r  CPU0/CPU0/data_reg_i_9/O
                         net (fo=16, routed)          1.354     8.057    CPU0/CPU0/data_reg_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.101     8.158 f  CPU0/CPU0/ssd3[7]_i_3/O
                         net (fo=1, routed)           0.591     8.749    CPU0/CPU0/ssd3[7]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.239     8.988 r  CPU0/CPU0/ssd3[7]_i_1/O
                         net (fo=8, routed)           0.460     9.448    CPU0/MMU0/SFR0/bl_mmu_addr_reg[10]_1[0]
    SLICE_X4Y42          FDCE                                         r  CPU0/MMU0/SFR0/ssd3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.333    14.110    CPU0/MMU0/SFR0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  CPU0/MMU0/SFR0/ssd3_reg[6]/C
                         clock pessimism              0.220    14.330    
                         clock uncertainty           -0.035    14.295    
    SLICE_X4Y42          FDCE (Setup_fdce_C_CE)      -0.150    14.145    CPU0/MMU0/SFR0/ssd3_reg[6]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  4.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CPU0/bl_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_hex_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.260ns (68.268%)  route 0.121ns (31.732%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.670     1.590    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  CPU0/bl_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141     1.731 r  CPU0/bl_addr_reg[3]/Q
                         net (fo=2, routed)           0.121     1.852    CPU0/bl_addr_reg_n_0_[3]
    SLICE_X5Y50          LUT6 (Prop_lut6_I5_O)        0.045     1.897 r  CPU0/ssd_hex[3]_i_3/O
                         net (fo=1, routed)           0.000     1.897    CPU0/ssd_hex[3]_i_3_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I1_O)      0.074     1.971 r  CPU0/ssd_hex_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.971    ssd_hex[3]
    SLICE_X5Y50          FDCE                                         r  ssd_hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  ssd_hex_reg[3]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.105     1.894    ssd_hex_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 CPU0/bl_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_hex_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.251ns (61.791%)  route 0.155ns (38.209%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.670     1.590    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  CPU0/bl_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141     1.731 r  CPU0/bl_addr_reg[2]/Q
                         net (fo=2, routed)           0.155     1.886    CPU0/bl_addr_reg_n_0_[2]
    SLICE_X5Y50          LUT6 (Prop_lut6_I5_O)        0.045     1.931 r  CPU0/ssd_hex[2]_i_3/O
                         net (fo=1, routed)           0.000     1.931    CPU0/ssd_hex[2]_i_3_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I1_O)      0.065     1.996 r  CPU0/ssd_hex_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.996    ssd_hex[2]
    SLICE_X5Y50          FDCE                                         r  ssd_hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  ssd_hex_reg[2]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.105     1.894    ssd_hex_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 CPU0/bl_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_hex_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.251ns (44.228%)  route 0.317ns (55.772%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.604     1.523    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  CPU0/bl_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  CPU0/bl_addr_reg[12]/Q
                         net (fo=2, routed)           0.317     1.981    CPU0/data0[0]
    SLICE_X5Y49          LUT5 (Prop_lut5_I0_O)        0.045     2.026 r  CPU0/ssd_hex[0]_i_3/O
                         net (fo=1, routed)           0.000     2.026    CPU0/ssd_hex[0]_i_3_n_0
    SLICE_X5Y49          MUXF7 (Prop_muxf7_I1_O)      0.065     2.091 r  CPU0/ssd_hex_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.091    ssd_hex[0]
    SLICE_X5Y49          FDCE                                         r  ssd_hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.947     2.112    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  ssd_hex_reg[0]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X5Y49          FDCE (Hold_fdce_C_D)         0.105     1.966    ssd_hex_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CPU0/CPU0/data_c_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.641     1.561    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  CPU0/CPU0/data_c_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     1.725 r  CPU0/CPU0/data_c_reg[23]/Q
                         net (fo=1, routed)           0.049     1.774    CPU0/CPU0/data_c_reg_n_0_[23]
    SLICE_X15Y45         LUT4 (Prop_lut4_I2_O)        0.045     1.819 r  CPU0/CPU0/pc[23]_i_1/O
                         net (fo=1, routed)           0.000     1.819    CPU0/CPU0/pc[23]
    SLICE_X15Y45         FDCE                                         r  CPU0/CPU0/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.916     2.081    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y45         FDCE                                         r  CPU0/CPU0/pc_reg[23]/C
                         clock pessimism             -0.507     1.574    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.092     1.666    CPU0/CPU0/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 CPU0/bl_addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_hex_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.251ns (41.468%)  route 0.354ns (58.532%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.604     1.523    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  CPU0/bl_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  CPU0/bl_addr_reg[13]/Q
                         net (fo=2, routed)           0.354     2.019    CPU0/data0[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I0_O)        0.045     2.064 r  CPU0/ssd_hex[1]_i_3/O
                         net (fo=1, routed)           0.000     2.064    CPU0/ssd_hex[1]_i_3_n_0
    SLICE_X5Y48          MUXF7 (Prop_muxf7_I1_O)      0.065     2.129 r  CPU0/ssd_hex_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.129    ssd_hex[1]
    SLICE_X5Y48          FDCE                                         r  ssd_hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.947     2.112    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y48          FDCE                                         r  ssd_hex_reg[1]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X5Y48          FDCE (Hold_fdce_C_D)         0.105     1.966    ssd_hex_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CPU0/bl_mmu_addr_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/bl_mmu_addr_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.355ns (75.650%)  route 0.114ns (24.350%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.642     1.562    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  CPU0/bl_mmu_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.703 r  CPU0/bl_mmu_addr_reg[29]/Q
                         net (fo=2, routed)           0.114     1.817    CPU0/bl_mmu_addr_reg[29]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.977 r  CPU0/bl_mmu_addr_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.977    CPU0/bl_mmu_addr_reg[26]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.031 r  CPU0/bl_mmu_addr_reg[30]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.031    CPU0/bl_mmu_addr_reg[30]_i_1_n_7
    SLICE_X9Y50          FDCE                                         r  CPU0/bl_mmu_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.847     2.012    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  CPU0/bl_mmu_addr_reg[30]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.105     1.866    CPU0/bl_mmu_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU0/lowword_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/bl_mmu_di_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.525%)  route 0.118ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.669     1.589    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  CPU0/lowword_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  CPU0/lowword_reg[14]/Q
                         net (fo=2, routed)           0.118     1.848    CPU0/p_0_in[14]
    SLICE_X1Y41          FDRE                                         r  CPU0/bl_mmu_di_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.946     2.111    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  CPU0/bl_mmu_di_reg[14]/C
                         clock pessimism             -0.506     1.605    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.072     1.677    CPU0/bl_mmu_di_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CPU0/bl_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/bl_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.355ns (73.860%)  route 0.126ns (26.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.670     1.590    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  CPU0/bl_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141     1.731 r  CPU0/bl_addr_reg[8]/Q
                         net (fo=2, routed)           0.125     1.856    CPU0/data1[0]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.016 r  CPU0/bl_addr_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.017    CPU0/bl_addr_reg[6]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.071 r  CPU0/bl_addr_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.071    CPU0/bl_addr_reg[10]_i_1_n_7
    SLICE_X4Y50          FDCE                                         r  CPU0/bl_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.875     2.040    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  CPU0/bl_addr_reg[10]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.105     1.894    CPU0/bl_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CPU0/CPU0/pc_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/data_c_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.250ns (75.283%)  route 0.082ns (24.717%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.641     1.561    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y45         FDCE                                         r  CPU0/CPU0/pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  CPU0/CPU0/pc_reg[23]/Q
                         net (fo=5, routed)           0.082     1.784    CPU0/CPU0/pc_reg_n_0_[23]
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  CPU0/CPU0/data_c0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     1.829    CPU0/CPU0/data_c0_carry__4_i_1_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.893 r  CPU0/CPU0/data_c0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.893    CPU0/CPU0/p_0_in__0[24]
    SLICE_X14Y45         FDRE                                         r  CPU0/CPU0/data_c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.916     2.081    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  CPU0/CPU0/data_c_reg[24]/C
                         clock pessimism             -0.507     1.574    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.134     1.708    CPU0/CPU0/data_c_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CPU0/CPU0/data_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.640     1.560    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  CPU0/CPU0/data_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  CPU0/CPU0/data_c_reg[1]/Q
                         net (fo=1, routed)           0.081     1.805    CPU0/CPU0/data_c_reg_n_0_[1]
    SLICE_X13Y41         LUT4 (Prop_lut4_I2_O)        0.045     1.850 r  CPU0/CPU0/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.850    CPU0/CPU0/pc[1]
    SLICE_X13Y41         FDCE                                         r  CPU0/CPU0/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.915     2.080    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  CPU0/CPU0/pc_reg[1]/C
                         clock pessimism             -0.507     1.573    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.091     1.664    CPU0/CPU0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y8     CPU0/MMU0/RAM0/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X1Y51     AN_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X1Y51     AN_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X1Y51     AN_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X1Y51     AN_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y51     AN_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y51     AN_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y51     AN_reg[6]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y51     AN_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y51     AN_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y51     AN_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y51     AN_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y51     AN_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y51     AN_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y51     AN_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y51     AN_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y51     AN_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y51     AN_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y51     AN_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y39     CPU0/CPU0/data_b_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y39     CPU0/CPU0/data_b_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y39     CPU0/CPU0/data_b_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y39     CPU0/CPU0/data_b_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y39     CPU0/MMU0/SFR0/ssd1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y45     CPU0/MMU0/SFR0/ssd2_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40     CPU0/MMU0/SFR0/ssd3_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y42     CPU0/MMU0/SFR0/ssd3_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40     CPU0/MMU0/SFR0/ssd3_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y40     CPU0/MMU0/SFR0/ssd3_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.341ns (19.382%)  route 1.418ns (80.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.048 - 10.000 ) 
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.441     4.372    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.341     4.713 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          1.418     6.131    CPU0/CPU0/resetb_cpu_reg
    SLICE_X15Y45         FDCE                                         f  CPU0/CPU0/pc_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.271    14.048    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y45         FDCE                                         r  CPU0/CPU0/pc_reg[17]/C
                         clock pessimism              0.220    14.268    
                         clock uncertainty           -0.035    14.233    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.293    13.940    CPU0/CPU0/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  7.808    

Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.341ns (19.382%)  route 1.418ns (80.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.048 - 10.000 ) 
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.441     4.372    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.341     4.713 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          1.418     6.131    CPU0/CPU0/resetb_cpu_reg
    SLICE_X15Y45         FDCE                                         f  CPU0/CPU0/pc_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.271    14.048    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y45         FDCE                                         r  CPU0/CPU0/pc_reg[23]/C
                         clock pessimism              0.220    14.268    
                         clock uncertainty           -0.035    14.233    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.293    13.940    CPU0/CPU0/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  7.808    

Slack (MET) :             7.867ns  (required time - arrival time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.341ns (20.064%)  route 1.359ns (79.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 14.047 - 10.000 ) 
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.441     4.372    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.341     4.713 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          1.359     6.071    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y40         FDCE                                         f  CPU0/CPU0/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.270    14.047    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  CPU0/CPU0/pc_reg[2]/C
                         clock pessimism              0.220    14.267    
                         clock uncertainty           -0.035    14.232    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.293    13.939    CPU0/CPU0/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  7.867    

Slack (MET) :             7.867ns  (required time - arrival time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.341ns (20.064%)  route 1.359ns (79.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 14.047 - 10.000 ) 
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.441     4.372    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.341     4.713 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          1.359     6.071    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y40         FDCE                                         f  CPU0/CPU0/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.270    14.047    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  CPU0/CPU0/pc_reg[3]/C
                         clock pessimism              0.220    14.267    
                         clock uncertainty           -0.035    14.232    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.293    13.939    CPU0/CPU0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  7.867    

Slack (MET) :             7.867ns  (required time - arrival time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.341ns (20.064%)  route 1.359ns (79.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 14.047 - 10.000 ) 
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.441     4.372    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.341     4.713 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          1.359     6.071    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y40         FDCE                                         f  CPU0/CPU0/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.270    14.047    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  CPU0/CPU0/pc_reg[4]/C
                         clock pessimism              0.220    14.267    
                         clock uncertainty           -0.035    14.232    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.293    13.939    CPU0/CPU0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  7.867    

Slack (MET) :             7.911ns  (required time - arrival time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.341ns (20.597%)  route 1.315ns (79.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 14.047 - 10.000 ) 
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.441     4.372    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.341     4.713 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          1.315     6.027    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y41         FDCE                                         f  CPU0/CPU0/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.270    14.047    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  CPU0/CPU0/pc_reg[1]/C
                         clock pessimism              0.220    14.267    
                         clock uncertainty           -0.035    14.232    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.293    13.939    CPU0/CPU0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  7.911    

Slack (MET) :             7.911ns  (required time - arrival time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.341ns (20.597%)  route 1.315ns (79.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 14.047 - 10.000 ) 
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.441     4.372    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.341     4.713 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          1.315     6.027    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y41         FDCE                                         f  CPU0/CPU0/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.270    14.047    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  CPU0/CPU0/pc_reg[5]/C
                         clock pessimism              0.220    14.267    
                         clock uncertainty           -0.035    14.232    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.293    13.939    CPU0/CPU0/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  7.911    

Slack (MET) :             7.911ns  (required time - arrival time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.341ns (20.597%)  route 1.315ns (79.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 14.047 - 10.000 ) 
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.441     4.372    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.341     4.713 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          1.315     6.027    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y41         FDCE                                         f  CPU0/CPU0/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.270    14.047    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  CPU0/CPU0/pc_reg[7]/C
                         clock pessimism              0.220    14.267    
                         clock uncertainty           -0.035    14.232    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.293    13.939    CPU0/CPU0/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  7.911    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.341ns (21.390%)  route 1.253ns (78.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.048 - 10.000 ) 
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.441     4.372    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.341     4.713 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          1.253     5.966    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y42         FDCE                                         f  CPU0/CPU0/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.271    14.048    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y42         FDCE                                         r  CPU0/CPU0/pc_reg[10]/C
                         clock pessimism              0.220    14.268    
                         clock uncertainty           -0.035    14.233    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.293    13.940    CPU0/CPU0/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.341ns (21.390%)  route 1.253ns (78.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.048 - 10.000 ) 
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.441     4.372    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.341     4.713 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          1.253     5.966    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y42         FDCE                                         f  CPU0/CPU0/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.271    14.048    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y42         FDCE                                         r  CPU0/CPU0/pc_reg[6]/C
                         clock pessimism              0.220    14.268    
                         clock uncertainty           -0.035    14.233    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.293    13.940    CPU0/CPU0/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  7.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.909%)  route 0.330ns (70.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.670     1.590    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.731 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          0.330     2.061    CPU0/CPU0/resetb_cpu_reg
    SLICE_X11Y47         FDCE                                         f  CPU0/CPU0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.917     2.082    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y47         FDCE                                         r  CPU0/CPU0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.483     1.599    
    SLICE_X11Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.507    CPU0/CPU0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.863%)  route 0.384ns (73.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.670     1.590    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.731 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          0.384     2.115    CPU0/CPU0/resetb_cpu_reg
    SLICE_X11Y46         FDCE                                         f  CPU0/CPU0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.916     2.081    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  CPU0/CPU0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X11Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.506    CPU0/CPU0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.662%)  route 0.455ns (76.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.670     1.590    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.731 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          0.455     2.186    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y47         FDCE                                         f  CPU0/CPU0/pc_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.917     2.082    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  CPU0/CPU0/pc_reg[25]/C
                         clock pessimism             -0.483     1.599    
    SLICE_X13Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.507    CPU0/CPU0/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.662%)  route 0.455ns (76.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.670     1.590    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.731 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          0.455     2.186    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y47         FDCE                                         f  CPU0/CPU0/pc_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.917     2.082    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  CPU0/CPU0/pc_reg[28]/C
                         clock pessimism             -0.483     1.599    
    SLICE_X13Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.507    CPU0/CPU0/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.662%)  route 0.455ns (76.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.670     1.590    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.731 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          0.455     2.186    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y47         FDCE                                         f  CPU0/CPU0/pc_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.917     2.082    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  CPU0/CPU0/pc_reg[31]/C
                         clock pessimism             -0.483     1.599    
    SLICE_X13Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.507    CPU0/CPU0/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.771%)  route 0.507ns (78.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.670     1.590    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.731 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          0.507     2.238    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y48         FDCE                                         f  CPU0/CPU0/pc_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.917     2.082    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y48         FDCE                                         r  CPU0/CPU0/pc_reg[29]/C
                         clock pessimism             -0.483     1.599    
    SLICE_X13Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.507    CPU0/CPU0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.771%)  route 0.507ns (78.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.670     1.590    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.731 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          0.507     2.238    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y48         FDCE                                         f  CPU0/CPU0/pc_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.917     2.082    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y48         FDCE                                         r  CPU0/CPU0/pc_reg[30]/C
                         clock pessimism             -0.483     1.599    
    SLICE_X13Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.507    CPU0/CPU0/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.197%)  route 0.524ns (78.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.670     1.590    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.731 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          0.524     2.255    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y46         FDCE                                         f  CPU0/CPU0/pc_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.916     2.081    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y46         FDCE                                         r  CPU0/CPU0/pc_reg[21]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X13Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.506    CPU0/CPU0/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.197%)  route 0.524ns (78.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.670     1.590    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.731 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          0.524     2.255    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y46         FDCE                                         f  CPU0/CPU0/pc_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.916     2.081    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y46         FDCE                                         r  CPU0/CPU0/pc_reg[22]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X13Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.506    CPU0/CPU0/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 CPU0/resetb_cpu_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU0/CPU0/pc_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.197%)  route 0.524ns (78.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.670     1.590    CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  CPU0/resetb_cpu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.731 f  CPU0/resetb_cpu_reg/Q
                         net (fo=38, routed)          0.524     2.255    CPU0/CPU0/resetb_cpu_reg
    SLICE_X13Y46         FDCE                                         f  CPU0/CPU0/pc_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.916     2.081    CPU0/CPU0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y46         FDCE                                         r  CPU0/CPU0/pc_reg[26]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X13Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.506    CPU0/CPU0/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.749    





