--************************************************
-- file		: comparator.vhd
-- author	: harsh aurora
-- date		: 16 jan 2015
--
-- brief	   : the comparator  
--************************************************

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.params.all;

entity comparator is
	port	(	tag	: in  std_logic_vector(t-1 downto 0);
				t1		: in  std_logic_vector(t-1 downto 0);
				t2		: in  std_logic_vector(t-1 downto 0);
				t3		: in  std_logic_vector(t-1 downto 0);
				t4		: in  std_logic_vector(t-1 downto 0);
				t5		: in  std_logic_vector(t-1 downto 0);
				t6		: in  std_logic_vector(t-1 downto 0);
				t7		: in  std_logic_vector(t-1 downto 0);
				t8		: in  std_logic_vector(t-1 downto 0);
				equal	: out std_logic;
				id		: out std_logic_vector(2 downto 0);
			);
end comparator;

architecture structural of comparator is

begin

	equal <= '1' when tag = t1 else
				'1' when tag = t2 else
				'1' when tag = t3 else
				'1' when tag = t4 else
				'1' when tag = t5 else
				'1' when tag = t6 else
				'1' when tag = t7 else
				'1' when tag = t8 else
				'0';
				
	id <= '000' when tag = t1 else
			'001' when tag = t2 else
			'010' when tag = t3 else
			'011' when tag = t4 else
			'100' when tag = t5 else
			'101' when tag = t6 else
			'110' when tag = t7 else
			'111' when tag = t8 else
			'000';

end structural;