Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 16 17:10:44 2022
| Host         : LAPTOP-LCHRPCJC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    58 |
|    Minimum number of control sets                        |    58 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    58 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    50 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1045 |          453 |
| Yes          | No                    | Yes                    |             395 |          110 |
| Yes          | Yes                   | No                     |              30 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------+------------------------+------------------+----------------+
|   Clock Signal   |       Enable Signal       |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+---------------------------+------------------------+------------------+----------------+
|  X0/inst/clk_out | X3/E[0]                   | X4/hsync0              |                1 |              1 |
|  X0/inst/clk_out | X3/E[0]                   | X4/vsync0              |                1 |              1 |
|  clk_IBUF_BUFG   |                           |                        |                2 |              2 |
|  X0/inst/clk_out |                           |                        |                3 |              4 |
|  X0/inst/clk_out | S1/clk_cycle[4]_i_1_n_0   | reset_IBUF             |                1 |              5 |
|  X0/inst/clk_out |                           | reset_IBUF             |                3 |             10 |
|  X0/inst/clk_out | X4/vcount[9]_i_1_n_0      | reset_IBUF             |                2 |             10 |
|  X0/inst/clk_out | X3/E[0]                   | X4/rgb_out[11]_i_1_n_0 |                3 |             12 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_9[0]  | reset_IBUF             |                6 |             16 |
|  clk_IBUF_BUFG   | X1/countreset_reg_4[0]    | reset_IBUF             |                4 |             16 |
|  clk_IBUF_BUFG   | X3/E[0]                   | X1/SR[0]               |                6 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_17[0] | reset_IBUF             |                4 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_13[0] | reset_IBUF             |                4 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_4[0]  | reset_IBUF             |                4 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_14[0] | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_18[0] | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_10[0] | reset_IBUF             |                3 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_0[0]  | reset_IBUF             |                3 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_12[0] | reset_IBUF             |                4 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_16[0] | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_19[0] | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_3[0]  | reset_IBUF             |                4 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_6[0]  | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg[0]    | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_11[0] | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_1[0]  | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_15[0] | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_7[0]  | reset_IBUF             |                4 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_5[0]  | reset_IBUF             |                4 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_2[0]  | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_8[0]  | reset_IBUF             |                4 |             16 |
|  X0/inst/clk_out | X3/E[0]                   |                        |                6 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_5[0]  |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_10[0] |                        |                9 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_0[0]  |                        |               13 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_8[0]  |                        |               13 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[21]_0[0]  |                        |               12 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[22]_1[0]  |                        |               10 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_1[0]  |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_9[0]  |                        |                9 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[22]_0[0]  |                        |                9 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[21]_2[0]  |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[22]_2[0]  |                        |               13 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[20]_1[0]  |                        |               12 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_2[0]  |                        |                7 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[21]_1[0]  |                        |                9 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_4[0]  |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[22]_3[0]  |                        |                9 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_6[0]  |                        |               10 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[20]_2[0]  |                        |                9 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_7[0]  |                        |               12 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_11[0] |                        |               10 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[20]_0[0]  |                        |                9 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_3[0]  |                        |                8 |             21 |
|  X0/inst/clk_out | S0/E[0]                   | reset_IBUF             |                9 |             28 |
|  X0/inst/clk_out | S1/data_out0              |                        |                6 |             28 |
|  clk_IBUF_BUFG   | X3/E[0]                   |                        |               43 |             72 |
|  clk_IBUF_BUFG   | S1/spi_confirm_reg_0[0]   |                        |              183 |            462 |
+------------------+---------------------------+------------------------+------------------+----------------+


