// Seed: 1468801879
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout tri0 id_2;
  inout reg id_1;
  assign id_2 = 1;
  assign module_1.id_10 = 0;
  assign id_2 = id_3 - (-1);
  always_ff id_1 <= id_2;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output supply0 id_4
);
  assign id_2 = -1 == id_1;
  localparam id_6 = ~1;
  assign id_2 = -1;
  localparam id_7 = -1'd0;
  logic id_8;
  ;
  logic id_9, id_10;
  assign id_4 = id_6;
  initial $clog2(9);
  ;
  assign id_9 = id_6;
  localparam id_11 = id_7[1];
  logic id_12;
  ;
  module_0 modCall_1 (
      id_10,
      id_11,
      id_8
  );
  always id_10 <= -1;
  wire id_13;
endmodule
