# compile vhdl design source files
vhdl xil_defaultlib  "../../../full_adder.srcs/sources_1/new/FULL_ADDER.vhd"
vhdl xil_defaultlib  "../../../full_adder.srcs/sim_1/new/full_adder_gate_flow.vhd"

# Do not sort compile order
nosort
