<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Sec (hardcaml_verify.Hardcaml_verify_kernel.Sec)</title><link rel="stylesheet" href="../../../odoc.css"/><meta charset="utf-8"/><meta name="generator" content="odoc 2.1.1"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><script src="../../../highlight.pack.js"></script><script>hljs.initHighlightingOnLoad();</script></head><body class="odoc"><nav class="odoc-nav"><a href="../index.html">Up</a> â€“ <a href="../../index.html">hardcaml_verify</a> &#x00BB; <a href="../index.html">Hardcaml_verify_kernel</a> &#x00BB; Sec</nav><header class="odoc-preamble"><h1>Module <code><span>Hardcaml_verify_kernel.Sec</span></code></h1><p>Sequential equivalence checking.</p><p>This module will take 2 circuits, and perform a SAT check on the combinational logic. Stateful logic must be the same between the 2 circuits - this is not a true equivalence check, but much simpler to implement.</p><p>It will return <code>Unsat</code> if the two circuits are equivalent, or <code>Sat</code> otherwise.</p><p>It may be useful when optimising the combinational logic of a circuit, or when porting code to hardcaml with <code>Hardcaml_of_verilog</code>.</p></header><div class="odoc-content"><div class="odoc-spec"><div class="spec module" id="module-Instantiation_ports_match" class="anchored"><a href="#module-Instantiation_ports_match" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Instantiation_ports_match/index.html">Instantiation_ports_match</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Control comparison of instantiation inputs and outputs.</p></div></div><div class="odoc-spec"><div class="spec type" id="type-t" class="anchored"><a href="#type-t" class="anchor"></a><code><span><span class="keyword">type</span> t</span></code></div></div><div class="odoc-spec"><div class="spec value" id="val-sexp_of_t" class="anchored"><a href="#val-sexp_of_t" class="anchor"></a><code><span><span class="keyword">val</span> sexp_of_t : <span><a href="#type-t">t</a> <span class="arrow">&#45;&gt;</span></span> <span class="xref-unresolved">Sexplib0</span>.Sexp.t</span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Proposition" class="anchored"><a href="#module-Proposition" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Proposition/index.html">Proposition</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>A proposition derived from the circuits being compared.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Equivalence_result" class="anchored"><a href="#module-Equivalence_result" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Equivalence_result/index.html">Equivalence_result</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Result of a proposition check.</p></div></div><div class="odoc-spec"><div class="spec value" id="val-create" class="anchored"><a href="#val-create" class="anchor"></a><code><span><span class="keyword">val</span> create : 
  <span>?instantiation_ports_match:<a href="Instantiation_ports_match/index.html#type-t">Instantiation_ports_match.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span><a href="../../../hardcaml/Hardcaml/Circuit/index.html#type-t">Hardcaml.Circuit.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span><a href="../../../hardcaml/Hardcaml/Circuit/index.html#type-t">Hardcaml.Circuit.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span><a href="#type-t">t</a> <span class="xref-unresolved">Base</span>.Or_error.t</span></span></code></div><div class="spec-doc"><p>Construct the logic for comparing two circuits via their outputs, registers and instantiations.</p><p><code>instantiation_ports_match</code> allows the left (first passed) circuit to contain instantiations which have a subset of the ports on instantiations in the right (second passed) circuit. This comes up when comparing with a circuit that was converted from verilog and has floating ports.</p></div></div><div class="odoc-spec"><div class="spec value" id="val-circuit_outputs_proposition" class="anchored"><a href="#val-circuit_outputs_proposition" class="anchor"></a><code><span><span class="keyword">val</span> circuit_outputs_proposition : <span><a href="#type-t">t</a> <span class="arrow">&#45;&gt;</span></span> <a href="Proposition/index.html#type-t">Proposition.t</a></span></code></div><div class="spec-doc"><p>All circuit outputs match</p></div></div><div class="odoc-spec"><div class="spec value" id="val-find_circuit_output_port_proposition" class="anchored"><a href="#val-find_circuit_output_port_proposition" class="anchor"></a><code><span><span class="keyword">val</span> find_circuit_output_port_proposition : 
  <span><a href="#type-t">t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>port_name:<span class="xref-unresolved">Base</span>.string <span class="arrow">&#45;&gt;</span></span>
  <span><a href="Proposition/index.html#type-t">Proposition.t</a> <span class="xref-unresolved">Base</span>.option</span></span></code></div><div class="spec-doc"><p>Get the proposition for a single circuit output</p></div></div><div class="odoc-spec"><div class="spec value" id="val-find_register_inputs_proposition" class="anchored"><a href="#val-find_register_inputs_proposition" class="anchor"></a><code><span><span class="keyword">val</span> find_register_inputs_proposition : 
  <span><a href="#type-t">t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>name:<span class="xref-unresolved">Base</span>.string <span class="arrow">&#45;&gt;</span></span>
  <span><a href="Proposition/index.html#type-t">Proposition.t</a> <span class="xref-unresolved">Base</span>.option</span></span></code></div><div class="spec-doc"><p>Get the proposition for a the inputs to a register.</p></div></div><div class="odoc-spec"><div class="spec value" id="val-find_instantiation_input_port_proposition" class="anchored"><a href="#val-find_instantiation_input_port_proposition" class="anchor"></a><code><span><span class="keyword">val</span> find_instantiation_input_port_proposition : 
  <span><a href="#type-t">t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>instantiation_name:<span class="xref-unresolved">Base</span>.string <span class="arrow">&#45;&gt;</span></span>
  <span>port_name:<span class="xref-unresolved">Base</span>.string <span class="arrow">&#45;&gt;</span></span>
  <span><a href="Proposition/index.html#type-t">Proposition.t</a> <span class="xref-unresolved">Base</span>.option</span></span></code></div><div class="spec-doc"><p>Get the proposition for a single input port of an instantiation</p></div></div><div class="odoc-spec"><div class="spec value" id="val-find_instantiation_inputs_proposition" class="anchored"><a href="#val-find_instantiation_inputs_proposition" class="anchor"></a><code><span><span class="keyword">val</span> find_instantiation_inputs_proposition : 
  <span><a href="#type-t">t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>name:<span class="xref-unresolved">Base</span>.string <span class="arrow">&#45;&gt;</span></span>
  <span><a href="Proposition/index.html#type-t">Proposition.t</a> <span class="xref-unresolved">Base</span>.option</span></span></code></div><div class="spec-doc"><p>Get the proposition for all inputs to an instantiation.</p></div></div><div class="odoc-spec"><div class="spec value" id="val-equivalent" class="anchored"><a href="#val-equivalent" class="anchor"></a><code><span><span class="keyword">val</span> equivalent : 
  <span><span><a href="Proposition/index.html#type-t">Proposition.t</a> <span class="xref-unresolved">Base</span>.list</span> <span class="arrow">&#45;&gt;</span></span>
  <span><a href="Equivalence_result/index.html#type-t">Equivalence_result.t</a> <span class="xref-unresolved">Base</span>.Or_error.t</span></span></code></div><div class="spec-doc"><p>Check equivalence of the given proposition.</p></div></div><div class="odoc-spec"><div class="spec value" id="val-circuits_equivalent" class="anchored"><a href="#val-circuits_equivalent" class="anchor"></a><code><span><span class="keyword">val</span> circuits_equivalent : <span><a href="#type-t">t</a> <span class="arrow">&#45;&gt;</span></span> <span><a href="Equivalence_result/index.html#type-t">Equivalence_result.t</a> <span class="xref-unresolved">Base</span>.Or_error.t</span></span></code></div><div class="spec-doc"><p>Check circuit equivlance (all propositions included).</p></div></div></div></body></html>