<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rf3000reg.h source code [netbsd/sys/dev/ic/rf3000reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/rf3000reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='rf3000reg.h.html'>rf3000reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: rf3000reg.h,v 1.6 2009/10/19 23:19:39 rmind Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2005 David Young.  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * This code was written by David Young.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="9">9</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="10">10</th><td><i> * are met:</i></td></tr>
<tr><th id="11">11</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="15">15</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THIS SOFTWARE IS PROVIDED BY David Young ``AS IS'' AND ANY</i></td></tr>
<tr><th id="18">18</th><td><i> * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</i></td></tr>
<tr><th id="19">19</th><td><i> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A</i></td></tr>
<tr><th id="20">20</th><td><i> * PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL David</i></td></tr>
<tr><th id="21">21</th><td><i> * Young BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</i></td></tr>
<tr><th id="22">22</th><td><i> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="23">23</th><td><i> * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="24">24</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</i></td></tr>
<tr><th id="25">25</th><td><i> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</i></td></tr>
<tr><th id="26">26</th><td><i> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="27">27</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY</i></td></tr>
<tr><th id="28">28</th><td><i> * OF SUCH DAMAGE.</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="31">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_RF3000REG_H_">_DEV_IC_RF3000REG_H_</span></u></td></tr>
<tr><th id="32">32</th><td><u>#define	<dfn class="macro" id="_M/_DEV_IC_RF3000REG_H_" data-ref="_M/_DEV_IC_RF3000REG_H_">_DEV_IC_RF3000REG_H_</dfn></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/*</i></td></tr>
<tr><th id="35">35</th><td><i> * Serial bus format for RF Microdevices RF3000 spread-spectrum</i></td></tr>
<tr><th id="36">36</th><td><i> * baseband modem.</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/RF3000_TWI_DATA_MASK" data-ref="_M/RF3000_TWI_DATA_MASK">RF3000_TWI_DATA_MASK</dfn>	0xff</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/RF3000_TWI_ADDR_MASK" data-ref="_M/RF3000_TWI_ADDR_MASK">RF3000_TWI_ADDR_MASK</dfn>	0x7f</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/RF3000_TWI_AI" data-ref="_M/RF3000_TWI_AI">RF3000_TWI_AI</dfn>		0x80	/* auto-increment */</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/*</i></td></tr>
<tr><th id="43">43</th><td><i> * Registers for RFMD RF3000.</i></td></tr>
<tr><th id="44">44</th><td><i> */</i></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/RF3000_CTL" data-ref="_M/RF3000_CTL">RF3000_CTL</dfn>		0x01		/* modem control */</u></td></tr>
<tr><th id="46">46</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CTL_MODE_MASK" data-ref="_M/RF3000_CTL_MODE_MASK">RF3000_CTL_MODE_MASK</dfn>		__BITS(7, 4)</u></td></tr>
<tr><th id="47">47</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CTL_MODE_1MBPS" data-ref="_M/RF3000_CTL_MODE_1MBPS">RF3000_CTL_MODE_1MBPS</dfn>		0</u></td></tr>
<tr><th id="48">48</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CTL_MODE_RSVD0" data-ref="_M/RF3000_CTL_MODE_RSVD0">RF3000_CTL_MODE_RSVD0</dfn>		1</u></td></tr>
<tr><th id="49">49</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CTL_MODE_2MBPS" data-ref="_M/RF3000_CTL_MODE_2MBPS">RF3000_CTL_MODE_2MBPS</dfn>		2</u></td></tr>
<tr><th id="50">50</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CTL_MODE_2MBPS_SHORT" data-ref="_M/RF3000_CTL_MODE_2MBPS_SHORT">RF3000_CTL_MODE_2MBPS_SHORT</dfn>	3</u></td></tr>
<tr><th id="51">51</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CTL_MODE_5MBPS" data-ref="_M/RF3000_CTL_MODE_5MBPS">RF3000_CTL_MODE_5MBPS</dfn>		4</u></td></tr>
<tr><th id="52">52</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CTL_MODE_5MBPS_SHORT" data-ref="_M/RF3000_CTL_MODE_5MBPS_SHORT">RF3000_CTL_MODE_5MBPS_SHORT</dfn>	5</u></td></tr>
<tr><th id="53">53</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CTL_MODE_11MBPS" data-ref="_M/RF3000_CTL_MODE_11MBPS">RF3000_CTL_MODE_11MBPS</dfn>		6</u></td></tr>
<tr><th id="54">54</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CTL_MODE_11MBPS_SHORT" data-ref="_M/RF3000_CTL_MODE_11MBPS_SHORT">RF3000_CTL_MODE_11MBPS_SHORT</dfn>	7</u></td></tr>
<tr><th id="55">55</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CTL_MODE_BPSK" data-ref="_M/RF3000_CTL_MODE_BPSK">RF3000_CTL_MODE_BPSK</dfn>		8</u></td></tr>
<tr><th id="56">56</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CTL_MODE_QPSK" data-ref="_M/RF3000_CTL_MODE_QPSK">RF3000_CTL_MODE_QPSK</dfn>		9</u></td></tr>
<tr><th id="57">57</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CTL_MODE_RSVD1" data-ref="_M/RF3000_CTL_MODE_RSVD1">RF3000_CTL_MODE_RSVD1</dfn>		10</u></td></tr>
<tr><th id="58">58</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CTL_MODE_RSVD2" data-ref="_M/RF3000_CTL_MODE_RSVD2">RF3000_CTL_MODE_RSVD2</dfn>		11</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/RF3000_RXSTAT" data-ref="_M/RF3000_RXSTAT">RF3000_RXSTAT</dfn>		RF3000_CTL	/* RX status */</u></td></tr>
<tr><th id="60">60</th><td><u>#define		<dfn class="macro" id="_M/RF3000_RXSTAT_SHORTPRE" data-ref="_M/RF3000_RXSTAT_SHORTPRE">RF3000_RXSTAT_SHORTPRE</dfn>		__BIT(3)/* 1: short preamble */</u></td></tr>
<tr><th id="61">61</th><td><u>#define		<dfn class="macro" id="_M/RF3000_RXSTAT_ACQ" data-ref="_M/RF3000_RXSTAT_ACQ">RF3000_RXSTAT_ACQ</dfn>		__BIT(2)/* 1: acquired */</u></td></tr>
<tr><th id="62">62</th><td><u>#define		<dfn class="macro" id="_M/RF3000_RXSTAT_SFD" data-ref="_M/RF3000_RXSTAT_SFD">RF3000_RXSTAT_SFD</dfn>		__BIT(1)/* 1: SFD detected */</u></td></tr>
<tr><th id="63">63</th><td><u>#define		<dfn class="macro" id="_M/RF3000_RXSTAT_CRC" data-ref="_M/RF3000_RXSTAT_CRC">RF3000_RXSTAT_CRC</dfn>		__BIT(0)/* 1: CRC invalid */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/RF3000_CCACTL" data-ref="_M/RF3000_CCACTL">RF3000_CCACTL</dfn>		0x02		/* CCA control */</u></td></tr>
<tr><th id="65">65</th><td><i>/* CCA mode */</i></td></tr>
<tr><th id="66">66</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CCACTL_MODE_MASK" data-ref="_M/RF3000_CCACTL_MODE_MASK">RF3000_CCACTL_MODE_MASK</dfn>		__BITS(7, 6)</u></td></tr>
<tr><th id="67">67</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CCACTL_MODE_RSSIT" data-ref="_M/RF3000_CCACTL_MODE_RSSIT">RF3000_CCACTL_MODE_RSSIT</dfn>	0	/* RSSI threshold */</u></td></tr>
<tr><th id="68">68</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CCACTL_MODE_ACQ" data-ref="_M/RF3000_CCACTL_MODE_ACQ">RF3000_CCACTL_MODE_ACQ</dfn>		1	/* acquisition */</u></td></tr>
<tr><th id="69">69</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CCACTL_MODE_BOTH" data-ref="_M/RF3000_CCACTL_MODE_BOTH">RF3000_CCACTL_MODE_BOTH</dfn>		2	/* threshold or acq. */</u></td></tr>
<tr><th id="70">70</th><td><i>/* RSSI threshold for CCA */</i></td></tr>
<tr><th id="71">71</th><td><u>#define		<dfn class="macro" id="_M/RF3000_CCACTL_RSSIT_MASK" data-ref="_M/RF3000_CCACTL_RSSIT_MASK">RF3000_CCACTL_RSSIT_MASK</dfn>	__BITS(5, 0)</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/RF3000_DIVCTL" data-ref="_M/RF3000_DIVCTL">RF3000_DIVCTL</dfn>		0x03		/* diversity control */</u></td></tr>
<tr><th id="73">73</th><td><u>#define		<dfn class="macro" id="_M/RF3000_DIVCTL_ENABLE" data-ref="_M/RF3000_DIVCTL_ENABLE">RF3000_DIVCTL_ENABLE</dfn>		__BIT(7)/* enable diversity */</u></td></tr>
<tr><th id="74">74</th><td><u>#define		<dfn class="macro" id="_M/RF3000_DIVCTL_ANTSEL" data-ref="_M/RF3000_DIVCTL_ANTSEL">RF3000_DIVCTL_ANTSEL</dfn>		__BIT(6)/* if ENABLE = 0, set</u></td></tr>
<tr><th id="75">75</th><td><u>							 * ANT SEL</u></td></tr>
<tr><th id="76">76</th><td><u>							 */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/RF3000_RSSI" data-ref="_M/RF3000_RSSI">RF3000_RSSI</dfn>		RF3000_DIVCTL	/* RSSI value */</u></td></tr>
<tr><th id="78">78</th><td><u>#define		<dfn class="macro" id="_M/RF3000_RSSI_MASK" data-ref="_M/RF3000_RSSI_MASK">RF3000_RSSI_MASK</dfn>		__BITS(5, 0)</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/RF3000_GAINCTL" data-ref="_M/RF3000_GAINCTL">RF3000_GAINCTL</dfn>		0x11		/* TX variable gain control */</u></td></tr>
<tr><th id="80">80</th><td><u>#define		<dfn class="macro" id="_M/RF3000_GAINCTL_TXVGC_MASK" data-ref="_M/RF3000_GAINCTL_TXVGC_MASK">RF3000_GAINCTL_TXVGC_MASK</dfn>	__BITS(7, 2)</u></td></tr>
<tr><th id="81">81</th><td><u>#define		<dfn class="macro" id="_M/RF3000_GAINCTL_SCRAMBLER" data-ref="_M/RF3000_GAINCTL_SCRAMBLER">RF3000_GAINCTL_SCRAMBLER</dfn>	__BIT(1)</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/RF3000_LOGAINCAL" data-ref="_M/RF3000_LOGAINCAL">RF3000_LOGAINCAL</dfn>	0x14		/* low gain calibration */</u></td></tr>
<tr><th id="83">83</th><td><u>#define		<dfn class="macro" id="_M/RF3000_LOGAINCAL_CAL_MASK" data-ref="_M/RF3000_LOGAINCAL_CAL_MASK">RF3000_LOGAINCAL_CAL_MASK</dfn>	__BITS(5, 0)</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/RF3000_HIGAINCAL" data-ref="_M/RF3000_HIGAINCAL">RF3000_HIGAINCAL</dfn>	0x15		/* high gain calibration */</u></td></tr>
<tr><th id="85">85</th><td><u>#define		<dfn class="macro" id="_M/RF3000_HIGAINCAL_CAL_MASK" data-ref="_M/RF3000_HIGAINCAL_CAL_MASK">RF3000_HIGAINCAL_CAL_MASK</dfn>	__BITS(5, 0)</u></td></tr>
<tr><th id="86">86</th><td><u>#define		<dfn class="macro" id="_M/RF3000_HIGAINCAL_DSSSPAD" data-ref="_M/RF3000_HIGAINCAL_DSSSPAD">RF3000_HIGAINCAL_DSSSPAD</dfn>	__BIT(6)/* 6dB gain pad for DSSS</u></td></tr>
<tr><th id="87">87</th><td><u>							 * modes (meaning?)</u></td></tr>
<tr><th id="88">88</th><td><u>							 */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/RF3000_OPTIONS1" data-ref="_M/RF3000_OPTIONS1">RF3000_OPTIONS1</dfn>		0x1C		/* Options Register 1 */</u></td></tr>
<tr><th id="90">90</th><td><i>/* Saturation threshold is 4 + offset, where -3 &lt;= offset &lt;= 3.</i></td></tr>
<tr><th id="91">91</th><td><i> * SAT_THRESH is the absolute value, SAT_THRESH_SIGN is the sign.</i></td></tr>
<tr><th id="92">92</th><td><i> */</i></td></tr>
<tr><th id="93">93</th><td><u>#define		<dfn class="macro" id="_M/RF3000_OPTIONS1_SAT_THRESH_SIGN" data-ref="_M/RF3000_OPTIONS1_SAT_THRESH_SIGN">RF3000_OPTIONS1_SAT_THRESH_SIGN</dfn>	__BIT(7)</u></td></tr>
<tr><th id="94">94</th><td><u>#define		<dfn class="macro" id="_M/RF3000_OPTIONS1_SAT_THRESH" data-ref="_M/RF3000_OPTIONS1_SAT_THRESH">RF3000_OPTIONS1_SAT_THRESH</dfn>	__BITS(6,5)</u></td></tr>
<tr><th id="95">95</th><td><u>#define		<dfn class="macro" id="_M/RF3000_OPTIONS1_ALTAGC" data-ref="_M/RF3000_OPTIONS1_ALTAGC">RF3000_OPTIONS1_ALTAGC</dfn>		__BIT(4)/* 1: retrigger AGC</u></td></tr>
<tr><th id="96">96</th><td><u> 							 * algorithm on ADC</u></td></tr>
<tr><th id="97">97</th><td><u> 							 * saturation</u></td></tr>
<tr><th id="98">98</th><td><u>							 */</u></td></tr>
<tr><th id="99">99</th><td><u>#define		<dfn class="macro" id="_M/RF3000_OPTIONS1_ALTBUS" data-ref="_M/RF3000_OPTIONS1_ALTBUS">RF3000_OPTIONS1_ALTBUS</dfn>		__BIT(3)/* 1: enable alternate</u></td></tr>
<tr><th id="100">100</th><td><u>							 * Tx/Rx data bus</u></td></tr>
<tr><th id="101">101</th><td><u>							 * interface.</u></td></tr>
<tr><th id="102">102</th><td><u>							 */</u></td></tr>
<tr><th id="103">103</th><td><u>#define		<dfn class="macro" id="_M/RF3000_OPTIONS1_RESERVED0_MASK" data-ref="_M/RF3000_OPTIONS1_RESERVED0_MASK">RF3000_OPTIONS1_RESERVED0_MASK</dfn>	__BITS(2,0)/* 0 */</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/RF3000_OPTIONS2" data-ref="_M/RF3000_OPTIONS2">RF3000_OPTIONS2</dfn>		0x1D		/* Options Register 2 */</u></td></tr>
<tr><th id="106">106</th><td><i>/* 1: delay next AGC 2us instead of 1us after a 1-&gt;0 LNAGS-pin transition. */</i></td></tr>
<tr><th id="107">107</th><td><u>#define		<dfn class="macro" id="_M/RF3000_OPTIONS2_LNAGS_DELAY" data-ref="_M/RF3000_OPTIONS2_LNAGS_DELAY">RF3000_OPTIONS2_LNAGS_DELAY</dfn>	__BIT(7)</u></td></tr>
<tr><th id="108">108</th><td><u>#define		<dfn class="macro" id="_M/RF3000_OPTIONS2_RESERVED0_MASK" data-ref="_M/RF3000_OPTIONS2_RESERVED0_MASK">RF3000_OPTIONS2_RESERVED0_MASK</dfn>	__BITS(6,3)	/* 0 */</u></td></tr>
<tr><th id="109">109</th><td><i>/* Threshold for AGC re-trigger. 0: high count, 1: low count. */</i></td></tr>
<tr><th id="110">110</th><td><u>#define		<dfn class="macro" id="_M/RF3000_OPTIONS2_RTG_THRESH" data-ref="_M/RF3000_OPTIONS2_RTG_THRESH">RF3000_OPTIONS2_RTG_THRESH</dfn>	__BIT(2)</u></td></tr>
<tr><th id="111">111</th><td><u>#define		<dfn class="macro" id="_M/RF3000_OPTIONS2_RESERVED1_MASK" data-ref="_M/RF3000_OPTIONS2_RESERVED1_MASK">RF3000_OPTIONS2_RESERVED1_MASK</dfn>	__BITS(1,0)	/* 0 */</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#<span data-ppcond="31">endif</span> /* _DEV_IC_RF3000REG_H_ */</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/if_atw_cardbus.c.html'>netbsd/sys/dev/cardbus/if_atw_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
