
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -347.76

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.46

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.46

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3598.19    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.92    0.75    1.19 ^ cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.19   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.33    1.33   library removal time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                 -0.14   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    5.13    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.12    0.01    0.01    0.09 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3598.19    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.92    0.75    1.19 ^ cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.19   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.16    2.04   library recovery time
                                  2.04   data required time
-----------------------------------------------------------------------------
                                  2.04   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.44    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.07    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   41.96    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   60.14    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.77    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   40.00    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   32.29    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.69    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   26.01    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   30.57    0.07    0.10    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.07    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.20    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    0.93    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    1.66    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   39.09    0.19    0.21    0.94 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.19    0.02    0.96 ^ _20581_/A1 (AND2_X1)
     1    1.68    0.01    0.05    1.01 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.01 ^ _20582_/A (AOI21_X1)
     2    6.49    0.03    0.02    1.03 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.03 v _20603_/A (INV_X1)
     7   18.51    0.04    0.07    1.10 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.10 ^ _20604_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.12 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.12 v _30153_/B (FA_X1)
     1    4.25    0.02    0.09    1.21 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.21 v _30168_/CI (FA_X1)
     1    1.89    0.01    0.11    1.32 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.32 ^ _21493_/A (INV_X1)
     1    2.83    0.01    0.01    1.33 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.33 v _30169_/CI (FA_X1)
     1    4.02    0.02    0.09    1.42 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.42 v _30174_/A (FA_X1)
     1    1.88    0.01    0.12    1.54 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.54 ^ _21168_/A (INV_X1)
     1    3.77    0.01    0.01    1.55 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.55 v _30178_/A (FA_X1)
     1    4.15    0.02    0.12    1.67 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.67 ^ _30179_/A (FA_X1)
     1    3.29    0.02    0.09    1.76 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.76 v _21495_/A (INV_X1)
     1    3.35    0.01    0.02    1.78 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.78 ^ _30534_/A (HA_X1)
     2    4.27    0.03    0.06    1.84 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.84 ^ _23568_/B2 (AOI21_X1)
     3    8.84    0.02    0.04    1.88 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.88 v _23570_/A (AOI21_X1)
     3    8.98    0.05    0.08    1.96 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.96 ^ _23655_/A4 (AND4_X1)
     2    3.98    0.02    0.07    2.03 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    2.03 ^ _23717_/A1 (NOR2_X1)
     1    1.80    0.01    0.01    2.04 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    2.04 v _23718_/B2 (AOI21_X1)
     3    9.95    0.06    0.07    2.11 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.11 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.14 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.14 v _23720_/B (XOR2_X1)
     1   12.16    0.07    0.09    2.23 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.07    0.00    2.23 ^ _23721_/A2 (NOR2_X1)
     1    1.97    0.03    0.02    2.24 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.24 v _23722_/A3 (NOR3_X1)
     2    7.47    0.07    0.10    2.34 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.34 ^ _23724_/B1 (OAI22_X1)
     1    1.47    0.01    0.03    2.37 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.01    0.00    2.37 v _23725_/B2 (AOI21_X1)
     4   19.03    0.10    0.12    2.49 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.10    0.01    2.50 ^ _23726_/A (BUF_X1)
    10   24.58    0.06    0.09    2.58 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.59 ^ _24274_/B2 (OAI21_X1)
     1    1.28    0.02    0.02    2.61 v _24274_/ZN (OAI21_X1)
                                         _01407_ (net)
                  0.02    0.00    2.61 v gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.61   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                 -0.46   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3598.19    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.92    0.75    1.19 ^ cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.19   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[30]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.16    2.04   library recovery time
                                  2.04   data required time
-----------------------------------------------------------------------------
                                  2.04   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.44    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.07    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   41.96    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   60.14    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.77    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   40.00    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   32.29    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.69    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   26.01    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   30.57    0.07    0.10    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.07    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.20    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    0.93    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    1.66    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   39.09    0.19    0.21    0.94 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.19    0.02    0.96 ^ _20581_/A1 (AND2_X1)
     1    1.68    0.01    0.05    1.01 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.01 ^ _20582_/A (AOI21_X1)
     2    6.49    0.03    0.02    1.03 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.03 v _20603_/A (INV_X1)
     7   18.51    0.04    0.07    1.10 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.10 ^ _20604_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.12 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.12 v _30153_/B (FA_X1)
     1    4.25    0.02    0.09    1.21 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.21 v _30168_/CI (FA_X1)
     1    1.89    0.01    0.11    1.32 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.32 ^ _21493_/A (INV_X1)
     1    2.83    0.01    0.01    1.33 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.33 v _30169_/CI (FA_X1)
     1    4.02    0.02    0.09    1.42 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.42 v _30174_/A (FA_X1)
     1    1.88    0.01    0.12    1.54 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.54 ^ _21168_/A (INV_X1)
     1    3.77    0.01    0.01    1.55 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.55 v _30178_/A (FA_X1)
     1    4.15    0.02    0.12    1.67 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.67 ^ _30179_/A (FA_X1)
     1    3.29    0.02    0.09    1.76 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.76 v _21495_/A (INV_X1)
     1    3.35    0.01    0.02    1.78 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.78 ^ _30534_/A (HA_X1)
     2    4.27    0.03    0.06    1.84 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.84 ^ _23568_/B2 (AOI21_X1)
     3    8.84    0.02    0.04    1.88 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.88 v _23570_/A (AOI21_X1)
     3    8.98    0.05    0.08    1.96 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.96 ^ _23655_/A4 (AND4_X1)
     2    3.98    0.02    0.07    2.03 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    2.03 ^ _23717_/A1 (NOR2_X1)
     1    1.80    0.01    0.01    2.04 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    2.04 v _23718_/B2 (AOI21_X1)
     3    9.95    0.06    0.07    2.11 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.11 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.14 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.14 v _23720_/B (XOR2_X1)
     1   12.16    0.07    0.09    2.23 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.07    0.00    2.23 ^ _23721_/A2 (NOR2_X1)
     1    1.97    0.03    0.02    2.24 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.24 v _23722_/A3 (NOR3_X1)
     2    7.47    0.07    0.10    2.34 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.34 ^ _23724_/B1 (OAI22_X1)
     1    1.47    0.01    0.03    2.37 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.01    0.00    2.37 v _23725_/B2 (AOI21_X1)
     4   19.03    0.10    0.12    2.49 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.10    0.01    2.50 ^ _23726_/A (BUF_X1)
    10   24.58    0.06    0.09    2.58 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.59 ^ _24274_/B2 (OAI21_X1)
     1    1.28    0.02    0.02    2.61 v _24274_/ZN (OAI21_X1)
                                         _01407_ (net)
                  0.02    0.00    2.61 v gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.61   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[214]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                 -0.46   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.52e-03   1.56e-04   1.28e-02  15.6%
Combinational          2.98e-02   3.86e-02   4.29e-04   6.89e-02  83.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.10e-02   4.05e-02   5.85e-04   8.21e-02 100.0%
                          49.9%      49.4%       0.7%
