// Seed: 3516040491
module module_0 (
    input tri id_0,
    output uwire id_1,
    input supply0 id_2
    , id_5,
    input supply0 id_3
);
  assign id_1 = 1 & id_0 & id_0 & id_2 & 1'b0 ? id_0 * 1 : id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1
);
  id_3 :
  assert property (@(posedge ~id_3) id_3)
  else $display(1 == id_1, id_0, id_0 !== (1 ? 1'b0 : 1), id_1 - id_0, 1, id_3);
  module_0(
      id_3, id_3, id_1, id_0
  );
endmodule
