TimeQuest Timing Analyzer report for DE2_TV
Thu May 02 17:23:36 2013
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 13. Slow Model Setup: 'OSC_50'
 14. Slow Model Setup: 'TD_CLK'
 15. Slow Model Setup: 'OSC_27'
 16. Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 17. Slow Model Hold: 'TD_CLK'
 18. Slow Model Hold: 'OSC_27'
 19. Slow Model Hold: 'OSC_50'
 20. Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 21. Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 22. Slow Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 23. Slow Model Recovery: 'OSC_27'
 24. Slow Model Removal: 'OSC_27'
 25. Slow Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 26. Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 27. Slow Model Minimum Pulse Width: 'OSC_50'
 28. Slow Model Minimum Pulse Width: 'OSC_27'
 29. Slow Model Minimum Pulse Width: 'TD_CLK'
 30. Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Fast Model Setup Summary
 42. Fast Model Hold Summary
 43. Fast Model Recovery Summary
 44. Fast Model Removal Summary
 45. Fast Model Minimum Pulse Width Summary
 46. Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 47. Fast Model Setup: 'OSC_50'
 48. Fast Model Setup: 'TD_CLK'
 49. Fast Model Setup: 'OSC_27'
 50. Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 51. Fast Model Hold: 'OSC_27'
 52. Fast Model Hold: 'TD_CLK'
 53. Fast Model Hold: 'OSC_50'
 54. Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 55. Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 56. Fast Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 57. Fast Model Recovery: 'OSC_27'
 58. Fast Model Removal: 'OSC_27'
 59. Fast Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 60. Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 61. Fast Model Minimum Pulse Width: 'OSC_50'
 62. Fast Model Minimum Pulse Width: 'TD_CLK'
 63. Fast Model Minimum Pulse Width: 'OSC_27'
 64. Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Propagation Delay
 70. Minimum Propagation Delay
 71. Output Enable Times
 72. Minimum Output Enable Times
 73. Output Disable Times
 74. Minimum Output Disable Times
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Progagation Delay
 81. Minimum Progagation Delay
 82. Setup Transfers
 83. Hold Transfers
 84. Recovery Transfers
 85. Removal Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; DE2_TV                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C8                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.94        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  28.0%      ;
;     3-4 processors         ;   8.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_TV.sdc    ; OK     ; Thu May 02 17:23:22 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                                                ; Type      ; Period     ; Frequency ; Rise   ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                      ; Targets                                       ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; OSC_27                                                                    ; Base      ; 37.037     ; 27.0 MHz  ; 0.000  ; 18.518     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { OSC_27 }                                    ;
; OSC_50                                                                    ; Base      ; 20.000     ; 50.0 MHz  ; 0.000  ; 10.000     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { OSC_50 }                                    ;
; Reset_Delay:u3|oRST_0                                                     ; Generated ; 327680.000 ; 0.0 MHz   ; 0.000  ; 163840.000 ;            ; 16384     ; 1           ;        ;        ;           ;            ; false    ; OSC_50 ; OSC_50                                      ; { Reset_Delay:u3|oRST_0 }                     ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Generated ; 9.259      ; 108.0 MHz ; 0.000  ; 4.629      ; 50.00      ; 1         ; 4           ;        ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ; Generated ; 9.259      ; 108.0 MHz ; -3.009 ; 1.620      ; 50.00      ; 1         ; 4           ; -117.0 ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Generated ; 53.703     ; 18.62 MHz ; 0.000  ; 26.851     ; 50.00      ; 29        ; 20          ;        ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[2] } ;
; TD_CLK                                                                    ; Base      ; 37.037     ; 27.0 MHz  ; 0.000  ; 18.518     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { TD_CLK }                                    ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                         ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                ; Note ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; 54.7 MHz   ; 54.7 MHz        ; TD_CLK                                                                    ;      ;
; 68.88 MHz  ; 68.88 MHz       ; OSC_27                                                                    ;      ;
; 105.59 MHz ; 105.59 MHz      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;      ;
; 159.01 MHz ; 159.01 MHz      ; OSC_50                                                                    ;      ;
; 222.32 MHz ; 222.32 MHz      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;      ;
+------------+-----------------+---------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -0.212 ; -0.421        ;
; OSC_50                                                                    ; 13.711 ; 0.000         ;
; TD_CLK                                                                    ; 18.756 ; 0.000         ;
; OSC_27                                                                    ; 22.518 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 49.205 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                            ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; TD_CLK                                                                    ; -0.023 ; -0.023        ;
; OSC_27                                                                    ; 0.343  ; 0.000         ;
; OSC_50                                                                    ; 0.499  ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.499  ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.499  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                        ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.349  ; 0.000         ;
; OSC_27                                                                    ; 16.190 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                        ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; OSC_27                                                                    ; 2.357 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 5.960 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 1.562  ; 0.000         ;
; OSC_50                                                                    ; 8.758  ; 0.000         ;
; OSC_27                                                                    ; 15.451 ; 0.000         ;
; TD_CLK                                                                    ; 15.451 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 25.609 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                           ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; -0.212 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 9.519      ;
; -0.209 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 9.516      ;
; -0.062 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 9.364      ;
; -0.059 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 9.361      ;
; 0.159  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.006      ; 9.146      ;
; 0.162  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.006      ; 9.143      ;
; 0.291  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 9.017      ;
; 0.294  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 9.014      ;
; 0.314  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.994      ;
; 0.317  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.991      ;
; 0.367  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 8.940      ;
; 0.369  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.005     ; 8.925      ;
; 0.369  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.005     ; 8.925      ;
; 0.369  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.005     ; 8.925      ;
; 0.369  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.005     ; 8.925      ;
; 0.370  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.938      ;
; 0.373  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 8.934      ;
; 0.373  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.935      ;
; 0.376  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 8.931      ;
; 0.383  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 8.924      ;
; 0.383  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.006      ; 8.922      ;
; 0.386  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.006      ; 8.919      ;
; 0.398  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 8.906      ;
; 0.400  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 8.907      ;
; 0.403  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 8.904      ;
; 0.422  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.886      ;
; 0.425  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.883      ;
; 0.437  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.025      ; 8.887      ;
; 0.437  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.025      ; 8.887      ;
; 0.437  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.025      ; 8.887      ;
; 0.437  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.025      ; 8.887      ;
; 0.438  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 8.869      ;
; 0.448  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 8.859      ;
; 0.449  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.859      ;
; 0.452  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.856      ;
; 0.455  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.853      ;
; 0.458  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.850      ;
; 0.463  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.832      ;
; 0.463  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.832      ;
; 0.463  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.832      ;
; 0.463  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.832      ;
; 0.464  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 8.843      ;
; 0.465  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 8.839      ;
; 0.466  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 8.838      ;
; 0.469  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 8.838      ;
; 0.469  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 8.838      ;
; 0.469  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 8.838      ;
; 0.469  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.008      ; 8.838      ;
; 0.509  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.799      ;
; 0.512  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.796      ;
; 0.517  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 8.785      ;
; 0.525  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.770      ;
; 0.525  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.770      ;
; 0.525  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.770      ;
; 0.525  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.770      ;
; 0.529  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 8.775      ;
; 0.533  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 8.769      ;
; 0.548  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 8.751      ;
; 0.555  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.740      ;
; 0.555  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.740      ;
; 0.555  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.740      ;
; 0.555  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.740      ;
; 0.561  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.028      ; 8.766      ;
; 0.588  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 8.714      ;
; 0.593  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.011      ; 8.717      ;
; 0.598  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 8.704      ;
; 0.602  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.693      ;
; 0.602  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.693      ;
; 0.602  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.693      ;
; 0.602  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.693      ;
; 0.613  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.682      ;
; 0.613  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.682      ;
; 0.613  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.682      ;
; 0.614  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 8.688      ;
; 0.615  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 8.684      ;
; 0.616  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 8.683      ;
; 0.624  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.018      ; 8.693      ;
; 0.624  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.018      ; 8.693      ;
; 0.624  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.018      ; 8.693      ;
; 0.624  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.018      ; 8.693      ;
; 0.649  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.646      ;
; 0.649  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.646      ;
; 0.649  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.646      ;
; 0.649  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.646      ;
; 0.679  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 8.620      ;
; 0.681  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.026      ; 8.644      ;
; 0.681  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.026      ; 8.644      ;
; 0.681  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.026      ; 8.644      ;
; 0.688  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.607      ;
; 0.688  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.607      ;
; 0.688  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.607      ;
; 0.688  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 8.607      ;
; 0.707  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 8.589      ;
; 0.707  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 8.589      ;
; 0.707  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 8.589      ;
; 0.713  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.595      ;
; 0.713  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.595      ;
; 0.713  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 8.595      ;
; 0.723  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.005     ; 8.571      ;
; 0.723  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.005     ; 8.571      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OSC_50'                                                                                                       ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 13.711 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.329      ;
; 13.711 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.329      ;
; 13.711 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.329      ;
; 13.711 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.329      ;
; 13.711 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.329      ;
; 13.711 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.329      ;
; 13.711 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.329      ;
; 13.711 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.329      ;
; 13.711 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.329      ;
; 13.711 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.329      ;
; 13.711 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.329      ;
; 13.759 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.281      ;
; 13.759 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.281      ;
; 13.759 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.281      ;
; 13.759 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.281      ;
; 13.759 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.281      ;
; 13.759 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.281      ;
; 13.759 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.281      ;
; 13.759 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.281      ;
; 13.759 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.281      ;
; 13.759 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.281      ;
; 13.759 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.281      ;
; 13.781 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.259      ;
; 13.781 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.259      ;
; 13.781 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.259      ;
; 13.781 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.259      ;
; 13.781 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.259      ;
; 13.781 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.259      ;
; 13.781 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.259      ;
; 13.781 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.259      ;
; 13.781 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.259      ;
; 13.781 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.259      ;
; 13.781 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.259      ;
; 13.981 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.059      ;
; 13.981 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.059      ;
; 13.981 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.059      ;
; 13.981 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.059      ;
; 13.981 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.059      ;
; 13.981 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.059      ;
; 13.981 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.059      ;
; 13.981 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.059      ;
; 13.981 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.059      ;
; 13.981 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.059      ;
; 13.981 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.059      ;
; 14.066 ; counter_ones[25]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.975      ;
; 14.068 ; counter_ones[5]         ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.973      ;
; 14.100 ; counter_ones[4]         ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.941      ;
; 14.116 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.917      ;
; 14.116 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.917      ;
; 14.116 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.917      ;
; 14.116 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.917      ;
; 14.116 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.917      ;
; 14.116 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.917      ;
; 14.116 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.917      ;
; 14.116 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.917      ;
; 14.116 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.917      ;
; 14.116 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.917      ;
; 14.152 ; counter_ones[25]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.889      ;
; 14.154 ; counter_ones[5]         ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.887      ;
; 14.164 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.869      ;
; 14.164 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.869      ;
; 14.164 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.869      ;
; 14.164 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.869      ;
; 14.164 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.869      ;
; 14.164 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.869      ;
; 14.164 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.869      ;
; 14.164 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.869      ;
; 14.164 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.869      ;
; 14.164 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.869      ;
; 14.186 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.847      ;
; 14.186 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.847      ;
; 14.186 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.847      ;
; 14.186 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.847      ;
; 14.186 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.847      ;
; 14.186 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.847      ;
; 14.186 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.847      ;
; 14.186 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.847      ;
; 14.186 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.847      ;
; 14.186 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.847      ;
; 14.186 ; counter_ones[4]         ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.855      ;
; 14.220 ; counter_ones[14]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 5.818      ;
; 14.235 ; counter_ones[0]         ; counter_ones[25]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.805      ;
; 14.238 ; counter_ones[25]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.803      ;
; 14.240 ; counter_ones[5]         ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.801      ;
; 14.272 ; counter_ones[4]         ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.769      ;
; 14.306 ; counter_ones[14]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 5.732      ;
; 14.328 ; counter_ones[7]         ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.713      ;
; 14.370 ; counter_ones[1]         ; counter_ones[25]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.670      ;
; 14.385 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 5.662      ;
; 14.385 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 5.662      ;
; 14.385 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 5.662      ;
; 14.385 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 5.662      ;
; 14.385 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 5.662      ;
; 14.385 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 5.662      ;
; 14.385 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 5.662      ;
; 14.385 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 5.662      ;
; 14.385 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 5.662      ;
; 14.385 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 5.662      ;
; 14.385 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 5.662      ;
; 14.386 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.007     ; 5.647      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.756 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 18.321     ;
; 18.843 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 18.234     ;
; 18.909 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 18.168     ;
; 19.077 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 18.000     ;
; 19.169 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 17.908     ;
; 19.541 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.227      ; 18.763     ;
; 20.201 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.105      ; 16.981     ;
; 20.288 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.105      ; 16.894     ;
; 20.354 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.105      ; 16.828     ;
; 20.445 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.105      ; 16.737     ;
; 20.522 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.105      ; 16.660     ;
; 20.532 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.105      ; 16.650     ;
; 20.598 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.105      ; 16.584     ;
; 20.614 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.105      ; 16.568     ;
; 20.766 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.105      ; 16.416     ;
; 20.794 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 16.408     ;
; 20.797 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 16.405     ;
; 20.797 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 16.405     ;
; 20.858 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.105      ; 16.324     ;
; 20.881 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 16.321     ;
; 20.884 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 16.318     ;
; 20.884 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 16.318     ;
; 20.947 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 16.255     ;
; 20.950 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 16.252     ;
; 20.950 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 16.252     ;
; 20.986 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.332      ; 17.423     ;
; 21.115 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 16.087     ;
; 21.118 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 16.084     ;
; 21.118 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 16.084     ;
; 21.207 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.995     ;
; 21.210 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.992     ;
; 21.210 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.992     ;
; 21.230 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.332      ; 17.179     ;
; 21.271 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.931     ;
; 21.272 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.930     ;
; 21.272 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.930     ;
; 21.358 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.844     ;
; 21.359 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.843     ;
; 21.359 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.843     ;
; 21.424 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.778     ;
; 21.425 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.777     ;
; 21.425 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.777     ;
; 21.579 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.352      ; 16.850     ;
; 21.582 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.352      ; 16.847     ;
; 21.582 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.352      ; 16.847     ;
; 21.592 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.610     ;
; 21.593 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.609     ;
; 21.593 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.609     ;
; 21.684 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.518     ;
; 21.685 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.517     ;
; 21.685 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.125      ; 15.517     ;
; 22.056 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.352      ; 16.373     ;
; 22.057 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.352      ; 16.372     ;
; 22.057 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.352      ; 16.372     ;
; 23.252 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.270      ; 15.095     ;
; 24.697 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.375      ; 13.755     ;
; 24.941 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.375      ; 13.511     ;
; 25.290 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.395      ; 13.182     ;
; 25.293 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.395      ; 13.179     ;
; 25.293 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.395      ; 13.179     ;
; 25.767 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.395      ; 12.705     ;
; 25.768 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.395      ; 12.704     ;
; 25.768 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.395      ; 12.704     ;
; 26.082 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.270      ; 12.265     ;
; 27.527 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.375      ; 10.925     ;
; 27.733 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.652      ; 9.996      ;
; 27.735 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.652      ; 9.994      ;
; 27.771 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.375      ; 10.681     ;
; 28.059 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.652      ; 9.670      ;
; 28.061 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.652      ; 9.668      ;
; 28.120 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.395      ; 10.352     ;
; 28.123 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.395      ; 10.349     ;
; 28.123 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.395      ; 10.349     ;
; 28.149 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.928      ;
; 28.151 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.926      ;
; 28.152 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.652      ; 9.577      ;
; 28.154 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.652      ; 9.575      ;
; 28.465 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.029      ; 9.641      ;
; 28.467 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.029      ; 9.639      ;
; 28.523 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.554      ;
; 28.544 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.652      ; 9.185      ;
; 28.546 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.652      ; 9.183      ;
; 28.561 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.029      ; 9.545      ;
; 28.563 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.029      ; 9.543      ;
; 28.572 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.505      ;
; 28.574 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.503      ;
; 28.597 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.395      ; 9.875      ;
; 28.598 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.395      ; 9.874      ;
; 28.598 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.395      ; 9.874      ;
; 28.632 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.029      ; 9.474      ;
; 28.634 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.029      ; 9.472      ;
; 28.788 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.026      ; 9.315      ;
; 28.790 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.026      ; 9.313      ;
; 28.825 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.252      ;
; 28.831 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.818      ; 8.978      ;
; 28.831 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.798      ; 8.958      ;
; 28.831 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.818      ; 8.978      ;
; 28.831 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.818      ; 8.978      ;
; 28.831 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.818      ; 8.978      ;
; 28.831 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.818      ; 8.978      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OSC_27'                                                                                                           ;
+--------+-----------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[245] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[244] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[243] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[242] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[241] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[240] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[239] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[617] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[616] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[615] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[614] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[613] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[612] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[611] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[610] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.518 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[609] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.915     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[245] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[244] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[243] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[242] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[241] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[240] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[239] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[617] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[616] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[615] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[614] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[613] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[612] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[611] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[610] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.534 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[609] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.899     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[245] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[244] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[243] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[242] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[241] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[240] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[239] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[617] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[616] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[615] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[614] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[613] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[612] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[611] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[610] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.580 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[609] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.853     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[245] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[244] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[243] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[242] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[241] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[240] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[239] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[617] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[616] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[615] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[614] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[613] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[612] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[611] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[610] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.723 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[609] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.710     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[245] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[244] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[243] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[242] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[241] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[240] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[239] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[617] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[616] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[615] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[614] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[613] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[612] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[611] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[610] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.772 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[609] ; OSC_27       ; OSC_27      ; 37.037       ; -0.644     ; 13.661     ;
; 22.835 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line1[628] ; OSC_27       ; OSC_27      ; 37.037       ; -0.645     ; 13.597     ;
; 22.851 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line1[628] ; OSC_27       ; OSC_27      ; 37.037       ; -0.645     ; 13.581     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[335] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[334] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[333] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[332] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[331] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[330] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[329] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[328] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[327] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[326] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[325] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[324] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[323] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[322] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[321] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.864 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[320] ; OSC_27       ; OSC_27      ; 37.037       ; -0.642     ; 13.571     ;
; 22.871 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_g|line7[237] ; OSC_27       ; OSC_27      ; 37.037       ; -0.643     ; 13.563     ;
; 22.871 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_g|line7[236] ; OSC_27       ; OSC_27      ; 37.037       ; -0.643     ; 13.563     ;
+--------+-----------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 49.205 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.538      ;
; 49.205 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.538      ;
; 49.205 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.538      ;
; 49.205 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.538      ;
; 49.205 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.538      ;
; 49.205 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.538      ;
; 49.205 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.538      ;
; 49.205 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.538      ;
; 49.205 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.538      ;
; 49.280 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.463      ;
; 49.280 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.463      ;
; 49.280 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.463      ;
; 49.280 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.463      ;
; 49.280 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.463      ;
; 49.280 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.463      ;
; 49.280 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.463      ;
; 49.280 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.463      ;
; 49.280 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.463      ;
; 49.508 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.235      ;
; 49.508 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.235      ;
; 49.508 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.235      ;
; 49.508 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.235      ;
; 49.508 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.235      ;
; 49.508 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.235      ;
; 49.508 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.235      ;
; 49.508 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.235      ;
; 49.508 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.235      ;
; 49.692 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.051      ;
; 49.692 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.051      ;
; 49.692 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.051      ;
; 49.692 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.051      ;
; 49.692 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.051      ;
; 49.692 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.051      ;
; 49.692 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.051      ;
; 49.692 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.051      ;
; 49.692 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.051      ;
; 50.088 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.655      ;
; 50.163 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.580      ;
; 50.319 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.424      ;
; 50.319 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.424      ;
; 50.319 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.424      ;
; 50.319 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.424      ;
; 50.319 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.424      ;
; 50.319 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.424      ;
; 50.319 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.424      ;
; 50.319 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.424      ;
; 50.319 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.424      ;
; 50.391 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.352      ;
; 50.560 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.183      ;
; 50.560 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.183      ;
; 50.560 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.183      ;
; 50.560 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.183      ;
; 50.560 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.183      ;
; 50.560 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.183      ;
; 50.560 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.183      ;
; 50.560 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.183      ;
; 50.560 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.183      ;
; 50.575 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.168      ;
; 50.728 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.015      ;
; 50.728 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.015      ;
; 50.728 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.015      ;
; 50.728 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.015      ;
; 50.728 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.015      ;
; 50.728 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.015      ;
; 50.728 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.015      ;
; 50.728 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.015      ;
; 50.728 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.015      ;
; 51.202 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.541      ;
; 51.348 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.395      ;
; 51.348 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.395      ;
; 51.348 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.395      ;
; 51.348 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.395      ;
; 51.348 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.395      ;
; 51.348 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.395      ;
; 51.348 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.395      ;
; 51.348 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.395      ;
; 51.348 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.395      ;
; 51.443 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.300      ;
; 51.611 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.132      ;
; 51.757 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.986      ;
; 51.772 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.971      ;
; 51.772 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.971      ;
; 51.772 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.971      ;
; 51.772 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.971      ;
; 51.772 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.971      ;
; 51.772 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.971      ;
; 51.772 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.971      ;
; 51.772 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.971      ;
; 51.916 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.827      ;
; 52.230 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.513      ;
; 52.232 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.511      ;
; 52.233 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.510      ;
; 52.234 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.509      ;
; 52.277 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.466      ;
; 52.655 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.088      ;
; 52.656 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.087      ;
; 52.657 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.086      ;
; 52.659 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.084      ;
; 52.663 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.080      ;
; 52.938 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.023 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.794      ; 1.077      ;
; 0.146  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.794      ; 1.246      ;
; 0.174  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[4]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.031      ; 1.511      ;
; 0.499  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.693  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.818      ; 1.778      ;
; 0.695  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.818      ; 1.780      ;
; 0.704  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.818      ; 1.789      ;
; 0.716  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.796      ; 1.779      ;
; 0.735  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.041      ;
; 0.735  ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.041      ;
; 0.737  ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.043      ;
; 0.741  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[8]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.048      ;
; 0.743  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.049      ;
; 0.748  ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.054      ;
; 0.751  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.057      ;
; 0.752  ; ITU_656_Decoder:u4|Field                                                                                                                                        ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.058      ;
; 0.754  ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.060      ;
; 0.755  ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.061      ;
; 0.757  ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Window[8]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.063      ;
; 0.757  ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.063      ;
; 0.766  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.072      ;
; 0.773  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[2]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.079      ;
; 0.776  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.082      ;
; 0.777  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.083      ;
; 0.791  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.427      ; 2.485      ;
; 0.819  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.427      ; 2.513      ;
; 0.897  ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.203      ;
; 0.899  ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.205      ;
; 0.904  ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.210      ;
; 0.916  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.122      ; 1.344      ;
; 0.926  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.122      ; 1.354      ;
; 0.927  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.233      ;
; 0.973  ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.009      ; 1.288      ;
; 1.039  ; ITU_656_Decoder:u4|Cr[1]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.008      ; 1.353      ;
; 1.040  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[9]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.002      ; 1.348      ;
; 1.047  ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; ITU_656_Decoder:u4|Window[23]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.009      ; 1.362      ;
; 1.059  ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.009      ; 1.374      ;
; 1.063  ; ITU_656_Decoder:u4|Window[3]                                                                                                                                    ; ITU_656_Decoder:u4|Window[11]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.009      ; 1.378      ;
; 1.072  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.173      ; 2.512      ;
; 1.076  ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.227      ; 2.609      ;
; 1.084  ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                         ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.014     ; 1.376      ;
; 1.092  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.173      ; 2.532      ;
; 1.111  ; ITU_656_Decoder:u4|Cb[3]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.026      ; 1.443      ;
; 1.166  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.472      ;
; 1.175  ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.481      ;
; 1.177  ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.483      ;
; 1.180  ; ITU_656_Decoder:u4|Field                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.486      ;
; 1.181  ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.487      ;
; 1.181  ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.487      ;
; 1.186  ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.492      ;
; 1.186  ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.492      ;
; 1.186  ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.492      ;
; 1.187  ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.493      ;
; 1.190  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.232      ; 1.728      ;
; 1.191  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.497      ;
; 1.193  ; ITU_656_Decoder:u4|Window[8]                                                                                                                                    ; ITU_656_Decoder:u4|Window[16]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.009      ; 1.508      ;
; 1.193  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[0]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.232      ; 1.731      ;
; 1.197  ; ITU_656_Decoder:u4|Cr[4]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.028      ; 1.531      ;
; 1.203  ; ITU_656_Decoder:u4|Window[13]                                                                                                                                   ; ITU_656_Decoder:u4|Window[21]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.509      ;
; 1.220  ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.526      ;
; 1.221  ; ITU_656_Decoder:u4|Cb[1]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.006      ; 1.533      ;
; 1.225  ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.531      ;
; 1.226  ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.532      ;
; 1.234  ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.540      ;
; 1.235  ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.541      ;
; 1.236  ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.542      ;
; 1.239  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.405      ; 2.911      ;
; 1.298  ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.138      ; 1.703      ;
; 1.303  ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.138      ; 1.708      ;
; 1.304  ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.138      ; 1.709      ;
; 1.308  ; ITU_656_Decoder:u4|YCbCr[13]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.138      ; 1.713      ;
; 1.312  ; ITU_656_Decoder:u4|YCbCr[12]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.138      ; 1.717      ;
; 1.319  ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.138      ; 1.724      ;
; 1.321  ; ITU_656_Decoder:u4|YCbCr[10]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.138      ; 1.726      ;
; 1.336  ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.091      ; 1.733      ;
; 1.424  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.122      ; 1.852      ;
; 1.431  ; ITU_656_Decoder:u4|Cr[2]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.028      ; 1.765      ;
; 1.438  ; ITU_656_Decoder:u4|Cr[7]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.028      ; 1.772      ;
; 1.439  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.122      ; 1.867      ;
; 1.444  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.195      ; 2.906      ;
; 1.448  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.195      ; 2.910      ;
; 1.453  ; ITU_656_Decoder:u4|Cb[0]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.006      ; 1.765      ;
; 1.462  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.796      ; 2.525      ;
; 1.466  ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.772      ;
; 1.469  ; ITU_656_Decoder:u4|Cr[6]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.028      ; 1.803      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; buffer11:delayer_g|line4[628]                                                                                                               ; buffer11:delayer_g|line4[629]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.699      ; 1.348      ;
; 0.499 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                         ; VGA_Ctrl:u9|oVGA_HS                                                                                                                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; jump_flag_ctrl                                                                                                                              ; jump_flag_ctrl                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; counter_jump[0]                                                                                                                             ; counter_jump[0]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; BTN_a                                                                                                                                       ; BTN_a                                                                                                                                       ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.641 ; buffer11:delayer_g|line9[639]                                                                                                               ; buffer11:delayer_g|line10[0]                                                                                                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.286      ; 1.233      ;
; 0.727 ; buffer11:delayer_g|line10[639]                                                                                                              ; buffer11:delayer_g|line11[0]                                                                                                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.503      ; 1.536      ;
; 0.731 ; buffer11:delayer_r|line1[628]                                                                                                               ; buffer11:delayer_r|line1[629]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.808      ; 1.845      ;
; 0.734 ; buffer11:delayer_g|line10[591]                                                                                                              ; buffer11:delayer_g|line10[592]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[588]                                                                                                              ; buffer11:delayer_g|line11[589]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[572]                                                                                                              ; buffer11:delayer_g|line11[573]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[540]                                                                                                              ; buffer11:delayer_g|line11[541]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[508]                                                                                                              ; buffer11:delayer_g|line11[509]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[492]                                                                                                              ; buffer11:delayer_g|line11[493]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[476]                                                                                                              ; buffer11:delayer_g|line11[477]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line10[460]                                                                                                              ; buffer11:delayer_g|line10[461]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[461]                                                                                                              ; buffer11:delayer_g|line11[462]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line10[444]                                                                                                              ; buffer11:delayer_g|line10[445]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line10[428]                                                                                                              ; buffer11:delayer_g|line10[429]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line10[412]                                                                                                              ; buffer11:delayer_g|line10[413]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[413]                                                                                                              ; buffer11:delayer_g|line11[414]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line10[396]                                                                                                              ; buffer11:delayer_g|line10[397]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line10[380]                                                                                                              ; buffer11:delayer_g|line10[381]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[381]                                                                                                              ; buffer11:delayer_g|line11[382]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[345]                                                                                                              ; buffer11:delayer_g|line11[346]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line10[332]                                                                                                              ; buffer11:delayer_g|line10[333]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[327]                                                                                                              ; buffer11:delayer_g|line11[328]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line10[300]                                                                                                              ; buffer11:delayer_g|line10[301]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[295]                                                                                                              ; buffer11:delayer_g|line11[296]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line10[284]                                                                                                              ; buffer11:delayer_g|line10[285]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[279]                                                                                                              ; buffer11:delayer_g|line11[280]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[263]                                                                                                              ; buffer11:delayer_g|line11[264]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[246]                                                                                                              ; buffer11:delayer_g|line11[247]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line10[231]                                                                                                              ; buffer11:delayer_g|line10[232]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[230]                                                                                                              ; buffer11:delayer_g|line11[231]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[213]                                                                                                              ; buffer11:delayer_g|line11[214]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[181]                                                                                                              ; buffer11:delayer_g|line11[182]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line10[145]                                                                                                              ; buffer11:delayer_g|line10[146]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line10[129]                                                                                                              ; buffer11:delayer_g|line10[130]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[133]                                                                                                              ; buffer11:delayer_g|line11[134]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line10[101]                                                                                                              ; buffer11:delayer_g|line10[102]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line11[68]                                                                                                               ; buffer11:delayer_g|line11[69]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[613]                                                                                                               ; buffer11:delayer_g|line9[614]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[501]                                                                                                               ; buffer11:delayer_g|line9[502]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[462]                                                                                                               ; buffer11:delayer_g|line9[463]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[446]                                                                                                               ; buffer11:delayer_g|line9[447]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[398]                                                                                                               ; buffer11:delayer_g|line9[399]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[382]                                                                                                               ; buffer11:delayer_g|line9[383]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[318]                                                                                                               ; buffer11:delayer_g|line9[319]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[286]                                                                                                               ; buffer11:delayer_g|line9[287]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[227]                                                                                                               ; buffer11:delayer_g|line9[228]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[211]                                                                                                               ; buffer11:delayer_g|line9[212]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[195]                                                                                                               ; buffer11:delayer_g|line9[196]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[163]                                                                                                               ; buffer11:delayer_g|line9[164]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[147]                                                                                                               ; buffer11:delayer_g|line9[148]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line9[115]                                                                                                               ; buffer11:delayer_g|line9[116]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line8[583]                                                                                                               ; buffer11:delayer_g|line8[584]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line8[544]                                                                                                               ; buffer11:delayer_g|line8[545]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line8[344]                                                                                                               ; buffer11:delayer_g|line8[345]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line8[312]                                                                                                               ; buffer11:delayer_g|line8[313]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line8[223]                                                                                                               ; buffer11:delayer_g|line8[224]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line8[191]                                                                                                               ; buffer11:delayer_g|line8[192]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line8[171]                                                                                                               ; buffer11:delayer_g|line8[172]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line8[163]                                                                                                               ; buffer11:delayer_g|line8[164]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line8[147]                                                                                                               ; buffer11:delayer_g|line8[148]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line8[115]                                                                                                               ; buffer11:delayer_g|line8[116]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line8[99]                                                                                                                ; buffer11:delayer_g|line8[100]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line8[83]                                                                                                                ; buffer11:delayer_g|line8[84]                                                                                                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line7[520]                                                                                                               ; buffer11:delayer_g|line7[521]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line7[468]                                                                                                               ; buffer11:delayer_g|line7[469]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line7[404]                                                                                                               ; buffer11:delayer_g|line7[405]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line7[388]                                                                                                               ; buffer11:delayer_g|line7[389]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line7[356]                                                                                                               ; buffer11:delayer_g|line7[357]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line7[324]                                                                                                               ; buffer11:delayer_g|line7[325]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line7[308]                                                                                                               ; buffer11:delayer_g|line7[309]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line7[276]                                                                                                               ; buffer11:delayer_g|line7[277]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line7[260]                                                                                                               ; buffer11:delayer_g|line7[261]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line7[165]                                                                                                               ; buffer11:delayer_g|line7[166]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line7[121]                                                                                                               ; buffer11:delayer_g|line7[122]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer11:delayer_g|line7[105]                                                                                                               ; buffer11:delayer_g|line7[106]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OSC_50'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.499 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.304     ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.304     ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[0]              ; seconds_thousands[0]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[1]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[2]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[3]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.526 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 1.960      ; 2.792      ;
; 0.667 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 1.960      ; 2.933      ;
; 0.752 ; seconds_ones[3]                   ; seconds_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; counter_ones[26]                  ; counter_ones[26]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.059      ;
; 0.785 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 1.960      ; 3.051      ;
; 0.797 ; seconds_hundreds[3]               ; seconds_hundreds[3]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.103      ;
; 0.844 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 1.960      ; 3.110      ;
; 1.000 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 1.960      ; 3.266      ;
; 1.014 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 1.960      ; 3.280      ;
; 1.077 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 1.960      ; 3.343      ;
; 1.159 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.465      ;
; 1.163 ; counter_ones[24]                  ; counter_ones[24]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.469      ;
; 1.164 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.470      ;
; 1.166 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.473      ;
; 1.171 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.478      ;
; 1.176 ; seconds_ones[2]                   ; seconds_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; counter_ones[1]                   ; counter_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; counter_ones[10]                  ; counter_ones[10]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; counter_ones[11]                  ; counter_ones[11]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; counter_ones[4]                   ; counter_ones[4]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.181 ; counter_ones[8]                   ; counter_ones[8]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.487      ;
; 1.181 ; counter_ones[6]                   ; counter_ones[6]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.487      ;
; 1.185 ; seconds_ones[1]                   ; seconds_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.491      ;
; 1.216 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.522      ;
; 1.220 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; counter_ones[18]                  ; counter_ones[18]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; counter_ones[16]                  ; counter_ones[16]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; seconds_hundreds[2]               ; seconds_hundreds[2]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.527      ;
; 1.223 ; seconds_hundreds[0]               ; seconds_hundreds[0]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.529      ;
; 1.225 ; counter_ones[9]                   ; counter_ones[9]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; seconds_thousands[1]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; counter_ones[2]                   ; counter_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; counter_ones[3]                   ; counter_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.229 ; counter_ones[0]                   ; counter_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.535      ;
; 1.229 ; counter_ones[5]                   ; counter_ones[5]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.535      ;
; 1.231 ; seconds_thousands[1]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.537      ;
; 1.255 ; seconds_tens[2]                   ; seconds_tens[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.561      ;
; 1.257 ; seconds_tens[0]                   ; seconds_tens[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.563      ;
; 1.271 ; seconds_hundreds[1]               ; seconds_hundreds[1]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.577      ;
; 1.298 ; seconds_tens[3]                   ; seconds_tens[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.604      ;
; 1.301 ; seconds_tens[1]                   ; seconds_tens[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.607      ;
; 1.333 ; seconds_thousands[2]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.639      ;
; 1.338 ; counter_ones[11]                  ; counter_ones[25]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.644      ;
; 1.338 ; seconds_thousands[0]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.644      ;
; 1.338 ; seconds_thousands[0]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.644      ;
; 1.339 ; counter_ones[11]                  ; counter_ones[7]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.645      ;
; 1.388 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 1.960      ; 3.654      ;
; 1.468 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 1.775      ;
; 1.517 ; counter_ones[9]                   ; counter_ones[25]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.823      ;
; 1.518 ; counter_ones[9]                   ; counter_ones[7]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.824      ;
; 1.524 ; seconds_ones[0]                   ; seconds_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.830      ;
; 1.637 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.943      ;
; 1.639 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 1.960      ; 3.905      ;
; 1.645 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.951      ;
; 1.646 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.952      ;
; 1.650 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.956      ;
; 1.650 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.956      ;
; 1.651 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.957      ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.735 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.041      ;
; 0.737 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.043      ;
; 0.739 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; Sdram_Control_4Port:u6|command:command1|SA[1]                                                                                                                   ; Sdram_Control_4Port:u6|SA[1]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.045      ;
; 0.741 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[0]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[3]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.048      ;
; 0.744 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.050      ;
; 0.747 ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.055      ;
; 0.753 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.756 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.062      ;
; 0.757 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.063      ;
; 0.761 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.067      ;
; 0.763 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.069      ;
; 0.764 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.070      ;
; 0.764 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.070      ;
; 0.765 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[4]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.071      ;
; 0.765 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.071      ;
; 0.765 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.071      ;
; 0.766 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.072      ;
; 0.768 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.074      ;
; 0.770 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.076      ;
; 0.776 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.082      ;
; 0.776 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.082      ;
; 0.776 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.082      ;
; 0.797 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.103      ;
; 0.802 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.108      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.774 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.080      ;
; 0.777 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.083      ;
; 0.778 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.084      ;
; 0.780 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.086      ;
; 0.781 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.087      ;
; 0.782 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.088      ;
; 1.160 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.466      ;
; 1.169 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.475      ;
; 1.177 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.483      ;
; 1.197 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.503      ;
; 1.201 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.507      ;
; 1.203 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.509      ;
; 1.204 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.510      ;
; 1.205 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.511      ;
; 1.207 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.513      ;
; 1.233 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.541      ;
; 1.521 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.827      ;
; 1.656 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.962      ;
; 1.665 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.971      ;
; 1.676 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.982      ;
; 1.713 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.019      ;
; 1.714 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.020      ;
; 1.715 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.021      ;
; 1.742 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.048      ;
; 1.757 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.063      ;
; 1.762 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.068      ;
; 1.799 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.105      ;
; 1.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.106      ;
; 1.801 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.107      ;
; 1.826 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.132      ;
; 1.828 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.134      ;
; 1.828 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.134      ;
; 1.843 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.149      ;
; 1.885 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.191      ;
; 1.886 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.192      ;
; 1.887 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.193      ;
; 1.914 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.220      ;
; 1.914 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.220      ;
; 1.929 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.235      ;
; 1.971 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.277      ;
; 1.972 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.278      ;
; 1.994 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.300      ;
; 2.000 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.306      ;
; 2.015 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.321      ;
; 2.057 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.363      ;
; 2.058 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.364      ;
; 2.086 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.392      ;
; 2.089 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.395      ;
; 2.089 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.395      ;
; 2.089 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.395      ;
; 2.089 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.395      ;
; 2.089 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.395      ;
; 2.089 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.395      ;
; 2.089 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.395      ;
; 2.089 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.395      ;
; 2.101 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.407      ;
; 2.143 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.449      ;
; 2.187 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.493      ;
; 2.229 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.535      ;
; 2.235 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.541      ;
; 2.273 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.579      ;
; 2.359 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.665      ;
; 2.709 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.015      ;
; 2.709 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.015      ;
; 2.709 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.015      ;
; 2.709 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.015      ;
; 2.709 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.015      ;
; 2.709 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.015      ;
; 2.862 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.168      ;
; 2.877 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.183      ;
; 2.877 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.183      ;
; 2.877 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.183      ;
; 2.877 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.183      ;
; 2.877 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.183      ;
; 3.046 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.352      ;
; 3.118 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.424      ;
; 3.118 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.424      ;
; 3.118 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.424      ;
; 3.118 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.424      ;
; 3.274 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.580      ;
; 3.349 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.655      ;
; 3.745 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 4.051      ;
; 3.745 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 4.051      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                       ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 2.349 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.004     ; 2.317      ;
; 2.349 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.004     ; 2.317      ;
; 2.365 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.006     ; 2.299      ;
; 2.365 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.006     ; 2.299      ;
; 2.365 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.006     ; 2.299      ;
; 2.365 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.006     ; 2.299      ;
; 2.365 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.006     ; 2.299      ;
; 2.736 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.935      ;
; 2.736 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.935      ;
; 2.736 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.935      ;
; 2.736 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.935      ;
; 2.736 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.935      ;
; 3.012 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.658      ;
; 3.012 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.658      ;
; 3.012 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.658      ;
; 3.012 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.658      ;
; 3.012 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.658      ;
; 3.012 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.658      ;
; 3.012 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.658      ;
; 3.012 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.658      ;
; 3.012 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.658      ;
; 3.012 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.658      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
; 3.033 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.637      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'OSC_27'                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.190 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; -0.002     ; 2.367      ;
; 16.225 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.004     ; 2.330      ;
; 16.225 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; -0.004     ; 2.330      ;
; 16.225 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; -0.004     ; 2.330      ;
; 16.225 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; -0.004     ; 2.330      ;
; 16.225 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; -0.004     ; 2.330      ;
; 16.618 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.941      ;
; 16.618 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.941      ;
; 16.618 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.941      ;
; 16.618 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.941      ;
; 16.618 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.941      ;
; 16.895 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.664      ;
; 16.895 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.664      ;
; 16.895 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.664      ;
; 16.895 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.664      ;
; 16.895 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.664      ;
; 16.895 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.664      ;
; 16.895 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.664      ;
; 16.895 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.664      ;
; 16.895 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.664      ;
; 16.905 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.654      ;
; 16.905 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.654      ;
; 16.905 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.654      ;
; 16.905 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.654      ;
; 16.905 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.654      ;
; 16.905 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.654      ;
; 16.905 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.654      ;
; 16.905 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.654      ;
; 16.905 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.654      ;
; 16.905 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.654      ;
; 33.718 ; jump_flag_ctrl                                                                                                                   ; counter_jump[24]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.351      ;
; 33.718 ; jump_flag_ctrl                                                                                                                   ; counter_jump[16]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.351      ;
; 33.718 ; jump_flag_ctrl                                                                                                                   ; counter_jump[17]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.351      ;
; 33.718 ; jump_flag_ctrl                                                                                                                   ; counter_jump[18]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.351      ;
; 33.718 ; jump_flag_ctrl                                                                                                                   ; counter_jump[23]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.351      ;
; 33.718 ; jump_flag_ctrl                                                                                                                   ; counter_jump[21]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.351      ;
; 33.718 ; jump_flag_ctrl                                                                                                                   ; counter_jump[20]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.351      ;
; 33.718 ; jump_flag_ctrl                                                                                                                   ; counter_jump[19]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.351      ;
; 33.718 ; jump_flag_ctrl                                                                                                                   ; counter_jump[15]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.351      ;
; 33.718 ; jump_flag_ctrl                                                                                                                   ; counter_jump[22]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.351      ;
; 33.718 ; jump_flag_ctrl                                                                                                                   ; counter_jump[14]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.351      ;
; 33.718 ; jump_flag_ctrl                                                                                                                   ; counter_jump[26]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.351      ;
; 33.718 ; jump_flag_ctrl                                                                                                                   ; counter_jump[25]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.351      ;
; 34.120 ; jump_flag_ctrl                                                                                                                   ; counter_jump[8]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 2.956      ;
; 34.120 ; jump_flag_ctrl                                                                                                                   ; counter_jump[7]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 2.956      ;
; 34.120 ; jump_flag_ctrl                                                                                                                   ; counter_jump[4]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 2.956      ;
; 34.120 ; jump_flag_ctrl                                                                                                                   ; counter_jump[3]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 2.956      ;
; 34.120 ; jump_flag_ctrl                                                                                                                   ; counter_jump[1]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 2.956      ;
; 34.120 ; jump_flag_ctrl                                                                                                                   ; counter_jump[2]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 2.956      ;
; 34.120 ; jump_flag_ctrl                                                                                                                   ; counter_jump[6]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 2.956      ;
; 34.120 ; jump_flag_ctrl                                                                                                                   ; counter_jump[11]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 2.956      ;
; 34.120 ; jump_flag_ctrl                                                                                                                   ; counter_jump[12]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 2.956      ;
; 34.120 ; jump_flag_ctrl                                                                                                                   ; counter_jump[5]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 2.956      ;
; 34.120 ; jump_flag_ctrl                                                                                                                   ; counter_jump[9]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 2.956      ;
; 34.120 ; jump_flag_ctrl                                                                                                                   ; counter_jump[10]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 2.956      ;
; 34.120 ; jump_flag_ctrl                                                                                                                   ; counter_jump[13]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 2.956      ;
; 34.414 ; jump_flag_ctrl                                                                                                                   ; jump_flag_ctrl                                                                                                                               ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.663      ;
; 34.414 ; jump_flag_ctrl                                                                                                                   ; counter_jump[0]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.663      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'OSC_27'                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.357  ; jump_flag_ctrl                                                                                                                   ; jump_flag_ctrl                                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.663      ;
; 2.357  ; jump_flag_ctrl                                                                                                                   ; counter_jump[0]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.663      ;
; 2.651  ; jump_flag_ctrl                                                                                                                   ; counter_jump[8]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 2.956      ;
; 2.651  ; jump_flag_ctrl                                                                                                                   ; counter_jump[7]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 2.956      ;
; 2.651  ; jump_flag_ctrl                                                                                                                   ; counter_jump[4]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 2.956      ;
; 2.651  ; jump_flag_ctrl                                                                                                                   ; counter_jump[3]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 2.956      ;
; 2.651  ; jump_flag_ctrl                                                                                                                   ; counter_jump[1]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 2.956      ;
; 2.651  ; jump_flag_ctrl                                                                                                                   ; counter_jump[2]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 2.956      ;
; 2.651  ; jump_flag_ctrl                                                                                                                   ; counter_jump[6]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 2.956      ;
; 2.651  ; jump_flag_ctrl                                                                                                                   ; counter_jump[11]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 2.956      ;
; 2.651  ; jump_flag_ctrl                                                                                                                   ; counter_jump[12]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 2.956      ;
; 2.651  ; jump_flag_ctrl                                                                                                                   ; counter_jump[5]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 2.956      ;
; 2.651  ; jump_flag_ctrl                                                                                                                   ; counter_jump[9]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 2.956      ;
; 2.651  ; jump_flag_ctrl                                                                                                                   ; counter_jump[10]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 2.956      ;
; 2.651  ; jump_flag_ctrl                                                                                                                   ; counter_jump[13]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 2.956      ;
; 3.053  ; jump_flag_ctrl                                                                                                                   ; counter_jump[24]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.008     ; 3.351      ;
; 3.053  ; jump_flag_ctrl                                                                                                                   ; counter_jump[16]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.008     ; 3.351      ;
; 3.053  ; jump_flag_ctrl                                                                                                                   ; counter_jump[17]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.008     ; 3.351      ;
; 3.053  ; jump_flag_ctrl                                                                                                                   ; counter_jump[18]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.008     ; 3.351      ;
; 3.053  ; jump_flag_ctrl                                                                                                                   ; counter_jump[23]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.008     ; 3.351      ;
; 3.053  ; jump_flag_ctrl                                                                                                                   ; counter_jump[21]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.008     ; 3.351      ;
; 3.053  ; jump_flag_ctrl                                                                                                                   ; counter_jump[20]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.008     ; 3.351      ;
; 3.053  ; jump_flag_ctrl                                                                                                                   ; counter_jump[19]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.008     ; 3.351      ;
; 3.053  ; jump_flag_ctrl                                                                                                                   ; counter_jump[15]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.008     ; 3.351      ;
; 3.053  ; jump_flag_ctrl                                                                                                                   ; counter_jump[22]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.008     ; 3.351      ;
; 3.053  ; jump_flag_ctrl                                                                                                                   ; counter_jump[14]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.008     ; 3.351      ;
; 3.053  ; jump_flag_ctrl                                                                                                                   ; counter_jump[26]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.008     ; 3.351      ;
; 3.053  ; jump_flag_ctrl                                                                                                                   ; counter_jump[25]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.008     ; 3.351      ;
; 19.866 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.654      ;
; 19.866 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.654      ;
; 19.866 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.654      ;
; 19.866 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.654      ;
; 19.866 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.654      ;
; 19.866 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.654      ;
; 19.866 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.654      ;
; 19.866 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.654      ;
; 19.866 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.654      ;
; 19.866 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.654      ;
; 19.876 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.664      ;
; 19.876 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.664      ;
; 19.876 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.664      ;
; 19.876 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.664      ;
; 19.876 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.664      ;
; 19.876 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.664      ;
; 19.876 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.664      ;
; 19.876 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.664      ;
; 19.876 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.664      ;
; 20.153 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.941      ;
; 20.153 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.941      ;
; 20.153 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.941      ;
; 20.153 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.941      ;
; 20.153 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.941      ;
; 20.546 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.004     ; 2.330      ;
; 20.546 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; -0.004     ; 2.330      ;
; 20.546 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; -0.004     ; 2.330      ;
; 20.546 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; -0.004     ; 2.330      ;
; 20.546 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; -0.004     ; 2.330      ;
; 20.581 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; -0.002     ; 2.367      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                       ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.960 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.637      ;
; 5.981 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.658      ;
; 5.981 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.658      ;
; 5.981 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.658      ;
; 5.981 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.658      ;
; 5.981 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.658      ;
; 5.981 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.658      ;
; 5.981 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.658      ;
; 5.981 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.658      ;
; 5.981 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.658      ;
; 5.981 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.658      ;
; 6.257 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.935      ;
; 6.257 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.935      ;
; 6.257 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.935      ;
; 6.257 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.935      ;
; 6.257 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.935      ;
; 6.628 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.006     ; 2.299      ;
; 6.628 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.006     ; 2.299      ;
; 6.628 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.006     ; 2.299      ;
; 6.628 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.006     ; 2.299      ;
; 6.628 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.006     ; 2.299      ;
; 6.644 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.004     ; 2.317      ;
; 6.644 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.004     ; 2.317      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OSC_50'                                                                           ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[0]                   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[0]                   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[10]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[10]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[11]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[11]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[12]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[12]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[13]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[13]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[14]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[14]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[15]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[15]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[16]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[16]                  ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OSC_27'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[0]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[10]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[11]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[12]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[13]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[14]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[15]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[1]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[2]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[3]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[8]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[9]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg9 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg9 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg1   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg2   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg3   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'TD_CLK'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; 10.770 ; 10.770 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; 5.516  ; 5.516  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; 10.770 ; 10.770 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; 9.294  ; 9.294  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; 7.819  ; 7.819  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; 6.718  ; 6.718  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; 5.404  ; 5.404  ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; 7.581  ; 7.581  ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; 7.581  ; 7.581  ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; 7.828  ; 7.828  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 6.972  ; 6.972  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 7.018  ; 7.018  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 7.502  ; 7.502  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 7.144  ; 7.144  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 7.002  ; 7.002  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 6.064  ; 6.064  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 6.558  ; 6.558  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 6.892  ; 6.892  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.107  ; 7.107  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 6.918  ; 6.918  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 7.136  ; 7.136  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 7.124  ; 7.124  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 6.829  ; 6.829  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.487  ; 7.487  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 7.828  ; 7.828  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 7.554  ; 7.554  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 7.580  ; 7.580  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 5.264  ; 5.264  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 5.444  ; 5.444  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 6.064  ; 6.064  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 5.507  ; 5.507  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 7.580  ; 7.580  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 5.547  ; 5.547  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 5.062  ; 5.062  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 5.835  ; 5.835  ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; -2.574 ; -2.574 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; -2.574 ; -2.574 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; -9.690 ; -9.690 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; -8.487 ; -8.487 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; -7.009 ; -7.009 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; -6.358 ; -6.358 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; -5.135 ; -5.135 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; -7.315 ; -7.315 ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; -7.315 ; -7.315 ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; -5.798 ; -5.798 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -6.706 ; -6.706 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -6.752 ; -6.752 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -7.236 ; -7.236 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -6.878 ; -6.878 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -6.736 ; -6.736 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -5.798 ; -5.798 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -6.292 ; -6.292 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -6.626 ; -6.626 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -6.841 ; -6.841 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -6.652 ; -6.652 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -6.870 ; -6.870 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -6.858 ; -6.858 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -6.563 ; -6.563 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -7.221 ; -7.221 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -7.562 ; -7.562 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -7.288 ; -7.288 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -3.365 ; -3.365 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -4.156 ; -4.156 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -3.592 ; -3.592 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -4.056 ; -4.056 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -3.636 ; -3.636 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -3.377 ; -3.377 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -3.882 ; -3.882 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -3.540 ; -3.540 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -3.365 ; -3.365 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 10.724 ; 10.724 ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 10.724 ; 10.724 ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 13.645 ; 13.645 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 12.939 ; 12.939 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 13.645 ; 13.645 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 11.752 ; 11.752 ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 39.081 ; 39.081 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 38.555 ; 38.555 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 38.550 ; 38.550 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 39.081 ; 39.081 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 38.339 ; 38.339 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 38.458 ; 38.458 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 38.360 ; 38.360 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 38.055 ; 38.055 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 38.374 ; 38.374 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 37.444 ; 37.444 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 38.502 ; 38.502 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 16.078 ; 16.078 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.340  ; 6.340  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 38.371 ; 38.371 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 38.008 ; 38.008 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 38.355 ; 38.355 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 38.244 ; 38.244 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 38.333 ; 38.333 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 37.973 ; 37.973 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 37.951 ; 37.951 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 37.691 ; 37.691 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 37.915 ; 37.915 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 38.371 ; 38.371 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 38.334 ; 38.334 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 10.499 ; 10.499 ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 39.502 ; 39.502 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 39.429 ; 39.429 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 39.502 ; 39.502 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 39.364 ; 39.364 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 39.040 ; 39.040 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 38.803 ; 38.803 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 38.699 ; 38.699 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 39.166 ; 39.166 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 38.335 ; 38.335 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 38.618 ; 38.618 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 38.986 ; 38.986 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.340  ; 6.340  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 11.905 ; 11.905 ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 11.905 ; 11.905 ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 11.883 ; 11.883 ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 11.886 ; 11.886 ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 11.544 ; 11.544 ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 11.545 ; 11.545 ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 11.532 ; 11.532 ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 11.557 ; 11.557 ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 10.059 ; 10.059 ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 9.270  ; 9.270  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 9.642  ; 9.642  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 9.467  ; 9.467  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 9.504  ; 9.504  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 9.499  ; 9.499  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 9.468  ; 9.468  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 10.059 ; 10.059 ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 9.501  ; 9.501  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 9.491  ; 9.491  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 9.417  ; 9.417  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 9.501  ; 9.501  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 8.698  ; 8.698  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 8.388  ; 8.388  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 8.391  ; 8.391  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 8.332  ; 8.332  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 8.813  ; 8.813  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 8.774  ; 8.774  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 8.429  ; 8.429  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 8.439  ; 8.439  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 8.432  ; 8.432  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 8.386  ; 8.386  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 8.813  ; 8.813  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 8.770  ; 8.770  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 13.755 ; 13.755 ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 5.672  ; 5.672  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 4.876  ; 4.876  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 4.902  ; 4.902  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 4.895  ; 4.895  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 5.672  ; 5.672  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 5.338  ; 5.338  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 5.304  ; 5.304  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 5.642  ; 5.642  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 5.636  ; 5.636  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 5.639  ; 5.639  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 5.645  ; 5.645  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 4.884  ; 4.884  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 4.866  ; 4.866  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 5.317  ; 5.317  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 5.316  ; 5.316  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 5.332  ; 5.332  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 7.014  ; 7.014  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 11.647 ; 11.647 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 10.749 ; 10.749 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 10.322 ; 10.322 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 11.241 ; 11.241 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 11.026 ; 11.026 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 11.087 ; 11.087 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 10.831 ; 10.831 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 10.324 ; 10.324 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 10.954 ; 10.954 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 11.376 ; 11.376 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 11.061 ; 11.061 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 10.702 ; 10.702 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 10.997 ; 10.997 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 10.516 ; 10.516 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 10.506 ; 10.506 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 11.647 ; 11.647 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 11.491 ; 11.491 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 7.442  ; 7.442  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 5.330  ; 5.330  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 6.830  ; 6.830  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 5.323  ; 5.323  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.864  ; 4.864  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 10.724 ; 10.724 ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 10.724 ; 10.724 ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 11.752 ; 11.752 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 12.939 ; 12.939 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 13.645 ; 13.645 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 11.752 ; 11.752 ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 11.090 ; 11.090 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 12.714 ; 12.714 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 12.718 ; 12.718 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 13.809 ; 13.809 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 12.919 ; 12.919 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 12.411 ; 12.411 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 12.419 ; 12.419 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 11.975 ; 11.975 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 12.032 ; 12.032 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 11.090 ; 11.090 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 11.592 ; 11.592 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 13.839 ; 13.839 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.340  ; 6.340  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 11.444 ; 11.444 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 13.857 ; 13.857 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 13.354 ; 13.354 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 13.837 ; 13.837 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 13.938 ; 13.938 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 13.344 ; 13.344 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 13.782 ; 13.782 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 13.525 ; 13.525 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 13.634 ; 13.634 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 12.799 ; 12.799 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 11.444 ; 11.444 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 10.499 ; 10.499 ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 12.478 ; 12.478 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 14.007 ; 14.007 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 14.293 ; 14.293 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 13.521 ; 13.521 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 13.877 ; 13.877 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 13.540 ; 13.540 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 13.449 ; 13.449 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 13.467 ; 13.467 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 12.987 ; 12.987 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 12.478 ; 12.478 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 12.740 ; 12.740 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.340  ; 6.340  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 10.902 ; 10.902 ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 11.284 ; 11.284 ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 11.253 ; 11.253 ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 11.261 ; 11.261 ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 10.914 ; 10.914 ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 10.915 ; 10.915 ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 10.902 ; 10.902 ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 10.923 ; 10.923 ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 8.803  ; 8.803  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 8.803  ; 8.803  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 9.175  ; 9.175  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 9.000  ; 9.000  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 9.036  ; 9.036  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 9.028  ; 9.028  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 9.000  ; 9.000  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 9.249  ; 9.249  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 7.858  ; 7.858  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 9.022  ; 9.022  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 8.948  ; 8.948  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 9.031  ; 9.031  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 8.225  ; 8.225  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 7.910  ; 7.910  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 7.918  ; 7.918  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 7.858  ; 7.858  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 7.923  ; 7.923  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 8.311  ; 8.311  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 7.959  ; 7.959  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 7.976  ; 7.976  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 7.963  ; 7.963  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 7.923  ; 7.923  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 8.350  ; 8.350  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 8.300  ; 8.300  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 13.755 ; 13.755 ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 4.866  ; 4.866  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 4.876  ; 4.876  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 4.902  ; 4.902  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 4.895  ; 4.895  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 5.672  ; 5.672  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 5.338  ; 5.338  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 5.304  ; 5.304  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 5.642  ; 5.642  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 5.636  ; 5.636  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 5.639  ; 5.639  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 5.645  ; 5.645  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 4.884  ; 4.884  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 4.866  ; 4.866  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 5.317  ; 5.317  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 5.316  ; 5.316  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 5.332  ; 5.332  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 7.014  ; 7.014  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 6.764  ; 6.764  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 6.764  ; 6.764  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 7.645  ; 7.645  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 6.998  ; 6.998  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 7.673  ; 7.673  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 7.129  ; 7.129  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 7.166  ; 7.166  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 6.882  ; 6.882  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 6.947  ; 6.947  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 7.461  ; 7.461  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 7.685  ; 7.685  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 7.525  ; 7.525  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 8.598  ; 8.598  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 8.426  ; 8.426  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 8.079  ; 8.079  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 8.169  ; 8.169  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 8.408  ; 8.408  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 7.442  ; 7.442  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 5.330  ; 5.330  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 6.830  ; 6.830  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 5.323  ; 5.323  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.864  ; 4.864  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; GPIO_0[26]   ;        ; 5.568  ; 5.568  ;        ;
; DPDT_SW[0]  ; GPIO_0[30]   ;        ; 5.525  ; 5.525  ;        ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 5.097  ;        ;        ; 5.097  ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 5.131  ;        ;        ; 5.131  ;
; DPDT_SW[2]  ; VGA_B[0]     ; 11.135 ; 12.003 ; 12.003 ; 11.135 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 11.116 ; 11.988 ; 11.988 ; 11.116 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 12.219 ; 12.538 ; 12.538 ; 12.219 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 10.229 ; 11.393 ; 11.393 ; 10.229 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 11.606 ; 11.926 ; 11.926 ; 11.606 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 11.535 ; 11.833 ; 11.833 ; 11.535 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 11.206 ; 11.517 ; 11.517 ; 11.206 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 10.845 ; 12.195 ; 12.195 ; 10.845 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 9.908  ; 11.264 ; 11.264 ; 9.908  ;
; DPDT_SW[2]  ; VGA_B[9]     ; 10.648 ; 10.834 ; 10.834 ; 10.648 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 11.246 ; 11.886 ; 11.886 ; 11.246 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 11.599 ; 12.227 ; 12.227 ; 11.599 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 10.931 ; 11.867 ; 11.867 ; 10.931 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 11.029 ; 11.968 ; 11.968 ; 11.029 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 11.509 ; 11.842 ; 11.842 ; 11.509 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 11.190 ; 11.811 ; 11.811 ; 11.190 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 12.070 ; 11.554 ; 11.554 ; 12.070 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 12.402 ; 11.780 ; 11.780 ; 12.402 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 11.569 ; 11.820 ; 11.820 ; 11.569 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 10.477 ; 10.672 ; 10.672 ; 10.477 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 11.906 ; 12.958 ; 12.958 ; 11.906 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 12.402 ; 12.612 ; 12.612 ; 12.402 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 11.855 ; 12.903 ; 12.903 ; 11.855 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 11.530 ; 12.581 ; 12.581 ; 11.530 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 11.539 ; 12.343 ; 12.343 ; 11.539 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 11.782 ; 12.232 ; 12.232 ; 11.782 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 12.352 ; 12.704 ; 12.704 ; 12.352 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 11.099 ; 11.632 ; 11.632 ; 11.099 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 11.876 ; 12.523 ; 12.523 ; 11.876 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 11.812 ; 11.399 ; 11.399 ; 11.812 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 13.268 ; 13.268 ; 13.268 ; 13.268 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 13.253 ; 13.253 ; 13.253 ; 13.253 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 13.803 ; 13.803 ; 13.803 ; 13.803 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 12.658 ; 12.658 ; 12.658 ; 12.658 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 13.191 ; 13.191 ; 13.191 ; 13.191 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 13.098 ; 13.098 ; 13.098 ; 13.098 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 12.782 ; 12.782 ; 12.782 ; 12.782 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 13.460 ; 13.460 ; 13.460 ; 13.460 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 12.529 ; 12.529 ; 12.529 ; 12.529 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 12.099 ; 12.099 ; 12.099 ; 12.099 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 12.423 ; 12.423 ; 12.423 ; 12.423 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 12.764 ; 12.764 ; 12.764 ; 12.764 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 12.404 ; 12.404 ; 12.404 ; 12.404 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 12.505 ; 12.505 ; 12.505 ; 12.505 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 12.379 ; 12.379 ; 12.379 ; 12.379 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 12.348 ; 12.348 ; 12.348 ; 12.348 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 12.091 ; 12.091 ; 12.091 ; 12.091 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 12.317 ; 12.317 ; 12.317 ; 12.317 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 12.357 ; 12.357 ; 12.357 ; 12.357 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 11.209 ; 11.209 ; 11.209 ; 11.209 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 13.614 ; 13.614 ; 13.614 ; 13.614 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 13.268 ; 13.268 ; 13.268 ; 13.268 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 13.559 ; 13.559 ; 13.559 ; 13.559 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 13.237 ; 13.237 ; 13.237 ; 13.237 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 12.999 ; 12.999 ; 12.999 ; 12.999 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 12.888 ; 12.888 ; 12.888 ; 12.888 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 13.360 ; 13.360 ; 13.360 ; 13.360 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 12.288 ; 12.288 ; 12.288 ; 12.288 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 13.179 ; 13.179 ; 13.179 ; 13.179 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 12.055 ; 12.055 ; 12.055 ; 12.055 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 11.385 ; 11.385 ; 11.385 ; 11.385 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 11.370 ; 11.370 ; 11.370 ; 11.370 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 11.920 ; 11.920 ; 11.920 ; 11.920 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 10.775 ; 10.775 ; 10.775 ; 10.775 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 11.308 ; 11.308 ; 11.308 ; 11.308 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 11.215 ; 11.215 ; 11.215 ; 11.215 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 10.899 ; 10.899 ; 10.899 ; 10.899 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 11.577 ; 11.577 ; 11.577 ; 11.577 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 10.646 ; 10.646 ; 10.646 ; 10.646 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 10.216 ; 10.216 ; 10.216 ; 10.216 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 11.852 ; 11.852 ; 11.852 ; 11.852 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 12.193 ; 12.193 ; 12.193 ; 12.193 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 11.833 ; 11.833 ; 11.833 ; 11.833 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 11.934 ; 11.934 ; 11.934 ; 11.934 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 11.808 ; 11.808 ; 11.808 ; 11.808 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 11.777 ; 11.777 ; 11.777 ; 11.777 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 11.520 ; 11.520 ; 11.520 ; 11.520 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 11.746 ; 11.746 ; 11.746 ; 11.746 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 11.786 ; 11.786 ; 11.786 ; 11.786 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 10.638 ; 10.638 ; 10.638 ; 10.638 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 13.342 ; 13.342 ; 13.342 ; 13.342 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 12.996 ; 12.996 ; 12.996 ; 12.996 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 13.287 ; 13.287 ; 13.287 ; 13.287 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 12.965 ; 12.965 ; 12.965 ; 12.965 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 12.727 ; 12.727 ; 12.727 ; 12.727 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 12.616 ; 12.616 ; 12.616 ; 12.616 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 13.088 ; 13.088 ; 13.088 ; 13.088 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 12.016 ; 12.016 ; 12.016 ; 12.016 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 12.907 ; 12.907 ; 12.907 ; 12.907 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 11.783 ; 11.783 ; 11.783 ; 11.783 ;
; DPDT_SW[7]  ; VGA_B[0]     ;        ; 16.623 ; 16.623 ;        ;
; DPDT_SW[7]  ; VGA_B[1]     ;        ; 16.601 ; 16.601 ;        ;
; DPDT_SW[7]  ; VGA_B[2]     ;        ; 17.293 ; 17.293 ;        ;
; DPDT_SW[7]  ; VGA_B[3]     ;        ; 16.896 ; 16.896 ;        ;
; DPDT_SW[7]  ; VGA_B[4]     ;        ; 17.015 ; 17.015 ;        ;
; DPDT_SW[7]  ; VGA_B[5]     ;        ; 16.917 ; 16.917 ;        ;
; DPDT_SW[7]  ; VGA_B[6]     ;        ; 16.612 ; 16.612 ;        ;
; DPDT_SW[7]  ; VGA_B[7]     ;        ; 16.872 ; 16.872 ;        ;
; DPDT_SW[7]  ; VGA_B[8]     ;        ; 15.940 ; 15.940 ;        ;
; DPDT_SW[7]  ; VGA_B[9]     ;        ; 17.059 ; 17.059 ;        ;
; DPDT_SW[7]  ; VGA_G[0]     ;        ; 16.205 ; 16.205 ;        ;
; DPDT_SW[7]  ; VGA_G[1]     ;        ; 16.546 ; 16.546 ;        ;
; DPDT_SW[7]  ; VGA_G[2]     ;        ; 16.507 ; 16.507 ;        ;
; DPDT_SW[7]  ; VGA_G[3]     ;        ; 16.606 ; 16.606 ;        ;
; DPDT_SW[7]  ; VGA_G[4]     ;        ; 16.161 ; 16.161 ;        ;
; DPDT_SW[7]  ; VGA_G[5]     ;        ; 16.137 ; 16.137 ;        ;
; DPDT_SW[7]  ; VGA_G[6]     ;        ; 15.877 ; 15.877 ;        ;
; DPDT_SW[7]  ; VGA_G[7]     ;        ; 16.102 ; 16.102 ;        ;
; DPDT_SW[7]  ; VGA_G[8]     ;        ; 16.582 ; 16.582 ;        ;
; DPDT_SW[7]  ; VGA_G[9]     ;        ; 16.891 ; 16.891 ;        ;
; DPDT_SW[7]  ; VGA_R[0]     ; 17.763 ;        ;        ; 17.763 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 17.847 ;        ;        ; 17.847 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 17.712 ;        ;        ; 17.712 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 17.389 ;        ;        ; 17.389 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 17.152 ;        ;        ; 17.152 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 17.040 ;        ;        ; 17.040 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 17.513 ;        ;        ; 17.513 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 16.892 ;        ;        ; 16.892 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 17.175 ;        ;        ; 17.175 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 17.543 ;        ;        ; 17.543 ;
; DPDT_SW[8]  ; VGA_B[0]     ;        ; 16.837 ; 16.837 ;        ;
; DPDT_SW[8]  ; VGA_B[1]     ;        ; 16.815 ; 16.815 ;        ;
; DPDT_SW[8]  ; VGA_B[2]     ;        ; 17.507 ; 17.507 ;        ;
; DPDT_SW[8]  ; VGA_B[3]     ;        ; 17.110 ; 17.110 ;        ;
; DPDT_SW[8]  ; VGA_B[4]     ;        ; 17.229 ; 17.229 ;        ;
; DPDT_SW[8]  ; VGA_B[5]     ;        ; 17.131 ; 17.131 ;        ;
; DPDT_SW[8]  ; VGA_B[6]     ;        ; 16.826 ; 16.826 ;        ;
; DPDT_SW[8]  ; VGA_B[7]     ;        ; 17.086 ; 17.086 ;        ;
; DPDT_SW[8]  ; VGA_B[8]     ;        ; 16.154 ; 16.154 ;        ;
; DPDT_SW[8]  ; VGA_B[9]     ;        ; 17.273 ; 17.273 ;        ;
; DPDT_SW[8]  ; VGA_G[0]     ;        ; 16.419 ; 16.419 ;        ;
; DPDT_SW[8]  ; VGA_G[1]     ;        ; 16.760 ; 16.760 ;        ;
; DPDT_SW[8]  ; VGA_G[2]     ;        ; 16.721 ; 16.721 ;        ;
; DPDT_SW[8]  ; VGA_G[3]     ;        ; 16.820 ; 16.820 ;        ;
; DPDT_SW[8]  ; VGA_G[4]     ;        ; 16.375 ; 16.375 ;        ;
; DPDT_SW[8]  ; VGA_G[5]     ;        ; 16.351 ; 16.351 ;        ;
; DPDT_SW[8]  ; VGA_G[6]     ;        ; 16.091 ; 16.091 ;        ;
; DPDT_SW[8]  ; VGA_G[7]     ;        ; 16.316 ; 16.316 ;        ;
; DPDT_SW[8]  ; VGA_G[8]     ;        ; 16.796 ; 16.796 ;        ;
; DPDT_SW[8]  ; VGA_G[9]     ;        ; 17.105 ; 17.105 ;        ;
; DPDT_SW[8]  ; VGA_R[0]     ; 17.977 ;        ;        ; 17.977 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 18.061 ;        ;        ; 18.061 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 17.926 ;        ;        ; 17.926 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 17.603 ;        ;        ; 17.603 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 17.366 ;        ;        ; 17.366 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 17.254 ;        ;        ; 17.254 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 17.727 ;        ;        ; 17.727 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 17.106 ;        ;        ; 17.106 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 17.389 ;        ;        ; 17.389 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 17.757 ;        ;        ; 17.757 ;
; DPDT_SW[9]  ; VGA_B[0]     ;        ; 16.374 ; 16.374 ;        ;
; DPDT_SW[9]  ; VGA_B[1]     ;        ; 16.352 ; 16.352 ;        ;
; DPDT_SW[9]  ; VGA_B[2]     ;        ; 17.044 ; 17.044 ;        ;
; DPDT_SW[9]  ; VGA_B[3]     ;        ; 16.647 ; 16.647 ;        ;
; DPDT_SW[9]  ; VGA_B[4]     ;        ; 16.766 ; 16.766 ;        ;
; DPDT_SW[9]  ; VGA_B[5]     ;        ; 16.668 ; 16.668 ;        ;
; DPDT_SW[9]  ; VGA_B[6]     ;        ; 16.363 ; 16.363 ;        ;
; DPDT_SW[9]  ; VGA_B[7]     ;        ; 16.623 ; 16.623 ;        ;
; DPDT_SW[9]  ; VGA_B[8]     ;        ; 15.691 ; 15.691 ;        ;
; DPDT_SW[9]  ; VGA_B[9]     ;        ; 16.810 ; 16.810 ;        ;
; DPDT_SW[9]  ; VGA_G[0]     ;        ; 15.956 ; 15.956 ;        ;
; DPDT_SW[9]  ; VGA_G[1]     ;        ; 16.297 ; 16.297 ;        ;
; DPDT_SW[9]  ; VGA_G[2]     ;        ; 16.258 ; 16.258 ;        ;
; DPDT_SW[9]  ; VGA_G[3]     ;        ; 16.357 ; 16.357 ;        ;
; DPDT_SW[9]  ; VGA_G[4]     ;        ; 15.912 ; 15.912 ;        ;
; DPDT_SW[9]  ; VGA_G[5]     ;        ; 15.888 ; 15.888 ;        ;
; DPDT_SW[9]  ; VGA_G[6]     ;        ; 15.628 ; 15.628 ;        ;
; DPDT_SW[9]  ; VGA_G[7]     ;        ; 15.853 ; 15.853 ;        ;
; DPDT_SW[9]  ; VGA_G[8]     ;        ; 16.333 ; 16.333 ;        ;
; DPDT_SW[9]  ; VGA_G[9]     ;        ; 16.642 ; 16.642 ;        ;
; DPDT_SW[9]  ; VGA_R[0]     ; 17.514 ;        ;        ; 17.514 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 17.598 ;        ;        ; 17.598 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 17.463 ;        ;        ; 17.463 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 17.140 ;        ;        ; 17.140 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 16.903 ;        ;        ; 16.903 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 16.791 ;        ;        ; 16.791 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 17.264 ;        ;        ; 17.264 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 16.643 ;        ;        ; 16.643 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 16.926 ;        ;        ; 16.926 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 17.294 ;        ;        ; 17.294 ;
; DPDT_SW[10] ; VGA_B[0]     ;        ; 16.979 ; 16.979 ;        ;
; DPDT_SW[10] ; VGA_B[1]     ;        ; 16.957 ; 16.957 ;        ;
; DPDT_SW[10] ; VGA_B[2]     ;        ; 17.649 ; 17.649 ;        ;
; DPDT_SW[10] ; VGA_B[3]     ;        ; 17.252 ; 17.252 ;        ;
; DPDT_SW[10] ; VGA_B[4]     ;        ; 17.371 ; 17.371 ;        ;
; DPDT_SW[10] ; VGA_B[5]     ;        ; 17.273 ; 17.273 ;        ;
; DPDT_SW[10] ; VGA_B[6]     ;        ; 16.968 ; 16.968 ;        ;
; DPDT_SW[10] ; VGA_B[7]     ;        ; 17.228 ; 17.228 ;        ;
; DPDT_SW[10] ; VGA_B[8]     ;        ; 16.296 ; 16.296 ;        ;
; DPDT_SW[10] ; VGA_B[9]     ;        ; 17.415 ; 17.415 ;        ;
; DPDT_SW[10] ; VGA_G[0]     ;        ; 16.561 ; 16.561 ;        ;
; DPDT_SW[10] ; VGA_G[1]     ;        ; 16.902 ; 16.902 ;        ;
; DPDT_SW[10] ; VGA_G[2]     ;        ; 16.863 ; 16.863 ;        ;
; DPDT_SW[10] ; VGA_G[3]     ;        ; 16.962 ; 16.962 ;        ;
; DPDT_SW[10] ; VGA_G[4]     ;        ; 16.517 ; 16.517 ;        ;
; DPDT_SW[10] ; VGA_G[5]     ;        ; 16.493 ; 16.493 ;        ;
; DPDT_SW[10] ; VGA_G[6]     ;        ; 16.233 ; 16.233 ;        ;
; DPDT_SW[10] ; VGA_G[7]     ;        ; 16.458 ; 16.458 ;        ;
; DPDT_SW[10] ; VGA_G[8]     ;        ; 16.938 ; 16.938 ;        ;
; DPDT_SW[10] ; VGA_G[9]     ;        ; 17.247 ; 17.247 ;        ;
; DPDT_SW[10] ; VGA_R[0]     ; 18.119 ;        ;        ; 18.119 ;
; DPDT_SW[10] ; VGA_R[1]     ; 18.203 ;        ;        ; 18.203 ;
; DPDT_SW[10] ; VGA_R[2]     ; 18.068 ;        ;        ; 18.068 ;
; DPDT_SW[10] ; VGA_R[3]     ; 17.745 ;        ;        ; 17.745 ;
; DPDT_SW[10] ; VGA_R[4]     ; 17.508 ;        ;        ; 17.508 ;
; DPDT_SW[10] ; VGA_R[5]     ; 17.396 ;        ;        ; 17.396 ;
; DPDT_SW[10] ; VGA_R[6]     ; 17.869 ;        ;        ; 17.869 ;
; DPDT_SW[10] ; VGA_R[7]     ; 17.248 ;        ;        ; 17.248 ;
; DPDT_SW[10] ; VGA_R[8]     ; 17.531 ;        ;        ; 17.531 ;
; DPDT_SW[10] ; VGA_R[9]     ; 17.899 ;        ;        ; 17.899 ;
; DPDT_SW[11] ; VGA_B[0]     ;        ; 16.965 ; 16.965 ;        ;
; DPDT_SW[11] ; VGA_B[1]     ;        ; 16.943 ; 16.943 ;        ;
; DPDT_SW[11] ; VGA_B[2]     ;        ; 17.635 ; 17.635 ;        ;
; DPDT_SW[11] ; VGA_B[3]     ;        ; 17.238 ; 17.238 ;        ;
; DPDT_SW[11] ; VGA_B[4]     ;        ; 17.357 ; 17.357 ;        ;
; DPDT_SW[11] ; VGA_B[5]     ;        ; 17.259 ; 17.259 ;        ;
; DPDT_SW[11] ; VGA_B[6]     ;        ; 16.954 ; 16.954 ;        ;
; DPDT_SW[11] ; VGA_B[7]     ;        ; 17.214 ; 17.214 ;        ;
; DPDT_SW[11] ; VGA_B[8]     ;        ; 16.282 ; 16.282 ;        ;
; DPDT_SW[11] ; VGA_B[9]     ;        ; 17.401 ; 17.401 ;        ;
; DPDT_SW[11] ; VGA_G[0]     ;        ; 16.547 ; 16.547 ;        ;
; DPDT_SW[11] ; VGA_G[1]     ;        ; 16.888 ; 16.888 ;        ;
; DPDT_SW[11] ; VGA_G[2]     ;        ; 16.849 ; 16.849 ;        ;
; DPDT_SW[11] ; VGA_G[3]     ;        ; 16.948 ; 16.948 ;        ;
; DPDT_SW[11] ; VGA_G[4]     ;        ; 16.503 ; 16.503 ;        ;
; DPDT_SW[11] ; VGA_G[5]     ;        ; 16.479 ; 16.479 ;        ;
; DPDT_SW[11] ; VGA_G[6]     ;        ; 16.219 ; 16.219 ;        ;
; DPDT_SW[11] ; VGA_G[7]     ;        ; 16.444 ; 16.444 ;        ;
; DPDT_SW[11] ; VGA_G[8]     ;        ; 16.924 ; 16.924 ;        ;
; DPDT_SW[11] ; VGA_G[9]     ;        ; 17.233 ; 17.233 ;        ;
; DPDT_SW[11] ; VGA_R[0]     ; 18.105 ;        ;        ; 18.105 ;
; DPDT_SW[11] ; VGA_R[1]     ; 18.189 ;        ;        ; 18.189 ;
; DPDT_SW[11] ; VGA_R[2]     ; 18.054 ;        ;        ; 18.054 ;
; DPDT_SW[11] ; VGA_R[3]     ; 17.731 ;        ;        ; 17.731 ;
; DPDT_SW[11] ; VGA_R[4]     ; 17.494 ;        ;        ; 17.494 ;
; DPDT_SW[11] ; VGA_R[5]     ; 17.382 ;        ;        ; 17.382 ;
; DPDT_SW[11] ; VGA_R[6]     ; 17.855 ;        ;        ; 17.855 ;
; DPDT_SW[11] ; VGA_R[7]     ; 17.234 ;        ;        ; 17.234 ;
; DPDT_SW[11] ; VGA_R[8]     ; 17.517 ;        ;        ; 17.517 ;
; DPDT_SW[11] ; VGA_R[9]     ; 17.885 ;        ;        ; 17.885 ;
; DPDT_SW[12] ; VGA_B[0]     ;        ; 16.431 ; 16.431 ;        ;
; DPDT_SW[12] ; VGA_B[1]     ;        ; 16.409 ; 16.409 ;        ;
; DPDT_SW[12] ; VGA_B[2]     ;        ; 17.101 ; 17.101 ;        ;
; DPDT_SW[12] ; VGA_B[3]     ;        ; 16.704 ; 16.704 ;        ;
; DPDT_SW[12] ; VGA_B[4]     ;        ; 16.823 ; 16.823 ;        ;
; DPDT_SW[12] ; VGA_B[5]     ;        ; 16.725 ; 16.725 ;        ;
; DPDT_SW[12] ; VGA_B[6]     ;        ; 16.420 ; 16.420 ;        ;
; DPDT_SW[12] ; VGA_B[7]     ;        ; 16.680 ; 16.680 ;        ;
; DPDT_SW[12] ; VGA_B[8]     ;        ; 15.748 ; 15.748 ;        ;
; DPDT_SW[12] ; VGA_B[9]     ;        ; 16.867 ; 16.867 ;        ;
; DPDT_SW[12] ; VGA_G[0]     ;        ; 16.013 ; 16.013 ;        ;
; DPDT_SW[12] ; VGA_G[1]     ;        ; 16.354 ; 16.354 ;        ;
; DPDT_SW[12] ; VGA_G[2]     ;        ; 16.315 ; 16.315 ;        ;
; DPDT_SW[12] ; VGA_G[3]     ;        ; 16.414 ; 16.414 ;        ;
; DPDT_SW[12] ; VGA_G[4]     ;        ; 15.969 ; 15.969 ;        ;
; DPDT_SW[12] ; VGA_G[5]     ;        ; 15.945 ; 15.945 ;        ;
; DPDT_SW[12] ; VGA_G[6]     ;        ; 15.685 ; 15.685 ;        ;
; DPDT_SW[12] ; VGA_G[7]     ;        ; 15.910 ; 15.910 ;        ;
; DPDT_SW[12] ; VGA_G[8]     ;        ; 16.390 ; 16.390 ;        ;
; DPDT_SW[12] ; VGA_G[9]     ;        ; 16.699 ; 16.699 ;        ;
; DPDT_SW[12] ; VGA_R[0]     ; 17.571 ;        ;        ; 17.571 ;
; DPDT_SW[12] ; VGA_R[1]     ; 17.655 ;        ;        ; 17.655 ;
; DPDT_SW[12] ; VGA_R[2]     ; 17.520 ;        ;        ; 17.520 ;
; DPDT_SW[12] ; VGA_R[3]     ; 17.197 ;        ;        ; 17.197 ;
; DPDT_SW[12] ; VGA_R[4]     ; 16.960 ;        ;        ; 16.960 ;
; DPDT_SW[12] ; VGA_R[5]     ; 16.848 ;        ;        ; 16.848 ;
; DPDT_SW[12] ; VGA_R[6]     ; 17.321 ;        ;        ; 17.321 ;
; DPDT_SW[12] ; VGA_R[7]     ; 16.700 ;        ;        ; 16.700 ;
; DPDT_SW[12] ; VGA_R[8]     ; 16.983 ;        ;        ; 16.983 ;
; DPDT_SW[12] ; VGA_R[9]     ; 17.351 ;        ;        ; 17.351 ;
; DPDT_SW[13] ; VGA_B[0]     ;        ; 24.336 ; 24.336 ;        ;
; DPDT_SW[13] ; VGA_B[1]     ;        ; 24.321 ; 24.321 ;        ;
; DPDT_SW[13] ; VGA_B[2]     ;        ; 24.871 ; 24.871 ;        ;
; DPDT_SW[13] ; VGA_B[3]     ;        ; 23.726 ; 23.726 ;        ;
; DPDT_SW[13] ; VGA_B[4]     ;        ; 24.259 ; 24.259 ;        ;
; DPDT_SW[13] ; VGA_B[5]     ;        ; 24.166 ; 24.166 ;        ;
; DPDT_SW[13] ; VGA_B[6]     ;        ; 23.850 ; 23.850 ;        ;
; DPDT_SW[13] ; VGA_B[7]     ;        ; 24.528 ; 24.528 ;        ;
; DPDT_SW[13] ; VGA_B[8]     ;        ; 23.597 ; 23.597 ;        ;
; DPDT_SW[13] ; VGA_B[9]     ;        ; 23.167 ; 23.167 ;        ;
; DPDT_SW[13] ; VGA_G[0]     ;        ; 23.492 ; 23.492 ;        ;
; DPDT_SW[13] ; VGA_G[1]     ;        ; 23.833 ; 23.833 ;        ;
; DPDT_SW[13] ; VGA_G[2]     ;        ; 23.473 ; 23.473 ;        ;
; DPDT_SW[13] ; VGA_G[3]     ;        ; 23.574 ; 23.574 ;        ;
; DPDT_SW[13] ; VGA_G[4]     ;        ; 23.448 ; 23.448 ;        ;
; DPDT_SW[13] ; VGA_G[5]     ;        ; 23.417 ; 23.417 ;        ;
; DPDT_SW[13] ; VGA_G[6]     ;        ; 23.160 ; 23.160 ;        ;
; DPDT_SW[13] ; VGA_G[7]     ;        ; 23.386 ; 23.386 ;        ;
; DPDT_SW[13] ; VGA_G[8]     ;        ; 23.426 ; 23.426 ;        ;
; DPDT_SW[13] ; VGA_G[9]     ;        ; 22.278 ; 22.278 ;        ;
; DPDT_SW[13] ; VGA_R[0]     ;        ; 24.565 ; 24.565 ;        ;
; DPDT_SW[13] ; VGA_R[1]     ;        ; 24.219 ; 24.219 ;        ;
; DPDT_SW[13] ; VGA_R[2]     ;        ; 24.510 ; 24.510 ;        ;
; DPDT_SW[13] ; VGA_R[3]     ;        ; 24.188 ; 24.188 ;        ;
; DPDT_SW[13] ; VGA_R[4]     ;        ; 23.950 ; 23.950 ;        ;
; DPDT_SW[13] ; VGA_R[5]     ;        ; 23.839 ; 23.839 ;        ;
; DPDT_SW[13] ; VGA_R[6]     ;        ; 24.311 ; 24.311 ;        ;
; DPDT_SW[13] ; VGA_R[7]     ;        ; 23.239 ; 23.239 ;        ;
; DPDT_SW[13] ; VGA_R[8]     ;        ; 24.130 ; 24.130 ;        ;
; DPDT_SW[13] ; VGA_R[9]     ;        ; 23.006 ; 23.006 ;        ;
; DPDT_SW[14] ; VGA_B[0]     ;        ; 22.883 ; 22.883 ;        ;
; DPDT_SW[14] ; VGA_B[1]     ;        ; 22.868 ; 22.868 ;        ;
; DPDT_SW[14] ; VGA_B[2]     ;        ; 23.418 ; 23.418 ;        ;
; DPDT_SW[14] ; VGA_B[3]     ;        ; 22.273 ; 22.273 ;        ;
; DPDT_SW[14] ; VGA_B[4]     ;        ; 22.806 ; 22.806 ;        ;
; DPDT_SW[14] ; VGA_B[5]     ;        ; 22.713 ; 22.713 ;        ;
; DPDT_SW[14] ; VGA_B[6]     ;        ; 22.397 ; 22.397 ;        ;
; DPDT_SW[14] ; VGA_B[7]     ;        ; 23.075 ; 23.075 ;        ;
; DPDT_SW[14] ; VGA_B[8]     ;        ; 22.144 ; 22.144 ;        ;
; DPDT_SW[14] ; VGA_B[9]     ;        ; 21.714 ; 21.714 ;        ;
; DPDT_SW[14] ; VGA_G[0]     ;        ; 22.039 ; 22.039 ;        ;
; DPDT_SW[14] ; VGA_G[1]     ;        ; 22.380 ; 22.380 ;        ;
; DPDT_SW[14] ; VGA_G[2]     ;        ; 22.020 ; 22.020 ;        ;
; DPDT_SW[14] ; VGA_G[3]     ;        ; 22.121 ; 22.121 ;        ;
; DPDT_SW[14] ; VGA_G[4]     ;        ; 21.995 ; 21.995 ;        ;
; DPDT_SW[14] ; VGA_G[5]     ;        ; 21.964 ; 21.964 ;        ;
; DPDT_SW[14] ; VGA_G[6]     ;        ; 21.707 ; 21.707 ;        ;
; DPDT_SW[14] ; VGA_G[7]     ;        ; 21.933 ; 21.933 ;        ;
; DPDT_SW[14] ; VGA_G[8]     ;        ; 21.973 ; 21.973 ;        ;
; DPDT_SW[14] ; VGA_G[9]     ;        ; 20.825 ; 20.825 ;        ;
; DPDT_SW[14] ; VGA_R[0]     ;        ; 23.112 ; 23.112 ;        ;
; DPDT_SW[14] ; VGA_R[1]     ;        ; 22.766 ; 22.766 ;        ;
; DPDT_SW[14] ; VGA_R[2]     ;        ; 23.057 ; 23.057 ;        ;
; DPDT_SW[14] ; VGA_R[3]     ;        ; 22.735 ; 22.735 ;        ;
; DPDT_SW[14] ; VGA_R[4]     ;        ; 22.497 ; 22.497 ;        ;
; DPDT_SW[14] ; VGA_R[5]     ;        ; 22.386 ; 22.386 ;        ;
; DPDT_SW[14] ; VGA_R[6]     ;        ; 22.858 ; 22.858 ;        ;
; DPDT_SW[14] ; VGA_R[7]     ;        ; 21.786 ; 21.786 ;        ;
; DPDT_SW[14] ; VGA_R[8]     ;        ; 22.677 ; 22.677 ;        ;
; DPDT_SW[14] ; VGA_R[9]     ;        ; 21.553 ; 21.553 ;        ;
; DPDT_SW[15] ; VGA_B[0]     ;        ; 21.408 ; 21.408 ;        ;
; DPDT_SW[15] ; VGA_B[1]     ;        ; 21.393 ; 21.393 ;        ;
; DPDT_SW[15] ; VGA_B[2]     ;        ; 21.943 ; 21.943 ;        ;
; DPDT_SW[15] ; VGA_B[3]     ;        ; 20.798 ; 20.798 ;        ;
; DPDT_SW[15] ; VGA_B[4]     ;        ; 21.331 ; 21.331 ;        ;
; DPDT_SW[15] ; VGA_B[5]     ;        ; 21.238 ; 21.238 ;        ;
; DPDT_SW[15] ; VGA_B[6]     ;        ; 20.922 ; 20.922 ;        ;
; DPDT_SW[15] ; VGA_B[7]     ;        ; 21.600 ; 21.600 ;        ;
; DPDT_SW[15] ; VGA_B[8]     ;        ; 20.669 ; 20.669 ;        ;
; DPDT_SW[15] ; VGA_B[9]     ;        ; 20.239 ; 20.239 ;        ;
; DPDT_SW[15] ; VGA_G[0]     ;        ; 20.564 ; 20.564 ;        ;
; DPDT_SW[15] ; VGA_G[1]     ;        ; 20.905 ; 20.905 ;        ;
; DPDT_SW[15] ; VGA_G[2]     ;        ; 20.545 ; 20.545 ;        ;
; DPDT_SW[15] ; VGA_G[3]     ;        ; 20.646 ; 20.646 ;        ;
; DPDT_SW[15] ; VGA_G[4]     ;        ; 20.520 ; 20.520 ;        ;
; DPDT_SW[15] ; VGA_G[5]     ;        ; 20.489 ; 20.489 ;        ;
; DPDT_SW[15] ; VGA_G[6]     ;        ; 20.232 ; 20.232 ;        ;
; DPDT_SW[15] ; VGA_G[7]     ;        ; 20.458 ; 20.458 ;        ;
; DPDT_SW[15] ; VGA_G[8]     ;        ; 20.498 ; 20.498 ;        ;
; DPDT_SW[15] ; VGA_G[9]     ;        ; 19.350 ; 19.350 ;        ;
; DPDT_SW[15] ; VGA_R[0]     ;        ; 21.637 ; 21.637 ;        ;
; DPDT_SW[15] ; VGA_R[1]     ;        ; 21.291 ; 21.291 ;        ;
; DPDT_SW[15] ; VGA_R[2]     ;        ; 21.582 ; 21.582 ;        ;
; DPDT_SW[15] ; VGA_R[3]     ;        ; 21.260 ; 21.260 ;        ;
; DPDT_SW[15] ; VGA_R[4]     ;        ; 21.022 ; 21.022 ;        ;
; DPDT_SW[15] ; VGA_R[5]     ;        ; 20.911 ; 20.911 ;        ;
; DPDT_SW[15] ; VGA_R[6]     ;        ; 21.383 ; 21.383 ;        ;
; DPDT_SW[15] ; VGA_R[7]     ;        ; 20.311 ; 20.311 ;        ;
; DPDT_SW[15] ; VGA_R[8]     ;        ; 21.202 ; 21.202 ;        ;
; DPDT_SW[15] ; VGA_R[9]     ;        ; 20.078 ; 20.078 ;        ;
; DPDT_SW[16] ; VGA_B[0]     ;        ; 20.213 ; 20.213 ;        ;
; DPDT_SW[16] ; VGA_B[1]     ;        ; 20.198 ; 20.198 ;        ;
; DPDT_SW[16] ; VGA_B[2]     ;        ; 20.748 ; 20.748 ;        ;
; DPDT_SW[16] ; VGA_B[3]     ;        ; 19.603 ; 19.603 ;        ;
; DPDT_SW[16] ; VGA_B[4]     ;        ; 20.136 ; 20.136 ;        ;
; DPDT_SW[16] ; VGA_B[5]     ;        ; 20.043 ; 20.043 ;        ;
; DPDT_SW[16] ; VGA_B[6]     ;        ; 19.727 ; 19.727 ;        ;
; DPDT_SW[16] ; VGA_B[7]     ;        ; 20.405 ; 20.405 ;        ;
; DPDT_SW[16] ; VGA_B[8]     ;        ; 19.474 ; 19.474 ;        ;
; DPDT_SW[16] ; VGA_B[9]     ;        ; 19.044 ; 19.044 ;        ;
; DPDT_SW[16] ; VGA_G[0]     ;        ; 19.369 ; 19.369 ;        ;
; DPDT_SW[16] ; VGA_G[1]     ;        ; 19.710 ; 19.710 ;        ;
; DPDT_SW[16] ; VGA_G[2]     ;        ; 19.350 ; 19.350 ;        ;
; DPDT_SW[16] ; VGA_G[3]     ;        ; 19.451 ; 19.451 ;        ;
; DPDT_SW[16] ; VGA_G[4]     ;        ; 19.325 ; 19.325 ;        ;
; DPDT_SW[16] ; VGA_G[5]     ;        ; 19.294 ; 19.294 ;        ;
; DPDT_SW[16] ; VGA_G[6]     ;        ; 19.037 ; 19.037 ;        ;
; DPDT_SW[16] ; VGA_G[7]     ;        ; 19.263 ; 19.263 ;        ;
; DPDT_SW[16] ; VGA_G[8]     ;        ; 19.303 ; 19.303 ;        ;
; DPDT_SW[16] ; VGA_G[9]     ;        ; 18.155 ; 18.155 ;        ;
; DPDT_SW[16] ; VGA_R[0]     ;        ; 20.442 ; 20.442 ;        ;
; DPDT_SW[16] ; VGA_R[1]     ;        ; 20.096 ; 20.096 ;        ;
; DPDT_SW[16] ; VGA_R[2]     ;        ; 20.387 ; 20.387 ;        ;
; DPDT_SW[16] ; VGA_R[3]     ;        ; 20.065 ; 20.065 ;        ;
; DPDT_SW[16] ; VGA_R[4]     ;        ; 19.827 ; 19.827 ;        ;
; DPDT_SW[16] ; VGA_R[5]     ;        ; 19.716 ; 19.716 ;        ;
; DPDT_SW[16] ; VGA_R[6]     ;        ; 20.188 ; 20.188 ;        ;
; DPDT_SW[16] ; VGA_R[7]     ;        ; 19.116 ; 19.116 ;        ;
; DPDT_SW[16] ; VGA_R[8]     ;        ; 20.007 ; 20.007 ;        ;
; DPDT_SW[16] ; VGA_R[9]     ;        ; 18.883 ; 18.883 ;        ;
; DPDT_SW[17] ; VGA_B[0]     ;        ; 18.990 ; 18.990 ;        ;
; DPDT_SW[17] ; VGA_B[1]     ;        ; 18.975 ; 18.975 ;        ;
; DPDT_SW[17] ; VGA_B[2]     ;        ; 19.525 ; 19.525 ;        ;
; DPDT_SW[17] ; VGA_B[3]     ;        ; 18.380 ; 18.380 ;        ;
; DPDT_SW[17] ; VGA_B[4]     ;        ; 18.913 ; 18.913 ;        ;
; DPDT_SW[17] ; VGA_B[5]     ;        ; 18.820 ; 18.820 ;        ;
; DPDT_SW[17] ; VGA_B[6]     ;        ; 18.504 ; 18.504 ;        ;
; DPDT_SW[17] ; VGA_B[7]     ;        ; 19.182 ; 19.182 ;        ;
; DPDT_SW[17] ; VGA_B[8]     ;        ; 18.251 ; 18.251 ;        ;
; DPDT_SW[17] ; VGA_B[9]     ;        ; 17.821 ; 17.821 ;        ;
; DPDT_SW[17] ; VGA_G[0]     ;        ; 18.146 ; 18.146 ;        ;
; DPDT_SW[17] ; VGA_G[1]     ;        ; 18.487 ; 18.487 ;        ;
; DPDT_SW[17] ; VGA_G[2]     ;        ; 18.127 ; 18.127 ;        ;
; DPDT_SW[17] ; VGA_G[3]     ;        ; 18.228 ; 18.228 ;        ;
; DPDT_SW[17] ; VGA_G[4]     ;        ; 18.102 ; 18.102 ;        ;
; DPDT_SW[17] ; VGA_G[5]     ;        ; 18.071 ; 18.071 ;        ;
; DPDT_SW[17] ; VGA_G[6]     ;        ; 17.814 ; 17.814 ;        ;
; DPDT_SW[17] ; VGA_G[7]     ;        ; 18.040 ; 18.040 ;        ;
; DPDT_SW[17] ; VGA_G[8]     ;        ; 18.080 ; 18.080 ;        ;
; DPDT_SW[17] ; VGA_G[9]     ;        ; 16.932 ; 16.932 ;        ;
; DPDT_SW[17] ; VGA_R[0]     ;        ; 19.219 ; 19.219 ;        ;
; DPDT_SW[17] ; VGA_R[1]     ;        ; 18.873 ; 18.873 ;        ;
; DPDT_SW[17] ; VGA_R[2]     ;        ; 19.164 ; 19.164 ;        ;
; DPDT_SW[17] ; VGA_R[3]     ;        ; 18.842 ; 18.842 ;        ;
; DPDT_SW[17] ; VGA_R[4]     ;        ; 18.604 ; 18.604 ;        ;
; DPDT_SW[17] ; VGA_R[5]     ;        ; 18.493 ; 18.493 ;        ;
; DPDT_SW[17] ; VGA_R[6]     ;        ; 18.965 ; 18.965 ;        ;
; DPDT_SW[17] ; VGA_R[7]     ;        ; 17.893 ; 17.893 ;        ;
; DPDT_SW[17] ; VGA_R[8]     ;        ; 18.784 ; 18.784 ;        ;
; DPDT_SW[17] ; VGA_R[9]     ;        ; 17.660 ; 17.660 ;        ;
; KEY[0]      ; LED_GREEN[0] ; 12.794 ;        ;        ; 12.794 ;
; KEY[0]      ; LED_GREEN[1] ; 12.794 ;        ;        ; 12.794 ;
; KEY[1]      ; LED_GREEN[2] ; 11.322 ;        ;        ; 11.322 ;
; KEY[1]      ; LED_GREEN[3] ; 11.322 ;        ;        ; 11.322 ;
; KEY[2]      ; LED_GREEN[4] ; 10.886 ;        ;        ; 10.886 ;
; KEY[2]      ; LED_GREEN[5] ; 10.876 ;        ;        ; 10.876 ;
; KEY[3]      ; LED_GREEN[6] ; 10.463 ;        ;        ; 10.463 ;
; KEY[3]      ; LED_GREEN[7] ; 10.413 ;        ;        ; 10.413 ;
+-------------+--------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; GPIO_0[26]   ;        ; 5.568  ; 5.568  ;        ;
; DPDT_SW[0]  ; GPIO_0[30]   ;        ; 5.525  ; 5.525  ;        ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 5.097  ;        ;        ; 5.097  ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 5.131  ;        ;        ; 5.131  ;
; DPDT_SW[2]  ; VGA_B[0]     ; 11.135 ; 12.003 ; 12.003 ; 11.135 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 11.116 ; 11.988 ; 11.988 ; 11.116 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 12.219 ; 12.538 ; 12.538 ; 12.219 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 10.229 ; 11.393 ; 11.393 ; 10.229 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 11.606 ; 11.926 ; 11.926 ; 11.606 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 11.535 ; 11.833 ; 11.833 ; 11.535 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 11.206 ; 11.517 ; 11.517 ; 11.206 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 10.845 ; 12.195 ; 12.195 ; 10.845 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 9.908  ; 11.264 ; 11.264 ; 9.908  ;
; DPDT_SW[2]  ; VGA_B[9]     ; 10.648 ; 10.834 ; 10.834 ; 10.648 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 11.246 ; 11.886 ; 11.886 ; 11.246 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 11.599 ; 12.227 ; 12.227 ; 11.599 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 10.931 ; 11.867 ; 11.867 ; 10.931 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 11.029 ; 11.968 ; 11.968 ; 11.029 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 11.509 ; 11.842 ; 11.842 ; 11.509 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 11.190 ; 11.811 ; 11.811 ; 11.190 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 12.070 ; 11.554 ; 11.554 ; 12.070 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 12.402 ; 11.780 ; 11.780 ; 12.402 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 11.569 ; 11.820 ; 11.820 ; 11.569 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 10.477 ; 10.672 ; 10.672 ; 10.477 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 11.906 ; 12.958 ; 12.958 ; 11.906 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 12.402 ; 12.612 ; 12.612 ; 12.402 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 11.855 ; 12.903 ; 12.903 ; 11.855 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 11.530 ; 12.581 ; 12.581 ; 11.530 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 11.539 ; 12.343 ; 12.343 ; 11.539 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 11.782 ; 12.232 ; 12.232 ; 11.782 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 12.352 ; 12.704 ; 12.704 ; 12.352 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 11.099 ; 11.632 ; 11.632 ; 11.099 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 11.876 ; 12.523 ; 12.523 ; 11.876 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 11.812 ; 11.399 ; 11.399 ; 11.812 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 13.268 ; 13.268 ; 13.268 ; 13.268 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 13.253 ; 13.253 ; 13.253 ; 13.253 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 13.803 ; 13.803 ; 13.803 ; 13.803 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 12.658 ; 12.658 ; 12.658 ; 12.658 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 13.191 ; 13.191 ; 13.191 ; 13.191 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 13.098 ; 13.098 ; 13.098 ; 13.098 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 12.782 ; 12.782 ; 12.782 ; 12.782 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 13.460 ; 13.460 ; 13.460 ; 13.460 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 12.529 ; 12.529 ; 12.529 ; 12.529 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 12.099 ; 12.099 ; 12.099 ; 12.099 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 11.839 ; 11.839 ; 11.839 ; 11.839 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 12.180 ; 12.180 ; 12.180 ; 12.180 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 11.820 ; 11.820 ; 11.820 ; 11.820 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 11.921 ; 11.921 ; 11.921 ; 11.921 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 11.795 ; 11.795 ; 11.795 ; 11.795 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 11.764 ; 11.764 ; 11.764 ; 11.764 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 11.507 ; 11.507 ; 11.507 ; 11.507 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 11.733 ; 11.733 ; 11.733 ; 11.733 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 11.773 ; 11.773 ; 11.773 ; 11.773 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 10.625 ; 10.625 ; 10.625 ; 10.625 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 13.496 ; 13.496 ; 13.496 ; 13.496 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 13.150 ; 13.150 ; 13.150 ; 13.150 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 13.441 ; 13.441 ; 13.441 ; 13.441 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 13.119 ; 13.119 ; 13.119 ; 13.119 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 12.881 ; 12.881 ; 12.881 ; 12.881 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 12.770 ; 12.770 ; 12.770 ; 12.770 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 13.242 ; 13.242 ; 13.242 ; 13.242 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 12.170 ; 12.170 ; 12.170 ; 12.170 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 13.061 ; 13.061 ; 13.061 ; 13.061 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 11.937 ; 11.937 ; 11.937 ; 11.937 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 11.385 ; 11.385 ; 11.385 ; 11.385 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 11.370 ; 11.370 ; 11.370 ; 11.370 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 11.920 ; 11.920 ; 11.920 ; 11.920 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 10.775 ; 10.775 ; 10.775 ; 10.775 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 11.308 ; 11.308 ; 11.308 ; 11.308 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 11.215 ; 11.215 ; 11.215 ; 11.215 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 10.899 ; 10.899 ; 10.899 ; 10.899 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 11.577 ; 11.577 ; 11.577 ; 11.577 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 10.646 ; 10.646 ; 10.646 ; 10.646 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 10.216 ; 10.216 ; 10.216 ; 10.216 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 11.852 ; 11.852 ; 11.852 ; 11.852 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 12.193 ; 12.193 ; 12.193 ; 12.193 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 11.833 ; 11.833 ; 11.833 ; 11.833 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 11.934 ; 11.934 ; 11.934 ; 11.934 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 11.808 ; 11.808 ; 11.808 ; 11.808 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 11.777 ; 11.777 ; 11.777 ; 11.777 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 11.520 ; 11.520 ; 11.520 ; 11.520 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 11.746 ; 11.746 ; 11.746 ; 11.746 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 11.786 ; 11.786 ; 11.786 ; 11.786 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 10.638 ; 10.638 ; 10.638 ; 10.638 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 12.925 ; 12.925 ; 12.925 ; 12.925 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 12.579 ; 12.579 ; 12.579 ; 12.579 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 12.870 ; 12.870 ; 12.870 ; 12.870 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 12.548 ; 12.548 ; 12.548 ; 12.548 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 12.310 ; 12.310 ; 12.310 ; 12.310 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 12.199 ; 12.199 ; 12.199 ; 12.199 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 12.671 ; 12.671 ; 12.671 ; 12.671 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 11.599 ; 11.599 ; 11.599 ; 11.599 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 12.490 ; 12.490 ; 12.490 ; 12.490 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 11.366 ; 11.366 ; 11.366 ; 11.366 ;
; DPDT_SW[7]  ; VGA_B[0]     ;        ; 16.623 ; 16.623 ;        ;
; DPDT_SW[7]  ; VGA_B[1]     ;        ; 16.601 ; 16.601 ;        ;
; DPDT_SW[7]  ; VGA_B[2]     ;        ; 17.293 ; 17.293 ;        ;
; DPDT_SW[7]  ; VGA_B[3]     ;        ; 16.896 ; 16.896 ;        ;
; DPDT_SW[7]  ; VGA_B[4]     ;        ; 17.015 ; 17.015 ;        ;
; DPDT_SW[7]  ; VGA_B[5]     ;        ; 16.917 ; 16.917 ;        ;
; DPDT_SW[7]  ; VGA_B[6]     ;        ; 16.612 ; 16.612 ;        ;
; DPDT_SW[7]  ; VGA_B[7]     ;        ; 16.872 ; 16.872 ;        ;
; DPDT_SW[7]  ; VGA_B[8]     ;        ; 15.940 ; 15.940 ;        ;
; DPDT_SW[7]  ; VGA_B[9]     ;        ; 17.059 ; 17.059 ;        ;
; DPDT_SW[7]  ; VGA_G[0]     ;        ; 16.205 ; 16.205 ;        ;
; DPDT_SW[7]  ; VGA_G[1]     ;        ; 16.546 ; 16.546 ;        ;
; DPDT_SW[7]  ; VGA_G[2]     ;        ; 16.507 ; 16.507 ;        ;
; DPDT_SW[7]  ; VGA_G[3]     ;        ; 16.606 ; 16.606 ;        ;
; DPDT_SW[7]  ; VGA_G[4]     ;        ; 16.161 ; 16.161 ;        ;
; DPDT_SW[7]  ; VGA_G[5]     ;        ; 16.137 ; 16.137 ;        ;
; DPDT_SW[7]  ; VGA_G[6]     ;        ; 15.877 ; 15.877 ;        ;
; DPDT_SW[7]  ; VGA_G[7]     ;        ; 16.102 ; 16.102 ;        ;
; DPDT_SW[7]  ; VGA_G[8]     ;        ; 16.582 ; 16.582 ;        ;
; DPDT_SW[7]  ; VGA_G[9]     ;        ; 16.891 ; 16.891 ;        ;
; DPDT_SW[7]  ; VGA_R[0]     ; 17.763 ;        ;        ; 17.763 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 17.847 ;        ;        ; 17.847 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 17.712 ;        ;        ; 17.712 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 17.389 ;        ;        ; 17.389 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 17.152 ;        ;        ; 17.152 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 17.040 ;        ;        ; 17.040 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 17.513 ;        ;        ; 17.513 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 16.892 ;        ;        ; 16.892 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 17.175 ;        ;        ; 17.175 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 17.543 ;        ;        ; 17.543 ;
; DPDT_SW[8]  ; VGA_B[0]     ;        ; 16.837 ; 16.837 ;        ;
; DPDT_SW[8]  ; VGA_B[1]     ;        ; 16.815 ; 16.815 ;        ;
; DPDT_SW[8]  ; VGA_B[2]     ;        ; 17.507 ; 17.507 ;        ;
; DPDT_SW[8]  ; VGA_B[3]     ;        ; 17.110 ; 17.110 ;        ;
; DPDT_SW[8]  ; VGA_B[4]     ;        ; 17.229 ; 17.229 ;        ;
; DPDT_SW[8]  ; VGA_B[5]     ;        ; 17.131 ; 17.131 ;        ;
; DPDT_SW[8]  ; VGA_B[6]     ;        ; 16.826 ; 16.826 ;        ;
; DPDT_SW[8]  ; VGA_B[7]     ;        ; 17.086 ; 17.086 ;        ;
; DPDT_SW[8]  ; VGA_B[8]     ;        ; 16.154 ; 16.154 ;        ;
; DPDT_SW[8]  ; VGA_B[9]     ;        ; 17.273 ; 17.273 ;        ;
; DPDT_SW[8]  ; VGA_G[0]     ;        ; 16.419 ; 16.419 ;        ;
; DPDT_SW[8]  ; VGA_G[1]     ;        ; 16.760 ; 16.760 ;        ;
; DPDT_SW[8]  ; VGA_G[2]     ;        ; 16.721 ; 16.721 ;        ;
; DPDT_SW[8]  ; VGA_G[3]     ;        ; 16.820 ; 16.820 ;        ;
; DPDT_SW[8]  ; VGA_G[4]     ;        ; 16.375 ; 16.375 ;        ;
; DPDT_SW[8]  ; VGA_G[5]     ;        ; 16.351 ; 16.351 ;        ;
; DPDT_SW[8]  ; VGA_G[6]     ;        ; 16.091 ; 16.091 ;        ;
; DPDT_SW[8]  ; VGA_G[7]     ;        ; 16.316 ; 16.316 ;        ;
; DPDT_SW[8]  ; VGA_G[8]     ;        ; 16.796 ; 16.796 ;        ;
; DPDT_SW[8]  ; VGA_G[9]     ;        ; 17.105 ; 17.105 ;        ;
; DPDT_SW[8]  ; VGA_R[0]     ; 17.977 ;        ;        ; 17.977 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 18.061 ;        ;        ; 18.061 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 17.926 ;        ;        ; 17.926 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 17.603 ;        ;        ; 17.603 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 17.366 ;        ;        ; 17.366 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 17.254 ;        ;        ; 17.254 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 17.727 ;        ;        ; 17.727 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 17.106 ;        ;        ; 17.106 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 17.389 ;        ;        ; 17.389 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 17.757 ;        ;        ; 17.757 ;
; DPDT_SW[9]  ; VGA_B[0]     ;        ; 16.374 ; 16.374 ;        ;
; DPDT_SW[9]  ; VGA_B[1]     ;        ; 16.352 ; 16.352 ;        ;
; DPDT_SW[9]  ; VGA_B[2]     ;        ; 17.044 ; 17.044 ;        ;
; DPDT_SW[9]  ; VGA_B[3]     ;        ; 16.647 ; 16.647 ;        ;
; DPDT_SW[9]  ; VGA_B[4]     ;        ; 16.766 ; 16.766 ;        ;
; DPDT_SW[9]  ; VGA_B[5]     ;        ; 16.668 ; 16.668 ;        ;
; DPDT_SW[9]  ; VGA_B[6]     ;        ; 16.363 ; 16.363 ;        ;
; DPDT_SW[9]  ; VGA_B[7]     ;        ; 16.623 ; 16.623 ;        ;
; DPDT_SW[9]  ; VGA_B[8]     ;        ; 15.691 ; 15.691 ;        ;
; DPDT_SW[9]  ; VGA_B[9]     ;        ; 16.810 ; 16.810 ;        ;
; DPDT_SW[9]  ; VGA_G[0]     ;        ; 15.956 ; 15.956 ;        ;
; DPDT_SW[9]  ; VGA_G[1]     ;        ; 16.297 ; 16.297 ;        ;
; DPDT_SW[9]  ; VGA_G[2]     ;        ; 16.258 ; 16.258 ;        ;
; DPDT_SW[9]  ; VGA_G[3]     ;        ; 16.357 ; 16.357 ;        ;
; DPDT_SW[9]  ; VGA_G[4]     ;        ; 15.912 ; 15.912 ;        ;
; DPDT_SW[9]  ; VGA_G[5]     ;        ; 15.888 ; 15.888 ;        ;
; DPDT_SW[9]  ; VGA_G[6]     ;        ; 15.628 ; 15.628 ;        ;
; DPDT_SW[9]  ; VGA_G[7]     ;        ; 15.853 ; 15.853 ;        ;
; DPDT_SW[9]  ; VGA_G[8]     ;        ; 16.333 ; 16.333 ;        ;
; DPDT_SW[9]  ; VGA_G[9]     ;        ; 16.642 ; 16.642 ;        ;
; DPDT_SW[9]  ; VGA_R[0]     ; 17.514 ;        ;        ; 17.514 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 17.598 ;        ;        ; 17.598 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 17.463 ;        ;        ; 17.463 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 17.140 ;        ;        ; 17.140 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 16.903 ;        ;        ; 16.903 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 16.791 ;        ;        ; 16.791 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 17.264 ;        ;        ; 17.264 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 16.643 ;        ;        ; 16.643 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 16.926 ;        ;        ; 16.926 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 17.294 ;        ;        ; 17.294 ;
; DPDT_SW[10] ; VGA_B[0]     ;        ; 16.979 ; 16.979 ;        ;
; DPDT_SW[10] ; VGA_B[1]     ;        ; 16.957 ; 16.957 ;        ;
; DPDT_SW[10] ; VGA_B[2]     ;        ; 17.649 ; 17.649 ;        ;
; DPDT_SW[10] ; VGA_B[3]     ;        ; 17.252 ; 17.252 ;        ;
; DPDT_SW[10] ; VGA_B[4]     ;        ; 17.371 ; 17.371 ;        ;
; DPDT_SW[10] ; VGA_B[5]     ;        ; 17.273 ; 17.273 ;        ;
; DPDT_SW[10] ; VGA_B[6]     ;        ; 16.968 ; 16.968 ;        ;
; DPDT_SW[10] ; VGA_B[7]     ;        ; 17.228 ; 17.228 ;        ;
; DPDT_SW[10] ; VGA_B[8]     ;        ; 16.296 ; 16.296 ;        ;
; DPDT_SW[10] ; VGA_B[9]     ;        ; 17.415 ; 17.415 ;        ;
; DPDT_SW[10] ; VGA_G[0]     ;        ; 16.561 ; 16.561 ;        ;
; DPDT_SW[10] ; VGA_G[1]     ;        ; 16.902 ; 16.902 ;        ;
; DPDT_SW[10] ; VGA_G[2]     ;        ; 16.863 ; 16.863 ;        ;
; DPDT_SW[10] ; VGA_G[3]     ;        ; 16.962 ; 16.962 ;        ;
; DPDT_SW[10] ; VGA_G[4]     ;        ; 16.517 ; 16.517 ;        ;
; DPDT_SW[10] ; VGA_G[5]     ;        ; 16.493 ; 16.493 ;        ;
; DPDT_SW[10] ; VGA_G[6]     ;        ; 16.233 ; 16.233 ;        ;
; DPDT_SW[10] ; VGA_G[7]     ;        ; 16.458 ; 16.458 ;        ;
; DPDT_SW[10] ; VGA_G[8]     ;        ; 16.938 ; 16.938 ;        ;
; DPDT_SW[10] ; VGA_G[9]     ;        ; 17.247 ; 17.247 ;        ;
; DPDT_SW[10] ; VGA_R[0]     ; 18.119 ;        ;        ; 18.119 ;
; DPDT_SW[10] ; VGA_R[1]     ; 18.203 ;        ;        ; 18.203 ;
; DPDT_SW[10] ; VGA_R[2]     ; 18.068 ;        ;        ; 18.068 ;
; DPDT_SW[10] ; VGA_R[3]     ; 17.745 ;        ;        ; 17.745 ;
; DPDT_SW[10] ; VGA_R[4]     ; 17.508 ;        ;        ; 17.508 ;
; DPDT_SW[10] ; VGA_R[5]     ; 17.396 ;        ;        ; 17.396 ;
; DPDT_SW[10] ; VGA_R[6]     ; 17.869 ;        ;        ; 17.869 ;
; DPDT_SW[10] ; VGA_R[7]     ; 17.248 ;        ;        ; 17.248 ;
; DPDT_SW[10] ; VGA_R[8]     ; 17.531 ;        ;        ; 17.531 ;
; DPDT_SW[10] ; VGA_R[9]     ; 17.899 ;        ;        ; 17.899 ;
; DPDT_SW[11] ; VGA_B[0]     ;        ; 16.965 ; 16.965 ;        ;
; DPDT_SW[11] ; VGA_B[1]     ;        ; 16.943 ; 16.943 ;        ;
; DPDT_SW[11] ; VGA_B[2]     ;        ; 17.635 ; 17.635 ;        ;
; DPDT_SW[11] ; VGA_B[3]     ;        ; 17.238 ; 17.238 ;        ;
; DPDT_SW[11] ; VGA_B[4]     ;        ; 17.357 ; 17.357 ;        ;
; DPDT_SW[11] ; VGA_B[5]     ;        ; 17.259 ; 17.259 ;        ;
; DPDT_SW[11] ; VGA_B[6]     ;        ; 16.954 ; 16.954 ;        ;
; DPDT_SW[11] ; VGA_B[7]     ;        ; 17.214 ; 17.214 ;        ;
; DPDT_SW[11] ; VGA_B[8]     ;        ; 16.282 ; 16.282 ;        ;
; DPDT_SW[11] ; VGA_B[9]     ;        ; 17.401 ; 17.401 ;        ;
; DPDT_SW[11] ; VGA_G[0]     ;        ; 16.547 ; 16.547 ;        ;
; DPDT_SW[11] ; VGA_G[1]     ;        ; 16.888 ; 16.888 ;        ;
; DPDT_SW[11] ; VGA_G[2]     ;        ; 16.849 ; 16.849 ;        ;
; DPDT_SW[11] ; VGA_G[3]     ;        ; 16.948 ; 16.948 ;        ;
; DPDT_SW[11] ; VGA_G[4]     ;        ; 16.503 ; 16.503 ;        ;
; DPDT_SW[11] ; VGA_G[5]     ;        ; 16.479 ; 16.479 ;        ;
; DPDT_SW[11] ; VGA_G[6]     ;        ; 16.219 ; 16.219 ;        ;
; DPDT_SW[11] ; VGA_G[7]     ;        ; 16.444 ; 16.444 ;        ;
; DPDT_SW[11] ; VGA_G[8]     ;        ; 16.924 ; 16.924 ;        ;
; DPDT_SW[11] ; VGA_G[9]     ;        ; 17.233 ; 17.233 ;        ;
; DPDT_SW[11] ; VGA_R[0]     ; 18.105 ;        ;        ; 18.105 ;
; DPDT_SW[11] ; VGA_R[1]     ; 18.189 ;        ;        ; 18.189 ;
; DPDT_SW[11] ; VGA_R[2]     ; 18.054 ;        ;        ; 18.054 ;
; DPDT_SW[11] ; VGA_R[3]     ; 17.731 ;        ;        ; 17.731 ;
; DPDT_SW[11] ; VGA_R[4]     ; 17.494 ;        ;        ; 17.494 ;
; DPDT_SW[11] ; VGA_R[5]     ; 17.382 ;        ;        ; 17.382 ;
; DPDT_SW[11] ; VGA_R[6]     ; 17.855 ;        ;        ; 17.855 ;
; DPDT_SW[11] ; VGA_R[7]     ; 17.234 ;        ;        ; 17.234 ;
; DPDT_SW[11] ; VGA_R[8]     ; 17.517 ;        ;        ; 17.517 ;
; DPDT_SW[11] ; VGA_R[9]     ; 17.885 ;        ;        ; 17.885 ;
; DPDT_SW[12] ; VGA_B[0]     ;        ; 16.431 ; 16.431 ;        ;
; DPDT_SW[12] ; VGA_B[1]     ;        ; 16.409 ; 16.409 ;        ;
; DPDT_SW[12] ; VGA_B[2]     ;        ; 17.101 ; 17.101 ;        ;
; DPDT_SW[12] ; VGA_B[3]     ;        ; 16.704 ; 16.704 ;        ;
; DPDT_SW[12] ; VGA_B[4]     ;        ; 16.823 ; 16.823 ;        ;
; DPDT_SW[12] ; VGA_B[5]     ;        ; 16.725 ; 16.725 ;        ;
; DPDT_SW[12] ; VGA_B[6]     ;        ; 16.420 ; 16.420 ;        ;
; DPDT_SW[12] ; VGA_B[7]     ;        ; 16.680 ; 16.680 ;        ;
; DPDT_SW[12] ; VGA_B[8]     ;        ; 15.748 ; 15.748 ;        ;
; DPDT_SW[12] ; VGA_B[9]     ;        ; 16.867 ; 16.867 ;        ;
; DPDT_SW[12] ; VGA_G[0]     ;        ; 16.013 ; 16.013 ;        ;
; DPDT_SW[12] ; VGA_G[1]     ;        ; 16.354 ; 16.354 ;        ;
; DPDT_SW[12] ; VGA_G[2]     ;        ; 16.315 ; 16.315 ;        ;
; DPDT_SW[12] ; VGA_G[3]     ;        ; 16.414 ; 16.414 ;        ;
; DPDT_SW[12] ; VGA_G[4]     ;        ; 15.969 ; 15.969 ;        ;
; DPDT_SW[12] ; VGA_G[5]     ;        ; 15.945 ; 15.945 ;        ;
; DPDT_SW[12] ; VGA_G[6]     ;        ; 15.685 ; 15.685 ;        ;
; DPDT_SW[12] ; VGA_G[7]     ;        ; 15.910 ; 15.910 ;        ;
; DPDT_SW[12] ; VGA_G[8]     ;        ; 16.390 ; 16.390 ;        ;
; DPDT_SW[12] ; VGA_G[9]     ;        ; 16.699 ; 16.699 ;        ;
; DPDT_SW[12] ; VGA_R[0]     ; 17.571 ;        ;        ; 17.571 ;
; DPDT_SW[12] ; VGA_R[1]     ; 17.655 ;        ;        ; 17.655 ;
; DPDT_SW[12] ; VGA_R[2]     ; 17.520 ;        ;        ; 17.520 ;
; DPDT_SW[12] ; VGA_R[3]     ; 17.197 ;        ;        ; 17.197 ;
; DPDT_SW[12] ; VGA_R[4]     ; 16.960 ;        ;        ; 16.960 ;
; DPDT_SW[12] ; VGA_R[5]     ; 16.848 ;        ;        ; 16.848 ;
; DPDT_SW[12] ; VGA_R[6]     ; 17.321 ;        ;        ; 17.321 ;
; DPDT_SW[12] ; VGA_R[7]     ; 16.700 ;        ;        ; 16.700 ;
; DPDT_SW[12] ; VGA_R[8]     ; 16.983 ;        ;        ; 16.983 ;
; DPDT_SW[12] ; VGA_R[9]     ; 17.351 ;        ;        ; 17.351 ;
; DPDT_SW[13] ; VGA_B[0]     ;        ; 22.240 ; 22.240 ;        ;
; DPDT_SW[13] ; VGA_B[1]     ;        ; 22.225 ; 22.225 ;        ;
; DPDT_SW[13] ; VGA_B[2]     ;        ; 22.775 ; 22.775 ;        ;
; DPDT_SW[13] ; VGA_B[3]     ;        ; 21.630 ; 21.630 ;        ;
; DPDT_SW[13] ; VGA_B[4]     ;        ; 22.163 ; 22.163 ;        ;
; DPDT_SW[13] ; VGA_B[5]     ;        ; 22.070 ; 22.070 ;        ;
; DPDT_SW[13] ; VGA_B[6]     ;        ; 21.754 ; 21.754 ;        ;
; DPDT_SW[13] ; VGA_B[7]     ;        ; 22.432 ; 22.432 ;        ;
; DPDT_SW[13] ; VGA_B[8]     ;        ; 21.501 ; 21.501 ;        ;
; DPDT_SW[13] ; VGA_B[9]     ;        ; 21.071 ; 21.071 ;        ;
; DPDT_SW[13] ; VGA_G[0]     ;        ; 22.446 ; 22.446 ;        ;
; DPDT_SW[13] ; VGA_G[1]     ;        ; 22.787 ; 22.787 ;        ;
; DPDT_SW[13] ; VGA_G[2]     ;        ; 22.427 ; 22.427 ;        ;
; DPDT_SW[13] ; VGA_G[3]     ;        ; 22.528 ; 22.528 ;        ;
; DPDT_SW[13] ; VGA_G[4]     ;        ; 22.402 ; 22.402 ;        ;
; DPDT_SW[13] ; VGA_G[5]     ;        ; 22.371 ; 22.371 ;        ;
; DPDT_SW[13] ; VGA_G[6]     ;        ; 22.114 ; 22.114 ;        ;
; DPDT_SW[13] ; VGA_G[7]     ;        ; 22.340 ; 22.340 ;        ;
; DPDT_SW[13] ; VGA_G[8]     ;        ; 22.380 ; 22.380 ;        ;
; DPDT_SW[13] ; VGA_G[9]     ;        ; 21.232 ; 21.232 ;        ;
; DPDT_SW[13] ; VGA_R[0]     ;        ; 23.519 ; 23.519 ;        ;
; DPDT_SW[13] ; VGA_R[1]     ;        ; 23.173 ; 23.173 ;        ;
; DPDT_SW[13] ; VGA_R[2]     ;        ; 23.464 ; 23.464 ;        ;
; DPDT_SW[13] ; VGA_R[3]     ;        ; 23.142 ; 23.142 ;        ;
; DPDT_SW[13] ; VGA_R[4]     ;        ; 22.904 ; 22.904 ;        ;
; DPDT_SW[13] ; VGA_R[5]     ;        ; 22.793 ; 22.793 ;        ;
; DPDT_SW[13] ; VGA_R[6]     ;        ; 23.265 ; 23.265 ;        ;
; DPDT_SW[13] ; VGA_R[7]     ;        ; 22.193 ; 22.193 ;        ;
; DPDT_SW[13] ; VGA_R[8]     ;        ; 23.084 ; 23.084 ;        ;
; DPDT_SW[13] ; VGA_R[9]     ;        ; 21.960 ; 21.960 ;        ;
; DPDT_SW[14] ; VGA_B[0]     ;        ; 21.049 ; 21.049 ;        ;
; DPDT_SW[14] ; VGA_B[1]     ;        ; 21.034 ; 21.034 ;        ;
; DPDT_SW[14] ; VGA_B[2]     ;        ; 21.584 ; 21.584 ;        ;
; DPDT_SW[14] ; VGA_B[3]     ;        ; 20.439 ; 20.439 ;        ;
; DPDT_SW[14] ; VGA_B[4]     ;        ; 20.972 ; 20.972 ;        ;
; DPDT_SW[14] ; VGA_B[5]     ;        ; 20.879 ; 20.879 ;        ;
; DPDT_SW[14] ; VGA_B[6]     ;        ; 20.563 ; 20.563 ;        ;
; DPDT_SW[14] ; VGA_B[7]     ;        ; 21.241 ; 21.241 ;        ;
; DPDT_SW[14] ; VGA_B[8]     ;        ; 20.310 ; 20.310 ;        ;
; DPDT_SW[14] ; VGA_B[9]     ;        ; 19.880 ; 19.880 ;        ;
; DPDT_SW[14] ; VGA_G[0]     ;        ; 20.927 ; 20.927 ;        ;
; DPDT_SW[14] ; VGA_G[1]     ;        ; 21.268 ; 21.268 ;        ;
; DPDT_SW[14] ; VGA_G[2]     ;        ; 20.908 ; 20.908 ;        ;
; DPDT_SW[14] ; VGA_G[3]     ;        ; 21.009 ; 21.009 ;        ;
; DPDT_SW[14] ; VGA_G[4]     ;        ; 20.883 ; 20.883 ;        ;
; DPDT_SW[14] ; VGA_G[5]     ;        ; 20.852 ; 20.852 ;        ;
; DPDT_SW[14] ; VGA_G[6]     ;        ; 20.595 ; 20.595 ;        ;
; DPDT_SW[14] ; VGA_G[7]     ;        ; 20.821 ; 20.821 ;        ;
; DPDT_SW[14] ; VGA_G[8]     ;        ; 20.861 ; 20.861 ;        ;
; DPDT_SW[14] ; VGA_G[9]     ;        ; 19.713 ; 19.713 ;        ;
; DPDT_SW[14] ; VGA_R[0]     ;        ; 22.328 ; 22.328 ;        ;
; DPDT_SW[14] ; VGA_R[1]     ;        ; 21.982 ; 21.982 ;        ;
; DPDT_SW[14] ; VGA_R[2]     ;        ; 22.273 ; 22.273 ;        ;
; DPDT_SW[14] ; VGA_R[3]     ;        ; 21.951 ; 21.951 ;        ;
; DPDT_SW[14] ; VGA_R[4]     ;        ; 21.713 ; 21.713 ;        ;
; DPDT_SW[14] ; VGA_R[5]     ;        ; 21.602 ; 21.602 ;        ;
; DPDT_SW[14] ; VGA_R[6]     ;        ; 22.074 ; 22.074 ;        ;
; DPDT_SW[14] ; VGA_R[7]     ;        ; 21.002 ; 21.002 ;        ;
; DPDT_SW[14] ; VGA_R[8]     ;        ; 21.893 ; 21.893 ;        ;
; DPDT_SW[14] ; VGA_R[9]     ;        ; 20.769 ; 20.769 ;        ;
; DPDT_SW[15] ; VGA_B[0]     ;        ; 19.559 ; 19.559 ;        ;
; DPDT_SW[15] ; VGA_B[1]     ;        ; 19.544 ; 19.544 ;        ;
; DPDT_SW[15] ; VGA_B[2]     ;        ; 20.094 ; 20.094 ;        ;
; DPDT_SW[15] ; VGA_B[3]     ;        ; 18.949 ; 18.949 ;        ;
; DPDT_SW[15] ; VGA_B[4]     ;        ; 19.482 ; 19.482 ;        ;
; DPDT_SW[15] ; VGA_B[5]     ;        ; 19.389 ; 19.389 ;        ;
; DPDT_SW[15] ; VGA_B[6]     ;        ; 19.073 ; 19.073 ;        ;
; DPDT_SW[15] ; VGA_B[7]     ;        ; 19.751 ; 19.751 ;        ;
; DPDT_SW[15] ; VGA_B[8]     ;        ; 18.820 ; 18.820 ;        ;
; DPDT_SW[15] ; VGA_B[9]     ;        ; 18.390 ; 18.390 ;        ;
; DPDT_SW[15] ; VGA_G[0]     ;        ; 19.449 ; 19.449 ;        ;
; DPDT_SW[15] ; VGA_G[1]     ;        ; 19.790 ; 19.790 ;        ;
; DPDT_SW[15] ; VGA_G[2]     ;        ; 19.430 ; 19.430 ;        ;
; DPDT_SW[15] ; VGA_G[3]     ;        ; 19.531 ; 19.531 ;        ;
; DPDT_SW[15] ; VGA_G[4]     ;        ; 19.405 ; 19.405 ;        ;
; DPDT_SW[15] ; VGA_G[5]     ;        ; 19.374 ; 19.374 ;        ;
; DPDT_SW[15] ; VGA_G[6]     ;        ; 19.117 ; 19.117 ;        ;
; DPDT_SW[15] ; VGA_G[7]     ;        ; 19.343 ; 19.343 ;        ;
; DPDT_SW[15] ; VGA_G[8]     ;        ; 19.383 ; 19.383 ;        ;
; DPDT_SW[15] ; VGA_G[9]     ;        ; 18.235 ; 18.235 ;        ;
; DPDT_SW[15] ; VGA_R[0]     ;        ; 20.838 ; 20.838 ;        ;
; DPDT_SW[15] ; VGA_R[1]     ;        ; 20.492 ; 20.492 ;        ;
; DPDT_SW[15] ; VGA_R[2]     ;        ; 20.783 ; 20.783 ;        ;
; DPDT_SW[15] ; VGA_R[3]     ;        ; 20.461 ; 20.461 ;        ;
; DPDT_SW[15] ; VGA_R[4]     ;        ; 20.223 ; 20.223 ;        ;
; DPDT_SW[15] ; VGA_R[5]     ;        ; 20.112 ; 20.112 ;        ;
; DPDT_SW[15] ; VGA_R[6]     ;        ; 20.584 ; 20.584 ;        ;
; DPDT_SW[15] ; VGA_R[7]     ;        ; 19.512 ; 19.512 ;        ;
; DPDT_SW[15] ; VGA_R[8]     ;        ; 20.403 ; 20.403 ;        ;
; DPDT_SW[15] ; VGA_R[9]     ;        ; 19.279 ; 19.279 ;        ;
; DPDT_SW[16] ; VGA_B[0]     ;        ; 19.002 ; 19.002 ;        ;
; DPDT_SW[16] ; VGA_B[1]     ;        ; 18.987 ; 18.987 ;        ;
; DPDT_SW[16] ; VGA_B[2]     ;        ; 19.537 ; 19.537 ;        ;
; DPDT_SW[16] ; VGA_B[3]     ;        ; 18.392 ; 18.392 ;        ;
; DPDT_SW[16] ; VGA_B[4]     ;        ; 18.925 ; 18.925 ;        ;
; DPDT_SW[16] ; VGA_B[5]     ;        ; 18.832 ; 18.832 ;        ;
; DPDT_SW[16] ; VGA_B[6]     ;        ; 18.516 ; 18.516 ;        ;
; DPDT_SW[16] ; VGA_B[7]     ;        ; 19.194 ; 19.194 ;        ;
; DPDT_SW[16] ; VGA_B[8]     ;        ; 18.263 ; 18.263 ;        ;
; DPDT_SW[16] ; VGA_B[9]     ;        ; 17.833 ; 17.833 ;        ;
; DPDT_SW[16] ; VGA_G[0]     ;        ; 18.887 ; 18.887 ;        ;
; DPDT_SW[16] ; VGA_G[1]     ;        ; 19.228 ; 19.228 ;        ;
; DPDT_SW[16] ; VGA_G[2]     ;        ; 18.868 ; 18.868 ;        ;
; DPDT_SW[16] ; VGA_G[3]     ;        ; 18.969 ; 18.969 ;        ;
; DPDT_SW[16] ; VGA_G[4]     ;        ; 18.843 ; 18.843 ;        ;
; DPDT_SW[16] ; VGA_G[5]     ;        ; 18.812 ; 18.812 ;        ;
; DPDT_SW[16] ; VGA_G[6]     ;        ; 18.555 ; 18.555 ;        ;
; DPDT_SW[16] ; VGA_G[7]     ;        ; 18.781 ; 18.781 ;        ;
; DPDT_SW[16] ; VGA_G[8]     ;        ; 18.821 ; 18.821 ;        ;
; DPDT_SW[16] ; VGA_G[9]     ;        ; 17.673 ; 17.673 ;        ;
; DPDT_SW[16] ; VGA_R[0]     ;        ; 20.281 ; 20.281 ;        ;
; DPDT_SW[16] ; VGA_R[1]     ;        ; 19.935 ; 19.935 ;        ;
; DPDT_SW[16] ; VGA_R[2]     ;        ; 20.226 ; 20.226 ;        ;
; DPDT_SW[16] ; VGA_R[3]     ;        ; 19.904 ; 19.904 ;        ;
; DPDT_SW[16] ; VGA_R[4]     ;        ; 19.666 ; 19.666 ;        ;
; DPDT_SW[16] ; VGA_R[5]     ;        ; 19.555 ; 19.555 ;        ;
; DPDT_SW[16] ; VGA_R[6]     ;        ; 20.027 ; 20.027 ;        ;
; DPDT_SW[16] ; VGA_R[7]     ;        ; 18.955 ; 18.955 ;        ;
; DPDT_SW[16] ; VGA_R[8]     ;        ; 19.846 ; 19.846 ;        ;
; DPDT_SW[16] ; VGA_R[9]     ;        ; 18.722 ; 18.722 ;        ;
; DPDT_SW[17] ; VGA_B[0]     ;        ; 17.688 ; 17.688 ;        ;
; DPDT_SW[17] ; VGA_B[1]     ;        ; 17.673 ; 17.673 ;        ;
; DPDT_SW[17] ; VGA_B[2]     ;        ; 18.223 ; 18.223 ;        ;
; DPDT_SW[17] ; VGA_B[3]     ;        ; 17.078 ; 17.078 ;        ;
; DPDT_SW[17] ; VGA_B[4]     ;        ; 17.611 ; 17.611 ;        ;
; DPDT_SW[17] ; VGA_B[5]     ;        ; 17.518 ; 17.518 ;        ;
; DPDT_SW[17] ; VGA_B[6]     ;        ; 17.202 ; 17.202 ;        ;
; DPDT_SW[17] ; VGA_B[7]     ;        ; 17.880 ; 17.880 ;        ;
; DPDT_SW[17] ; VGA_B[8]     ;        ; 16.949 ; 16.949 ;        ;
; DPDT_SW[17] ; VGA_B[9]     ;        ; 16.519 ; 16.519 ;        ;
; DPDT_SW[17] ; VGA_G[0]     ;        ; 17.578 ; 17.578 ;        ;
; DPDT_SW[17] ; VGA_G[1]     ;        ; 17.919 ; 17.919 ;        ;
; DPDT_SW[17] ; VGA_G[2]     ;        ; 17.559 ; 17.559 ;        ;
; DPDT_SW[17] ; VGA_G[3]     ;        ; 17.660 ; 17.660 ;        ;
; DPDT_SW[17] ; VGA_G[4]     ;        ; 17.534 ; 17.534 ;        ;
; DPDT_SW[17] ; VGA_G[5]     ;        ; 17.503 ; 17.503 ;        ;
; DPDT_SW[17] ; VGA_G[6]     ;        ; 17.246 ; 17.246 ;        ;
; DPDT_SW[17] ; VGA_G[7]     ;        ; 17.472 ; 17.472 ;        ;
; DPDT_SW[17] ; VGA_G[8]     ;        ; 17.512 ; 17.512 ;        ;
; DPDT_SW[17] ; VGA_G[9]     ;        ; 16.364 ; 16.364 ;        ;
; DPDT_SW[17] ; VGA_R[0]     ;        ; 18.967 ; 18.967 ;        ;
; DPDT_SW[17] ; VGA_R[1]     ;        ; 18.621 ; 18.621 ;        ;
; DPDT_SW[17] ; VGA_R[2]     ;        ; 18.912 ; 18.912 ;        ;
; DPDT_SW[17] ; VGA_R[3]     ;        ; 18.590 ; 18.590 ;        ;
; DPDT_SW[17] ; VGA_R[4]     ;        ; 18.352 ; 18.352 ;        ;
; DPDT_SW[17] ; VGA_R[5]     ;        ; 18.241 ; 18.241 ;        ;
; DPDT_SW[17] ; VGA_R[6]     ;        ; 18.713 ; 18.713 ;        ;
; DPDT_SW[17] ; VGA_R[7]     ;        ; 17.641 ; 17.641 ;        ;
; DPDT_SW[17] ; VGA_R[8]     ;        ; 18.532 ; 18.532 ;        ;
; DPDT_SW[17] ; VGA_R[9]     ;        ; 17.408 ; 17.408 ;        ;
; KEY[0]      ; LED_GREEN[0] ; 12.794 ;        ;        ; 12.794 ;
; KEY[0]      ; LED_GREEN[1] ; 12.794 ;        ;        ; 12.794 ;
; KEY[1]      ; LED_GREEN[2] ; 11.322 ;        ;        ; 11.322 ;
; KEY[1]      ; LED_GREEN[3] ; 11.322 ;        ;        ; 11.322 ;
; KEY[2]      ; LED_GREEN[4] ; 10.886 ;        ;        ; 10.886 ;
; KEY[2]      ; LED_GREEN[5] ; 10.876 ;        ;        ; 10.876 ;
; KEY[3]      ; LED_GREEN[6] ; 10.463 ;        ;        ; 10.463 ;
; KEY[3]      ; LED_GREEN[7] ; 10.413 ;        ;        ; 10.413 ;
+-------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 4.776 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 4.776 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 4.806 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 4.806 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 4.792 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 4.792 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 4.792 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 4.792 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 5.248 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 5.218 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 5.248 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 5.248 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 5.249 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 5.249 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 5.259 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 5.259 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 5.235 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                       ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 4.776 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 4.776 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 4.806 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 4.806 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 4.792 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 4.792 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 4.792 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 4.792 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 5.248 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 5.218 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 5.248 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 5.248 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 5.249 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 5.249 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 5.259 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 5.259 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 5.235 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 4.776     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 4.776     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 4.806     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 4.806     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 4.792     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 4.792     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 4.792     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 4.792     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 5.248     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 5.218     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 5.248     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 5.248     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 5.249     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 5.249     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 5.259     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 5.259     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 5.235     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 4.776     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 4.776     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 4.806     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 4.806     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 4.792     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 4.792     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 4.792     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 4.792     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 5.248     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 5.218     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 5.248     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 5.248     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 5.249     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 5.249     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 5.259     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 5.259     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 5.235     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 6.190  ; 0.000         ;
; OSC_50                                                                    ; 17.918 ; 0.000         ;
; TD_CLK                                                                    ; 31.449 ; 0.000         ;
; OSC_27                                                                    ; 32.289 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 52.243 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                            ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; OSC_27                                                                    ; -0.061 ; -0.085        ;
; TD_CLK                                                                    ; 0.024  ; 0.000         ;
; OSC_50                                                                    ; 0.215  ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.215  ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.215  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                        ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 3.727  ; 0.000         ;
; OSC_27                                                                    ; 17.591 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                        ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; OSC_27                                                                    ; 0.881 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 5.210 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.249  ; 0.000         ;
; OSC_50                                                                    ; 9.000  ; 0.000         ;
; TD_CLK                                                                    ; 16.138 ; 0.000         ;
; OSC_27                                                                    ; 16.391 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 25.851 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                           ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 6.190 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 3.108      ;
; 6.218 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 3.078      ;
; 6.242 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.003      ; 3.052      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.001      ; 3.022      ;
; 6.296 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.991      ;
; 6.296 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.991      ;
; 6.296 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.991      ;
; 6.296 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.991      ;
; 6.309 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 2.987      ;
; 6.309 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 2.987      ;
; 6.309 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 2.987      ;
; 6.309 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 2.987      ;
; 6.325 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.002      ; 2.968      ;
; 6.325 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.002      ; 2.968      ;
; 6.325 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.002      ; 2.968      ;
; 6.325 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.002      ; 2.968      ;
; 6.326 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 2.974      ;
; 6.337 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.006      ; 2.960      ;
; 6.337 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 2.951      ;
; 6.337 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 2.951      ;
; 6.337 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 2.951      ;
; 6.337 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 2.951      ;
; 6.343 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.015      ; 2.963      ;
; 6.343 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.015      ; 2.963      ;
; 6.343 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.015      ; 2.963      ;
; 6.343 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.015      ; 2.963      ;
; 6.346 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 2.954      ;
; 6.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.006     ; 2.932      ;
; 6.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.006     ; 2.932      ;
; 6.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.006     ; 2.932      ;
; 6.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.006     ; 2.932      ;
; 6.354 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 2.944      ;
; 6.356 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.006      ; 2.941      ;
; 6.356 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.006      ; 2.941      ;
; 6.356 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.006      ; 2.941      ;
; 6.360 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.021      ; 2.952      ;
; 6.360 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.021      ; 2.952      ;
; 6.360 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.021      ; 2.952      ;
; 6.360 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.021      ; 2.952      ;
; 6.360 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 2.940      ;
; 6.362 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 2.938      ;
; 6.365 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.004      ; 2.930      ;
; 6.367 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 2.929      ;
; 6.368 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 2.928      ;
; 6.374 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 2.924      ;
; 6.374 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.917      ;
; 6.374 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.917      ;
; 6.374 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.917      ;
; 6.375 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 2.913      ;
; 6.375 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 2.913      ;
; 6.375 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 2.913      ;
; 6.375 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 2.913      ;
; 6.377 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.002     ; 2.912      ;
; 6.377 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.002     ; 2.912      ;
; 6.377 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.002     ; 2.912      ;
; 6.377 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.002     ; 2.912      ;
; 6.379 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 2.919      ;
; 6.383 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.006     ; 2.902      ;
; 6.383 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.006     ; 2.902      ;
; 6.383 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.006     ; 2.902      ;
; 6.383 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.006     ; 2.902      ;
; 6.387 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 2.913      ;
; 6.387 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 2.913      ;
; 6.387 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 2.913      ;
; 6.388 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 2.910      ;
; 6.390 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 2.908      ;
; 6.394 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.893      ;
; 6.394 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.893      ;
; 6.394 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.893      ;
; 6.394 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.004     ; 2.893      ;
; 6.395 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 2.903      ;
; 6.397 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 2.903      ;
; 6.400 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 2.898      ;
; 6.404 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.007      ; 2.894      ;
; 6.407 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 2.889      ;
; 6.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.002      ; 2.885      ;
; 6.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.002      ; 2.885      ;
; 6.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.002      ; 2.885      ;
; 6.409 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.881      ;
; 6.409 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.881      ;
; 6.409 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.881      ;
; 6.409 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.881      ;
; 6.409 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.881      ;
; 6.409 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.881      ;
; 6.409 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.881      ;
; 6.409 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.881      ;
; 6.409 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 2.881      ;
; 6.409 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.009      ; 2.891      ;
; 6.410 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.005      ; 2.886      ;
; 6.411 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.001      ; 2.881      ;
; 6.411 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.001      ; 2.881      ;
; 6.411 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.001      ; 2.881      ;
; 6.411 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.015      ; 2.895      ;
; 6.411 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.015      ; 2.895      ;
; 6.411 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.015      ; 2.895      ;
; 6.411 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.015      ; 2.895      ;
; 6.414 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 2.874      ;
; 6.414 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 2.874      ;
; 6.414 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 2.874      ;
; 6.414 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.003     ; 2.874      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OSC_50'                                                                                                       ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 17.918 ; counter_ones[0]         ; counter_ones[25]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.114      ;
; 17.934 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.098      ;
; 17.934 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.098      ;
; 17.934 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.098      ;
; 17.934 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.098      ;
; 17.934 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.098      ;
; 17.934 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.098      ;
; 17.934 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.098      ;
; 17.934 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.098      ;
; 17.934 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.098      ;
; 17.934 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.098      ;
; 17.934 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.098      ;
; 17.966 ; counter_ones[1]         ; counter_ones[25]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.066      ;
; 17.980 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.052      ;
; 17.980 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.052      ;
; 17.980 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.052      ;
; 17.980 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.052      ;
; 17.980 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.052      ;
; 17.980 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.052      ;
; 17.980 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.052      ;
; 17.980 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.052      ;
; 17.980 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.052      ;
; 17.980 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.052      ;
; 17.980 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.052      ;
; 17.987 ; counter_ones[2]         ; counter_ones[25]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.045      ;
; 17.988 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.044      ;
; 18.022 ; counter_ones[3]         ; counter_ones[25]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.010      ;
; 18.025 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.007      ;
; 18.025 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.007      ;
; 18.025 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.007      ;
; 18.025 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.007      ;
; 18.025 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.007      ;
; 18.025 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.007      ;
; 18.025 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.007      ;
; 18.025 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.007      ;
; 18.025 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.007      ;
; 18.025 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.007      ;
; 18.025 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.007      ;
; 18.059 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.967      ;
; 18.059 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.967      ;
; 18.059 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.967      ;
; 18.059 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.967      ;
; 18.059 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.967      ;
; 18.059 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.967      ;
; 18.059 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.967      ;
; 18.059 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.967      ;
; 18.059 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.967      ;
; 18.059 ; Reset_Delay:u3|Cont[12] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.967      ;
; 18.074 ; counter_ones[4]         ; counter_ones[25]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.958      ;
; 18.080 ; counter_ones[0]         ; counter_ones[22]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.002      ; 1.954      ;
; 18.105 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.921      ;
; 18.105 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.921      ;
; 18.105 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.921      ;
; 18.105 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.921      ;
; 18.105 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.921      ;
; 18.105 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.921      ;
; 18.105 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.921      ;
; 18.105 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.921      ;
; 18.105 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.921      ;
; 18.105 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.921      ;
; 18.113 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.913      ;
; 18.113 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.913      ;
; 18.113 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.913      ;
; 18.113 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.913      ;
; 18.113 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.913      ;
; 18.113 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.913      ;
; 18.113 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.913      ;
; 18.113 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.913      ;
; 18.113 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.913      ;
; 18.113 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.913      ;
; 18.128 ; counter_ones[1]         ; counter_ones[22]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.002      ; 1.906      ;
; 18.138 ; counter_ones[25]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.002      ; 1.896      ;
; 18.138 ; counter_ones[0]         ; counter_ones[21]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 1.897      ;
; 18.140 ; counter_ones[5]         ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.002      ; 1.894      ;
; 18.145 ; counter_ones[4]         ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.002      ; 1.889      ;
; 18.149 ; counter_ones[2]         ; counter_ones[22]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.002      ; 1.885      ;
; 18.150 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.876      ;
; 18.150 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.876      ;
; 18.150 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.876      ;
; 18.150 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.876      ;
; 18.150 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.876      ;
; 18.150 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.876      ;
; 18.150 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.876      ;
; 18.150 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.876      ;
; 18.150 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.876      ;
; 18.150 ; Reset_Delay:u3|Cont[15] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.876      ;
; 18.151 ; counter_ones[5]         ; counter_ones[25]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.881      ;
; 18.157 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 1.881      ;
; 18.157 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 1.881      ;
; 18.157 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 1.881      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 31.449 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]       ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 5.620      ;
; 31.486 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]     ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 5.583      ;
; 31.506 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]           ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 5.563      ;
; 31.574 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]           ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 5.495      ;
; 31.613 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]           ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 5.456      ;
; 31.806 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]           ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.463      ; 5.726      ;
; 31.866 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]       ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.034     ; 5.169      ;
; 31.903 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]     ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.034     ; 5.132      ;
; 31.923 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]           ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.034     ; 5.112      ;
; 31.935 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]       ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.034     ; 5.100      ;
; 31.972 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]     ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.034     ; 5.063      ;
; 31.991 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]           ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.034     ; 5.044      ;
; 31.992 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]           ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.034     ; 5.043      ;
; 32.030 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]           ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.034     ; 5.005      ;
; 32.044 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]       ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 5.005      ;
; 32.046 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]       ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 5.003      ;
; 32.048 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]       ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 5.001      ;
; 32.060 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]           ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.034     ; 4.975      ;
; 32.081 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]     ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.968      ;
; 32.083 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]     ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.966      ;
; 32.085 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]     ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.964      ;
; 32.099 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]           ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.034     ; 4.936      ;
; 32.101 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]           ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.948      ;
; 32.103 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]           ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.946      ;
; 32.105 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]           ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.944      ;
; 32.169 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]           ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.880      ;
; 32.171 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]           ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.878      ;
; 32.172 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]       ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.877      ;
; 32.173 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]       ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.876      ;
; 32.173 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]       ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.876      ;
; 32.173 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]           ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.876      ;
; 32.208 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]           ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.841      ;
; 32.209 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]     ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.840      ;
; 32.210 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]           ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.839      ;
; 32.210 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]     ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.839      ;
; 32.210 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]     ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.839      ;
; 32.212 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]           ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.837      ;
; 32.223 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]           ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.429      ; 5.275      ;
; 32.229 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]           ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.820      ;
; 32.230 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]           ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.819      ;
; 32.230 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]           ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.819      ;
; 32.292 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]           ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.429      ; 5.206      ;
; 32.297 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]           ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.752      ;
; 32.298 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]           ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.751      ;
; 32.298 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]           ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.751      ;
; 32.336 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]           ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.713      ;
; 32.337 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]           ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.712      ;
; 32.337 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]           ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.020     ; 4.712      ;
; 32.401 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]           ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.443      ; 5.111      ;
; 32.403 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]           ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.443      ; 5.109      ;
; 32.405 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]           ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.443      ; 5.107      ;
; 32.529 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]           ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.443      ; 4.983      ;
; 32.530 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]           ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.443      ; 4.982      ;
; 32.530 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]           ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.443      ; 4.982      ;
; 32.906 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]       ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.491      ; 4.654      ;
; 33.323 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]       ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.457      ; 4.203      ;
; 33.392 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]       ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.457      ; 4.134      ;
; 33.501 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]       ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.471      ; 4.039      ;
; 33.503 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]       ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.471      ; 4.037      ;
; 33.505 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]       ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.471      ; 4.035      ;
; 33.629 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]       ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.471      ; 3.911      ;
; 33.630 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]       ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.471      ; 3.910      ;
; 33.630 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]       ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.471      ; 3.910      ;
; 33.751 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]       ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.491      ; 3.809      ;
; 34.168 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]       ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.457      ; 3.358      ;
; 34.237 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]       ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.457      ; 3.289      ;
; 34.301 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.238      ; 3.006      ;
; 34.302 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.238      ; 3.005      ;
; 34.346 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]       ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.471      ; 3.194      ;
; 34.348 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]       ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.471      ; 3.192      ;
; 34.350 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]       ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.471      ; 3.190      ;
; 34.354 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.715      ;
; 34.355 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.714      ;
; 34.401 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.238      ; 2.906      ;
; 34.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.238      ; 2.905      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.269      ; 2.897      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.267      ; 2.895      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.269      ; 2.897      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.269      ; 2.897      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.269      ; 2.897      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.269      ; 2.897      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.269      ; 2.897      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.269      ; 2.897      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.269      ; 2.897      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.269      ; 2.897      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.269      ; 2.897      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.267      ; 2.895      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.267      ; 2.895      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.267      ; 2.895      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.267      ; 2.895      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.267      ; 2.895      ;
; 34.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.267      ; 2.895      ;
; 34.418 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.238      ; 2.889      ;
; 34.419 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.238      ; 2.888      ;
; 34.454 ; ITU_656_Decoder:u4|Cont[12]                                                                                                                  ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.615      ;
; 34.461 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.031      ; 2.606      ;
; 34.461 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.029      ; 2.604      ;
; 34.461 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.031      ; 2.606      ;
; 34.461 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.031      ; 2.606      ;
; 34.461 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.031      ; 2.606      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OSC_27'                                                                                                           ;
+--------+-----------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[245] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[244] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[243] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[242] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[241] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[240] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line8[239] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[617] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[616] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[615] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[614] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[613] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[612] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[611] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[610] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.289 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line7[609] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.782      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[245] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[244] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[243] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[242] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[241] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[240] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line8[239] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[617] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[616] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[615] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[614] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[613] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[612] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[611] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[610] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.296 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line7[609] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.775      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[245] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[244] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[243] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[242] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[241] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[240] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line8[239] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[617] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[616] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[615] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[614] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[613] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[612] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[611] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[610] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.305 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line7[609] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.766      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[245] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[244] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[243] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[242] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[241] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[240] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line8[239] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[617] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[616] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[615] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[614] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[613] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[612] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[611] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[610] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.329 ; VGA_Ctrl:u9|H_Cont[5] ; buffer11:delayer_b|line7[609] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.742      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[245] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[244] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[243] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[242] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[241] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[240] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line8[239] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[617] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[616] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[615] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[614] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[613] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[612] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[611] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[610] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.353 ; VGA_Ctrl:u9|H_Cont[6] ; buffer11:delayer_b|line7[609] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.718      ;
; 32.366 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line2[639] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.704      ;
; 32.366 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line1[632] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.704      ;
; 32.366 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line1[631] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.704      ;
; 32.366 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line1[630] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.704      ;
; 32.366 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line1[629] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.704      ;
; 32.367 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line1[628] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.704      ;
; 32.373 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line2[639] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.697      ;
; 32.373 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line1[632] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.697      ;
; 32.373 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line1[631] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.697      ;
; 32.373 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line1[630] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.697      ;
; 32.373 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line1[629] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.697      ;
; 32.374 ; VGA_Ctrl:u9|H_Cont[4] ; buffer11:delayer_b|line1[628] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.697      ;
; 32.382 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line2[639] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.688      ;
; 32.382 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line1[632] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.688      ;
; 32.382 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line1[631] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.688      ;
; 32.382 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line1[630] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.688      ;
; 32.382 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line1[629] ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 4.688      ;
; 32.383 ; VGA_Ctrl:u9|H_Cont[2] ; buffer11:delayer_b|line1[628] ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 4.688      ;
; 32.389 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[335] ; OSC_27       ; OSC_27      ; 37.037       ; 0.005      ; 4.685      ;
; 32.389 ; VGA_Ctrl:u9|H_Cont[3] ; buffer11:delayer_b|line4[334] ; OSC_27       ; OSC_27      ; 37.037       ; 0.005      ; 4.685      ;
+--------+-----------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 52.243 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.492      ;
; 52.243 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.492      ;
; 52.243 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.492      ;
; 52.243 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.492      ;
; 52.243 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.492      ;
; 52.243 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.492      ;
; 52.243 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.492      ;
; 52.243 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.492      ;
; 52.243 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.492      ;
; 52.268 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.467      ;
; 52.268 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.467      ;
; 52.268 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.467      ;
; 52.268 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.467      ;
; 52.268 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.467      ;
; 52.268 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.467      ;
; 52.268 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.467      ;
; 52.268 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.467      ;
; 52.268 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.467      ;
; 52.323 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.412      ;
; 52.323 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.412      ;
; 52.323 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.412      ;
; 52.323 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.412      ;
; 52.323 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.412      ;
; 52.323 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.412      ;
; 52.323 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.412      ;
; 52.323 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.412      ;
; 52.323 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.412      ;
; 52.358 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.377      ;
; 52.358 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.377      ;
; 52.358 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.377      ;
; 52.358 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.377      ;
; 52.358 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.377      ;
; 52.358 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.377      ;
; 52.358 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.377      ;
; 52.358 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.377      ;
; 52.358 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.377      ;
; 52.561 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.174      ;
; 52.561 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.174      ;
; 52.561 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.174      ;
; 52.561 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.174      ;
; 52.561 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.174      ;
; 52.561 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.174      ;
; 52.561 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.174      ;
; 52.561 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.174      ;
; 52.561 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.174      ;
; 52.596 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.139      ;
; 52.621 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.114      ;
; 52.626 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.109      ;
; 52.626 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.109      ;
; 52.626 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.109      ;
; 52.626 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.109      ;
; 52.626 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.109      ;
; 52.626 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.109      ;
; 52.626 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.109      ;
; 52.626 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.109      ;
; 52.626 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.109      ;
; 52.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.061      ;
; 52.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.061      ;
; 52.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.061      ;
; 52.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.061      ;
; 52.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.061      ;
; 52.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.061      ;
; 52.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.061      ;
; 52.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.061      ;
; 52.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.061      ;
; 52.676 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.059      ;
; 52.711 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.024      ;
; 52.853 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.882      ;
; 52.853 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.882      ;
; 52.853 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.882      ;
; 52.853 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.882      ;
; 52.853 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.882      ;
; 52.853 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.882      ;
; 52.853 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.882      ;
; 52.853 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.882      ;
; 52.853 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.882      ;
; 52.914 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.821      ;
; 52.969 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.766      ;
; 52.969 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.766      ;
; 52.969 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.766      ;
; 52.969 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.766      ;
; 52.969 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.766      ;
; 52.969 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.766      ;
; 52.969 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.766      ;
; 52.969 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.766      ;
; 52.969 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.766      ;
; 52.979 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.756      ;
; 53.027 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.708      ;
; 53.133 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.602      ;
; 53.203 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.532      ;
; 53.204 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.531      ;
; 53.206 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.529      ;
; 53.206 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.529      ;
; 53.208 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.527      ;
; 53.323 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.412      ;
; 53.323 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.412      ;
; 53.325 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.410      ;
; 53.326 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.409      ;
; 53.327 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.408      ;
; 53.368 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.367      ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.061 ; buffer11:delayer_g|line10[639]                                                                                                              ; buffer11:delayer_g|line11[0]                                                                                                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.485      ; 0.576      ;
; -0.024 ; buffer11:delayer_g|line8[639]                                                                                                               ; buffer11:delayer_g|line9[0]                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.437      ; 0.565      ;
; 0.007  ; buffer11:delayer_g|line9[639]                                                                                                               ; buffer11:delayer_g|line10[0]                                                                                                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.331      ; 0.490      ;
; 0.078  ; buffer11:delayer_b|line6[639]                                                                                                               ; buffer11:delayer_b|line7[0]                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.344      ; 0.574      ;
; 0.082  ; buffer11:delayer_b|line4[639]                                                                                                               ; buffer11:delayer_b|line5[0]                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.450      ; 0.684      ;
; 0.185  ; buffer11:delayer_r|line9[639]                                                                                                               ; buffer11:delayer_r|line10[0]                                                                                                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.247      ; 0.584      ;
; 0.215  ; VGA_Ctrl:u9|oVGA_HS                                                                                                                         ; VGA_Ctrl:u9|oVGA_HS                                                                                                                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; jump_flag_ctrl                                                                                                                              ; jump_flag_ctrl                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_jump[0]                                                                                                                             ; counter_jump[0]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; BTN_a                                                                                                                                       ; BTN_a                                                                                                                                       ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; buffer11:delayer_g|line10[591]                                                                                                              ; buffer11:delayer_g|line10[592]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[588]                                                                                                              ; buffer11:delayer_g|line11[589]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[572]                                                                                                              ; buffer11:delayer_g|line11[573]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[540]                                                                                                              ; buffer11:delayer_g|line11[541]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[508]                                                                                                              ; buffer11:delayer_g|line11[509]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[492]                                                                                                              ; buffer11:delayer_g|line11[493]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[476]                                                                                                              ; buffer11:delayer_g|line11[477]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line10[460]                                                                                                              ; buffer11:delayer_g|line10[461]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[461]                                                                                                              ; buffer11:delayer_g|line11[462]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line10[444]                                                                                                              ; buffer11:delayer_g|line10[445]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line10[428]                                                                                                              ; buffer11:delayer_g|line10[429]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line10[412]                                                                                                              ; buffer11:delayer_g|line10[413]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[413]                                                                                                              ; buffer11:delayer_g|line11[414]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line10[396]                                                                                                              ; buffer11:delayer_g|line10[397]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line10[380]                                                                                                              ; buffer11:delayer_g|line10[381]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[381]                                                                                                              ; buffer11:delayer_g|line11[382]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[345]                                                                                                              ; buffer11:delayer_g|line11[346]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line10[332]                                                                                                              ; buffer11:delayer_g|line10[333]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[327]                                                                                                              ; buffer11:delayer_g|line11[328]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line10[300]                                                                                                              ; buffer11:delayer_g|line10[301]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[295]                                                                                                              ; buffer11:delayer_g|line11[296]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line10[284]                                                                                                              ; buffer11:delayer_g|line10[285]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[279]                                                                                                              ; buffer11:delayer_g|line11[280]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[263]                                                                                                              ; buffer11:delayer_g|line11[264]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[246]                                                                                                              ; buffer11:delayer_g|line11[247]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line10[231]                                                                                                              ; buffer11:delayer_g|line10[232]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[230]                                                                                                              ; buffer11:delayer_g|line11[231]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[213]                                                                                                              ; buffer11:delayer_g|line11[214]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[181]                                                                                                              ; buffer11:delayer_g|line11[182]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line10[145]                                                                                                              ; buffer11:delayer_g|line10[146]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line10[129]                                                                                                              ; buffer11:delayer_g|line10[130]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[133]                                                                                                              ; buffer11:delayer_g|line11[134]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line10[101]                                                                                                              ; buffer11:delayer_g|line10[102]                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line11[68]                                                                                                               ; buffer11:delayer_g|line11[69]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[613]                                                                                                               ; buffer11:delayer_g|line9[614]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[501]                                                                                                               ; buffer11:delayer_g|line9[502]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[462]                                                                                                               ; buffer11:delayer_g|line9[463]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[446]                                                                                                               ; buffer11:delayer_g|line9[447]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[398]                                                                                                               ; buffer11:delayer_g|line9[399]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[382]                                                                                                               ; buffer11:delayer_g|line9[383]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[318]                                                                                                               ; buffer11:delayer_g|line9[319]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[286]                                                                                                               ; buffer11:delayer_g|line9[287]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[227]                                                                                                               ; buffer11:delayer_g|line9[228]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[211]                                                                                                               ; buffer11:delayer_g|line9[212]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[195]                                                                                                               ; buffer11:delayer_g|line9[196]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[163]                                                                                                               ; buffer11:delayer_g|line9[164]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[147]                                                                                                               ; buffer11:delayer_g|line9[148]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line9[115]                                                                                                               ; buffer11:delayer_g|line9[116]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line8[583]                                                                                                               ; buffer11:delayer_g|line8[584]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line8[544]                                                                                                               ; buffer11:delayer_g|line8[545]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line8[344]                                                                                                               ; buffer11:delayer_g|line8[345]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line8[312]                                                                                                               ; buffer11:delayer_g|line8[313]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line8[223]                                                                                                               ; buffer11:delayer_g|line8[224]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line8[191]                                                                                                               ; buffer11:delayer_g|line8[192]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line8[171]                                                                                                               ; buffer11:delayer_g|line8[172]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line8[163]                                                                                                               ; buffer11:delayer_g|line8[164]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line8[147]                                                                                                               ; buffer11:delayer_g|line8[148]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line8[115]                                                                                                               ; buffer11:delayer_g|line8[116]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line8[99]                                                                                                                ; buffer11:delayer_g|line8[100]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line8[83]                                                                                                                ; buffer11:delayer_g|line8[84]                                                                                                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line7[520]                                                                                                               ; buffer11:delayer_g|line7[521]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line7[468]                                                                                                               ; buffer11:delayer_g|line7[469]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line7[404]                                                                                                               ; buffer11:delayer_g|line7[405]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line7[388]                                                                                                               ; buffer11:delayer_g|line7[389]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line7[356]                                                                                                               ; buffer11:delayer_g|line7[357]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line7[324]                                                                                                               ; buffer11:delayer_g|line7[325]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line7[308]                                                                                                               ; buffer11:delayer_g|line7[309]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line7[276]                                                                                                               ; buffer11:delayer_g|line7[277]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line7[260]                                                                                                               ; buffer11:delayer_g|line7[261]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; buffer11:delayer_g|line7[165]                                                                                                               ; buffer11:delayer_g|line7[166]                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.024 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.230      ; 0.406      ;
; 0.047 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[4]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.362      ; 0.561      ;
; 0.072 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.230      ; 0.454      ;
; 0.207 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.269      ; 0.614      ;
; 0.208 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.269      ; 0.615      ;
; 0.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.269      ; 0.617      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.223 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.253      ; 0.614      ;
; 0.228 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.463      ; 0.843      ;
; 0.237 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[8]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ITU_656_Decoder:u4|Field                                                                                                                                        ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Window[8]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.072      ; 0.471      ;
; 0.248 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.072      ; 0.476      ;
; 0.252 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[2]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.404      ;
; 0.256 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.408      ;
; 0.265 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.420      ; 0.823      ;
; 0.283 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.420      ; 0.841      ;
; 0.296 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.448      ;
; 0.316 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[9]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.003      ; 0.471      ;
; 0.318 ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.005      ; 0.475      ;
; 0.321 ; ITU_656_Decoder:u4|Cr[1]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.002      ; 0.475      ;
; 0.324 ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; ITU_656_Decoder:u4|Window[23]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.005      ; 0.481      ;
; 0.325 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.374      ; 0.837      ;
; 0.326 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.005      ; 0.485      ;
; 0.331 ; ITU_656_Decoder:u4|Window[3]                                                                                                                                    ; ITU_656_Decoder:u4|Window[11]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.005      ; 0.488      ;
; 0.334 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.374      ; 0.846      ;
; 0.340 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                         ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.010     ; 0.482      ;
; 0.348 ; ITU_656_Decoder:u4|Cb[3]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.016      ; 0.516      ;
; 0.358 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; ITU_656_Decoder:u4|Cr[4]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.016      ; 0.527      ;
; 0.359 ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; ITU_656_Decoder:u4|Field                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.524      ;
; 0.377 ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; ITU_656_Decoder:u4|Cb[1]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.002      ; 0.531      ;
; 0.378 ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.530      ;
; 0.404 ; ITU_656_Decoder:u4|Window[8]                                                                                                                                    ; ITU_656_Decoder:u4|Window[16]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.005      ; 0.561      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.030      ; 0.587      ;
; 0.408 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[0]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.030      ; 0.590      ;
; 0.409 ; ITU_656_Decoder:u4|Window[13]                                                                                                                                   ; ITU_656_Decoder:u4|Window[21]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.561      ;
; 0.418 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.404      ; 0.960      ;
; 0.422 ; ITU_656_Decoder:u4|Cr[2]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.016      ; 0.590      ;
; 0.423 ; ITU_656_Decoder:u4|Cr[7]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.016      ; 0.591      ;
; 0.424 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.390      ; 0.952      ;
; 0.427 ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.007      ; 0.572      ;
; 0.428 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.390      ; 0.956      ;
; 0.429 ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.007      ; 0.574      ;
; 0.430 ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.007      ; 0.575      ;
; 0.432 ; ITU_656_Decoder:u4|YCbCr[13]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.007      ; 0.577      ;
; 0.434 ; ITU_656_Decoder:u4|YCbCr[12]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.007      ; 0.579      ;
; 0.434 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.072      ; 0.658      ;
; 0.435 ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.007      ; 0.580      ;
; 0.436 ; ITU_656_Decoder:u4|Cb[0]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.002      ; 0.590      ;
; 0.436 ; ITU_656_Decoder:u4|Cr[3]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.016      ; 0.604      ;
; 0.437 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[6]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.241      ; 0.830      ;
; 0.437 ; ITU_656_Decoder:u4|Cb[4]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.016      ; 0.605      ;
; 0.437 ; ITU_656_Decoder:u4|Cb[2]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.016      ; 0.605      ;
; 0.438 ; ITU_656_Decoder:u4|YCbCr[10]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.007      ; 0.583      ;
; 0.439 ; ITU_656_Decoder:u4|Cr[6]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.016      ; 0.607      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OSC_50'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.215 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.141     ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.141     ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[0]              ; seconds_thousands[0]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[1]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[2]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[3]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; seconds_ones[3]                   ; seconds_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; counter_ones[26]                  ; counter_ones[26]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.395      ;
; 0.253 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.483      ; 0.888      ;
; 0.265 ; seconds_hundreds[3]               ; seconds_hundreds[3]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.417      ;
; 0.315 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.483      ; 0.950      ;
; 0.347 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.483      ; 0.982      ;
; 0.353 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; counter_ones[24]                  ; counter_ones[24]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; seconds_ones[2]                   ; seconds_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter_ones[1]                   ; counter_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; counter_ones[4]                   ; counter_ones[4]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; counter_ones[8]                   ; counter_ones[8]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; counter_ones[10]                  ; counter_ones[10]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; counter_ones[11]                  ; counter_ones[11]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; counter_ones[6]                   ; counter_ones[6]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; seconds_ones[1]                   ; seconds_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.515      ;
; 0.367 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; counter_ones[18]                  ; counter_ones[18]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; counter_ones[16]                  ; counter_ones[16]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; counter_ones[0]                   ; counter_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.483      ; 1.006      ;
; 0.372 ; counter_ones[2]                   ; counter_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; counter_ones[3]                   ; counter_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; counter_ones[5]                   ; counter_ones[5]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; counter_ones[9]                   ; counter_ones[9]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.526      ;
; 0.383 ; seconds_hundreds[2]               ; seconds_hundreds[2]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.535      ;
; 0.388 ; seconds_hundreds[0]               ; seconds_hundreds[0]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.540      ;
; 0.390 ; seconds_thousands[1]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.542      ;
; 0.393 ; seconds_hundreds[1]               ; seconds_hundreds[1]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.545      ;
; 0.395 ; seconds_thousands[1]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.547      ;
; 0.397 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.483      ; 1.032      ;
; 0.398 ; seconds_tens[2]                   ; seconds_tens[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.550      ;
; 0.400 ; seconds_tens[0]                   ; seconds_tens[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.552      ;
; 0.410 ; seconds_tens[3]                   ; seconds_tens[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.562      ;
; 0.412 ; seconds_tens[1]                   ; seconds_tens[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.564      ;
; 0.418 ; counter_ones[11]                  ; counter_ones[25]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.570      ;
; 0.419 ; counter_ones[11]                  ; counter_ones[7]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.571      ;
; 0.430 ; seconds_thousands[0]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.582      ;
; 0.430 ; seconds_thousands[0]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.582      ;
; 0.431 ; seconds_thousands[2]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.583      ;
; 0.437 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.483      ; 1.072      ;
; 0.440 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.593      ;
; 0.441 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.483      ; 1.076      ;
; 0.450 ; seconds_ones[0]                   ; seconds_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.602      ;
; 0.472 ; counter_ones[9]                   ; counter_ones[25]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.624      ;
; 0.473 ; counter_ones[9]                   ; counter_ones[7]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.625      ;
; 0.491 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; seconds_ones[2]                   ; seconds_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[0]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[3]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|command:command1|SA[1]                                                                                                                   ; Sdram_Control_4Port:u6|SA[1]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[4]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.409      ;
; 0.265 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.417      ;
; 0.266 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.418      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.256 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.410      ;
; 0.260 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.412      ;
; 0.358 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.510      ;
; 0.362 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.514      ;
; 0.372 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.532      ;
; 0.450 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.602      ;
; 0.500 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.652      ;
; 0.510 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.663      ;
; 0.517 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.671      ;
; 0.535 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.687      ;
; 0.545 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.697      ;
; 0.551 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.708      ;
; 0.570 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.722      ;
; 0.586 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.738      ;
; 0.587 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.739      ;
; 0.588 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.740      ;
; 0.589 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.741      ;
; 0.604 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.756      ;
; 0.605 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.757      ;
; 0.605 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.757      ;
; 0.614 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.766      ;
; 0.621 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.773      ;
; 0.622 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.774      ;
; 0.623 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.775      ;
; 0.640 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.792      ;
; 0.656 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.808      ;
; 0.657 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.809      ;
; 0.658 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.810      ;
; 0.669 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.821      ;
; 0.675 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.827      ;
; 0.691 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.843      ;
; 0.692 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.844      ;
; 0.726 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.878      ;
; 0.727 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.879      ;
; 0.730 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.882      ;
; 0.730 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.882      ;
; 0.730 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.882      ;
; 0.730 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.882      ;
; 0.730 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.882      ;
; 0.730 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.882      ;
; 0.730 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.882      ;
; 0.730 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.882      ;
; 0.761 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.913      ;
; 0.796 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.948      ;
; 0.872 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.024      ;
; 0.907 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.059      ;
; 0.909 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.061      ;
; 0.909 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.061      ;
; 0.909 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.061      ;
; 0.909 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.061      ;
; 0.909 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.061      ;
; 0.909 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.061      ;
; 0.957 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.109      ;
; 0.957 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.109      ;
; 0.957 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.109      ;
; 0.957 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.109      ;
; 0.957 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.109      ;
; 0.962 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.114      ;
; 0.987 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.139      ;
; 1.022 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.174      ;
; 1.022 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.174      ;
; 1.022 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.174      ;
; 1.022 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.174      ;
; 1.225 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.377      ;
; 1.225 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.377      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                       ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 3.727 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.004     ; 0.931      ;
; 3.727 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.004     ; 0.931      ;
; 3.734 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.006     ; 0.922      ;
; 3.734 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.006     ; 0.922      ;
; 3.734 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.006     ; 0.922      ;
; 3.734 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.006     ; 0.922      ;
; 3.734 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.006     ; 0.922      ;
; 3.849 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.814      ;
; 3.849 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.814      ;
; 3.849 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.814      ;
; 3.849 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.814      ;
; 3.849 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.814      ;
; 3.919 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.743      ;
; 3.919 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.743      ;
; 3.919 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.743      ;
; 3.919 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.743      ;
; 3.919 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.743      ;
; 3.919 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.743      ;
; 3.919 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.743      ;
; 3.919 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.743      ;
; 3.919 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.743      ;
; 3.919 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.743      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
; 3.929 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.733      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'OSC_27'                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.591 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; -0.002     ; 0.958      ;
; 17.607 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.004     ; 0.940      ;
; 17.607 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; -0.004     ; 0.940      ;
; 17.607 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; -0.004     ; 0.940      ;
; 17.607 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; -0.004     ; 0.940      ;
; 17.607 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; -0.004     ; 0.940      ;
; 17.735 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.815      ;
; 17.735 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.815      ;
; 17.735 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.815      ;
; 17.735 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.815      ;
; 17.735 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.815      ;
; 17.806 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.745      ;
; 17.806 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.745      ;
; 17.806 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.745      ;
; 17.806 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.745      ;
; 17.806 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.745      ;
; 17.806 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.745      ;
; 17.806 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.745      ;
; 17.806 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.745      ;
; 17.806 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.745      ;
; 17.810 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.741      ;
; 17.810 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.741      ;
; 17.810 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.741      ;
; 17.810 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.741      ;
; 17.810 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.741      ;
; 17.810 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.741      ;
; 17.810 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.741      ;
; 17.810 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.741      ;
; 17.810 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.741      ;
; 17.810 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.741      ;
; 35.829 ; jump_flag_ctrl                                                                                                                   ; counter_jump[24]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 1.233      ;
; 35.829 ; jump_flag_ctrl                                                                                                                   ; counter_jump[16]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 1.233      ;
; 35.829 ; jump_flag_ctrl                                                                                                                   ; counter_jump[17]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 1.233      ;
; 35.829 ; jump_flag_ctrl                                                                                                                   ; counter_jump[18]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 1.233      ;
; 35.829 ; jump_flag_ctrl                                                                                                                   ; counter_jump[23]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 1.233      ;
; 35.829 ; jump_flag_ctrl                                                                                                                   ; counter_jump[21]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 1.233      ;
; 35.829 ; jump_flag_ctrl                                                                                                                   ; counter_jump[20]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 1.233      ;
; 35.829 ; jump_flag_ctrl                                                                                                                   ; counter_jump[19]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 1.233      ;
; 35.829 ; jump_flag_ctrl                                                                                                                   ; counter_jump[15]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 1.233      ;
; 35.829 ; jump_flag_ctrl                                                                                                                   ; counter_jump[22]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 1.233      ;
; 35.829 ; jump_flag_ctrl                                                                                                                   ; counter_jump[14]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 1.233      ;
; 35.829 ; jump_flag_ctrl                                                                                                                   ; counter_jump[26]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 1.233      ;
; 35.829 ; jump_flag_ctrl                                                                                                                   ; counter_jump[25]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 1.233      ;
; 35.957 ; jump_flag_ctrl                                                                                                                   ; counter_jump[8]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.111      ;
; 35.957 ; jump_flag_ctrl                                                                                                                   ; counter_jump[7]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.111      ;
; 35.957 ; jump_flag_ctrl                                                                                                                   ; counter_jump[4]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.111      ;
; 35.957 ; jump_flag_ctrl                                                                                                                   ; counter_jump[3]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.111      ;
; 35.957 ; jump_flag_ctrl                                                                                                                   ; counter_jump[1]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.111      ;
; 35.957 ; jump_flag_ctrl                                                                                                                   ; counter_jump[2]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.111      ;
; 35.957 ; jump_flag_ctrl                                                                                                                   ; counter_jump[6]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.111      ;
; 35.957 ; jump_flag_ctrl                                                                                                                   ; counter_jump[11]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.111      ;
; 35.957 ; jump_flag_ctrl                                                                                                                   ; counter_jump[12]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.111      ;
; 35.957 ; jump_flag_ctrl                                                                                                                   ; counter_jump[5]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.111      ;
; 35.957 ; jump_flag_ctrl                                                                                                                   ; counter_jump[9]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.111      ;
; 35.957 ; jump_flag_ctrl                                                                                                                   ; counter_jump[10]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.111      ;
; 35.957 ; jump_flag_ctrl                                                                                                                   ; counter_jump[13]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.111      ;
; 36.036 ; jump_flag_ctrl                                                                                                                   ; jump_flag_ctrl                                                                                                                               ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 1.033      ;
; 36.036 ; jump_flag_ctrl                                                                                                                   ; counter_jump[0]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 1.033      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'OSC_27'                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.881  ; jump_flag_ctrl                                                                                                                   ; jump_flag_ctrl                                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.033      ;
; 0.881  ; jump_flag_ctrl                                                                                                                   ; counter_jump[0]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.033      ;
; 0.960  ; jump_flag_ctrl                                                                                                                   ; counter_jump[8]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.111      ;
; 0.960  ; jump_flag_ctrl                                                                                                                   ; counter_jump[7]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.111      ;
; 0.960  ; jump_flag_ctrl                                                                                                                   ; counter_jump[4]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.111      ;
; 0.960  ; jump_flag_ctrl                                                                                                                   ; counter_jump[3]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.111      ;
; 0.960  ; jump_flag_ctrl                                                                                                                   ; counter_jump[1]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.111      ;
; 0.960  ; jump_flag_ctrl                                                                                                                   ; counter_jump[2]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.111      ;
; 0.960  ; jump_flag_ctrl                                                                                                                   ; counter_jump[6]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.111      ;
; 0.960  ; jump_flag_ctrl                                                                                                                   ; counter_jump[11]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.111      ;
; 0.960  ; jump_flag_ctrl                                                                                                                   ; counter_jump[12]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.111      ;
; 0.960  ; jump_flag_ctrl                                                                                                                   ; counter_jump[5]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.111      ;
; 0.960  ; jump_flag_ctrl                                                                                                                   ; counter_jump[9]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.111      ;
; 0.960  ; jump_flag_ctrl                                                                                                                   ; counter_jump[10]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.111      ;
; 0.960  ; jump_flag_ctrl                                                                                                                   ; counter_jump[13]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.111      ;
; 1.088  ; jump_flag_ctrl                                                                                                                   ; counter_jump[24]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.233      ;
; 1.088  ; jump_flag_ctrl                                                                                                                   ; counter_jump[16]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.233      ;
; 1.088  ; jump_flag_ctrl                                                                                                                   ; counter_jump[17]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.233      ;
; 1.088  ; jump_flag_ctrl                                                                                                                   ; counter_jump[18]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.233      ;
; 1.088  ; jump_flag_ctrl                                                                                                                   ; counter_jump[23]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.233      ;
; 1.088  ; jump_flag_ctrl                                                                                                                   ; counter_jump[21]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.233      ;
; 1.088  ; jump_flag_ctrl                                                                                                                   ; counter_jump[20]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.233      ;
; 1.088  ; jump_flag_ctrl                                                                                                                   ; counter_jump[19]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.233      ;
; 1.088  ; jump_flag_ctrl                                                                                                                   ; counter_jump[15]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.233      ;
; 1.088  ; jump_flag_ctrl                                                                                                                   ; counter_jump[22]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.233      ;
; 1.088  ; jump_flag_ctrl                                                                                                                   ; counter_jump[14]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.233      ;
; 1.088  ; jump_flag_ctrl                                                                                                                   ; counter_jump[26]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.233      ;
; 1.088  ; jump_flag_ctrl                                                                                                                   ; counter_jump[25]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.007     ; 1.233      ;
; 19.107 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.741      ;
; 19.107 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.741      ;
; 19.107 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.741      ;
; 19.107 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.741      ;
; 19.107 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.741      ;
; 19.107 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.741      ;
; 19.107 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.741      ;
; 19.107 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.741      ;
; 19.107 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.741      ;
; 19.107 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.741      ;
; 19.111 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.745      ;
; 19.111 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.745      ;
; 19.111 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.745      ;
; 19.111 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.745      ;
; 19.111 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.745      ;
; 19.111 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.745      ;
; 19.111 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.745      ;
; 19.111 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.745      ;
; 19.111 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.745      ;
; 19.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.815      ;
; 19.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.815      ;
; 19.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.815      ;
; 19.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.815      ;
; 19.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.815      ;
; 19.310 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.004     ; 0.940      ;
; 19.310 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; -0.004     ; 0.940      ;
; 19.310 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; -0.004     ; 0.940      ;
; 19.310 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; -0.004     ; 0.940      ;
; 19.310 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; -0.004     ; 0.940      ;
; 19.326 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; -0.002     ; 0.958      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                       ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.210 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.733      ;
; 5.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.743      ;
; 5.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.743      ;
; 5.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.743      ;
; 5.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.743      ;
; 5.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.743      ;
; 5.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.743      ;
; 5.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.743      ;
; 5.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.743      ;
; 5.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.743      ;
; 5.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.743      ;
; 5.290 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.814      ;
; 5.290 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.814      ;
; 5.290 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.814      ;
; 5.290 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.814      ;
; 5.290 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.814      ;
; 5.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.006     ; 0.922      ;
; 5.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.006     ; 0.922      ;
; 5.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.006     ; 0.922      ;
; 5.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.006     ; 0.922      ;
; 5.405 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.006     ; 0.922      ;
; 5.412 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.004     ; 0.931      ;
; 5.412 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.004     ; 0.931      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OSC_50'                                                                           ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[10]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[10]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[11]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[11]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[12]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[12]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[13]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[13]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[14]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[14]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[15]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[15]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[16]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[16]                  ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'TD_CLK'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OSC_27'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[0]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[10]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[11]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[12]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[13]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[14]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[15]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[1]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[2]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[3]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[8]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[9]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg0 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg1 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg2 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg3 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg4 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg5 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg6 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg7 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg8 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg9 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg0 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg1 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg2 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg3 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg4 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg5 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg6 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg7 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg8 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg9 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; 3.912 ; 3.912 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; 1.326 ; 1.326 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; 3.912 ; 3.912 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; 3.472 ; 3.472 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; 3.050 ; 3.050 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; 2.788 ; 2.788 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; 2.410 ; 2.410 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; 3.136 ; 3.136 ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; 3.136 ; 3.136 ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; 3.930 ; 3.930 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 3.542 ; 3.542 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 3.585 ; 3.585 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 3.765 ; 3.765 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 3.647 ; 3.647 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 3.566 ; 3.566 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 3.238 ; 3.238 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 3.416 ; 3.416 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 3.541 ; 3.541 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 3.609 ; 3.609 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 3.554 ; 3.554 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 3.694 ; 3.694 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 3.637 ; 3.637 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 3.486 ; 3.486 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 3.760 ; 3.760 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 3.930 ; 3.930 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 3.782 ; 3.782 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 3.233 ; 3.233 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 2.605 ; 2.605 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 2.653 ; 2.653 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 2.836 ; 2.836 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 2.693 ; 2.693 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 3.233 ; 3.233 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 2.702 ; 2.702 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 2.478 ; 2.478 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 2.820 ; 2.820 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; -0.387 ; -0.387 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; -0.387 ; -0.387 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; -3.545 ; -3.545 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; -3.208 ; -3.208 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; -2.787 ; -2.787 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; -2.624 ; -2.624 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; -2.287 ; -2.287 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; -3.016 ; -3.016 ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; -3.016 ; -3.016 ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; -3.118 ; -3.118 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -3.422 ; -3.422 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -3.465 ; -3.465 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -3.645 ; -3.645 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -3.527 ; -3.527 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -3.446 ; -3.446 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -3.118 ; -3.118 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -3.296 ; -3.296 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -3.421 ; -3.421 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -3.489 ; -3.489 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -3.434 ; -3.434 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -3.574 ; -3.574 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -3.517 ; -3.517 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -3.366 ; -3.366 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -3.640 ; -3.640 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -3.810 ; -3.810 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -3.662 ; -3.662 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -1.847 ; -1.847 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -2.186 ; -2.186 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -1.962 ; -1.962 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -2.131 ; -2.131 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -2.015 ; -2.015 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -1.847 ; -1.847 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -2.017 ; -2.017 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -1.875 ; -1.875 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -1.876 ; -1.876 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 4.608  ; 4.608  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 4.608  ; 4.608  ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 5.622  ; 5.622  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 5.385  ; 5.385  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 5.622  ; 5.622  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 5.094  ; 5.094  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 12.978 ; 12.978 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 12.737 ; 12.737 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 12.737 ; 12.737 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 12.978 ; 12.978 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 12.731 ; 12.731 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 12.827 ; 12.827 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 12.769 ; 12.769 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 12.657 ; 12.657 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 12.731 ; 12.731 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 12.467 ; 12.467 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 12.811 ; 12.811 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 6.109  ; 6.109  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.813  ; 2.813  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 12.817 ; 12.817 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 12.531 ; 12.531 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 12.652 ; 12.652 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 12.611 ; 12.611 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 12.669 ; 12.669 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 12.533 ; 12.533 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 12.525 ; 12.525 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 12.427 ; 12.427 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 12.493 ; 12.493 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 12.664 ; 12.664 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 12.817 ; 12.817 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.452  ; 4.452  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 13.065 ; 13.065 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 12.979 ; 12.979 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 13.019 ; 13.019 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 13.065 ; 13.065 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 12.858 ; 12.858 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 12.861 ; 12.861 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 12.834 ; 12.834 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 12.918 ; 12.918 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 12.819 ; 12.819 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 12.898 ; 12.898 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 12.940 ; 12.940 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.813  ; 2.813  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 4.932  ; 4.932  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 4.932  ; 4.932  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 4.913  ; 4.913  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 4.915  ; 4.915  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 4.829  ; 4.829  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 4.830  ; 4.830  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 4.818  ; 4.818  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 4.832  ; 4.832  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 4.297  ; 4.297  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 4.139  ; 4.139  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 4.247  ; 4.247  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 4.133  ; 4.133  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 4.145  ; 4.145  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 4.149  ; 4.149  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 4.135  ; 4.135  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 4.297  ; 4.297  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 4.153  ; 4.153  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 4.148  ; 4.148  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 4.090  ; 4.090  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 4.153  ; 4.153  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 3.903  ; 3.903  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 3.804  ; 3.804  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 3.807  ; 3.807  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 3.770  ; 3.770  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 3.934  ; 3.934  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 3.914  ; 3.914  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 3.827  ; 3.827  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 3.835  ; 3.835  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 3.827  ; 3.827  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 3.804  ; 3.804  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 3.934  ; 3.934  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 3.908  ; 3.908  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 5.616  ; 5.616  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 2.226  ; 2.226  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 1.950  ; 1.950  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 1.967  ; 1.967  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 1.969  ; 1.969  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.226  ; 2.226  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.129  ; 2.129  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.097  ; 2.097  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.196  ; 2.196  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.192  ; 2.192  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.199  ; 2.199  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.204  ; 2.204  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 1.961  ; 1.961  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 1.939  ; 1.939  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.114  ; 2.114  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.114  ; 2.114  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 2.119  ; 2.119  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.703  ; 2.703  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 4.134  ; 4.134  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 3.871  ; 3.871  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 3.797  ; 3.797  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 4.069  ; 4.069  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 4.076  ; 4.076  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 4.037  ; 4.037  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 3.900  ; 3.900  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 3.777  ; 3.777  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.998  ; 3.998  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 4.056  ; 4.056  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 4.064  ; 4.064  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.923  ; 3.923  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.988  ; 3.988  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.873  ; 3.873  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.877  ; 3.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 4.134  ; 4.134  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 4.113  ; 4.113  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 2.827  ; 2.827  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 2.118  ; 2.118  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 2.638  ; 2.638  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 2.122  ; 2.122  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.001  ; 2.001  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 4.608  ; 4.608  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 4.608  ; 4.608  ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 5.094  ; 5.094  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 5.385  ; 5.385  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 5.622  ; 5.622  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 5.094  ; 5.094  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 4.752  ; 4.752  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 5.235  ; 5.235  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 5.232  ; 5.232  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 5.657  ; 5.657  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 5.349  ; 5.349  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 5.176  ; 5.176  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 5.196  ; 5.196  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 4.989  ; 4.989  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 5.023  ; 5.023  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 4.752  ; 4.752  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 4.886  ; 4.886  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 5.388  ; 5.388  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.813  ; 2.813  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 4.911  ; 4.911  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 5.579  ; 5.579  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 5.439  ; 5.439  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 5.587  ; 5.587  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 5.649  ; 5.649  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 5.442  ; 5.442  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 5.559  ; 5.559  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 5.463  ; 5.463  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 5.482  ; 5.482  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 5.251  ; 5.251  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 4.911  ; 4.911  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.452  ; 4.452  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 5.217  ; 5.217  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 5.667  ; 5.667  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 5.725  ; 5.725  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 5.611  ; 5.611  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 5.593  ; 5.593  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 5.547  ; 5.547  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 5.581  ; 5.581  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 5.472  ; 5.472  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 5.377  ; 5.377  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 5.251  ; 5.251  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 5.217  ; 5.217  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.813  ; 2.813  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 4.685  ; 4.685  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 4.806  ; 4.806  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 4.779  ; 4.779  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 4.792  ; 4.792  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 4.696  ; 4.696  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 4.697  ; 4.697  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 4.685  ; 4.685  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 4.699  ; 4.699  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 3.999  ; 3.999  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 4.012  ; 4.012  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 4.120  ; 4.120  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 3.999  ; 3.999  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 4.018  ; 4.018  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 4.018  ; 4.018  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 4.008  ; 4.008  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 4.073  ; 4.073  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 3.643  ; 3.643  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 4.021  ; 4.021  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 3.961  ; 3.961  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 4.026  ; 4.026  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 3.776  ; 3.776  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 3.674  ; 3.674  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 3.680  ; 3.680  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 3.643  ; 3.643  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 3.682  ; 3.682  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 3.792  ; 3.792  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 3.700  ; 3.700  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 3.713  ; 3.713  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 3.700  ; 3.700  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 3.682  ; 3.682  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 3.811  ; 3.811  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 3.781  ; 3.781  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 5.616  ; 5.616  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 1.939  ; 1.939  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 1.950  ; 1.950  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 1.967  ; 1.967  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 1.969  ; 1.969  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.226  ; 2.226  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.129  ; 2.129  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.097  ; 2.097  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.196  ; 2.196  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.192  ; 2.192  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.199  ; 2.199  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.204  ; 2.204  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 1.961  ; 1.961  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 1.939  ; 1.939  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.114  ; 2.114  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.114  ; 2.114  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 2.119  ; 2.119  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.703  ; 2.703  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 2.518  ; 2.518  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 2.518  ; 2.518  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 2.766  ; 2.766  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 2.588  ; 2.588  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 2.772  ; 2.772  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 2.634  ; 2.634  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 2.627  ; 2.627  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 2.556  ; 2.556  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 2.642  ; 2.642  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 2.742  ; 2.742  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 2.816  ; 2.816  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 2.797  ; 2.797  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.085  ; 3.085  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.028  ; 3.028  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 2.939  ; 2.939  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 2.975  ; 2.975  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.046  ; 3.046  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 2.827  ; 2.827  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 2.118  ; 2.118  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 2.638  ; 2.638  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 2.122  ; 2.122  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.001  ; 2.001  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; GPIO_0[26]   ;       ; 2.467 ; 2.467 ;       ;
; DPDT_SW[0]  ; GPIO_0[30]   ;       ; 2.449 ; 2.449 ;       ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 2.318 ;       ;       ; 2.318 ;
; DPDT_SW[2]  ; VGA_B[0]     ; 4.391 ; 4.693 ; 4.693 ; 4.391 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 4.378 ; 4.684 ; 4.684 ; 4.378 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 4.807 ; 4.962 ; 4.962 ; 4.807 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 4.021 ; 4.487 ; 4.487 ; 4.021 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 4.563 ; 4.700 ; 4.700 ; 4.563 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 4.532 ; 4.644 ; 4.644 ; 4.532 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 4.396 ; 4.523 ; 4.523 ; 4.396 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 4.304 ; 4.743 ; 4.743 ; 4.304 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 4.037 ; 4.477 ; 4.477 ; 4.037 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 4.292 ; 4.319 ; 4.319 ; 4.292 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 4.385 ; 4.658 ; 4.658 ; 4.385 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 4.510 ; 4.779 ; 4.779 ; 4.510 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 4.314 ; 4.666 ; 4.666 ; 4.314 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 4.375 ; 4.728 ; 4.728 ; 4.375 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 4.468 ; 4.655 ; 4.655 ; 4.468 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 4.377 ; 4.638 ; 4.638 ; 4.377 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 4.633 ; 4.542 ; 4.542 ; 4.633 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 4.757 ; 4.609 ; 4.609 ; 4.757 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 4.524 ; 4.622 ; 4.622 ; 4.524 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 4.304 ; 4.336 ; 4.336 ; 4.304 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 4.646 ; 4.977 ; 4.977 ; 4.646 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 4.799 ; 4.902 ; 4.902 ; 4.799 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 4.732 ; 5.065 ; 5.065 ; 4.732 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 4.523 ; 4.858 ; 4.858 ; 4.523 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 4.568 ; 4.861 ; 4.861 ; 4.568 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 4.669 ; 4.834 ; 4.834 ; 4.669 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 4.772 ; 4.918 ; 4.918 ; 4.772 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 4.454 ; 4.674 ; 4.674 ; 4.454 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 4.636 ; 4.908 ; 4.908 ; 4.636 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 4.634 ; 4.492 ; 4.492 ; 4.634 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 4.974 ; 4.974 ; 4.974 ; 4.974 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 4.965 ; 4.965 ; 4.965 ; 4.965 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 5.243 ; 5.243 ; 5.243 ; 5.243 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 4.768 ; 4.768 ; 4.768 ; 4.768 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 4.981 ; 4.981 ; 4.981 ; 4.981 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 4.925 ; 4.925 ; 4.925 ; 4.925 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 4.804 ; 4.804 ; 4.804 ; 4.804 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 5.024 ; 5.024 ; 5.024 ; 5.024 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 4.758 ; 4.758 ; 4.758 ; 4.758 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 4.600 ; 4.600 ; 4.600 ; 4.600 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 4.717 ; 4.717 ; 4.717 ; 4.717 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 4.838 ; 4.838 ; 4.838 ; 4.838 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 4.725 ; 4.725 ; 4.725 ; 4.725 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 4.787 ; 4.787 ; 4.787 ; 4.787 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 4.714 ; 4.714 ; 4.714 ; 4.714 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 4.697 ; 4.697 ; 4.697 ; 4.697 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 4.601 ; 4.601 ; 4.601 ; 4.601 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 4.668 ; 4.668 ; 4.668 ; 4.668 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 4.681 ; 4.681 ; 4.681 ; 4.681 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 4.395 ; 4.395 ; 4.395 ; 4.395 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 5.103 ; 5.103 ; 5.103 ; 5.103 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 5.028 ; 5.028 ; 5.028 ; 5.028 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 5.191 ; 5.191 ; 5.191 ; 5.191 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 4.984 ; 4.984 ; 4.984 ; 4.984 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 4.987 ; 4.987 ; 4.987 ; 4.987 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 4.960 ; 4.960 ; 4.960 ; 4.960 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 5.044 ; 5.044 ; 5.044 ; 5.044 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 4.800 ; 4.800 ; 4.800 ; 4.800 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 5.034 ; 5.034 ; 5.034 ; 5.034 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 4.618 ; 4.618 ; 4.618 ; 4.618 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 4.518 ; 4.518 ; 4.518 ; 4.518 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 4.509 ; 4.509 ; 4.509 ; 4.509 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 4.787 ; 4.787 ; 4.787 ; 4.787 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 4.312 ; 4.312 ; 4.312 ; 4.312 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 4.525 ; 4.525 ; 4.525 ; 4.525 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 4.469 ; 4.469 ; 4.469 ; 4.469 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 4.348 ; 4.348 ; 4.348 ; 4.348 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 4.568 ; 4.568 ; 4.568 ; 4.568 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 4.302 ; 4.302 ; 4.302 ; 4.302 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 4.144 ; 4.144 ; 4.144 ; 4.144 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 4.659 ; 4.659 ; 4.659 ; 4.659 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 4.780 ; 4.780 ; 4.780 ; 4.780 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 4.667 ; 4.667 ; 4.667 ; 4.667 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 4.729 ; 4.729 ; 4.729 ; 4.729 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 4.656 ; 4.656 ; 4.656 ; 4.656 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 4.639 ; 4.639 ; 4.639 ; 4.639 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 4.543 ; 4.543 ; 4.543 ; 4.543 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 4.610 ; 4.610 ; 4.610 ; 4.610 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 4.623 ; 4.623 ; 4.623 ; 4.623 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 4.337 ; 4.337 ; 4.337 ; 4.337 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 5.096 ; 5.096 ; 5.096 ; 5.096 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 5.021 ; 5.021 ; 5.021 ; 5.021 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 5.184 ; 5.184 ; 5.184 ; 5.184 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 4.977 ; 4.977 ; 4.977 ; 4.977 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 4.980 ; 4.980 ; 4.980 ; 4.980 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 4.953 ; 4.953 ; 4.953 ; 4.953 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 5.037 ; 5.037 ; 5.037 ; 5.037 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 4.793 ; 4.793 ; 4.793 ; 4.793 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 5.027 ; 5.027 ; 5.027 ; 5.027 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 4.611 ; 4.611 ; 4.611 ; 4.611 ;
; DPDT_SW[7]  ; VGA_B[0]     ;       ; 6.078 ; 6.078 ;       ;
; DPDT_SW[7]  ; VGA_B[1]     ;       ; 6.060 ; 6.060 ;       ;
; DPDT_SW[7]  ; VGA_B[2]     ;       ; 6.371 ; 6.371 ;       ;
; DPDT_SW[7]  ; VGA_B[3]     ;       ; 6.135 ; 6.135 ;       ;
; DPDT_SW[7]  ; VGA_B[4]     ;       ; 6.231 ; 6.231 ;       ;
; DPDT_SW[7]  ; VGA_B[5]     ;       ; 6.173 ; 6.173 ;       ;
; DPDT_SW[7]  ; VGA_B[6]     ;       ; 6.061 ; 6.061 ;       ;
; DPDT_SW[7]  ; VGA_B[7]     ;       ; 6.135 ; 6.135 ;       ;
; DPDT_SW[7]  ; VGA_B[8]     ;       ; 5.871 ; 5.871 ;       ;
; DPDT_SW[7]  ; VGA_B[9]     ;       ; 6.215 ; 6.215 ;       ;
; DPDT_SW[7]  ; VGA_G[0]     ;       ; 5.920 ; 5.920 ;       ;
; DPDT_SW[7]  ; VGA_G[1]     ;       ; 6.041 ; 6.041 ;       ;
; DPDT_SW[7]  ; VGA_G[2]     ;       ; 6.013 ; 6.013 ;       ;
; DPDT_SW[7]  ; VGA_G[3]     ;       ; 6.073 ; 6.073 ;       ;
; DPDT_SW[7]  ; VGA_G[4]     ;       ; 5.918 ; 5.918 ;       ;
; DPDT_SW[7]  ; VGA_G[5]     ;       ; 5.902 ; 5.902 ;       ;
; DPDT_SW[7]  ; VGA_G[6]     ;       ; 5.806 ; 5.806 ;       ;
; DPDT_SW[7]  ; VGA_G[7]     ;       ; 5.873 ; 5.873 ;       ;
; DPDT_SW[7]  ; VGA_G[8]     ;       ; 6.053 ; 6.053 ;       ;
; DPDT_SW[7]  ; VGA_G[9]     ;       ; 6.221 ; 6.221 ;       ;
; DPDT_SW[7]  ; VGA_R[0]     ; 6.377 ;       ;       ; 6.377 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 6.423 ;       ;       ; 6.423 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 6.469 ;       ;       ; 6.469 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 6.262 ;       ;       ; 6.262 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 6.265 ;       ;       ; 6.265 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 6.238 ;       ;       ; 6.238 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 6.322 ;       ;       ; 6.322 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 6.223 ;       ;       ; 6.223 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 6.302 ;       ;       ; 6.302 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 6.344 ;       ;       ; 6.344 ;
; DPDT_SW[8]  ; VGA_B[0]     ;       ; 6.208 ; 6.208 ;       ;
; DPDT_SW[8]  ; VGA_B[1]     ;       ; 6.190 ; 6.190 ;       ;
; DPDT_SW[8]  ; VGA_B[2]     ;       ; 6.501 ; 6.501 ;       ;
; DPDT_SW[8]  ; VGA_B[3]     ;       ; 6.265 ; 6.265 ;       ;
; DPDT_SW[8]  ; VGA_B[4]     ;       ; 6.361 ; 6.361 ;       ;
; DPDT_SW[8]  ; VGA_B[5]     ;       ; 6.303 ; 6.303 ;       ;
; DPDT_SW[8]  ; VGA_B[6]     ;       ; 6.191 ; 6.191 ;       ;
; DPDT_SW[8]  ; VGA_B[7]     ;       ; 6.265 ; 6.265 ;       ;
; DPDT_SW[8]  ; VGA_B[8]     ;       ; 6.001 ; 6.001 ;       ;
; DPDT_SW[8]  ; VGA_B[9]     ;       ; 6.345 ; 6.345 ;       ;
; DPDT_SW[8]  ; VGA_G[0]     ;       ; 6.050 ; 6.050 ;       ;
; DPDT_SW[8]  ; VGA_G[1]     ;       ; 6.171 ; 6.171 ;       ;
; DPDT_SW[8]  ; VGA_G[2]     ;       ; 6.143 ; 6.143 ;       ;
; DPDT_SW[8]  ; VGA_G[3]     ;       ; 6.203 ; 6.203 ;       ;
; DPDT_SW[8]  ; VGA_G[4]     ;       ; 6.048 ; 6.048 ;       ;
; DPDT_SW[8]  ; VGA_G[5]     ;       ; 6.032 ; 6.032 ;       ;
; DPDT_SW[8]  ; VGA_G[6]     ;       ; 5.936 ; 5.936 ;       ;
; DPDT_SW[8]  ; VGA_G[7]     ;       ; 6.003 ; 6.003 ;       ;
; DPDT_SW[8]  ; VGA_G[8]     ;       ; 6.183 ; 6.183 ;       ;
; DPDT_SW[8]  ; VGA_G[9]     ;       ; 6.351 ; 6.351 ;       ;
; DPDT_SW[8]  ; VGA_R[0]     ; 6.507 ;       ;       ; 6.507 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 6.553 ;       ;       ; 6.553 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 6.599 ;       ;       ; 6.599 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 6.392 ;       ;       ; 6.392 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 6.395 ;       ;       ; 6.395 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 6.368 ;       ;       ; 6.368 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 6.452 ;       ;       ; 6.452 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 6.353 ;       ;       ; 6.353 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 6.432 ;       ;       ; 6.432 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 6.474 ;       ;       ; 6.474 ;
; DPDT_SW[9]  ; VGA_B[0]     ;       ; 6.051 ; 6.051 ;       ;
; DPDT_SW[9]  ; VGA_B[1]     ;       ; 6.033 ; 6.033 ;       ;
; DPDT_SW[9]  ; VGA_B[2]     ;       ; 6.344 ; 6.344 ;       ;
; DPDT_SW[9]  ; VGA_B[3]     ;       ; 6.108 ; 6.108 ;       ;
; DPDT_SW[9]  ; VGA_B[4]     ;       ; 6.204 ; 6.204 ;       ;
; DPDT_SW[9]  ; VGA_B[5]     ;       ; 6.146 ; 6.146 ;       ;
; DPDT_SW[9]  ; VGA_B[6]     ;       ; 6.034 ; 6.034 ;       ;
; DPDT_SW[9]  ; VGA_B[7]     ;       ; 6.108 ; 6.108 ;       ;
; DPDT_SW[9]  ; VGA_B[8]     ;       ; 5.844 ; 5.844 ;       ;
; DPDT_SW[9]  ; VGA_B[9]     ;       ; 6.188 ; 6.188 ;       ;
; DPDT_SW[9]  ; VGA_G[0]     ;       ; 5.893 ; 5.893 ;       ;
; DPDT_SW[9]  ; VGA_G[1]     ;       ; 6.014 ; 6.014 ;       ;
; DPDT_SW[9]  ; VGA_G[2]     ;       ; 5.986 ; 5.986 ;       ;
; DPDT_SW[9]  ; VGA_G[3]     ;       ; 6.046 ; 6.046 ;       ;
; DPDT_SW[9]  ; VGA_G[4]     ;       ; 5.891 ; 5.891 ;       ;
; DPDT_SW[9]  ; VGA_G[5]     ;       ; 5.875 ; 5.875 ;       ;
; DPDT_SW[9]  ; VGA_G[6]     ;       ; 5.779 ; 5.779 ;       ;
; DPDT_SW[9]  ; VGA_G[7]     ;       ; 5.846 ; 5.846 ;       ;
; DPDT_SW[9]  ; VGA_G[8]     ;       ; 6.026 ; 6.026 ;       ;
; DPDT_SW[9]  ; VGA_G[9]     ;       ; 6.194 ; 6.194 ;       ;
; DPDT_SW[9]  ; VGA_R[0]     ; 6.350 ;       ;       ; 6.350 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 6.396 ;       ;       ; 6.396 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 6.442 ;       ;       ; 6.442 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 6.235 ;       ;       ; 6.235 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 6.238 ;       ;       ; 6.238 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 6.211 ;       ;       ; 6.211 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 6.295 ;       ;       ; 6.295 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 6.196 ;       ;       ; 6.196 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 6.275 ;       ;       ; 6.275 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 6.317 ;       ;       ; 6.317 ;
; DPDT_SW[10] ; VGA_B[0]     ;       ; 6.311 ; 6.311 ;       ;
; DPDT_SW[10] ; VGA_B[1]     ;       ; 6.293 ; 6.293 ;       ;
; DPDT_SW[10] ; VGA_B[2]     ;       ; 6.604 ; 6.604 ;       ;
; DPDT_SW[10] ; VGA_B[3]     ;       ; 6.368 ; 6.368 ;       ;
; DPDT_SW[10] ; VGA_B[4]     ;       ; 6.464 ; 6.464 ;       ;
; DPDT_SW[10] ; VGA_B[5]     ;       ; 6.406 ; 6.406 ;       ;
; DPDT_SW[10] ; VGA_B[6]     ;       ; 6.294 ; 6.294 ;       ;
; DPDT_SW[10] ; VGA_B[7]     ;       ; 6.368 ; 6.368 ;       ;
; DPDT_SW[10] ; VGA_B[8]     ;       ; 6.104 ; 6.104 ;       ;
; DPDT_SW[10] ; VGA_B[9]     ;       ; 6.448 ; 6.448 ;       ;
; DPDT_SW[10] ; VGA_G[0]     ;       ; 6.153 ; 6.153 ;       ;
; DPDT_SW[10] ; VGA_G[1]     ;       ; 6.274 ; 6.274 ;       ;
; DPDT_SW[10] ; VGA_G[2]     ;       ; 6.246 ; 6.246 ;       ;
; DPDT_SW[10] ; VGA_G[3]     ;       ; 6.306 ; 6.306 ;       ;
; DPDT_SW[10] ; VGA_G[4]     ;       ; 6.151 ; 6.151 ;       ;
; DPDT_SW[10] ; VGA_G[5]     ;       ; 6.135 ; 6.135 ;       ;
; DPDT_SW[10] ; VGA_G[6]     ;       ; 6.039 ; 6.039 ;       ;
; DPDT_SW[10] ; VGA_G[7]     ;       ; 6.106 ; 6.106 ;       ;
; DPDT_SW[10] ; VGA_G[8]     ;       ; 6.286 ; 6.286 ;       ;
; DPDT_SW[10] ; VGA_G[9]     ;       ; 6.454 ; 6.454 ;       ;
; DPDT_SW[10] ; VGA_R[0]     ; 6.610 ;       ;       ; 6.610 ;
; DPDT_SW[10] ; VGA_R[1]     ; 6.656 ;       ;       ; 6.656 ;
; DPDT_SW[10] ; VGA_R[2]     ; 6.702 ;       ;       ; 6.702 ;
; DPDT_SW[10] ; VGA_R[3]     ; 6.495 ;       ;       ; 6.495 ;
; DPDT_SW[10] ; VGA_R[4]     ; 6.498 ;       ;       ; 6.498 ;
; DPDT_SW[10] ; VGA_R[5]     ; 6.471 ;       ;       ; 6.471 ;
; DPDT_SW[10] ; VGA_R[6]     ; 6.555 ;       ;       ; 6.555 ;
; DPDT_SW[10] ; VGA_R[7]     ; 6.456 ;       ;       ; 6.456 ;
; DPDT_SW[10] ; VGA_R[8]     ; 6.535 ;       ;       ; 6.535 ;
; DPDT_SW[10] ; VGA_R[9]     ; 6.577 ;       ;       ; 6.577 ;
; DPDT_SW[11] ; VGA_B[0]     ;       ; 6.254 ; 6.254 ;       ;
; DPDT_SW[11] ; VGA_B[1]     ;       ; 6.236 ; 6.236 ;       ;
; DPDT_SW[11] ; VGA_B[2]     ;       ; 6.547 ; 6.547 ;       ;
; DPDT_SW[11] ; VGA_B[3]     ;       ; 6.311 ; 6.311 ;       ;
; DPDT_SW[11] ; VGA_B[4]     ;       ; 6.407 ; 6.407 ;       ;
; DPDT_SW[11] ; VGA_B[5]     ;       ; 6.349 ; 6.349 ;       ;
; DPDT_SW[11] ; VGA_B[6]     ;       ; 6.237 ; 6.237 ;       ;
; DPDT_SW[11] ; VGA_B[7]     ;       ; 6.311 ; 6.311 ;       ;
; DPDT_SW[11] ; VGA_B[8]     ;       ; 6.047 ; 6.047 ;       ;
; DPDT_SW[11] ; VGA_B[9]     ;       ; 6.391 ; 6.391 ;       ;
; DPDT_SW[11] ; VGA_G[0]     ;       ; 6.096 ; 6.096 ;       ;
; DPDT_SW[11] ; VGA_G[1]     ;       ; 6.217 ; 6.217 ;       ;
; DPDT_SW[11] ; VGA_G[2]     ;       ; 6.189 ; 6.189 ;       ;
; DPDT_SW[11] ; VGA_G[3]     ;       ; 6.249 ; 6.249 ;       ;
; DPDT_SW[11] ; VGA_G[4]     ;       ; 6.094 ; 6.094 ;       ;
; DPDT_SW[11] ; VGA_G[5]     ;       ; 6.078 ; 6.078 ;       ;
; DPDT_SW[11] ; VGA_G[6]     ;       ; 5.982 ; 5.982 ;       ;
; DPDT_SW[11] ; VGA_G[7]     ;       ; 6.049 ; 6.049 ;       ;
; DPDT_SW[11] ; VGA_G[8]     ;       ; 6.229 ; 6.229 ;       ;
; DPDT_SW[11] ; VGA_G[9]     ;       ; 6.397 ; 6.397 ;       ;
; DPDT_SW[11] ; VGA_R[0]     ; 6.553 ;       ;       ; 6.553 ;
; DPDT_SW[11] ; VGA_R[1]     ; 6.599 ;       ;       ; 6.599 ;
; DPDT_SW[11] ; VGA_R[2]     ; 6.645 ;       ;       ; 6.645 ;
; DPDT_SW[11] ; VGA_R[3]     ; 6.438 ;       ;       ; 6.438 ;
; DPDT_SW[11] ; VGA_R[4]     ; 6.441 ;       ;       ; 6.441 ;
; DPDT_SW[11] ; VGA_R[5]     ; 6.414 ;       ;       ; 6.414 ;
; DPDT_SW[11] ; VGA_R[6]     ; 6.498 ;       ;       ; 6.498 ;
; DPDT_SW[11] ; VGA_R[7]     ; 6.399 ;       ;       ; 6.399 ;
; DPDT_SW[11] ; VGA_R[8]     ; 6.478 ;       ;       ; 6.478 ;
; DPDT_SW[11] ; VGA_R[9]     ; 6.520 ;       ;       ; 6.520 ;
; DPDT_SW[12] ; VGA_B[0]     ;       ; 6.149 ; 6.149 ;       ;
; DPDT_SW[12] ; VGA_B[1]     ;       ; 6.131 ; 6.131 ;       ;
; DPDT_SW[12] ; VGA_B[2]     ;       ; 6.442 ; 6.442 ;       ;
; DPDT_SW[12] ; VGA_B[3]     ;       ; 6.206 ; 6.206 ;       ;
; DPDT_SW[12] ; VGA_B[4]     ;       ; 6.302 ; 6.302 ;       ;
; DPDT_SW[12] ; VGA_B[5]     ;       ; 6.244 ; 6.244 ;       ;
; DPDT_SW[12] ; VGA_B[6]     ;       ; 6.132 ; 6.132 ;       ;
; DPDT_SW[12] ; VGA_B[7]     ;       ; 6.206 ; 6.206 ;       ;
; DPDT_SW[12] ; VGA_B[8]     ;       ; 5.942 ; 5.942 ;       ;
; DPDT_SW[12] ; VGA_B[9]     ;       ; 6.286 ; 6.286 ;       ;
; DPDT_SW[12] ; VGA_G[0]     ;       ; 5.991 ; 5.991 ;       ;
; DPDT_SW[12] ; VGA_G[1]     ;       ; 6.112 ; 6.112 ;       ;
; DPDT_SW[12] ; VGA_G[2]     ;       ; 6.084 ; 6.084 ;       ;
; DPDT_SW[12] ; VGA_G[3]     ;       ; 6.144 ; 6.144 ;       ;
; DPDT_SW[12] ; VGA_G[4]     ;       ; 5.989 ; 5.989 ;       ;
; DPDT_SW[12] ; VGA_G[5]     ;       ; 5.973 ; 5.973 ;       ;
; DPDT_SW[12] ; VGA_G[6]     ;       ; 5.877 ; 5.877 ;       ;
; DPDT_SW[12] ; VGA_G[7]     ;       ; 5.944 ; 5.944 ;       ;
; DPDT_SW[12] ; VGA_G[8]     ;       ; 6.124 ; 6.124 ;       ;
; DPDT_SW[12] ; VGA_G[9]     ;       ; 6.292 ; 6.292 ;       ;
; DPDT_SW[12] ; VGA_R[0]     ; 6.448 ;       ;       ; 6.448 ;
; DPDT_SW[12] ; VGA_R[1]     ; 6.494 ;       ;       ; 6.494 ;
; DPDT_SW[12] ; VGA_R[2]     ; 6.540 ;       ;       ; 6.540 ;
; DPDT_SW[12] ; VGA_R[3]     ; 6.333 ;       ;       ; 6.333 ;
; DPDT_SW[12] ; VGA_R[4]     ; 6.336 ;       ;       ; 6.336 ;
; DPDT_SW[12] ; VGA_R[5]     ; 6.309 ;       ;       ; 6.309 ;
; DPDT_SW[12] ; VGA_R[6]     ; 6.393 ;       ;       ; 6.393 ;
; DPDT_SW[12] ; VGA_R[7]     ; 6.294 ;       ;       ; 6.294 ;
; DPDT_SW[12] ; VGA_R[8]     ; 6.373 ;       ;       ; 6.373 ;
; DPDT_SW[12] ; VGA_R[9]     ; 6.415 ;       ;       ; 6.415 ;
; DPDT_SW[13] ; VGA_B[0]     ;       ; 9.333 ; 9.333 ;       ;
; DPDT_SW[13] ; VGA_B[1]     ;       ; 9.324 ; 9.324 ;       ;
; DPDT_SW[13] ; VGA_B[2]     ;       ; 9.602 ; 9.602 ;       ;
; DPDT_SW[13] ; VGA_B[3]     ;       ; 9.127 ; 9.127 ;       ;
; DPDT_SW[13] ; VGA_B[4]     ;       ; 9.340 ; 9.340 ;       ;
; DPDT_SW[13] ; VGA_B[5]     ;       ; 9.284 ; 9.284 ;       ;
; DPDT_SW[13] ; VGA_B[6]     ;       ; 9.163 ; 9.163 ;       ;
; DPDT_SW[13] ; VGA_B[7]     ;       ; 9.383 ; 9.383 ;       ;
; DPDT_SW[13] ; VGA_B[8]     ;       ; 9.117 ; 9.117 ;       ;
; DPDT_SW[13] ; VGA_B[9]     ;       ; 8.959 ; 8.959 ;       ;
; DPDT_SW[13] ; VGA_G[0]     ;       ; 9.074 ; 9.074 ;       ;
; DPDT_SW[13] ; VGA_G[1]     ;       ; 9.195 ; 9.195 ;       ;
; DPDT_SW[13] ; VGA_G[2]     ;       ; 9.082 ; 9.082 ;       ;
; DPDT_SW[13] ; VGA_G[3]     ;       ; 9.144 ; 9.144 ;       ;
; DPDT_SW[13] ; VGA_G[4]     ;       ; 9.071 ; 9.071 ;       ;
; DPDT_SW[13] ; VGA_G[5]     ;       ; 9.054 ; 9.054 ;       ;
; DPDT_SW[13] ; VGA_G[6]     ;       ; 8.958 ; 8.958 ;       ;
; DPDT_SW[13] ; VGA_G[7]     ;       ; 9.025 ; 9.025 ;       ;
; DPDT_SW[13] ; VGA_G[8]     ;       ; 9.038 ; 9.038 ;       ;
; DPDT_SW[13] ; VGA_G[9]     ;       ; 8.752 ; 8.752 ;       ;
; DPDT_SW[13] ; VGA_R[0]     ;       ; 9.393 ; 9.393 ;       ;
; DPDT_SW[13] ; VGA_R[1]     ;       ; 9.318 ; 9.318 ;       ;
; DPDT_SW[13] ; VGA_R[2]     ;       ; 9.481 ; 9.481 ;       ;
; DPDT_SW[13] ; VGA_R[3]     ;       ; 9.274 ; 9.274 ;       ;
; DPDT_SW[13] ; VGA_R[4]     ;       ; 9.277 ; 9.277 ;       ;
; DPDT_SW[13] ; VGA_R[5]     ;       ; 9.250 ; 9.250 ;       ;
; DPDT_SW[13] ; VGA_R[6]     ;       ; 9.334 ; 9.334 ;       ;
; DPDT_SW[13] ; VGA_R[7]     ;       ; 9.090 ; 9.090 ;       ;
; DPDT_SW[13] ; VGA_R[8]     ;       ; 9.324 ; 9.324 ;       ;
; DPDT_SW[13] ; VGA_R[9]     ;       ; 8.908 ; 8.908 ;       ;
; DPDT_SW[14] ; VGA_B[0]     ;       ; 8.929 ; 8.929 ;       ;
; DPDT_SW[14] ; VGA_B[1]     ;       ; 8.920 ; 8.920 ;       ;
; DPDT_SW[14] ; VGA_B[2]     ;       ; 9.198 ; 9.198 ;       ;
; DPDT_SW[14] ; VGA_B[3]     ;       ; 8.723 ; 8.723 ;       ;
; DPDT_SW[14] ; VGA_B[4]     ;       ; 8.936 ; 8.936 ;       ;
; DPDT_SW[14] ; VGA_B[5]     ;       ; 8.880 ; 8.880 ;       ;
; DPDT_SW[14] ; VGA_B[6]     ;       ; 8.759 ; 8.759 ;       ;
; DPDT_SW[14] ; VGA_B[7]     ;       ; 8.979 ; 8.979 ;       ;
; DPDT_SW[14] ; VGA_B[8]     ;       ; 8.713 ; 8.713 ;       ;
; DPDT_SW[14] ; VGA_B[9]     ;       ; 8.555 ; 8.555 ;       ;
; DPDT_SW[14] ; VGA_G[0]     ;       ; 8.670 ; 8.670 ;       ;
; DPDT_SW[14] ; VGA_G[1]     ;       ; 8.791 ; 8.791 ;       ;
; DPDT_SW[14] ; VGA_G[2]     ;       ; 8.678 ; 8.678 ;       ;
; DPDT_SW[14] ; VGA_G[3]     ;       ; 8.740 ; 8.740 ;       ;
; DPDT_SW[14] ; VGA_G[4]     ;       ; 8.667 ; 8.667 ;       ;
; DPDT_SW[14] ; VGA_G[5]     ;       ; 8.650 ; 8.650 ;       ;
; DPDT_SW[14] ; VGA_G[6]     ;       ; 8.554 ; 8.554 ;       ;
; DPDT_SW[14] ; VGA_G[7]     ;       ; 8.621 ; 8.621 ;       ;
; DPDT_SW[14] ; VGA_G[8]     ;       ; 8.634 ; 8.634 ;       ;
; DPDT_SW[14] ; VGA_G[9]     ;       ; 8.348 ; 8.348 ;       ;
; DPDT_SW[14] ; VGA_R[0]     ;       ; 8.989 ; 8.989 ;       ;
; DPDT_SW[14] ; VGA_R[1]     ;       ; 8.914 ; 8.914 ;       ;
; DPDT_SW[14] ; VGA_R[2]     ;       ; 9.077 ; 9.077 ;       ;
; DPDT_SW[14] ; VGA_R[3]     ;       ; 8.870 ; 8.870 ;       ;
; DPDT_SW[14] ; VGA_R[4]     ;       ; 8.873 ; 8.873 ;       ;
; DPDT_SW[14] ; VGA_R[5]     ;       ; 8.846 ; 8.846 ;       ;
; DPDT_SW[14] ; VGA_R[6]     ;       ; 8.930 ; 8.930 ;       ;
; DPDT_SW[14] ; VGA_R[7]     ;       ; 8.686 ; 8.686 ;       ;
; DPDT_SW[14] ; VGA_R[8]     ;       ; 8.920 ; 8.920 ;       ;
; DPDT_SW[14] ; VGA_R[9]     ;       ; 8.504 ; 8.504 ;       ;
; DPDT_SW[15] ; VGA_B[0]     ;       ; 8.507 ; 8.507 ;       ;
; DPDT_SW[15] ; VGA_B[1]     ;       ; 8.498 ; 8.498 ;       ;
; DPDT_SW[15] ; VGA_B[2]     ;       ; 8.776 ; 8.776 ;       ;
; DPDT_SW[15] ; VGA_B[3]     ;       ; 8.301 ; 8.301 ;       ;
; DPDT_SW[15] ; VGA_B[4]     ;       ; 8.514 ; 8.514 ;       ;
; DPDT_SW[15] ; VGA_B[5]     ;       ; 8.458 ; 8.458 ;       ;
; DPDT_SW[15] ; VGA_B[6]     ;       ; 8.337 ; 8.337 ;       ;
; DPDT_SW[15] ; VGA_B[7]     ;       ; 8.557 ; 8.557 ;       ;
; DPDT_SW[15] ; VGA_B[8]     ;       ; 8.291 ; 8.291 ;       ;
; DPDT_SW[15] ; VGA_B[9]     ;       ; 8.133 ; 8.133 ;       ;
; DPDT_SW[15] ; VGA_G[0]     ;       ; 8.248 ; 8.248 ;       ;
; DPDT_SW[15] ; VGA_G[1]     ;       ; 8.369 ; 8.369 ;       ;
; DPDT_SW[15] ; VGA_G[2]     ;       ; 8.256 ; 8.256 ;       ;
; DPDT_SW[15] ; VGA_G[3]     ;       ; 8.318 ; 8.318 ;       ;
; DPDT_SW[15] ; VGA_G[4]     ;       ; 8.245 ; 8.245 ;       ;
; DPDT_SW[15] ; VGA_G[5]     ;       ; 8.228 ; 8.228 ;       ;
; DPDT_SW[15] ; VGA_G[6]     ;       ; 8.132 ; 8.132 ;       ;
; DPDT_SW[15] ; VGA_G[7]     ;       ; 8.199 ; 8.199 ;       ;
; DPDT_SW[15] ; VGA_G[8]     ;       ; 8.212 ; 8.212 ;       ;
; DPDT_SW[15] ; VGA_G[9]     ;       ; 7.926 ; 7.926 ;       ;
; DPDT_SW[15] ; VGA_R[0]     ;       ; 8.567 ; 8.567 ;       ;
; DPDT_SW[15] ; VGA_R[1]     ;       ; 8.492 ; 8.492 ;       ;
; DPDT_SW[15] ; VGA_R[2]     ;       ; 8.655 ; 8.655 ;       ;
; DPDT_SW[15] ; VGA_R[3]     ;       ; 8.448 ; 8.448 ;       ;
; DPDT_SW[15] ; VGA_R[4]     ;       ; 8.451 ; 8.451 ;       ;
; DPDT_SW[15] ; VGA_R[5]     ;       ; 8.424 ; 8.424 ;       ;
; DPDT_SW[15] ; VGA_R[6]     ;       ; 8.508 ; 8.508 ;       ;
; DPDT_SW[15] ; VGA_R[7]     ;       ; 8.264 ; 8.264 ;       ;
; DPDT_SW[15] ; VGA_R[8]     ;       ; 8.498 ; 8.498 ;       ;
; DPDT_SW[15] ; VGA_R[9]     ;       ; 8.082 ; 8.082 ;       ;
; DPDT_SW[16] ; VGA_B[0]     ;       ; 8.201 ; 8.201 ;       ;
; DPDT_SW[16] ; VGA_B[1]     ;       ; 8.192 ; 8.192 ;       ;
; DPDT_SW[16] ; VGA_B[2]     ;       ; 8.470 ; 8.470 ;       ;
; DPDT_SW[16] ; VGA_B[3]     ;       ; 7.995 ; 7.995 ;       ;
; DPDT_SW[16] ; VGA_B[4]     ;       ; 8.208 ; 8.208 ;       ;
; DPDT_SW[16] ; VGA_B[5]     ;       ; 8.152 ; 8.152 ;       ;
; DPDT_SW[16] ; VGA_B[6]     ;       ; 8.031 ; 8.031 ;       ;
; DPDT_SW[16] ; VGA_B[7]     ;       ; 8.251 ; 8.251 ;       ;
; DPDT_SW[16] ; VGA_B[8]     ;       ; 7.985 ; 7.985 ;       ;
; DPDT_SW[16] ; VGA_B[9]     ;       ; 7.827 ; 7.827 ;       ;
; DPDT_SW[16] ; VGA_G[0]     ;       ; 7.942 ; 7.942 ;       ;
; DPDT_SW[16] ; VGA_G[1]     ;       ; 8.063 ; 8.063 ;       ;
; DPDT_SW[16] ; VGA_G[2]     ;       ; 7.950 ; 7.950 ;       ;
; DPDT_SW[16] ; VGA_G[3]     ;       ; 8.012 ; 8.012 ;       ;
; DPDT_SW[16] ; VGA_G[4]     ;       ; 7.939 ; 7.939 ;       ;
; DPDT_SW[16] ; VGA_G[5]     ;       ; 7.922 ; 7.922 ;       ;
; DPDT_SW[16] ; VGA_G[6]     ;       ; 7.826 ; 7.826 ;       ;
; DPDT_SW[16] ; VGA_G[7]     ;       ; 7.893 ; 7.893 ;       ;
; DPDT_SW[16] ; VGA_G[8]     ;       ; 7.906 ; 7.906 ;       ;
; DPDT_SW[16] ; VGA_G[9]     ;       ; 7.620 ; 7.620 ;       ;
; DPDT_SW[16] ; VGA_R[0]     ;       ; 8.261 ; 8.261 ;       ;
; DPDT_SW[16] ; VGA_R[1]     ;       ; 8.186 ; 8.186 ;       ;
; DPDT_SW[16] ; VGA_R[2]     ;       ; 8.349 ; 8.349 ;       ;
; DPDT_SW[16] ; VGA_R[3]     ;       ; 8.142 ; 8.142 ;       ;
; DPDT_SW[16] ; VGA_R[4]     ;       ; 8.145 ; 8.145 ;       ;
; DPDT_SW[16] ; VGA_R[5]     ;       ; 8.118 ; 8.118 ;       ;
; DPDT_SW[16] ; VGA_R[6]     ;       ; 8.202 ; 8.202 ;       ;
; DPDT_SW[16] ; VGA_R[7]     ;       ; 7.958 ; 7.958 ;       ;
; DPDT_SW[16] ; VGA_R[8]     ;       ; 8.192 ; 8.192 ;       ;
; DPDT_SW[16] ; VGA_R[9]     ;       ; 7.776 ; 7.776 ;       ;
; DPDT_SW[17] ; VGA_B[0]     ;       ; 7.864 ; 7.864 ;       ;
; DPDT_SW[17] ; VGA_B[1]     ;       ; 7.855 ; 7.855 ;       ;
; DPDT_SW[17] ; VGA_B[2]     ;       ; 8.133 ; 8.133 ;       ;
; DPDT_SW[17] ; VGA_B[3]     ;       ; 7.658 ; 7.658 ;       ;
; DPDT_SW[17] ; VGA_B[4]     ;       ; 7.871 ; 7.871 ;       ;
; DPDT_SW[17] ; VGA_B[5]     ;       ; 7.815 ; 7.815 ;       ;
; DPDT_SW[17] ; VGA_B[6]     ;       ; 7.694 ; 7.694 ;       ;
; DPDT_SW[17] ; VGA_B[7]     ;       ; 7.914 ; 7.914 ;       ;
; DPDT_SW[17] ; VGA_B[8]     ;       ; 7.648 ; 7.648 ;       ;
; DPDT_SW[17] ; VGA_B[9]     ;       ; 7.490 ; 7.490 ;       ;
; DPDT_SW[17] ; VGA_G[0]     ;       ; 7.605 ; 7.605 ;       ;
; DPDT_SW[17] ; VGA_G[1]     ;       ; 7.726 ; 7.726 ;       ;
; DPDT_SW[17] ; VGA_G[2]     ;       ; 7.613 ; 7.613 ;       ;
; DPDT_SW[17] ; VGA_G[3]     ;       ; 7.675 ; 7.675 ;       ;
; DPDT_SW[17] ; VGA_G[4]     ;       ; 7.602 ; 7.602 ;       ;
; DPDT_SW[17] ; VGA_G[5]     ;       ; 7.585 ; 7.585 ;       ;
; DPDT_SW[17] ; VGA_G[6]     ;       ; 7.489 ; 7.489 ;       ;
; DPDT_SW[17] ; VGA_G[7]     ;       ; 7.556 ; 7.556 ;       ;
; DPDT_SW[17] ; VGA_G[8]     ;       ; 7.569 ; 7.569 ;       ;
; DPDT_SW[17] ; VGA_G[9]     ;       ; 7.283 ; 7.283 ;       ;
; DPDT_SW[17] ; VGA_R[0]     ;       ; 7.924 ; 7.924 ;       ;
; DPDT_SW[17] ; VGA_R[1]     ;       ; 7.849 ; 7.849 ;       ;
; DPDT_SW[17] ; VGA_R[2]     ;       ; 8.012 ; 8.012 ;       ;
; DPDT_SW[17] ; VGA_R[3]     ;       ; 7.805 ; 7.805 ;       ;
; DPDT_SW[17] ; VGA_R[4]     ;       ; 7.808 ; 7.808 ;       ;
; DPDT_SW[17] ; VGA_R[5]     ;       ; 7.781 ; 7.781 ;       ;
; DPDT_SW[17] ; VGA_R[6]     ;       ; 7.865 ; 7.865 ;       ;
; DPDT_SW[17] ; VGA_R[7]     ;       ; 7.621 ; 7.621 ;       ;
; DPDT_SW[17] ; VGA_R[8]     ;       ; 7.855 ; 7.855 ;       ;
; DPDT_SW[17] ; VGA_R[9]     ;       ; 7.439 ; 7.439 ;       ;
; KEY[0]      ; LED_GREEN[0] ; 5.968 ;       ;       ; 5.968 ;
; KEY[0]      ; LED_GREEN[1] ; 5.968 ;       ;       ; 5.968 ;
; KEY[1]      ; LED_GREEN[2] ; 5.436 ;       ;       ; 5.436 ;
; KEY[1]      ; LED_GREEN[3] ; 5.436 ;       ;       ; 5.436 ;
; KEY[2]      ; LED_GREEN[4] ; 5.299 ;       ;       ; 5.299 ;
; KEY[2]      ; LED_GREEN[5] ; 5.289 ;       ;       ; 5.289 ;
; KEY[3]      ; LED_GREEN[6] ; 5.142 ;       ;       ; 5.142 ;
; KEY[3]      ; LED_GREEN[7] ; 5.092 ;       ;       ; 5.092 ;
+-------------+--------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; GPIO_0[26]   ;       ; 2.467 ; 2.467 ;       ;
; DPDT_SW[0]  ; GPIO_0[30]   ;       ; 2.449 ; 2.449 ;       ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 2.318 ;       ;       ; 2.318 ;
; DPDT_SW[2]  ; VGA_B[0]     ; 4.391 ; 4.693 ; 4.693 ; 4.391 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 4.378 ; 4.684 ; 4.684 ; 4.378 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 4.807 ; 4.962 ; 4.962 ; 4.807 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 4.021 ; 4.487 ; 4.487 ; 4.021 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 4.563 ; 4.700 ; 4.700 ; 4.563 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 4.532 ; 4.644 ; 4.644 ; 4.532 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 4.396 ; 4.523 ; 4.523 ; 4.396 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 4.304 ; 4.743 ; 4.743 ; 4.304 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 4.037 ; 4.477 ; 4.477 ; 4.037 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 4.292 ; 4.319 ; 4.319 ; 4.292 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 4.385 ; 4.658 ; 4.658 ; 4.385 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 4.510 ; 4.779 ; 4.779 ; 4.510 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 4.314 ; 4.666 ; 4.666 ; 4.314 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 4.375 ; 4.728 ; 4.728 ; 4.375 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 4.468 ; 4.655 ; 4.655 ; 4.468 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 4.377 ; 4.638 ; 4.638 ; 4.377 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 4.633 ; 4.542 ; 4.542 ; 4.633 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 4.757 ; 4.609 ; 4.609 ; 4.757 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 4.524 ; 4.622 ; 4.622 ; 4.524 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 4.304 ; 4.336 ; 4.336 ; 4.304 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 4.646 ; 4.977 ; 4.977 ; 4.646 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 4.799 ; 4.902 ; 4.902 ; 4.799 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 4.732 ; 5.065 ; 5.065 ; 4.732 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 4.523 ; 4.858 ; 4.858 ; 4.523 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 4.568 ; 4.861 ; 4.861 ; 4.568 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 4.669 ; 4.834 ; 4.834 ; 4.669 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 4.772 ; 4.918 ; 4.918 ; 4.772 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 4.454 ; 4.674 ; 4.674 ; 4.454 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 4.636 ; 4.908 ; 4.908 ; 4.636 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 4.634 ; 4.492 ; 4.492 ; 4.634 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 4.974 ; 4.974 ; 4.974 ; 4.974 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 4.965 ; 4.965 ; 4.965 ; 4.965 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 5.243 ; 5.243 ; 5.243 ; 5.243 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 4.768 ; 4.768 ; 4.768 ; 4.768 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 4.981 ; 4.981 ; 4.981 ; 4.981 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 4.925 ; 4.925 ; 4.925 ; 4.925 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 4.804 ; 4.804 ; 4.804 ; 4.804 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 5.024 ; 5.024 ; 5.024 ; 5.024 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 4.758 ; 4.758 ; 4.758 ; 4.758 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 4.600 ; 4.600 ; 4.600 ; 4.600 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 4.544 ; 4.544 ; 4.544 ; 4.544 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 4.665 ; 4.665 ; 4.665 ; 4.665 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 4.552 ; 4.552 ; 4.552 ; 4.552 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 4.614 ; 4.614 ; 4.614 ; 4.614 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 4.541 ; 4.541 ; 4.541 ; 4.541 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 4.524 ; 4.524 ; 4.524 ; 4.524 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 4.428 ; 4.428 ; 4.428 ; 4.428 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 4.495 ; 4.495 ; 4.495 ; 4.495 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 4.508 ; 4.508 ; 4.508 ; 4.508 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 4.222 ; 4.222 ; 4.222 ; 4.222 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 5.036 ; 5.036 ; 5.036 ; 5.036 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 4.961 ; 4.961 ; 4.961 ; 4.961 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 4.917 ; 4.917 ; 4.917 ; 4.917 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 4.920 ; 4.920 ; 4.920 ; 4.920 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 4.893 ; 4.893 ; 4.893 ; 4.893 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 4.977 ; 4.977 ; 4.977 ; 4.977 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 4.733 ; 4.733 ; 4.733 ; 4.733 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 4.967 ; 4.967 ; 4.967 ; 4.967 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 4.551 ; 4.551 ; 4.551 ; 4.551 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 4.518 ; 4.518 ; 4.518 ; 4.518 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 4.509 ; 4.509 ; 4.509 ; 4.509 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 4.787 ; 4.787 ; 4.787 ; 4.787 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 4.312 ; 4.312 ; 4.312 ; 4.312 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 4.525 ; 4.525 ; 4.525 ; 4.525 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 4.469 ; 4.469 ; 4.469 ; 4.469 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 4.348 ; 4.348 ; 4.348 ; 4.348 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 4.568 ; 4.568 ; 4.568 ; 4.568 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 4.302 ; 4.302 ; 4.302 ; 4.302 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 4.144 ; 4.144 ; 4.144 ; 4.144 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 4.659 ; 4.659 ; 4.659 ; 4.659 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 4.780 ; 4.780 ; 4.780 ; 4.780 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 4.667 ; 4.667 ; 4.667 ; 4.667 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 4.729 ; 4.729 ; 4.729 ; 4.729 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 4.656 ; 4.656 ; 4.656 ; 4.656 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 4.639 ; 4.639 ; 4.639 ; 4.639 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 4.543 ; 4.543 ; 4.543 ; 4.543 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 4.610 ; 4.610 ; 4.610 ; 4.610 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 4.623 ; 4.623 ; 4.623 ; 4.623 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 4.337 ; 4.337 ; 4.337 ; 4.337 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 4.978 ; 4.978 ; 4.978 ; 4.978 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 4.903 ; 4.903 ; 4.903 ; 4.903 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 5.066 ; 5.066 ; 5.066 ; 5.066 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 4.859 ; 4.859 ; 4.859 ; 4.859 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 4.862 ; 4.862 ; 4.862 ; 4.862 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 4.835 ; 4.835 ; 4.835 ; 4.835 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 4.919 ; 4.919 ; 4.919 ; 4.919 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 4.675 ; 4.675 ; 4.675 ; 4.675 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 4.909 ; 4.909 ; 4.909 ; 4.909 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 4.493 ; 4.493 ; 4.493 ; 4.493 ;
; DPDT_SW[7]  ; VGA_B[0]     ;       ; 6.078 ; 6.078 ;       ;
; DPDT_SW[7]  ; VGA_B[1]     ;       ; 6.060 ; 6.060 ;       ;
; DPDT_SW[7]  ; VGA_B[2]     ;       ; 6.371 ; 6.371 ;       ;
; DPDT_SW[7]  ; VGA_B[3]     ;       ; 6.135 ; 6.135 ;       ;
; DPDT_SW[7]  ; VGA_B[4]     ;       ; 6.231 ; 6.231 ;       ;
; DPDT_SW[7]  ; VGA_B[5]     ;       ; 6.173 ; 6.173 ;       ;
; DPDT_SW[7]  ; VGA_B[6]     ;       ; 6.061 ; 6.061 ;       ;
; DPDT_SW[7]  ; VGA_B[7]     ;       ; 6.135 ; 6.135 ;       ;
; DPDT_SW[7]  ; VGA_B[8]     ;       ; 5.871 ; 5.871 ;       ;
; DPDT_SW[7]  ; VGA_B[9]     ;       ; 6.215 ; 6.215 ;       ;
; DPDT_SW[7]  ; VGA_G[0]     ;       ; 5.920 ; 5.920 ;       ;
; DPDT_SW[7]  ; VGA_G[1]     ;       ; 6.041 ; 6.041 ;       ;
; DPDT_SW[7]  ; VGA_G[2]     ;       ; 6.013 ; 6.013 ;       ;
; DPDT_SW[7]  ; VGA_G[3]     ;       ; 6.073 ; 6.073 ;       ;
; DPDT_SW[7]  ; VGA_G[4]     ;       ; 5.918 ; 5.918 ;       ;
; DPDT_SW[7]  ; VGA_G[5]     ;       ; 5.902 ; 5.902 ;       ;
; DPDT_SW[7]  ; VGA_G[6]     ;       ; 5.806 ; 5.806 ;       ;
; DPDT_SW[7]  ; VGA_G[7]     ;       ; 5.873 ; 5.873 ;       ;
; DPDT_SW[7]  ; VGA_G[8]     ;       ; 6.053 ; 6.053 ;       ;
; DPDT_SW[7]  ; VGA_G[9]     ;       ; 6.221 ; 6.221 ;       ;
; DPDT_SW[7]  ; VGA_R[0]     ; 6.377 ;       ;       ; 6.377 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 6.423 ;       ;       ; 6.423 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 6.469 ;       ;       ; 6.469 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 6.262 ;       ;       ; 6.262 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 6.265 ;       ;       ; 6.265 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 6.238 ;       ;       ; 6.238 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 6.322 ;       ;       ; 6.322 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 6.223 ;       ;       ; 6.223 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 6.302 ;       ;       ; 6.302 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 6.344 ;       ;       ; 6.344 ;
; DPDT_SW[8]  ; VGA_B[0]     ;       ; 6.208 ; 6.208 ;       ;
; DPDT_SW[8]  ; VGA_B[1]     ;       ; 6.190 ; 6.190 ;       ;
; DPDT_SW[8]  ; VGA_B[2]     ;       ; 6.501 ; 6.501 ;       ;
; DPDT_SW[8]  ; VGA_B[3]     ;       ; 6.265 ; 6.265 ;       ;
; DPDT_SW[8]  ; VGA_B[4]     ;       ; 6.361 ; 6.361 ;       ;
; DPDT_SW[8]  ; VGA_B[5]     ;       ; 6.303 ; 6.303 ;       ;
; DPDT_SW[8]  ; VGA_B[6]     ;       ; 6.191 ; 6.191 ;       ;
; DPDT_SW[8]  ; VGA_B[7]     ;       ; 6.265 ; 6.265 ;       ;
; DPDT_SW[8]  ; VGA_B[8]     ;       ; 6.001 ; 6.001 ;       ;
; DPDT_SW[8]  ; VGA_B[9]     ;       ; 6.345 ; 6.345 ;       ;
; DPDT_SW[8]  ; VGA_G[0]     ;       ; 6.050 ; 6.050 ;       ;
; DPDT_SW[8]  ; VGA_G[1]     ;       ; 6.171 ; 6.171 ;       ;
; DPDT_SW[8]  ; VGA_G[2]     ;       ; 6.143 ; 6.143 ;       ;
; DPDT_SW[8]  ; VGA_G[3]     ;       ; 6.203 ; 6.203 ;       ;
; DPDT_SW[8]  ; VGA_G[4]     ;       ; 6.048 ; 6.048 ;       ;
; DPDT_SW[8]  ; VGA_G[5]     ;       ; 6.032 ; 6.032 ;       ;
; DPDT_SW[8]  ; VGA_G[6]     ;       ; 5.936 ; 5.936 ;       ;
; DPDT_SW[8]  ; VGA_G[7]     ;       ; 6.003 ; 6.003 ;       ;
; DPDT_SW[8]  ; VGA_G[8]     ;       ; 6.183 ; 6.183 ;       ;
; DPDT_SW[8]  ; VGA_G[9]     ;       ; 6.351 ; 6.351 ;       ;
; DPDT_SW[8]  ; VGA_R[0]     ; 6.507 ;       ;       ; 6.507 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 6.553 ;       ;       ; 6.553 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 6.599 ;       ;       ; 6.599 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 6.392 ;       ;       ; 6.392 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 6.395 ;       ;       ; 6.395 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 6.368 ;       ;       ; 6.368 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 6.452 ;       ;       ; 6.452 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 6.353 ;       ;       ; 6.353 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 6.432 ;       ;       ; 6.432 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 6.474 ;       ;       ; 6.474 ;
; DPDT_SW[9]  ; VGA_B[0]     ;       ; 6.051 ; 6.051 ;       ;
; DPDT_SW[9]  ; VGA_B[1]     ;       ; 6.033 ; 6.033 ;       ;
; DPDT_SW[9]  ; VGA_B[2]     ;       ; 6.344 ; 6.344 ;       ;
; DPDT_SW[9]  ; VGA_B[3]     ;       ; 6.108 ; 6.108 ;       ;
; DPDT_SW[9]  ; VGA_B[4]     ;       ; 6.204 ; 6.204 ;       ;
; DPDT_SW[9]  ; VGA_B[5]     ;       ; 6.146 ; 6.146 ;       ;
; DPDT_SW[9]  ; VGA_B[6]     ;       ; 6.034 ; 6.034 ;       ;
; DPDT_SW[9]  ; VGA_B[7]     ;       ; 6.108 ; 6.108 ;       ;
; DPDT_SW[9]  ; VGA_B[8]     ;       ; 5.844 ; 5.844 ;       ;
; DPDT_SW[9]  ; VGA_B[9]     ;       ; 6.188 ; 6.188 ;       ;
; DPDT_SW[9]  ; VGA_G[0]     ;       ; 5.893 ; 5.893 ;       ;
; DPDT_SW[9]  ; VGA_G[1]     ;       ; 6.014 ; 6.014 ;       ;
; DPDT_SW[9]  ; VGA_G[2]     ;       ; 5.986 ; 5.986 ;       ;
; DPDT_SW[9]  ; VGA_G[3]     ;       ; 6.046 ; 6.046 ;       ;
; DPDT_SW[9]  ; VGA_G[4]     ;       ; 5.891 ; 5.891 ;       ;
; DPDT_SW[9]  ; VGA_G[5]     ;       ; 5.875 ; 5.875 ;       ;
; DPDT_SW[9]  ; VGA_G[6]     ;       ; 5.779 ; 5.779 ;       ;
; DPDT_SW[9]  ; VGA_G[7]     ;       ; 5.846 ; 5.846 ;       ;
; DPDT_SW[9]  ; VGA_G[8]     ;       ; 6.026 ; 6.026 ;       ;
; DPDT_SW[9]  ; VGA_G[9]     ;       ; 6.194 ; 6.194 ;       ;
; DPDT_SW[9]  ; VGA_R[0]     ; 6.350 ;       ;       ; 6.350 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 6.396 ;       ;       ; 6.396 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 6.442 ;       ;       ; 6.442 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 6.235 ;       ;       ; 6.235 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 6.238 ;       ;       ; 6.238 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 6.211 ;       ;       ; 6.211 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 6.295 ;       ;       ; 6.295 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 6.196 ;       ;       ; 6.196 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 6.275 ;       ;       ; 6.275 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 6.317 ;       ;       ; 6.317 ;
; DPDT_SW[10] ; VGA_B[0]     ;       ; 6.311 ; 6.311 ;       ;
; DPDT_SW[10] ; VGA_B[1]     ;       ; 6.293 ; 6.293 ;       ;
; DPDT_SW[10] ; VGA_B[2]     ;       ; 6.604 ; 6.604 ;       ;
; DPDT_SW[10] ; VGA_B[3]     ;       ; 6.368 ; 6.368 ;       ;
; DPDT_SW[10] ; VGA_B[4]     ;       ; 6.464 ; 6.464 ;       ;
; DPDT_SW[10] ; VGA_B[5]     ;       ; 6.406 ; 6.406 ;       ;
; DPDT_SW[10] ; VGA_B[6]     ;       ; 6.294 ; 6.294 ;       ;
; DPDT_SW[10] ; VGA_B[7]     ;       ; 6.368 ; 6.368 ;       ;
; DPDT_SW[10] ; VGA_B[8]     ;       ; 6.104 ; 6.104 ;       ;
; DPDT_SW[10] ; VGA_B[9]     ;       ; 6.448 ; 6.448 ;       ;
; DPDT_SW[10] ; VGA_G[0]     ;       ; 6.153 ; 6.153 ;       ;
; DPDT_SW[10] ; VGA_G[1]     ;       ; 6.274 ; 6.274 ;       ;
; DPDT_SW[10] ; VGA_G[2]     ;       ; 6.246 ; 6.246 ;       ;
; DPDT_SW[10] ; VGA_G[3]     ;       ; 6.306 ; 6.306 ;       ;
; DPDT_SW[10] ; VGA_G[4]     ;       ; 6.151 ; 6.151 ;       ;
; DPDT_SW[10] ; VGA_G[5]     ;       ; 6.135 ; 6.135 ;       ;
; DPDT_SW[10] ; VGA_G[6]     ;       ; 6.039 ; 6.039 ;       ;
; DPDT_SW[10] ; VGA_G[7]     ;       ; 6.106 ; 6.106 ;       ;
; DPDT_SW[10] ; VGA_G[8]     ;       ; 6.286 ; 6.286 ;       ;
; DPDT_SW[10] ; VGA_G[9]     ;       ; 6.454 ; 6.454 ;       ;
; DPDT_SW[10] ; VGA_R[0]     ; 6.610 ;       ;       ; 6.610 ;
; DPDT_SW[10] ; VGA_R[1]     ; 6.656 ;       ;       ; 6.656 ;
; DPDT_SW[10] ; VGA_R[2]     ; 6.702 ;       ;       ; 6.702 ;
; DPDT_SW[10] ; VGA_R[3]     ; 6.495 ;       ;       ; 6.495 ;
; DPDT_SW[10] ; VGA_R[4]     ; 6.498 ;       ;       ; 6.498 ;
; DPDT_SW[10] ; VGA_R[5]     ; 6.471 ;       ;       ; 6.471 ;
; DPDT_SW[10] ; VGA_R[6]     ; 6.555 ;       ;       ; 6.555 ;
; DPDT_SW[10] ; VGA_R[7]     ; 6.456 ;       ;       ; 6.456 ;
; DPDT_SW[10] ; VGA_R[8]     ; 6.535 ;       ;       ; 6.535 ;
; DPDT_SW[10] ; VGA_R[9]     ; 6.577 ;       ;       ; 6.577 ;
; DPDT_SW[11] ; VGA_B[0]     ;       ; 6.254 ; 6.254 ;       ;
; DPDT_SW[11] ; VGA_B[1]     ;       ; 6.236 ; 6.236 ;       ;
; DPDT_SW[11] ; VGA_B[2]     ;       ; 6.547 ; 6.547 ;       ;
; DPDT_SW[11] ; VGA_B[3]     ;       ; 6.311 ; 6.311 ;       ;
; DPDT_SW[11] ; VGA_B[4]     ;       ; 6.407 ; 6.407 ;       ;
; DPDT_SW[11] ; VGA_B[5]     ;       ; 6.349 ; 6.349 ;       ;
; DPDT_SW[11] ; VGA_B[6]     ;       ; 6.237 ; 6.237 ;       ;
; DPDT_SW[11] ; VGA_B[7]     ;       ; 6.311 ; 6.311 ;       ;
; DPDT_SW[11] ; VGA_B[8]     ;       ; 6.047 ; 6.047 ;       ;
; DPDT_SW[11] ; VGA_B[9]     ;       ; 6.391 ; 6.391 ;       ;
; DPDT_SW[11] ; VGA_G[0]     ;       ; 6.096 ; 6.096 ;       ;
; DPDT_SW[11] ; VGA_G[1]     ;       ; 6.217 ; 6.217 ;       ;
; DPDT_SW[11] ; VGA_G[2]     ;       ; 6.189 ; 6.189 ;       ;
; DPDT_SW[11] ; VGA_G[3]     ;       ; 6.249 ; 6.249 ;       ;
; DPDT_SW[11] ; VGA_G[4]     ;       ; 6.094 ; 6.094 ;       ;
; DPDT_SW[11] ; VGA_G[5]     ;       ; 6.078 ; 6.078 ;       ;
; DPDT_SW[11] ; VGA_G[6]     ;       ; 5.982 ; 5.982 ;       ;
; DPDT_SW[11] ; VGA_G[7]     ;       ; 6.049 ; 6.049 ;       ;
; DPDT_SW[11] ; VGA_G[8]     ;       ; 6.229 ; 6.229 ;       ;
; DPDT_SW[11] ; VGA_G[9]     ;       ; 6.397 ; 6.397 ;       ;
; DPDT_SW[11] ; VGA_R[0]     ; 6.553 ;       ;       ; 6.553 ;
; DPDT_SW[11] ; VGA_R[1]     ; 6.599 ;       ;       ; 6.599 ;
; DPDT_SW[11] ; VGA_R[2]     ; 6.645 ;       ;       ; 6.645 ;
; DPDT_SW[11] ; VGA_R[3]     ; 6.438 ;       ;       ; 6.438 ;
; DPDT_SW[11] ; VGA_R[4]     ; 6.441 ;       ;       ; 6.441 ;
; DPDT_SW[11] ; VGA_R[5]     ; 6.414 ;       ;       ; 6.414 ;
; DPDT_SW[11] ; VGA_R[6]     ; 6.498 ;       ;       ; 6.498 ;
; DPDT_SW[11] ; VGA_R[7]     ; 6.399 ;       ;       ; 6.399 ;
; DPDT_SW[11] ; VGA_R[8]     ; 6.478 ;       ;       ; 6.478 ;
; DPDT_SW[11] ; VGA_R[9]     ; 6.520 ;       ;       ; 6.520 ;
; DPDT_SW[12] ; VGA_B[0]     ;       ; 6.149 ; 6.149 ;       ;
; DPDT_SW[12] ; VGA_B[1]     ;       ; 6.131 ; 6.131 ;       ;
; DPDT_SW[12] ; VGA_B[2]     ;       ; 6.442 ; 6.442 ;       ;
; DPDT_SW[12] ; VGA_B[3]     ;       ; 6.206 ; 6.206 ;       ;
; DPDT_SW[12] ; VGA_B[4]     ;       ; 6.302 ; 6.302 ;       ;
; DPDT_SW[12] ; VGA_B[5]     ;       ; 6.244 ; 6.244 ;       ;
; DPDT_SW[12] ; VGA_B[6]     ;       ; 6.132 ; 6.132 ;       ;
; DPDT_SW[12] ; VGA_B[7]     ;       ; 6.206 ; 6.206 ;       ;
; DPDT_SW[12] ; VGA_B[8]     ;       ; 5.942 ; 5.942 ;       ;
; DPDT_SW[12] ; VGA_B[9]     ;       ; 6.286 ; 6.286 ;       ;
; DPDT_SW[12] ; VGA_G[0]     ;       ; 5.991 ; 5.991 ;       ;
; DPDT_SW[12] ; VGA_G[1]     ;       ; 6.112 ; 6.112 ;       ;
; DPDT_SW[12] ; VGA_G[2]     ;       ; 6.084 ; 6.084 ;       ;
; DPDT_SW[12] ; VGA_G[3]     ;       ; 6.144 ; 6.144 ;       ;
; DPDT_SW[12] ; VGA_G[4]     ;       ; 5.989 ; 5.989 ;       ;
; DPDT_SW[12] ; VGA_G[5]     ;       ; 5.973 ; 5.973 ;       ;
; DPDT_SW[12] ; VGA_G[6]     ;       ; 5.877 ; 5.877 ;       ;
; DPDT_SW[12] ; VGA_G[7]     ;       ; 5.944 ; 5.944 ;       ;
; DPDT_SW[12] ; VGA_G[8]     ;       ; 6.124 ; 6.124 ;       ;
; DPDT_SW[12] ; VGA_G[9]     ;       ; 6.292 ; 6.292 ;       ;
; DPDT_SW[12] ; VGA_R[0]     ; 6.448 ;       ;       ; 6.448 ;
; DPDT_SW[12] ; VGA_R[1]     ; 6.494 ;       ;       ; 6.494 ;
; DPDT_SW[12] ; VGA_R[2]     ; 6.540 ;       ;       ; 6.540 ;
; DPDT_SW[12] ; VGA_R[3]     ; 6.333 ;       ;       ; 6.333 ;
; DPDT_SW[12] ; VGA_R[4]     ; 6.336 ;       ;       ; 6.336 ;
; DPDT_SW[12] ; VGA_R[5]     ; 6.309 ;       ;       ; 6.309 ;
; DPDT_SW[12] ; VGA_R[6]     ; 6.393 ;       ;       ; 6.393 ;
; DPDT_SW[12] ; VGA_R[7]     ; 6.294 ;       ;       ; 6.294 ;
; DPDT_SW[12] ; VGA_R[8]     ; 6.373 ;       ;       ; 6.373 ;
; DPDT_SW[12] ; VGA_R[9]     ; 6.415 ;       ;       ; 6.415 ;
; DPDT_SW[13] ; VGA_B[0]     ;       ; 8.734 ; 8.734 ;       ;
; DPDT_SW[13] ; VGA_B[1]     ;       ; 8.725 ; 8.725 ;       ;
; DPDT_SW[13] ; VGA_B[2]     ;       ; 9.003 ; 9.003 ;       ;
; DPDT_SW[13] ; VGA_B[3]     ;       ; 8.528 ; 8.528 ;       ;
; DPDT_SW[13] ; VGA_B[4]     ;       ; 8.741 ; 8.741 ;       ;
; DPDT_SW[13] ; VGA_B[5]     ;       ; 8.685 ; 8.685 ;       ;
; DPDT_SW[13] ; VGA_B[6]     ;       ; 8.564 ; 8.564 ;       ;
; DPDT_SW[13] ; VGA_B[7]     ;       ; 8.784 ; 8.784 ;       ;
; DPDT_SW[13] ; VGA_B[8]     ;       ; 8.518 ; 8.518 ;       ;
; DPDT_SW[13] ; VGA_B[9]     ;       ; 8.360 ; 8.360 ;       ;
; DPDT_SW[13] ; VGA_G[0]     ;       ; 8.790 ; 8.790 ;       ;
; DPDT_SW[13] ; VGA_G[1]     ;       ; 8.911 ; 8.911 ;       ;
; DPDT_SW[13] ; VGA_G[2]     ;       ; 8.798 ; 8.798 ;       ;
; DPDT_SW[13] ; VGA_G[3]     ;       ; 8.860 ; 8.860 ;       ;
; DPDT_SW[13] ; VGA_G[4]     ;       ; 8.787 ; 8.787 ;       ;
; DPDT_SW[13] ; VGA_G[5]     ;       ; 8.770 ; 8.770 ;       ;
; DPDT_SW[13] ; VGA_G[6]     ;       ; 8.674 ; 8.674 ;       ;
; DPDT_SW[13] ; VGA_G[7]     ;       ; 8.741 ; 8.741 ;       ;
; DPDT_SW[13] ; VGA_G[8]     ;       ; 8.754 ; 8.754 ;       ;
; DPDT_SW[13] ; VGA_G[9]     ;       ; 8.468 ; 8.468 ;       ;
; DPDT_SW[13] ; VGA_R[0]     ;       ; 9.109 ; 9.109 ;       ;
; DPDT_SW[13] ; VGA_R[1]     ;       ; 9.034 ; 9.034 ;       ;
; DPDT_SW[13] ; VGA_R[2]     ;       ; 9.197 ; 9.197 ;       ;
; DPDT_SW[13] ; VGA_R[3]     ;       ; 8.990 ; 8.990 ;       ;
; DPDT_SW[13] ; VGA_R[4]     ;       ; 8.993 ; 8.993 ;       ;
; DPDT_SW[13] ; VGA_R[5]     ;       ; 8.966 ; 8.966 ;       ;
; DPDT_SW[13] ; VGA_R[6]     ;       ; 9.050 ; 9.050 ;       ;
; DPDT_SW[13] ; VGA_R[7]     ;       ; 8.806 ; 8.806 ;       ;
; DPDT_SW[13] ; VGA_R[8]     ;       ; 9.040 ; 9.040 ;       ;
; DPDT_SW[13] ; VGA_R[9]     ;       ; 8.624 ; 8.624 ;       ;
; DPDT_SW[14] ; VGA_B[0]     ;       ; 8.404 ; 8.404 ;       ;
; DPDT_SW[14] ; VGA_B[1]     ;       ; 8.395 ; 8.395 ;       ;
; DPDT_SW[14] ; VGA_B[2]     ;       ; 8.673 ; 8.673 ;       ;
; DPDT_SW[14] ; VGA_B[3]     ;       ; 8.198 ; 8.198 ;       ;
; DPDT_SW[14] ; VGA_B[4]     ;       ; 8.411 ; 8.411 ;       ;
; DPDT_SW[14] ; VGA_B[5]     ;       ; 8.355 ; 8.355 ;       ;
; DPDT_SW[14] ; VGA_B[6]     ;       ; 8.234 ; 8.234 ;       ;
; DPDT_SW[14] ; VGA_B[7]     ;       ; 8.454 ; 8.454 ;       ;
; DPDT_SW[14] ; VGA_B[8]     ;       ; 8.188 ; 8.188 ;       ;
; DPDT_SW[14] ; VGA_B[9]     ;       ; 8.030 ; 8.030 ;       ;
; DPDT_SW[14] ; VGA_G[0]     ;       ; 8.358 ; 8.358 ;       ;
; DPDT_SW[14] ; VGA_G[1]     ;       ; 8.479 ; 8.479 ;       ;
; DPDT_SW[14] ; VGA_G[2]     ;       ; 8.366 ; 8.366 ;       ;
; DPDT_SW[14] ; VGA_G[3]     ;       ; 8.428 ; 8.428 ;       ;
; DPDT_SW[14] ; VGA_G[4]     ;       ; 8.355 ; 8.355 ;       ;
; DPDT_SW[14] ; VGA_G[5]     ;       ; 8.338 ; 8.338 ;       ;
; DPDT_SW[14] ; VGA_G[6]     ;       ; 8.242 ; 8.242 ;       ;
; DPDT_SW[14] ; VGA_G[7]     ;       ; 8.309 ; 8.309 ;       ;
; DPDT_SW[14] ; VGA_G[8]     ;       ; 8.322 ; 8.322 ;       ;
; DPDT_SW[14] ; VGA_G[9]     ;       ; 8.036 ; 8.036 ;       ;
; DPDT_SW[14] ; VGA_R[0]     ;       ; 8.779 ; 8.779 ;       ;
; DPDT_SW[14] ; VGA_R[1]     ;       ; 8.704 ; 8.704 ;       ;
; DPDT_SW[14] ; VGA_R[2]     ;       ; 8.867 ; 8.867 ;       ;
; DPDT_SW[14] ; VGA_R[3]     ;       ; 8.660 ; 8.660 ;       ;
; DPDT_SW[14] ; VGA_R[4]     ;       ; 8.663 ; 8.663 ;       ;
; DPDT_SW[14] ; VGA_R[5]     ;       ; 8.636 ; 8.636 ;       ;
; DPDT_SW[14] ; VGA_R[6]     ;       ; 8.720 ; 8.720 ;       ;
; DPDT_SW[14] ; VGA_R[7]     ;       ; 8.476 ; 8.476 ;       ;
; DPDT_SW[14] ; VGA_R[8]     ;       ; 8.710 ; 8.710 ;       ;
; DPDT_SW[14] ; VGA_R[9]     ;       ; 8.294 ; 8.294 ;       ;
; DPDT_SW[15] ; VGA_B[0]     ;       ; 7.976 ; 7.976 ;       ;
; DPDT_SW[15] ; VGA_B[1]     ;       ; 7.967 ; 7.967 ;       ;
; DPDT_SW[15] ; VGA_B[2]     ;       ; 8.245 ; 8.245 ;       ;
; DPDT_SW[15] ; VGA_B[3]     ;       ; 7.770 ; 7.770 ;       ;
; DPDT_SW[15] ; VGA_B[4]     ;       ; 7.983 ; 7.983 ;       ;
; DPDT_SW[15] ; VGA_B[5]     ;       ; 7.927 ; 7.927 ;       ;
; DPDT_SW[15] ; VGA_B[6]     ;       ; 7.806 ; 7.806 ;       ;
; DPDT_SW[15] ; VGA_B[7]     ;       ; 8.026 ; 8.026 ;       ;
; DPDT_SW[15] ; VGA_B[8]     ;       ; 7.760 ; 7.760 ;       ;
; DPDT_SW[15] ; VGA_B[9]     ;       ; 7.602 ; 7.602 ;       ;
; DPDT_SW[15] ; VGA_G[0]     ;       ; 7.939 ; 7.939 ;       ;
; DPDT_SW[15] ; VGA_G[1]     ;       ; 8.060 ; 8.060 ;       ;
; DPDT_SW[15] ; VGA_G[2]     ;       ; 7.947 ; 7.947 ;       ;
; DPDT_SW[15] ; VGA_G[3]     ;       ; 8.009 ; 8.009 ;       ;
; DPDT_SW[15] ; VGA_G[4]     ;       ; 7.936 ; 7.936 ;       ;
; DPDT_SW[15] ; VGA_G[5]     ;       ; 7.919 ; 7.919 ;       ;
; DPDT_SW[15] ; VGA_G[6]     ;       ; 7.823 ; 7.823 ;       ;
; DPDT_SW[15] ; VGA_G[7]     ;       ; 7.890 ; 7.890 ;       ;
; DPDT_SW[15] ; VGA_G[8]     ;       ; 7.903 ; 7.903 ;       ;
; DPDT_SW[15] ; VGA_G[9]     ;       ; 7.617 ; 7.617 ;       ;
; DPDT_SW[15] ; VGA_R[0]     ;       ; 8.351 ; 8.351 ;       ;
; DPDT_SW[15] ; VGA_R[1]     ;       ; 8.276 ; 8.276 ;       ;
; DPDT_SW[15] ; VGA_R[2]     ;       ; 8.439 ; 8.439 ;       ;
; DPDT_SW[15] ; VGA_R[3]     ;       ; 8.232 ; 8.232 ;       ;
; DPDT_SW[15] ; VGA_R[4]     ;       ; 8.235 ; 8.235 ;       ;
; DPDT_SW[15] ; VGA_R[5]     ;       ; 8.208 ; 8.208 ;       ;
; DPDT_SW[15] ; VGA_R[6]     ;       ; 8.292 ; 8.292 ;       ;
; DPDT_SW[15] ; VGA_R[7]     ;       ; 8.048 ; 8.048 ;       ;
; DPDT_SW[15] ; VGA_R[8]     ;       ; 8.282 ; 8.282 ;       ;
; DPDT_SW[15] ; VGA_R[9]     ;       ; 7.866 ; 7.866 ;       ;
; DPDT_SW[16] ; VGA_B[0]     ;       ; 7.857 ; 7.857 ;       ;
; DPDT_SW[16] ; VGA_B[1]     ;       ; 7.848 ; 7.848 ;       ;
; DPDT_SW[16] ; VGA_B[2]     ;       ; 8.126 ; 8.126 ;       ;
; DPDT_SW[16] ; VGA_B[3]     ;       ; 7.651 ; 7.651 ;       ;
; DPDT_SW[16] ; VGA_B[4]     ;       ; 7.864 ; 7.864 ;       ;
; DPDT_SW[16] ; VGA_B[5]     ;       ; 7.808 ; 7.808 ;       ;
; DPDT_SW[16] ; VGA_B[6]     ;       ; 7.687 ; 7.687 ;       ;
; DPDT_SW[16] ; VGA_B[7]     ;       ; 7.907 ; 7.907 ;       ;
; DPDT_SW[16] ; VGA_B[8]     ;       ; 7.641 ; 7.641 ;       ;
; DPDT_SW[16] ; VGA_B[9]     ;       ; 7.483 ; 7.483 ;       ;
; DPDT_SW[16] ; VGA_G[0]     ;       ; 7.814 ; 7.814 ;       ;
; DPDT_SW[16] ; VGA_G[1]     ;       ; 7.935 ; 7.935 ;       ;
; DPDT_SW[16] ; VGA_G[2]     ;       ; 7.822 ; 7.822 ;       ;
; DPDT_SW[16] ; VGA_G[3]     ;       ; 7.884 ; 7.884 ;       ;
; DPDT_SW[16] ; VGA_G[4]     ;       ; 7.811 ; 7.811 ;       ;
; DPDT_SW[16] ; VGA_G[5]     ;       ; 7.794 ; 7.794 ;       ;
; DPDT_SW[16] ; VGA_G[6]     ;       ; 7.698 ; 7.698 ;       ;
; DPDT_SW[16] ; VGA_G[7]     ;       ; 7.765 ; 7.765 ;       ;
; DPDT_SW[16] ; VGA_G[8]     ;       ; 7.778 ; 7.778 ;       ;
; DPDT_SW[16] ; VGA_G[9]     ;       ; 7.492 ; 7.492 ;       ;
; DPDT_SW[16] ; VGA_R[0]     ;       ; 8.232 ; 8.232 ;       ;
; DPDT_SW[16] ; VGA_R[1]     ;       ; 8.157 ; 8.157 ;       ;
; DPDT_SW[16] ; VGA_R[2]     ;       ; 8.320 ; 8.320 ;       ;
; DPDT_SW[16] ; VGA_R[3]     ;       ; 8.113 ; 8.113 ;       ;
; DPDT_SW[16] ; VGA_R[4]     ;       ; 8.116 ; 8.116 ;       ;
; DPDT_SW[16] ; VGA_R[5]     ;       ; 8.089 ; 8.089 ;       ;
; DPDT_SW[16] ; VGA_R[6]     ;       ; 8.173 ; 8.173 ;       ;
; DPDT_SW[16] ; VGA_R[7]     ;       ; 7.929 ; 7.929 ;       ;
; DPDT_SW[16] ; VGA_R[8]     ;       ; 8.163 ; 8.163 ;       ;
; DPDT_SW[16] ; VGA_R[9]     ;       ; 7.747 ; 7.747 ;       ;
; DPDT_SW[17] ; VGA_B[0]     ;       ; 7.479 ; 7.479 ;       ;
; DPDT_SW[17] ; VGA_B[1]     ;       ; 7.470 ; 7.470 ;       ;
; DPDT_SW[17] ; VGA_B[2]     ;       ; 7.748 ; 7.748 ;       ;
; DPDT_SW[17] ; VGA_B[3]     ;       ; 7.273 ; 7.273 ;       ;
; DPDT_SW[17] ; VGA_B[4]     ;       ; 7.486 ; 7.486 ;       ;
; DPDT_SW[17] ; VGA_B[5]     ;       ; 7.430 ; 7.430 ;       ;
; DPDT_SW[17] ; VGA_B[6]     ;       ; 7.309 ; 7.309 ;       ;
; DPDT_SW[17] ; VGA_B[7]     ;       ; 7.529 ; 7.529 ;       ;
; DPDT_SW[17] ; VGA_B[8]     ;       ; 7.263 ; 7.263 ;       ;
; DPDT_SW[17] ; VGA_B[9]     ;       ; 7.105 ; 7.105 ;       ;
; DPDT_SW[17] ; VGA_G[0]     ;       ; 7.439 ; 7.439 ;       ;
; DPDT_SW[17] ; VGA_G[1]     ;       ; 7.560 ; 7.560 ;       ;
; DPDT_SW[17] ; VGA_G[2]     ;       ; 7.447 ; 7.447 ;       ;
; DPDT_SW[17] ; VGA_G[3]     ;       ; 7.509 ; 7.509 ;       ;
; DPDT_SW[17] ; VGA_G[4]     ;       ; 7.436 ; 7.436 ;       ;
; DPDT_SW[17] ; VGA_G[5]     ;       ; 7.419 ; 7.419 ;       ;
; DPDT_SW[17] ; VGA_G[6]     ;       ; 7.323 ; 7.323 ;       ;
; DPDT_SW[17] ; VGA_G[7]     ;       ; 7.390 ; 7.390 ;       ;
; DPDT_SW[17] ; VGA_G[8]     ;       ; 7.403 ; 7.403 ;       ;
; DPDT_SW[17] ; VGA_G[9]     ;       ; 7.117 ; 7.117 ;       ;
; DPDT_SW[17] ; VGA_R[0]     ;       ; 7.854 ; 7.854 ;       ;
; DPDT_SW[17] ; VGA_R[1]     ;       ; 7.779 ; 7.779 ;       ;
; DPDT_SW[17] ; VGA_R[2]     ;       ; 7.942 ; 7.942 ;       ;
; DPDT_SW[17] ; VGA_R[3]     ;       ; 7.735 ; 7.735 ;       ;
; DPDT_SW[17] ; VGA_R[4]     ;       ; 7.738 ; 7.738 ;       ;
; DPDT_SW[17] ; VGA_R[5]     ;       ; 7.711 ; 7.711 ;       ;
; DPDT_SW[17] ; VGA_R[6]     ;       ; 7.795 ; 7.795 ;       ;
; DPDT_SW[17] ; VGA_R[7]     ;       ; 7.551 ; 7.551 ;       ;
; DPDT_SW[17] ; VGA_R[8]     ;       ; 7.785 ; 7.785 ;       ;
; DPDT_SW[17] ; VGA_R[9]     ;       ; 7.369 ; 7.369 ;       ;
; KEY[0]      ; LED_GREEN[0] ; 5.968 ;       ;       ; 5.968 ;
; KEY[0]      ; LED_GREEN[1] ; 5.968 ;       ;       ; 5.968 ;
; KEY[1]      ; LED_GREEN[2] ; 5.436 ;       ;       ; 5.436 ;
; KEY[1]      ; LED_GREEN[3] ; 5.436 ;       ;       ; 5.436 ;
; KEY[2]      ; LED_GREEN[4] ; 5.299 ;       ;       ; 5.299 ;
; KEY[2]      ; LED_GREEN[5] ; 5.289 ;       ;       ; 5.289 ;
; KEY[3]      ; LED_GREEN[6] ; 5.142 ;       ;       ; 5.142 ;
; KEY[3]      ; LED_GREEN[7] ; 5.092 ;       ;       ; 5.092 ;
+-------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 1.884 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 1.884 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 1.914 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 1.914 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 1.900 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 1.900 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 1.900 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 1.900 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.070 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.040 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.070 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.070 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.071 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.071 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.081 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.081 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.056 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                       ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 1.884 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 1.884 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 1.914 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 1.914 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 1.900 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 1.900 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 1.900 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 1.900 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.070 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.040 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.070 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.070 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.071 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.071 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.081 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.081 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.056 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 1.884     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 1.884     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 1.914     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 1.914     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 1.900     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 1.900     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 1.900     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 1.900     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.070     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.040     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.070     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.070     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.071     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.071     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.081     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.081     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.056     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 1.884     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 1.884     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 1.914     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 1.914     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 1.900     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 1.900     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 1.900     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 1.900     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.070     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.040     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.070     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.070     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.071     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.071     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.081     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.081     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.056     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+----------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                      ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                           ; -0.212 ; -0.061 ; 2.349    ; 0.881   ; 1.562               ;
;  OSC_27                                                                    ; 22.518 ; -0.061 ; 16.190   ; 0.881   ; 15.451              ;
;  OSC_50                                                                    ; 13.711 ; 0.215  ; N/A      ; N/A     ; 8.758               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -0.212 ; 0.215  ; 2.349    ; 5.210   ; 1.562               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 49.205 ; 0.215  ; N/A      ; N/A     ; 25.609              ;
;  TD_CLK                                                                    ; 18.756 ; -0.023 ; N/A      ; N/A     ; 15.451              ;
; Design-wide TNS                                                            ; -0.421 ; -0.085 ; 0.0      ; 0.0     ; 0.0                 ;
;  OSC_27                                                                    ; 0.000  ; -0.085 ; 0.000    ; 0.000   ; 0.000               ;
;  OSC_50                                                                    ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -0.421 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  TD_CLK                                                                    ; 0.000  ; -0.023 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; 10.770 ; 10.770 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; 5.516  ; 5.516  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; 10.770 ; 10.770 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; 9.294  ; 9.294  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; 7.819  ; 7.819  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; 6.718  ; 6.718  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; 5.404  ; 5.404  ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; 7.581  ; 7.581  ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; 7.581  ; 7.581  ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; 7.828  ; 7.828  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 6.972  ; 6.972  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 7.018  ; 7.018  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 7.502  ; 7.502  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 7.144  ; 7.144  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 7.002  ; 7.002  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 6.064  ; 6.064  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 6.558  ; 6.558  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 6.892  ; 6.892  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.107  ; 7.107  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 6.918  ; 6.918  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 7.136  ; 7.136  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 7.124  ; 7.124  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 6.829  ; 6.829  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.487  ; 7.487  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 7.828  ; 7.828  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 7.554  ; 7.554  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 7.580  ; 7.580  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 5.264  ; 5.264  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 5.444  ; 5.444  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 6.064  ; 6.064  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 5.507  ; 5.507  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 7.580  ; 7.580  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 5.547  ; 5.547  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 5.062  ; 5.062  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 5.835  ; 5.835  ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; -0.387 ; -0.387 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; -0.387 ; -0.387 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; -3.545 ; -3.545 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; -3.208 ; -3.208 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; -2.787 ; -2.787 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; -2.624 ; -2.624 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; -2.287 ; -2.287 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; -3.016 ; -3.016 ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; -3.016 ; -3.016 ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; -3.118 ; -3.118 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -3.422 ; -3.422 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -3.465 ; -3.465 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -3.645 ; -3.645 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -3.527 ; -3.527 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -3.446 ; -3.446 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -3.118 ; -3.118 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -3.296 ; -3.296 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -3.421 ; -3.421 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -3.489 ; -3.489 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -3.434 ; -3.434 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -3.574 ; -3.574 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -3.517 ; -3.517 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -3.366 ; -3.366 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -3.640 ; -3.640 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -3.810 ; -3.810 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -3.662 ; -3.662 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -1.847 ; -1.847 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -2.186 ; -2.186 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -1.962 ; -1.962 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -2.131 ; -2.131 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -2.015 ; -2.015 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -1.847 ; -1.847 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -2.017 ; -2.017 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -1.875 ; -1.875 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -1.876 ; -1.876 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 10.724 ; 10.724 ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 10.724 ; 10.724 ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 13.645 ; 13.645 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 12.939 ; 12.939 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 13.645 ; 13.645 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 11.752 ; 11.752 ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 39.081 ; 39.081 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 38.555 ; 38.555 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 38.550 ; 38.550 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 39.081 ; 39.081 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 38.339 ; 38.339 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 38.458 ; 38.458 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 38.360 ; 38.360 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 38.055 ; 38.055 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 38.374 ; 38.374 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 37.444 ; 37.444 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 38.502 ; 38.502 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 16.078 ; 16.078 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.340  ; 6.340  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 38.371 ; 38.371 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 38.008 ; 38.008 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 38.355 ; 38.355 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 38.244 ; 38.244 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 38.333 ; 38.333 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 37.973 ; 37.973 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 37.951 ; 37.951 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 37.691 ; 37.691 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 37.915 ; 37.915 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 38.371 ; 38.371 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 38.334 ; 38.334 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 10.499 ; 10.499 ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 39.502 ; 39.502 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 39.429 ; 39.429 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 39.502 ; 39.502 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 39.364 ; 39.364 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 39.040 ; 39.040 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 38.803 ; 38.803 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 38.699 ; 38.699 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 39.166 ; 39.166 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 38.335 ; 38.335 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 38.618 ; 38.618 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 38.986 ; 38.986 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.340  ; 6.340  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 11.905 ; 11.905 ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 11.905 ; 11.905 ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 11.883 ; 11.883 ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 11.886 ; 11.886 ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 11.544 ; 11.544 ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 11.545 ; 11.545 ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 11.532 ; 11.532 ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 11.557 ; 11.557 ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 10.059 ; 10.059 ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 9.270  ; 9.270  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 9.642  ; 9.642  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 9.467  ; 9.467  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 9.504  ; 9.504  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 9.499  ; 9.499  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 9.468  ; 9.468  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 10.059 ; 10.059 ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 9.501  ; 9.501  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 9.491  ; 9.491  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 9.417  ; 9.417  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 9.501  ; 9.501  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 8.698  ; 8.698  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 8.388  ; 8.388  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 8.391  ; 8.391  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 8.332  ; 8.332  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 8.813  ; 8.813  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 8.774  ; 8.774  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 8.429  ; 8.429  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 8.439  ; 8.439  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 8.432  ; 8.432  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 8.386  ; 8.386  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 8.813  ; 8.813  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 8.770  ; 8.770  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 13.755 ; 13.755 ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 5.672  ; 5.672  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 4.876  ; 4.876  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 4.902  ; 4.902  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 4.895  ; 4.895  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 5.672  ; 5.672  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 5.338  ; 5.338  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 5.304  ; 5.304  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 5.642  ; 5.642  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 5.636  ; 5.636  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 5.639  ; 5.639  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 5.645  ; 5.645  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 4.884  ; 4.884  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 4.866  ; 4.866  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 5.317  ; 5.317  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 5.316  ; 5.316  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 5.332  ; 5.332  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 7.014  ; 7.014  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 11.647 ; 11.647 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 10.749 ; 10.749 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 10.322 ; 10.322 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 11.241 ; 11.241 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 11.026 ; 11.026 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 11.087 ; 11.087 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 10.831 ; 10.831 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 10.324 ; 10.324 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 10.954 ; 10.954 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 11.376 ; 11.376 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 11.061 ; 11.061 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 10.702 ; 10.702 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 10.997 ; 10.997 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 10.516 ; 10.516 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 10.506 ; 10.506 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 11.647 ; 11.647 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 11.491 ; 11.491 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 7.442  ; 7.442  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 5.330  ; 5.330  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 6.830  ; 6.830  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 5.323  ; 5.323  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.864  ; 4.864  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 4.608  ; 4.608  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 4.608  ; 4.608  ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 5.094  ; 5.094  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 5.385  ; 5.385  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 5.622  ; 5.622  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 5.094  ; 5.094  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 4.752  ; 4.752  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 5.235  ; 5.235  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 5.232  ; 5.232  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 5.657  ; 5.657  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 5.349  ; 5.349  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 5.176  ; 5.176  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 5.196  ; 5.196  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 4.989  ; 4.989  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 5.023  ; 5.023  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 4.752  ; 4.752  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 4.886  ; 4.886  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 5.388  ; 5.388  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.813  ; 2.813  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 4.911  ; 4.911  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 5.579  ; 5.579  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 5.439  ; 5.439  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 5.587  ; 5.587  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 5.649  ; 5.649  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 5.442  ; 5.442  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 5.559  ; 5.559  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 5.463  ; 5.463  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 5.482  ; 5.482  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 5.251  ; 5.251  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 4.911  ; 4.911  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.452  ; 4.452  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 5.217  ; 5.217  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 5.667  ; 5.667  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 5.725  ; 5.725  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 5.611  ; 5.611  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 5.593  ; 5.593  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 5.547  ; 5.547  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 5.581  ; 5.581  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 5.472  ; 5.472  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 5.377  ; 5.377  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 5.251  ; 5.251  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 5.217  ; 5.217  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.813  ; 2.813  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 4.685  ; 4.685  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 4.806  ; 4.806  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 4.779  ; 4.779  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 4.792  ; 4.792  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 4.696  ; 4.696  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 4.697  ; 4.697  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 4.685  ; 4.685  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 4.699  ; 4.699  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 3.999  ; 3.999  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 4.012  ; 4.012  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 4.120  ; 4.120  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 3.999  ; 3.999  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 4.018  ; 4.018  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 4.018  ; 4.018  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 4.008  ; 4.008  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 4.073  ; 4.073  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 3.643  ; 3.643  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 4.021  ; 4.021  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 3.961  ; 3.961  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 4.026  ; 4.026  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 3.776  ; 3.776  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 3.674  ; 3.674  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 3.680  ; 3.680  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 3.643  ; 3.643  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 3.682  ; 3.682  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 3.792  ; 3.792  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 3.700  ; 3.700  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 3.713  ; 3.713  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 3.700  ; 3.700  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 3.682  ; 3.682  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 3.811  ; 3.811  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 3.781  ; 3.781  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 5.616  ; 5.616  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 1.939  ; 1.939  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 1.950  ; 1.950  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 1.967  ; 1.967  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 1.969  ; 1.969  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.226  ; 2.226  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.129  ; 2.129  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.097  ; 2.097  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.196  ; 2.196  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.192  ; 2.192  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.199  ; 2.199  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.204  ; 2.204  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 1.961  ; 1.961  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 1.939  ; 1.939  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.114  ; 2.114  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.114  ; 2.114  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 2.119  ; 2.119  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.703  ; 2.703  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 2.518  ; 2.518  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 2.518  ; 2.518  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 2.766  ; 2.766  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 2.588  ; 2.588  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 2.772  ; 2.772  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 2.634  ; 2.634  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 2.627  ; 2.627  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 2.556  ; 2.556  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 2.642  ; 2.642  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 2.742  ; 2.742  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 2.816  ; 2.816  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 2.797  ; 2.797  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.085  ; 3.085  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.028  ; 3.028  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 2.939  ; 2.939  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 2.975  ; 2.975  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.046  ; 3.046  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 2.827  ; 2.827  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 2.118  ; 2.118  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 2.638  ; 2.638  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 2.122  ; 2.122  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.001  ; 2.001  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; GPIO_0[26]   ;        ; 5.568  ; 5.568  ;        ;
; DPDT_SW[0]  ; GPIO_0[30]   ;        ; 5.525  ; 5.525  ;        ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 5.097  ;        ;        ; 5.097  ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 5.131  ;        ;        ; 5.131  ;
; DPDT_SW[2]  ; VGA_B[0]     ; 11.135 ; 12.003 ; 12.003 ; 11.135 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 11.116 ; 11.988 ; 11.988 ; 11.116 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 12.219 ; 12.538 ; 12.538 ; 12.219 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 10.229 ; 11.393 ; 11.393 ; 10.229 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 11.606 ; 11.926 ; 11.926 ; 11.606 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 11.535 ; 11.833 ; 11.833 ; 11.535 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 11.206 ; 11.517 ; 11.517 ; 11.206 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 10.845 ; 12.195 ; 12.195 ; 10.845 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 9.908  ; 11.264 ; 11.264 ; 9.908  ;
; DPDT_SW[2]  ; VGA_B[9]     ; 10.648 ; 10.834 ; 10.834 ; 10.648 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 11.246 ; 11.886 ; 11.886 ; 11.246 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 11.599 ; 12.227 ; 12.227 ; 11.599 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 10.931 ; 11.867 ; 11.867 ; 10.931 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 11.029 ; 11.968 ; 11.968 ; 11.029 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 11.509 ; 11.842 ; 11.842 ; 11.509 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 11.190 ; 11.811 ; 11.811 ; 11.190 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 12.070 ; 11.554 ; 11.554 ; 12.070 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 12.402 ; 11.780 ; 11.780 ; 12.402 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 11.569 ; 11.820 ; 11.820 ; 11.569 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 10.477 ; 10.672 ; 10.672 ; 10.477 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 11.906 ; 12.958 ; 12.958 ; 11.906 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 12.402 ; 12.612 ; 12.612 ; 12.402 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 11.855 ; 12.903 ; 12.903 ; 11.855 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 11.530 ; 12.581 ; 12.581 ; 11.530 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 11.539 ; 12.343 ; 12.343 ; 11.539 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 11.782 ; 12.232 ; 12.232 ; 11.782 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 12.352 ; 12.704 ; 12.704 ; 12.352 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 11.099 ; 11.632 ; 11.632 ; 11.099 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 11.876 ; 12.523 ; 12.523 ; 11.876 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 11.812 ; 11.399 ; 11.399 ; 11.812 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 13.268 ; 13.268 ; 13.268 ; 13.268 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 13.253 ; 13.253 ; 13.253 ; 13.253 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 13.803 ; 13.803 ; 13.803 ; 13.803 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 12.658 ; 12.658 ; 12.658 ; 12.658 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 13.191 ; 13.191 ; 13.191 ; 13.191 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 13.098 ; 13.098 ; 13.098 ; 13.098 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 12.782 ; 12.782 ; 12.782 ; 12.782 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 13.460 ; 13.460 ; 13.460 ; 13.460 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 12.529 ; 12.529 ; 12.529 ; 12.529 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 12.099 ; 12.099 ; 12.099 ; 12.099 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 12.423 ; 12.423 ; 12.423 ; 12.423 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 12.764 ; 12.764 ; 12.764 ; 12.764 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 12.404 ; 12.404 ; 12.404 ; 12.404 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 12.505 ; 12.505 ; 12.505 ; 12.505 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 12.379 ; 12.379 ; 12.379 ; 12.379 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 12.348 ; 12.348 ; 12.348 ; 12.348 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 12.091 ; 12.091 ; 12.091 ; 12.091 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 12.317 ; 12.317 ; 12.317 ; 12.317 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 12.357 ; 12.357 ; 12.357 ; 12.357 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 11.209 ; 11.209 ; 11.209 ; 11.209 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 13.614 ; 13.614 ; 13.614 ; 13.614 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 13.268 ; 13.268 ; 13.268 ; 13.268 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 13.559 ; 13.559 ; 13.559 ; 13.559 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 13.237 ; 13.237 ; 13.237 ; 13.237 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 12.999 ; 12.999 ; 12.999 ; 12.999 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 12.888 ; 12.888 ; 12.888 ; 12.888 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 13.360 ; 13.360 ; 13.360 ; 13.360 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 12.288 ; 12.288 ; 12.288 ; 12.288 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 13.179 ; 13.179 ; 13.179 ; 13.179 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 12.055 ; 12.055 ; 12.055 ; 12.055 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 11.385 ; 11.385 ; 11.385 ; 11.385 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 11.370 ; 11.370 ; 11.370 ; 11.370 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 11.920 ; 11.920 ; 11.920 ; 11.920 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 10.775 ; 10.775 ; 10.775 ; 10.775 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 11.308 ; 11.308 ; 11.308 ; 11.308 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 11.215 ; 11.215 ; 11.215 ; 11.215 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 10.899 ; 10.899 ; 10.899 ; 10.899 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 11.577 ; 11.577 ; 11.577 ; 11.577 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 10.646 ; 10.646 ; 10.646 ; 10.646 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 10.216 ; 10.216 ; 10.216 ; 10.216 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 11.852 ; 11.852 ; 11.852 ; 11.852 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 12.193 ; 12.193 ; 12.193 ; 12.193 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 11.833 ; 11.833 ; 11.833 ; 11.833 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 11.934 ; 11.934 ; 11.934 ; 11.934 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 11.808 ; 11.808 ; 11.808 ; 11.808 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 11.777 ; 11.777 ; 11.777 ; 11.777 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 11.520 ; 11.520 ; 11.520 ; 11.520 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 11.746 ; 11.746 ; 11.746 ; 11.746 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 11.786 ; 11.786 ; 11.786 ; 11.786 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 10.638 ; 10.638 ; 10.638 ; 10.638 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 13.342 ; 13.342 ; 13.342 ; 13.342 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 12.996 ; 12.996 ; 12.996 ; 12.996 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 13.287 ; 13.287 ; 13.287 ; 13.287 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 12.965 ; 12.965 ; 12.965 ; 12.965 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 12.727 ; 12.727 ; 12.727 ; 12.727 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 12.616 ; 12.616 ; 12.616 ; 12.616 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 13.088 ; 13.088 ; 13.088 ; 13.088 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 12.016 ; 12.016 ; 12.016 ; 12.016 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 12.907 ; 12.907 ; 12.907 ; 12.907 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 11.783 ; 11.783 ; 11.783 ; 11.783 ;
; DPDT_SW[7]  ; VGA_B[0]     ;        ; 16.623 ; 16.623 ;        ;
; DPDT_SW[7]  ; VGA_B[1]     ;        ; 16.601 ; 16.601 ;        ;
; DPDT_SW[7]  ; VGA_B[2]     ;        ; 17.293 ; 17.293 ;        ;
; DPDT_SW[7]  ; VGA_B[3]     ;        ; 16.896 ; 16.896 ;        ;
; DPDT_SW[7]  ; VGA_B[4]     ;        ; 17.015 ; 17.015 ;        ;
; DPDT_SW[7]  ; VGA_B[5]     ;        ; 16.917 ; 16.917 ;        ;
; DPDT_SW[7]  ; VGA_B[6]     ;        ; 16.612 ; 16.612 ;        ;
; DPDT_SW[7]  ; VGA_B[7]     ;        ; 16.872 ; 16.872 ;        ;
; DPDT_SW[7]  ; VGA_B[8]     ;        ; 15.940 ; 15.940 ;        ;
; DPDT_SW[7]  ; VGA_B[9]     ;        ; 17.059 ; 17.059 ;        ;
; DPDT_SW[7]  ; VGA_G[0]     ;        ; 16.205 ; 16.205 ;        ;
; DPDT_SW[7]  ; VGA_G[1]     ;        ; 16.546 ; 16.546 ;        ;
; DPDT_SW[7]  ; VGA_G[2]     ;        ; 16.507 ; 16.507 ;        ;
; DPDT_SW[7]  ; VGA_G[3]     ;        ; 16.606 ; 16.606 ;        ;
; DPDT_SW[7]  ; VGA_G[4]     ;        ; 16.161 ; 16.161 ;        ;
; DPDT_SW[7]  ; VGA_G[5]     ;        ; 16.137 ; 16.137 ;        ;
; DPDT_SW[7]  ; VGA_G[6]     ;        ; 15.877 ; 15.877 ;        ;
; DPDT_SW[7]  ; VGA_G[7]     ;        ; 16.102 ; 16.102 ;        ;
; DPDT_SW[7]  ; VGA_G[8]     ;        ; 16.582 ; 16.582 ;        ;
; DPDT_SW[7]  ; VGA_G[9]     ;        ; 16.891 ; 16.891 ;        ;
; DPDT_SW[7]  ; VGA_R[0]     ; 17.763 ;        ;        ; 17.763 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 17.847 ;        ;        ; 17.847 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 17.712 ;        ;        ; 17.712 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 17.389 ;        ;        ; 17.389 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 17.152 ;        ;        ; 17.152 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 17.040 ;        ;        ; 17.040 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 17.513 ;        ;        ; 17.513 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 16.892 ;        ;        ; 16.892 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 17.175 ;        ;        ; 17.175 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 17.543 ;        ;        ; 17.543 ;
; DPDT_SW[8]  ; VGA_B[0]     ;        ; 16.837 ; 16.837 ;        ;
; DPDT_SW[8]  ; VGA_B[1]     ;        ; 16.815 ; 16.815 ;        ;
; DPDT_SW[8]  ; VGA_B[2]     ;        ; 17.507 ; 17.507 ;        ;
; DPDT_SW[8]  ; VGA_B[3]     ;        ; 17.110 ; 17.110 ;        ;
; DPDT_SW[8]  ; VGA_B[4]     ;        ; 17.229 ; 17.229 ;        ;
; DPDT_SW[8]  ; VGA_B[5]     ;        ; 17.131 ; 17.131 ;        ;
; DPDT_SW[8]  ; VGA_B[6]     ;        ; 16.826 ; 16.826 ;        ;
; DPDT_SW[8]  ; VGA_B[7]     ;        ; 17.086 ; 17.086 ;        ;
; DPDT_SW[8]  ; VGA_B[8]     ;        ; 16.154 ; 16.154 ;        ;
; DPDT_SW[8]  ; VGA_B[9]     ;        ; 17.273 ; 17.273 ;        ;
; DPDT_SW[8]  ; VGA_G[0]     ;        ; 16.419 ; 16.419 ;        ;
; DPDT_SW[8]  ; VGA_G[1]     ;        ; 16.760 ; 16.760 ;        ;
; DPDT_SW[8]  ; VGA_G[2]     ;        ; 16.721 ; 16.721 ;        ;
; DPDT_SW[8]  ; VGA_G[3]     ;        ; 16.820 ; 16.820 ;        ;
; DPDT_SW[8]  ; VGA_G[4]     ;        ; 16.375 ; 16.375 ;        ;
; DPDT_SW[8]  ; VGA_G[5]     ;        ; 16.351 ; 16.351 ;        ;
; DPDT_SW[8]  ; VGA_G[6]     ;        ; 16.091 ; 16.091 ;        ;
; DPDT_SW[8]  ; VGA_G[7]     ;        ; 16.316 ; 16.316 ;        ;
; DPDT_SW[8]  ; VGA_G[8]     ;        ; 16.796 ; 16.796 ;        ;
; DPDT_SW[8]  ; VGA_G[9]     ;        ; 17.105 ; 17.105 ;        ;
; DPDT_SW[8]  ; VGA_R[0]     ; 17.977 ;        ;        ; 17.977 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 18.061 ;        ;        ; 18.061 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 17.926 ;        ;        ; 17.926 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 17.603 ;        ;        ; 17.603 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 17.366 ;        ;        ; 17.366 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 17.254 ;        ;        ; 17.254 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 17.727 ;        ;        ; 17.727 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 17.106 ;        ;        ; 17.106 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 17.389 ;        ;        ; 17.389 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 17.757 ;        ;        ; 17.757 ;
; DPDT_SW[9]  ; VGA_B[0]     ;        ; 16.374 ; 16.374 ;        ;
; DPDT_SW[9]  ; VGA_B[1]     ;        ; 16.352 ; 16.352 ;        ;
; DPDT_SW[9]  ; VGA_B[2]     ;        ; 17.044 ; 17.044 ;        ;
; DPDT_SW[9]  ; VGA_B[3]     ;        ; 16.647 ; 16.647 ;        ;
; DPDT_SW[9]  ; VGA_B[4]     ;        ; 16.766 ; 16.766 ;        ;
; DPDT_SW[9]  ; VGA_B[5]     ;        ; 16.668 ; 16.668 ;        ;
; DPDT_SW[9]  ; VGA_B[6]     ;        ; 16.363 ; 16.363 ;        ;
; DPDT_SW[9]  ; VGA_B[7]     ;        ; 16.623 ; 16.623 ;        ;
; DPDT_SW[9]  ; VGA_B[8]     ;        ; 15.691 ; 15.691 ;        ;
; DPDT_SW[9]  ; VGA_B[9]     ;        ; 16.810 ; 16.810 ;        ;
; DPDT_SW[9]  ; VGA_G[0]     ;        ; 15.956 ; 15.956 ;        ;
; DPDT_SW[9]  ; VGA_G[1]     ;        ; 16.297 ; 16.297 ;        ;
; DPDT_SW[9]  ; VGA_G[2]     ;        ; 16.258 ; 16.258 ;        ;
; DPDT_SW[9]  ; VGA_G[3]     ;        ; 16.357 ; 16.357 ;        ;
; DPDT_SW[9]  ; VGA_G[4]     ;        ; 15.912 ; 15.912 ;        ;
; DPDT_SW[9]  ; VGA_G[5]     ;        ; 15.888 ; 15.888 ;        ;
; DPDT_SW[9]  ; VGA_G[6]     ;        ; 15.628 ; 15.628 ;        ;
; DPDT_SW[9]  ; VGA_G[7]     ;        ; 15.853 ; 15.853 ;        ;
; DPDT_SW[9]  ; VGA_G[8]     ;        ; 16.333 ; 16.333 ;        ;
; DPDT_SW[9]  ; VGA_G[9]     ;        ; 16.642 ; 16.642 ;        ;
; DPDT_SW[9]  ; VGA_R[0]     ; 17.514 ;        ;        ; 17.514 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 17.598 ;        ;        ; 17.598 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 17.463 ;        ;        ; 17.463 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 17.140 ;        ;        ; 17.140 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 16.903 ;        ;        ; 16.903 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 16.791 ;        ;        ; 16.791 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 17.264 ;        ;        ; 17.264 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 16.643 ;        ;        ; 16.643 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 16.926 ;        ;        ; 16.926 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 17.294 ;        ;        ; 17.294 ;
; DPDT_SW[10] ; VGA_B[0]     ;        ; 16.979 ; 16.979 ;        ;
; DPDT_SW[10] ; VGA_B[1]     ;        ; 16.957 ; 16.957 ;        ;
; DPDT_SW[10] ; VGA_B[2]     ;        ; 17.649 ; 17.649 ;        ;
; DPDT_SW[10] ; VGA_B[3]     ;        ; 17.252 ; 17.252 ;        ;
; DPDT_SW[10] ; VGA_B[4]     ;        ; 17.371 ; 17.371 ;        ;
; DPDT_SW[10] ; VGA_B[5]     ;        ; 17.273 ; 17.273 ;        ;
; DPDT_SW[10] ; VGA_B[6]     ;        ; 16.968 ; 16.968 ;        ;
; DPDT_SW[10] ; VGA_B[7]     ;        ; 17.228 ; 17.228 ;        ;
; DPDT_SW[10] ; VGA_B[8]     ;        ; 16.296 ; 16.296 ;        ;
; DPDT_SW[10] ; VGA_B[9]     ;        ; 17.415 ; 17.415 ;        ;
; DPDT_SW[10] ; VGA_G[0]     ;        ; 16.561 ; 16.561 ;        ;
; DPDT_SW[10] ; VGA_G[1]     ;        ; 16.902 ; 16.902 ;        ;
; DPDT_SW[10] ; VGA_G[2]     ;        ; 16.863 ; 16.863 ;        ;
; DPDT_SW[10] ; VGA_G[3]     ;        ; 16.962 ; 16.962 ;        ;
; DPDT_SW[10] ; VGA_G[4]     ;        ; 16.517 ; 16.517 ;        ;
; DPDT_SW[10] ; VGA_G[5]     ;        ; 16.493 ; 16.493 ;        ;
; DPDT_SW[10] ; VGA_G[6]     ;        ; 16.233 ; 16.233 ;        ;
; DPDT_SW[10] ; VGA_G[7]     ;        ; 16.458 ; 16.458 ;        ;
; DPDT_SW[10] ; VGA_G[8]     ;        ; 16.938 ; 16.938 ;        ;
; DPDT_SW[10] ; VGA_G[9]     ;        ; 17.247 ; 17.247 ;        ;
; DPDT_SW[10] ; VGA_R[0]     ; 18.119 ;        ;        ; 18.119 ;
; DPDT_SW[10] ; VGA_R[1]     ; 18.203 ;        ;        ; 18.203 ;
; DPDT_SW[10] ; VGA_R[2]     ; 18.068 ;        ;        ; 18.068 ;
; DPDT_SW[10] ; VGA_R[3]     ; 17.745 ;        ;        ; 17.745 ;
; DPDT_SW[10] ; VGA_R[4]     ; 17.508 ;        ;        ; 17.508 ;
; DPDT_SW[10] ; VGA_R[5]     ; 17.396 ;        ;        ; 17.396 ;
; DPDT_SW[10] ; VGA_R[6]     ; 17.869 ;        ;        ; 17.869 ;
; DPDT_SW[10] ; VGA_R[7]     ; 17.248 ;        ;        ; 17.248 ;
; DPDT_SW[10] ; VGA_R[8]     ; 17.531 ;        ;        ; 17.531 ;
; DPDT_SW[10] ; VGA_R[9]     ; 17.899 ;        ;        ; 17.899 ;
; DPDT_SW[11] ; VGA_B[0]     ;        ; 16.965 ; 16.965 ;        ;
; DPDT_SW[11] ; VGA_B[1]     ;        ; 16.943 ; 16.943 ;        ;
; DPDT_SW[11] ; VGA_B[2]     ;        ; 17.635 ; 17.635 ;        ;
; DPDT_SW[11] ; VGA_B[3]     ;        ; 17.238 ; 17.238 ;        ;
; DPDT_SW[11] ; VGA_B[4]     ;        ; 17.357 ; 17.357 ;        ;
; DPDT_SW[11] ; VGA_B[5]     ;        ; 17.259 ; 17.259 ;        ;
; DPDT_SW[11] ; VGA_B[6]     ;        ; 16.954 ; 16.954 ;        ;
; DPDT_SW[11] ; VGA_B[7]     ;        ; 17.214 ; 17.214 ;        ;
; DPDT_SW[11] ; VGA_B[8]     ;        ; 16.282 ; 16.282 ;        ;
; DPDT_SW[11] ; VGA_B[9]     ;        ; 17.401 ; 17.401 ;        ;
; DPDT_SW[11] ; VGA_G[0]     ;        ; 16.547 ; 16.547 ;        ;
; DPDT_SW[11] ; VGA_G[1]     ;        ; 16.888 ; 16.888 ;        ;
; DPDT_SW[11] ; VGA_G[2]     ;        ; 16.849 ; 16.849 ;        ;
; DPDT_SW[11] ; VGA_G[3]     ;        ; 16.948 ; 16.948 ;        ;
; DPDT_SW[11] ; VGA_G[4]     ;        ; 16.503 ; 16.503 ;        ;
; DPDT_SW[11] ; VGA_G[5]     ;        ; 16.479 ; 16.479 ;        ;
; DPDT_SW[11] ; VGA_G[6]     ;        ; 16.219 ; 16.219 ;        ;
; DPDT_SW[11] ; VGA_G[7]     ;        ; 16.444 ; 16.444 ;        ;
; DPDT_SW[11] ; VGA_G[8]     ;        ; 16.924 ; 16.924 ;        ;
; DPDT_SW[11] ; VGA_G[9]     ;        ; 17.233 ; 17.233 ;        ;
; DPDT_SW[11] ; VGA_R[0]     ; 18.105 ;        ;        ; 18.105 ;
; DPDT_SW[11] ; VGA_R[1]     ; 18.189 ;        ;        ; 18.189 ;
; DPDT_SW[11] ; VGA_R[2]     ; 18.054 ;        ;        ; 18.054 ;
; DPDT_SW[11] ; VGA_R[3]     ; 17.731 ;        ;        ; 17.731 ;
; DPDT_SW[11] ; VGA_R[4]     ; 17.494 ;        ;        ; 17.494 ;
; DPDT_SW[11] ; VGA_R[5]     ; 17.382 ;        ;        ; 17.382 ;
; DPDT_SW[11] ; VGA_R[6]     ; 17.855 ;        ;        ; 17.855 ;
; DPDT_SW[11] ; VGA_R[7]     ; 17.234 ;        ;        ; 17.234 ;
; DPDT_SW[11] ; VGA_R[8]     ; 17.517 ;        ;        ; 17.517 ;
; DPDT_SW[11] ; VGA_R[9]     ; 17.885 ;        ;        ; 17.885 ;
; DPDT_SW[12] ; VGA_B[0]     ;        ; 16.431 ; 16.431 ;        ;
; DPDT_SW[12] ; VGA_B[1]     ;        ; 16.409 ; 16.409 ;        ;
; DPDT_SW[12] ; VGA_B[2]     ;        ; 17.101 ; 17.101 ;        ;
; DPDT_SW[12] ; VGA_B[3]     ;        ; 16.704 ; 16.704 ;        ;
; DPDT_SW[12] ; VGA_B[4]     ;        ; 16.823 ; 16.823 ;        ;
; DPDT_SW[12] ; VGA_B[5]     ;        ; 16.725 ; 16.725 ;        ;
; DPDT_SW[12] ; VGA_B[6]     ;        ; 16.420 ; 16.420 ;        ;
; DPDT_SW[12] ; VGA_B[7]     ;        ; 16.680 ; 16.680 ;        ;
; DPDT_SW[12] ; VGA_B[8]     ;        ; 15.748 ; 15.748 ;        ;
; DPDT_SW[12] ; VGA_B[9]     ;        ; 16.867 ; 16.867 ;        ;
; DPDT_SW[12] ; VGA_G[0]     ;        ; 16.013 ; 16.013 ;        ;
; DPDT_SW[12] ; VGA_G[1]     ;        ; 16.354 ; 16.354 ;        ;
; DPDT_SW[12] ; VGA_G[2]     ;        ; 16.315 ; 16.315 ;        ;
; DPDT_SW[12] ; VGA_G[3]     ;        ; 16.414 ; 16.414 ;        ;
; DPDT_SW[12] ; VGA_G[4]     ;        ; 15.969 ; 15.969 ;        ;
; DPDT_SW[12] ; VGA_G[5]     ;        ; 15.945 ; 15.945 ;        ;
; DPDT_SW[12] ; VGA_G[6]     ;        ; 15.685 ; 15.685 ;        ;
; DPDT_SW[12] ; VGA_G[7]     ;        ; 15.910 ; 15.910 ;        ;
; DPDT_SW[12] ; VGA_G[8]     ;        ; 16.390 ; 16.390 ;        ;
; DPDT_SW[12] ; VGA_G[9]     ;        ; 16.699 ; 16.699 ;        ;
; DPDT_SW[12] ; VGA_R[0]     ; 17.571 ;        ;        ; 17.571 ;
; DPDT_SW[12] ; VGA_R[1]     ; 17.655 ;        ;        ; 17.655 ;
; DPDT_SW[12] ; VGA_R[2]     ; 17.520 ;        ;        ; 17.520 ;
; DPDT_SW[12] ; VGA_R[3]     ; 17.197 ;        ;        ; 17.197 ;
; DPDT_SW[12] ; VGA_R[4]     ; 16.960 ;        ;        ; 16.960 ;
; DPDT_SW[12] ; VGA_R[5]     ; 16.848 ;        ;        ; 16.848 ;
; DPDT_SW[12] ; VGA_R[6]     ; 17.321 ;        ;        ; 17.321 ;
; DPDT_SW[12] ; VGA_R[7]     ; 16.700 ;        ;        ; 16.700 ;
; DPDT_SW[12] ; VGA_R[8]     ; 16.983 ;        ;        ; 16.983 ;
; DPDT_SW[12] ; VGA_R[9]     ; 17.351 ;        ;        ; 17.351 ;
; DPDT_SW[13] ; VGA_B[0]     ;        ; 24.336 ; 24.336 ;        ;
; DPDT_SW[13] ; VGA_B[1]     ;        ; 24.321 ; 24.321 ;        ;
; DPDT_SW[13] ; VGA_B[2]     ;        ; 24.871 ; 24.871 ;        ;
; DPDT_SW[13] ; VGA_B[3]     ;        ; 23.726 ; 23.726 ;        ;
; DPDT_SW[13] ; VGA_B[4]     ;        ; 24.259 ; 24.259 ;        ;
; DPDT_SW[13] ; VGA_B[5]     ;        ; 24.166 ; 24.166 ;        ;
; DPDT_SW[13] ; VGA_B[6]     ;        ; 23.850 ; 23.850 ;        ;
; DPDT_SW[13] ; VGA_B[7]     ;        ; 24.528 ; 24.528 ;        ;
; DPDT_SW[13] ; VGA_B[8]     ;        ; 23.597 ; 23.597 ;        ;
; DPDT_SW[13] ; VGA_B[9]     ;        ; 23.167 ; 23.167 ;        ;
; DPDT_SW[13] ; VGA_G[0]     ;        ; 23.492 ; 23.492 ;        ;
; DPDT_SW[13] ; VGA_G[1]     ;        ; 23.833 ; 23.833 ;        ;
; DPDT_SW[13] ; VGA_G[2]     ;        ; 23.473 ; 23.473 ;        ;
; DPDT_SW[13] ; VGA_G[3]     ;        ; 23.574 ; 23.574 ;        ;
; DPDT_SW[13] ; VGA_G[4]     ;        ; 23.448 ; 23.448 ;        ;
; DPDT_SW[13] ; VGA_G[5]     ;        ; 23.417 ; 23.417 ;        ;
; DPDT_SW[13] ; VGA_G[6]     ;        ; 23.160 ; 23.160 ;        ;
; DPDT_SW[13] ; VGA_G[7]     ;        ; 23.386 ; 23.386 ;        ;
; DPDT_SW[13] ; VGA_G[8]     ;        ; 23.426 ; 23.426 ;        ;
; DPDT_SW[13] ; VGA_G[9]     ;        ; 22.278 ; 22.278 ;        ;
; DPDT_SW[13] ; VGA_R[0]     ;        ; 24.565 ; 24.565 ;        ;
; DPDT_SW[13] ; VGA_R[1]     ;        ; 24.219 ; 24.219 ;        ;
; DPDT_SW[13] ; VGA_R[2]     ;        ; 24.510 ; 24.510 ;        ;
; DPDT_SW[13] ; VGA_R[3]     ;        ; 24.188 ; 24.188 ;        ;
; DPDT_SW[13] ; VGA_R[4]     ;        ; 23.950 ; 23.950 ;        ;
; DPDT_SW[13] ; VGA_R[5]     ;        ; 23.839 ; 23.839 ;        ;
; DPDT_SW[13] ; VGA_R[6]     ;        ; 24.311 ; 24.311 ;        ;
; DPDT_SW[13] ; VGA_R[7]     ;        ; 23.239 ; 23.239 ;        ;
; DPDT_SW[13] ; VGA_R[8]     ;        ; 24.130 ; 24.130 ;        ;
; DPDT_SW[13] ; VGA_R[9]     ;        ; 23.006 ; 23.006 ;        ;
; DPDT_SW[14] ; VGA_B[0]     ;        ; 22.883 ; 22.883 ;        ;
; DPDT_SW[14] ; VGA_B[1]     ;        ; 22.868 ; 22.868 ;        ;
; DPDT_SW[14] ; VGA_B[2]     ;        ; 23.418 ; 23.418 ;        ;
; DPDT_SW[14] ; VGA_B[3]     ;        ; 22.273 ; 22.273 ;        ;
; DPDT_SW[14] ; VGA_B[4]     ;        ; 22.806 ; 22.806 ;        ;
; DPDT_SW[14] ; VGA_B[5]     ;        ; 22.713 ; 22.713 ;        ;
; DPDT_SW[14] ; VGA_B[6]     ;        ; 22.397 ; 22.397 ;        ;
; DPDT_SW[14] ; VGA_B[7]     ;        ; 23.075 ; 23.075 ;        ;
; DPDT_SW[14] ; VGA_B[8]     ;        ; 22.144 ; 22.144 ;        ;
; DPDT_SW[14] ; VGA_B[9]     ;        ; 21.714 ; 21.714 ;        ;
; DPDT_SW[14] ; VGA_G[0]     ;        ; 22.039 ; 22.039 ;        ;
; DPDT_SW[14] ; VGA_G[1]     ;        ; 22.380 ; 22.380 ;        ;
; DPDT_SW[14] ; VGA_G[2]     ;        ; 22.020 ; 22.020 ;        ;
; DPDT_SW[14] ; VGA_G[3]     ;        ; 22.121 ; 22.121 ;        ;
; DPDT_SW[14] ; VGA_G[4]     ;        ; 21.995 ; 21.995 ;        ;
; DPDT_SW[14] ; VGA_G[5]     ;        ; 21.964 ; 21.964 ;        ;
; DPDT_SW[14] ; VGA_G[6]     ;        ; 21.707 ; 21.707 ;        ;
; DPDT_SW[14] ; VGA_G[7]     ;        ; 21.933 ; 21.933 ;        ;
; DPDT_SW[14] ; VGA_G[8]     ;        ; 21.973 ; 21.973 ;        ;
; DPDT_SW[14] ; VGA_G[9]     ;        ; 20.825 ; 20.825 ;        ;
; DPDT_SW[14] ; VGA_R[0]     ;        ; 23.112 ; 23.112 ;        ;
; DPDT_SW[14] ; VGA_R[1]     ;        ; 22.766 ; 22.766 ;        ;
; DPDT_SW[14] ; VGA_R[2]     ;        ; 23.057 ; 23.057 ;        ;
; DPDT_SW[14] ; VGA_R[3]     ;        ; 22.735 ; 22.735 ;        ;
; DPDT_SW[14] ; VGA_R[4]     ;        ; 22.497 ; 22.497 ;        ;
; DPDT_SW[14] ; VGA_R[5]     ;        ; 22.386 ; 22.386 ;        ;
; DPDT_SW[14] ; VGA_R[6]     ;        ; 22.858 ; 22.858 ;        ;
; DPDT_SW[14] ; VGA_R[7]     ;        ; 21.786 ; 21.786 ;        ;
; DPDT_SW[14] ; VGA_R[8]     ;        ; 22.677 ; 22.677 ;        ;
; DPDT_SW[14] ; VGA_R[9]     ;        ; 21.553 ; 21.553 ;        ;
; DPDT_SW[15] ; VGA_B[0]     ;        ; 21.408 ; 21.408 ;        ;
; DPDT_SW[15] ; VGA_B[1]     ;        ; 21.393 ; 21.393 ;        ;
; DPDT_SW[15] ; VGA_B[2]     ;        ; 21.943 ; 21.943 ;        ;
; DPDT_SW[15] ; VGA_B[3]     ;        ; 20.798 ; 20.798 ;        ;
; DPDT_SW[15] ; VGA_B[4]     ;        ; 21.331 ; 21.331 ;        ;
; DPDT_SW[15] ; VGA_B[5]     ;        ; 21.238 ; 21.238 ;        ;
; DPDT_SW[15] ; VGA_B[6]     ;        ; 20.922 ; 20.922 ;        ;
; DPDT_SW[15] ; VGA_B[7]     ;        ; 21.600 ; 21.600 ;        ;
; DPDT_SW[15] ; VGA_B[8]     ;        ; 20.669 ; 20.669 ;        ;
; DPDT_SW[15] ; VGA_B[9]     ;        ; 20.239 ; 20.239 ;        ;
; DPDT_SW[15] ; VGA_G[0]     ;        ; 20.564 ; 20.564 ;        ;
; DPDT_SW[15] ; VGA_G[1]     ;        ; 20.905 ; 20.905 ;        ;
; DPDT_SW[15] ; VGA_G[2]     ;        ; 20.545 ; 20.545 ;        ;
; DPDT_SW[15] ; VGA_G[3]     ;        ; 20.646 ; 20.646 ;        ;
; DPDT_SW[15] ; VGA_G[4]     ;        ; 20.520 ; 20.520 ;        ;
; DPDT_SW[15] ; VGA_G[5]     ;        ; 20.489 ; 20.489 ;        ;
; DPDT_SW[15] ; VGA_G[6]     ;        ; 20.232 ; 20.232 ;        ;
; DPDT_SW[15] ; VGA_G[7]     ;        ; 20.458 ; 20.458 ;        ;
; DPDT_SW[15] ; VGA_G[8]     ;        ; 20.498 ; 20.498 ;        ;
; DPDT_SW[15] ; VGA_G[9]     ;        ; 19.350 ; 19.350 ;        ;
; DPDT_SW[15] ; VGA_R[0]     ;        ; 21.637 ; 21.637 ;        ;
; DPDT_SW[15] ; VGA_R[1]     ;        ; 21.291 ; 21.291 ;        ;
; DPDT_SW[15] ; VGA_R[2]     ;        ; 21.582 ; 21.582 ;        ;
; DPDT_SW[15] ; VGA_R[3]     ;        ; 21.260 ; 21.260 ;        ;
; DPDT_SW[15] ; VGA_R[4]     ;        ; 21.022 ; 21.022 ;        ;
; DPDT_SW[15] ; VGA_R[5]     ;        ; 20.911 ; 20.911 ;        ;
; DPDT_SW[15] ; VGA_R[6]     ;        ; 21.383 ; 21.383 ;        ;
; DPDT_SW[15] ; VGA_R[7]     ;        ; 20.311 ; 20.311 ;        ;
; DPDT_SW[15] ; VGA_R[8]     ;        ; 21.202 ; 21.202 ;        ;
; DPDT_SW[15] ; VGA_R[9]     ;        ; 20.078 ; 20.078 ;        ;
; DPDT_SW[16] ; VGA_B[0]     ;        ; 20.213 ; 20.213 ;        ;
; DPDT_SW[16] ; VGA_B[1]     ;        ; 20.198 ; 20.198 ;        ;
; DPDT_SW[16] ; VGA_B[2]     ;        ; 20.748 ; 20.748 ;        ;
; DPDT_SW[16] ; VGA_B[3]     ;        ; 19.603 ; 19.603 ;        ;
; DPDT_SW[16] ; VGA_B[4]     ;        ; 20.136 ; 20.136 ;        ;
; DPDT_SW[16] ; VGA_B[5]     ;        ; 20.043 ; 20.043 ;        ;
; DPDT_SW[16] ; VGA_B[6]     ;        ; 19.727 ; 19.727 ;        ;
; DPDT_SW[16] ; VGA_B[7]     ;        ; 20.405 ; 20.405 ;        ;
; DPDT_SW[16] ; VGA_B[8]     ;        ; 19.474 ; 19.474 ;        ;
; DPDT_SW[16] ; VGA_B[9]     ;        ; 19.044 ; 19.044 ;        ;
; DPDT_SW[16] ; VGA_G[0]     ;        ; 19.369 ; 19.369 ;        ;
; DPDT_SW[16] ; VGA_G[1]     ;        ; 19.710 ; 19.710 ;        ;
; DPDT_SW[16] ; VGA_G[2]     ;        ; 19.350 ; 19.350 ;        ;
; DPDT_SW[16] ; VGA_G[3]     ;        ; 19.451 ; 19.451 ;        ;
; DPDT_SW[16] ; VGA_G[4]     ;        ; 19.325 ; 19.325 ;        ;
; DPDT_SW[16] ; VGA_G[5]     ;        ; 19.294 ; 19.294 ;        ;
; DPDT_SW[16] ; VGA_G[6]     ;        ; 19.037 ; 19.037 ;        ;
; DPDT_SW[16] ; VGA_G[7]     ;        ; 19.263 ; 19.263 ;        ;
; DPDT_SW[16] ; VGA_G[8]     ;        ; 19.303 ; 19.303 ;        ;
; DPDT_SW[16] ; VGA_G[9]     ;        ; 18.155 ; 18.155 ;        ;
; DPDT_SW[16] ; VGA_R[0]     ;        ; 20.442 ; 20.442 ;        ;
; DPDT_SW[16] ; VGA_R[1]     ;        ; 20.096 ; 20.096 ;        ;
; DPDT_SW[16] ; VGA_R[2]     ;        ; 20.387 ; 20.387 ;        ;
; DPDT_SW[16] ; VGA_R[3]     ;        ; 20.065 ; 20.065 ;        ;
; DPDT_SW[16] ; VGA_R[4]     ;        ; 19.827 ; 19.827 ;        ;
; DPDT_SW[16] ; VGA_R[5]     ;        ; 19.716 ; 19.716 ;        ;
; DPDT_SW[16] ; VGA_R[6]     ;        ; 20.188 ; 20.188 ;        ;
; DPDT_SW[16] ; VGA_R[7]     ;        ; 19.116 ; 19.116 ;        ;
; DPDT_SW[16] ; VGA_R[8]     ;        ; 20.007 ; 20.007 ;        ;
; DPDT_SW[16] ; VGA_R[9]     ;        ; 18.883 ; 18.883 ;        ;
; DPDT_SW[17] ; VGA_B[0]     ;        ; 18.990 ; 18.990 ;        ;
; DPDT_SW[17] ; VGA_B[1]     ;        ; 18.975 ; 18.975 ;        ;
; DPDT_SW[17] ; VGA_B[2]     ;        ; 19.525 ; 19.525 ;        ;
; DPDT_SW[17] ; VGA_B[3]     ;        ; 18.380 ; 18.380 ;        ;
; DPDT_SW[17] ; VGA_B[4]     ;        ; 18.913 ; 18.913 ;        ;
; DPDT_SW[17] ; VGA_B[5]     ;        ; 18.820 ; 18.820 ;        ;
; DPDT_SW[17] ; VGA_B[6]     ;        ; 18.504 ; 18.504 ;        ;
; DPDT_SW[17] ; VGA_B[7]     ;        ; 19.182 ; 19.182 ;        ;
; DPDT_SW[17] ; VGA_B[8]     ;        ; 18.251 ; 18.251 ;        ;
; DPDT_SW[17] ; VGA_B[9]     ;        ; 17.821 ; 17.821 ;        ;
; DPDT_SW[17] ; VGA_G[0]     ;        ; 18.146 ; 18.146 ;        ;
; DPDT_SW[17] ; VGA_G[1]     ;        ; 18.487 ; 18.487 ;        ;
; DPDT_SW[17] ; VGA_G[2]     ;        ; 18.127 ; 18.127 ;        ;
; DPDT_SW[17] ; VGA_G[3]     ;        ; 18.228 ; 18.228 ;        ;
; DPDT_SW[17] ; VGA_G[4]     ;        ; 18.102 ; 18.102 ;        ;
; DPDT_SW[17] ; VGA_G[5]     ;        ; 18.071 ; 18.071 ;        ;
; DPDT_SW[17] ; VGA_G[6]     ;        ; 17.814 ; 17.814 ;        ;
; DPDT_SW[17] ; VGA_G[7]     ;        ; 18.040 ; 18.040 ;        ;
; DPDT_SW[17] ; VGA_G[8]     ;        ; 18.080 ; 18.080 ;        ;
; DPDT_SW[17] ; VGA_G[9]     ;        ; 16.932 ; 16.932 ;        ;
; DPDT_SW[17] ; VGA_R[0]     ;        ; 19.219 ; 19.219 ;        ;
; DPDT_SW[17] ; VGA_R[1]     ;        ; 18.873 ; 18.873 ;        ;
; DPDT_SW[17] ; VGA_R[2]     ;        ; 19.164 ; 19.164 ;        ;
; DPDT_SW[17] ; VGA_R[3]     ;        ; 18.842 ; 18.842 ;        ;
; DPDT_SW[17] ; VGA_R[4]     ;        ; 18.604 ; 18.604 ;        ;
; DPDT_SW[17] ; VGA_R[5]     ;        ; 18.493 ; 18.493 ;        ;
; DPDT_SW[17] ; VGA_R[6]     ;        ; 18.965 ; 18.965 ;        ;
; DPDT_SW[17] ; VGA_R[7]     ;        ; 17.893 ; 17.893 ;        ;
; DPDT_SW[17] ; VGA_R[8]     ;        ; 18.784 ; 18.784 ;        ;
; DPDT_SW[17] ; VGA_R[9]     ;        ; 17.660 ; 17.660 ;        ;
; KEY[0]      ; LED_GREEN[0] ; 12.794 ;        ;        ; 12.794 ;
; KEY[0]      ; LED_GREEN[1] ; 12.794 ;        ;        ; 12.794 ;
; KEY[1]      ; LED_GREEN[2] ; 11.322 ;        ;        ; 11.322 ;
; KEY[1]      ; LED_GREEN[3] ; 11.322 ;        ;        ; 11.322 ;
; KEY[2]      ; LED_GREEN[4] ; 10.886 ;        ;        ; 10.886 ;
; KEY[2]      ; LED_GREEN[5] ; 10.876 ;        ;        ; 10.876 ;
; KEY[3]      ; LED_GREEN[6] ; 10.463 ;        ;        ; 10.463 ;
; KEY[3]      ; LED_GREEN[7] ; 10.413 ;        ;        ; 10.413 ;
+-------------+--------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; GPIO_0[26]   ;       ; 2.467 ; 2.467 ;       ;
; DPDT_SW[0]  ; GPIO_0[30]   ;       ; 2.449 ; 2.449 ;       ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 2.318 ;       ;       ; 2.318 ;
; DPDT_SW[2]  ; VGA_B[0]     ; 4.391 ; 4.693 ; 4.693 ; 4.391 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 4.378 ; 4.684 ; 4.684 ; 4.378 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 4.807 ; 4.962 ; 4.962 ; 4.807 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 4.021 ; 4.487 ; 4.487 ; 4.021 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 4.563 ; 4.700 ; 4.700 ; 4.563 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 4.532 ; 4.644 ; 4.644 ; 4.532 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 4.396 ; 4.523 ; 4.523 ; 4.396 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 4.304 ; 4.743 ; 4.743 ; 4.304 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 4.037 ; 4.477 ; 4.477 ; 4.037 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 4.292 ; 4.319 ; 4.319 ; 4.292 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 4.385 ; 4.658 ; 4.658 ; 4.385 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 4.510 ; 4.779 ; 4.779 ; 4.510 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 4.314 ; 4.666 ; 4.666 ; 4.314 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 4.375 ; 4.728 ; 4.728 ; 4.375 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 4.468 ; 4.655 ; 4.655 ; 4.468 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 4.377 ; 4.638 ; 4.638 ; 4.377 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 4.633 ; 4.542 ; 4.542 ; 4.633 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 4.757 ; 4.609 ; 4.609 ; 4.757 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 4.524 ; 4.622 ; 4.622 ; 4.524 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 4.304 ; 4.336 ; 4.336 ; 4.304 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 4.646 ; 4.977 ; 4.977 ; 4.646 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 4.799 ; 4.902 ; 4.902 ; 4.799 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 4.732 ; 5.065 ; 5.065 ; 4.732 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 4.523 ; 4.858 ; 4.858 ; 4.523 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 4.568 ; 4.861 ; 4.861 ; 4.568 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 4.669 ; 4.834 ; 4.834 ; 4.669 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 4.772 ; 4.918 ; 4.918 ; 4.772 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 4.454 ; 4.674 ; 4.674 ; 4.454 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 4.636 ; 4.908 ; 4.908 ; 4.636 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 4.634 ; 4.492 ; 4.492 ; 4.634 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 4.974 ; 4.974 ; 4.974 ; 4.974 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 4.965 ; 4.965 ; 4.965 ; 4.965 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 5.243 ; 5.243 ; 5.243 ; 5.243 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 4.768 ; 4.768 ; 4.768 ; 4.768 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 4.981 ; 4.981 ; 4.981 ; 4.981 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 4.925 ; 4.925 ; 4.925 ; 4.925 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 4.804 ; 4.804 ; 4.804 ; 4.804 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 5.024 ; 5.024 ; 5.024 ; 5.024 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 4.758 ; 4.758 ; 4.758 ; 4.758 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 4.600 ; 4.600 ; 4.600 ; 4.600 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 4.544 ; 4.544 ; 4.544 ; 4.544 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 4.665 ; 4.665 ; 4.665 ; 4.665 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 4.552 ; 4.552 ; 4.552 ; 4.552 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 4.614 ; 4.614 ; 4.614 ; 4.614 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 4.541 ; 4.541 ; 4.541 ; 4.541 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 4.524 ; 4.524 ; 4.524 ; 4.524 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 4.428 ; 4.428 ; 4.428 ; 4.428 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 4.495 ; 4.495 ; 4.495 ; 4.495 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 4.508 ; 4.508 ; 4.508 ; 4.508 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 4.222 ; 4.222 ; 4.222 ; 4.222 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 5.036 ; 5.036 ; 5.036 ; 5.036 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 4.961 ; 4.961 ; 4.961 ; 4.961 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 4.917 ; 4.917 ; 4.917 ; 4.917 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 4.920 ; 4.920 ; 4.920 ; 4.920 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 4.893 ; 4.893 ; 4.893 ; 4.893 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 4.977 ; 4.977 ; 4.977 ; 4.977 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 4.733 ; 4.733 ; 4.733 ; 4.733 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 4.967 ; 4.967 ; 4.967 ; 4.967 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 4.551 ; 4.551 ; 4.551 ; 4.551 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 4.518 ; 4.518 ; 4.518 ; 4.518 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 4.509 ; 4.509 ; 4.509 ; 4.509 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 4.787 ; 4.787 ; 4.787 ; 4.787 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 4.312 ; 4.312 ; 4.312 ; 4.312 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 4.525 ; 4.525 ; 4.525 ; 4.525 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 4.469 ; 4.469 ; 4.469 ; 4.469 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 4.348 ; 4.348 ; 4.348 ; 4.348 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 4.568 ; 4.568 ; 4.568 ; 4.568 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 4.302 ; 4.302 ; 4.302 ; 4.302 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 4.144 ; 4.144 ; 4.144 ; 4.144 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 4.659 ; 4.659 ; 4.659 ; 4.659 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 4.780 ; 4.780 ; 4.780 ; 4.780 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 4.667 ; 4.667 ; 4.667 ; 4.667 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 4.729 ; 4.729 ; 4.729 ; 4.729 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 4.656 ; 4.656 ; 4.656 ; 4.656 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 4.639 ; 4.639 ; 4.639 ; 4.639 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 4.543 ; 4.543 ; 4.543 ; 4.543 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 4.610 ; 4.610 ; 4.610 ; 4.610 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 4.623 ; 4.623 ; 4.623 ; 4.623 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 4.337 ; 4.337 ; 4.337 ; 4.337 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 4.978 ; 4.978 ; 4.978 ; 4.978 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 4.903 ; 4.903 ; 4.903 ; 4.903 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 5.066 ; 5.066 ; 5.066 ; 5.066 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 4.859 ; 4.859 ; 4.859 ; 4.859 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 4.862 ; 4.862 ; 4.862 ; 4.862 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 4.835 ; 4.835 ; 4.835 ; 4.835 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 4.919 ; 4.919 ; 4.919 ; 4.919 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 4.675 ; 4.675 ; 4.675 ; 4.675 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 4.909 ; 4.909 ; 4.909 ; 4.909 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 4.493 ; 4.493 ; 4.493 ; 4.493 ;
; DPDT_SW[7]  ; VGA_B[0]     ;       ; 6.078 ; 6.078 ;       ;
; DPDT_SW[7]  ; VGA_B[1]     ;       ; 6.060 ; 6.060 ;       ;
; DPDT_SW[7]  ; VGA_B[2]     ;       ; 6.371 ; 6.371 ;       ;
; DPDT_SW[7]  ; VGA_B[3]     ;       ; 6.135 ; 6.135 ;       ;
; DPDT_SW[7]  ; VGA_B[4]     ;       ; 6.231 ; 6.231 ;       ;
; DPDT_SW[7]  ; VGA_B[5]     ;       ; 6.173 ; 6.173 ;       ;
; DPDT_SW[7]  ; VGA_B[6]     ;       ; 6.061 ; 6.061 ;       ;
; DPDT_SW[7]  ; VGA_B[7]     ;       ; 6.135 ; 6.135 ;       ;
; DPDT_SW[7]  ; VGA_B[8]     ;       ; 5.871 ; 5.871 ;       ;
; DPDT_SW[7]  ; VGA_B[9]     ;       ; 6.215 ; 6.215 ;       ;
; DPDT_SW[7]  ; VGA_G[0]     ;       ; 5.920 ; 5.920 ;       ;
; DPDT_SW[7]  ; VGA_G[1]     ;       ; 6.041 ; 6.041 ;       ;
; DPDT_SW[7]  ; VGA_G[2]     ;       ; 6.013 ; 6.013 ;       ;
; DPDT_SW[7]  ; VGA_G[3]     ;       ; 6.073 ; 6.073 ;       ;
; DPDT_SW[7]  ; VGA_G[4]     ;       ; 5.918 ; 5.918 ;       ;
; DPDT_SW[7]  ; VGA_G[5]     ;       ; 5.902 ; 5.902 ;       ;
; DPDT_SW[7]  ; VGA_G[6]     ;       ; 5.806 ; 5.806 ;       ;
; DPDT_SW[7]  ; VGA_G[7]     ;       ; 5.873 ; 5.873 ;       ;
; DPDT_SW[7]  ; VGA_G[8]     ;       ; 6.053 ; 6.053 ;       ;
; DPDT_SW[7]  ; VGA_G[9]     ;       ; 6.221 ; 6.221 ;       ;
; DPDT_SW[7]  ; VGA_R[0]     ; 6.377 ;       ;       ; 6.377 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 6.423 ;       ;       ; 6.423 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 6.469 ;       ;       ; 6.469 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 6.262 ;       ;       ; 6.262 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 6.265 ;       ;       ; 6.265 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 6.238 ;       ;       ; 6.238 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 6.322 ;       ;       ; 6.322 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 6.223 ;       ;       ; 6.223 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 6.302 ;       ;       ; 6.302 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 6.344 ;       ;       ; 6.344 ;
; DPDT_SW[8]  ; VGA_B[0]     ;       ; 6.208 ; 6.208 ;       ;
; DPDT_SW[8]  ; VGA_B[1]     ;       ; 6.190 ; 6.190 ;       ;
; DPDT_SW[8]  ; VGA_B[2]     ;       ; 6.501 ; 6.501 ;       ;
; DPDT_SW[8]  ; VGA_B[3]     ;       ; 6.265 ; 6.265 ;       ;
; DPDT_SW[8]  ; VGA_B[4]     ;       ; 6.361 ; 6.361 ;       ;
; DPDT_SW[8]  ; VGA_B[5]     ;       ; 6.303 ; 6.303 ;       ;
; DPDT_SW[8]  ; VGA_B[6]     ;       ; 6.191 ; 6.191 ;       ;
; DPDT_SW[8]  ; VGA_B[7]     ;       ; 6.265 ; 6.265 ;       ;
; DPDT_SW[8]  ; VGA_B[8]     ;       ; 6.001 ; 6.001 ;       ;
; DPDT_SW[8]  ; VGA_B[9]     ;       ; 6.345 ; 6.345 ;       ;
; DPDT_SW[8]  ; VGA_G[0]     ;       ; 6.050 ; 6.050 ;       ;
; DPDT_SW[8]  ; VGA_G[1]     ;       ; 6.171 ; 6.171 ;       ;
; DPDT_SW[8]  ; VGA_G[2]     ;       ; 6.143 ; 6.143 ;       ;
; DPDT_SW[8]  ; VGA_G[3]     ;       ; 6.203 ; 6.203 ;       ;
; DPDT_SW[8]  ; VGA_G[4]     ;       ; 6.048 ; 6.048 ;       ;
; DPDT_SW[8]  ; VGA_G[5]     ;       ; 6.032 ; 6.032 ;       ;
; DPDT_SW[8]  ; VGA_G[6]     ;       ; 5.936 ; 5.936 ;       ;
; DPDT_SW[8]  ; VGA_G[7]     ;       ; 6.003 ; 6.003 ;       ;
; DPDT_SW[8]  ; VGA_G[8]     ;       ; 6.183 ; 6.183 ;       ;
; DPDT_SW[8]  ; VGA_G[9]     ;       ; 6.351 ; 6.351 ;       ;
; DPDT_SW[8]  ; VGA_R[0]     ; 6.507 ;       ;       ; 6.507 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 6.553 ;       ;       ; 6.553 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 6.599 ;       ;       ; 6.599 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 6.392 ;       ;       ; 6.392 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 6.395 ;       ;       ; 6.395 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 6.368 ;       ;       ; 6.368 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 6.452 ;       ;       ; 6.452 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 6.353 ;       ;       ; 6.353 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 6.432 ;       ;       ; 6.432 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 6.474 ;       ;       ; 6.474 ;
; DPDT_SW[9]  ; VGA_B[0]     ;       ; 6.051 ; 6.051 ;       ;
; DPDT_SW[9]  ; VGA_B[1]     ;       ; 6.033 ; 6.033 ;       ;
; DPDT_SW[9]  ; VGA_B[2]     ;       ; 6.344 ; 6.344 ;       ;
; DPDT_SW[9]  ; VGA_B[3]     ;       ; 6.108 ; 6.108 ;       ;
; DPDT_SW[9]  ; VGA_B[4]     ;       ; 6.204 ; 6.204 ;       ;
; DPDT_SW[9]  ; VGA_B[5]     ;       ; 6.146 ; 6.146 ;       ;
; DPDT_SW[9]  ; VGA_B[6]     ;       ; 6.034 ; 6.034 ;       ;
; DPDT_SW[9]  ; VGA_B[7]     ;       ; 6.108 ; 6.108 ;       ;
; DPDT_SW[9]  ; VGA_B[8]     ;       ; 5.844 ; 5.844 ;       ;
; DPDT_SW[9]  ; VGA_B[9]     ;       ; 6.188 ; 6.188 ;       ;
; DPDT_SW[9]  ; VGA_G[0]     ;       ; 5.893 ; 5.893 ;       ;
; DPDT_SW[9]  ; VGA_G[1]     ;       ; 6.014 ; 6.014 ;       ;
; DPDT_SW[9]  ; VGA_G[2]     ;       ; 5.986 ; 5.986 ;       ;
; DPDT_SW[9]  ; VGA_G[3]     ;       ; 6.046 ; 6.046 ;       ;
; DPDT_SW[9]  ; VGA_G[4]     ;       ; 5.891 ; 5.891 ;       ;
; DPDT_SW[9]  ; VGA_G[5]     ;       ; 5.875 ; 5.875 ;       ;
; DPDT_SW[9]  ; VGA_G[6]     ;       ; 5.779 ; 5.779 ;       ;
; DPDT_SW[9]  ; VGA_G[7]     ;       ; 5.846 ; 5.846 ;       ;
; DPDT_SW[9]  ; VGA_G[8]     ;       ; 6.026 ; 6.026 ;       ;
; DPDT_SW[9]  ; VGA_G[9]     ;       ; 6.194 ; 6.194 ;       ;
; DPDT_SW[9]  ; VGA_R[0]     ; 6.350 ;       ;       ; 6.350 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 6.396 ;       ;       ; 6.396 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 6.442 ;       ;       ; 6.442 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 6.235 ;       ;       ; 6.235 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 6.238 ;       ;       ; 6.238 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 6.211 ;       ;       ; 6.211 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 6.295 ;       ;       ; 6.295 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 6.196 ;       ;       ; 6.196 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 6.275 ;       ;       ; 6.275 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 6.317 ;       ;       ; 6.317 ;
; DPDT_SW[10] ; VGA_B[0]     ;       ; 6.311 ; 6.311 ;       ;
; DPDT_SW[10] ; VGA_B[1]     ;       ; 6.293 ; 6.293 ;       ;
; DPDT_SW[10] ; VGA_B[2]     ;       ; 6.604 ; 6.604 ;       ;
; DPDT_SW[10] ; VGA_B[3]     ;       ; 6.368 ; 6.368 ;       ;
; DPDT_SW[10] ; VGA_B[4]     ;       ; 6.464 ; 6.464 ;       ;
; DPDT_SW[10] ; VGA_B[5]     ;       ; 6.406 ; 6.406 ;       ;
; DPDT_SW[10] ; VGA_B[6]     ;       ; 6.294 ; 6.294 ;       ;
; DPDT_SW[10] ; VGA_B[7]     ;       ; 6.368 ; 6.368 ;       ;
; DPDT_SW[10] ; VGA_B[8]     ;       ; 6.104 ; 6.104 ;       ;
; DPDT_SW[10] ; VGA_B[9]     ;       ; 6.448 ; 6.448 ;       ;
; DPDT_SW[10] ; VGA_G[0]     ;       ; 6.153 ; 6.153 ;       ;
; DPDT_SW[10] ; VGA_G[1]     ;       ; 6.274 ; 6.274 ;       ;
; DPDT_SW[10] ; VGA_G[2]     ;       ; 6.246 ; 6.246 ;       ;
; DPDT_SW[10] ; VGA_G[3]     ;       ; 6.306 ; 6.306 ;       ;
; DPDT_SW[10] ; VGA_G[4]     ;       ; 6.151 ; 6.151 ;       ;
; DPDT_SW[10] ; VGA_G[5]     ;       ; 6.135 ; 6.135 ;       ;
; DPDT_SW[10] ; VGA_G[6]     ;       ; 6.039 ; 6.039 ;       ;
; DPDT_SW[10] ; VGA_G[7]     ;       ; 6.106 ; 6.106 ;       ;
; DPDT_SW[10] ; VGA_G[8]     ;       ; 6.286 ; 6.286 ;       ;
; DPDT_SW[10] ; VGA_G[9]     ;       ; 6.454 ; 6.454 ;       ;
; DPDT_SW[10] ; VGA_R[0]     ; 6.610 ;       ;       ; 6.610 ;
; DPDT_SW[10] ; VGA_R[1]     ; 6.656 ;       ;       ; 6.656 ;
; DPDT_SW[10] ; VGA_R[2]     ; 6.702 ;       ;       ; 6.702 ;
; DPDT_SW[10] ; VGA_R[3]     ; 6.495 ;       ;       ; 6.495 ;
; DPDT_SW[10] ; VGA_R[4]     ; 6.498 ;       ;       ; 6.498 ;
; DPDT_SW[10] ; VGA_R[5]     ; 6.471 ;       ;       ; 6.471 ;
; DPDT_SW[10] ; VGA_R[6]     ; 6.555 ;       ;       ; 6.555 ;
; DPDT_SW[10] ; VGA_R[7]     ; 6.456 ;       ;       ; 6.456 ;
; DPDT_SW[10] ; VGA_R[8]     ; 6.535 ;       ;       ; 6.535 ;
; DPDT_SW[10] ; VGA_R[9]     ; 6.577 ;       ;       ; 6.577 ;
; DPDT_SW[11] ; VGA_B[0]     ;       ; 6.254 ; 6.254 ;       ;
; DPDT_SW[11] ; VGA_B[1]     ;       ; 6.236 ; 6.236 ;       ;
; DPDT_SW[11] ; VGA_B[2]     ;       ; 6.547 ; 6.547 ;       ;
; DPDT_SW[11] ; VGA_B[3]     ;       ; 6.311 ; 6.311 ;       ;
; DPDT_SW[11] ; VGA_B[4]     ;       ; 6.407 ; 6.407 ;       ;
; DPDT_SW[11] ; VGA_B[5]     ;       ; 6.349 ; 6.349 ;       ;
; DPDT_SW[11] ; VGA_B[6]     ;       ; 6.237 ; 6.237 ;       ;
; DPDT_SW[11] ; VGA_B[7]     ;       ; 6.311 ; 6.311 ;       ;
; DPDT_SW[11] ; VGA_B[8]     ;       ; 6.047 ; 6.047 ;       ;
; DPDT_SW[11] ; VGA_B[9]     ;       ; 6.391 ; 6.391 ;       ;
; DPDT_SW[11] ; VGA_G[0]     ;       ; 6.096 ; 6.096 ;       ;
; DPDT_SW[11] ; VGA_G[1]     ;       ; 6.217 ; 6.217 ;       ;
; DPDT_SW[11] ; VGA_G[2]     ;       ; 6.189 ; 6.189 ;       ;
; DPDT_SW[11] ; VGA_G[3]     ;       ; 6.249 ; 6.249 ;       ;
; DPDT_SW[11] ; VGA_G[4]     ;       ; 6.094 ; 6.094 ;       ;
; DPDT_SW[11] ; VGA_G[5]     ;       ; 6.078 ; 6.078 ;       ;
; DPDT_SW[11] ; VGA_G[6]     ;       ; 5.982 ; 5.982 ;       ;
; DPDT_SW[11] ; VGA_G[7]     ;       ; 6.049 ; 6.049 ;       ;
; DPDT_SW[11] ; VGA_G[8]     ;       ; 6.229 ; 6.229 ;       ;
; DPDT_SW[11] ; VGA_G[9]     ;       ; 6.397 ; 6.397 ;       ;
; DPDT_SW[11] ; VGA_R[0]     ; 6.553 ;       ;       ; 6.553 ;
; DPDT_SW[11] ; VGA_R[1]     ; 6.599 ;       ;       ; 6.599 ;
; DPDT_SW[11] ; VGA_R[2]     ; 6.645 ;       ;       ; 6.645 ;
; DPDT_SW[11] ; VGA_R[3]     ; 6.438 ;       ;       ; 6.438 ;
; DPDT_SW[11] ; VGA_R[4]     ; 6.441 ;       ;       ; 6.441 ;
; DPDT_SW[11] ; VGA_R[5]     ; 6.414 ;       ;       ; 6.414 ;
; DPDT_SW[11] ; VGA_R[6]     ; 6.498 ;       ;       ; 6.498 ;
; DPDT_SW[11] ; VGA_R[7]     ; 6.399 ;       ;       ; 6.399 ;
; DPDT_SW[11] ; VGA_R[8]     ; 6.478 ;       ;       ; 6.478 ;
; DPDT_SW[11] ; VGA_R[9]     ; 6.520 ;       ;       ; 6.520 ;
; DPDT_SW[12] ; VGA_B[0]     ;       ; 6.149 ; 6.149 ;       ;
; DPDT_SW[12] ; VGA_B[1]     ;       ; 6.131 ; 6.131 ;       ;
; DPDT_SW[12] ; VGA_B[2]     ;       ; 6.442 ; 6.442 ;       ;
; DPDT_SW[12] ; VGA_B[3]     ;       ; 6.206 ; 6.206 ;       ;
; DPDT_SW[12] ; VGA_B[4]     ;       ; 6.302 ; 6.302 ;       ;
; DPDT_SW[12] ; VGA_B[5]     ;       ; 6.244 ; 6.244 ;       ;
; DPDT_SW[12] ; VGA_B[6]     ;       ; 6.132 ; 6.132 ;       ;
; DPDT_SW[12] ; VGA_B[7]     ;       ; 6.206 ; 6.206 ;       ;
; DPDT_SW[12] ; VGA_B[8]     ;       ; 5.942 ; 5.942 ;       ;
; DPDT_SW[12] ; VGA_B[9]     ;       ; 6.286 ; 6.286 ;       ;
; DPDT_SW[12] ; VGA_G[0]     ;       ; 5.991 ; 5.991 ;       ;
; DPDT_SW[12] ; VGA_G[1]     ;       ; 6.112 ; 6.112 ;       ;
; DPDT_SW[12] ; VGA_G[2]     ;       ; 6.084 ; 6.084 ;       ;
; DPDT_SW[12] ; VGA_G[3]     ;       ; 6.144 ; 6.144 ;       ;
; DPDT_SW[12] ; VGA_G[4]     ;       ; 5.989 ; 5.989 ;       ;
; DPDT_SW[12] ; VGA_G[5]     ;       ; 5.973 ; 5.973 ;       ;
; DPDT_SW[12] ; VGA_G[6]     ;       ; 5.877 ; 5.877 ;       ;
; DPDT_SW[12] ; VGA_G[7]     ;       ; 5.944 ; 5.944 ;       ;
; DPDT_SW[12] ; VGA_G[8]     ;       ; 6.124 ; 6.124 ;       ;
; DPDT_SW[12] ; VGA_G[9]     ;       ; 6.292 ; 6.292 ;       ;
; DPDT_SW[12] ; VGA_R[0]     ; 6.448 ;       ;       ; 6.448 ;
; DPDT_SW[12] ; VGA_R[1]     ; 6.494 ;       ;       ; 6.494 ;
; DPDT_SW[12] ; VGA_R[2]     ; 6.540 ;       ;       ; 6.540 ;
; DPDT_SW[12] ; VGA_R[3]     ; 6.333 ;       ;       ; 6.333 ;
; DPDT_SW[12] ; VGA_R[4]     ; 6.336 ;       ;       ; 6.336 ;
; DPDT_SW[12] ; VGA_R[5]     ; 6.309 ;       ;       ; 6.309 ;
; DPDT_SW[12] ; VGA_R[6]     ; 6.393 ;       ;       ; 6.393 ;
; DPDT_SW[12] ; VGA_R[7]     ; 6.294 ;       ;       ; 6.294 ;
; DPDT_SW[12] ; VGA_R[8]     ; 6.373 ;       ;       ; 6.373 ;
; DPDT_SW[12] ; VGA_R[9]     ; 6.415 ;       ;       ; 6.415 ;
; DPDT_SW[13] ; VGA_B[0]     ;       ; 8.734 ; 8.734 ;       ;
; DPDT_SW[13] ; VGA_B[1]     ;       ; 8.725 ; 8.725 ;       ;
; DPDT_SW[13] ; VGA_B[2]     ;       ; 9.003 ; 9.003 ;       ;
; DPDT_SW[13] ; VGA_B[3]     ;       ; 8.528 ; 8.528 ;       ;
; DPDT_SW[13] ; VGA_B[4]     ;       ; 8.741 ; 8.741 ;       ;
; DPDT_SW[13] ; VGA_B[5]     ;       ; 8.685 ; 8.685 ;       ;
; DPDT_SW[13] ; VGA_B[6]     ;       ; 8.564 ; 8.564 ;       ;
; DPDT_SW[13] ; VGA_B[7]     ;       ; 8.784 ; 8.784 ;       ;
; DPDT_SW[13] ; VGA_B[8]     ;       ; 8.518 ; 8.518 ;       ;
; DPDT_SW[13] ; VGA_B[9]     ;       ; 8.360 ; 8.360 ;       ;
; DPDT_SW[13] ; VGA_G[0]     ;       ; 8.790 ; 8.790 ;       ;
; DPDT_SW[13] ; VGA_G[1]     ;       ; 8.911 ; 8.911 ;       ;
; DPDT_SW[13] ; VGA_G[2]     ;       ; 8.798 ; 8.798 ;       ;
; DPDT_SW[13] ; VGA_G[3]     ;       ; 8.860 ; 8.860 ;       ;
; DPDT_SW[13] ; VGA_G[4]     ;       ; 8.787 ; 8.787 ;       ;
; DPDT_SW[13] ; VGA_G[5]     ;       ; 8.770 ; 8.770 ;       ;
; DPDT_SW[13] ; VGA_G[6]     ;       ; 8.674 ; 8.674 ;       ;
; DPDT_SW[13] ; VGA_G[7]     ;       ; 8.741 ; 8.741 ;       ;
; DPDT_SW[13] ; VGA_G[8]     ;       ; 8.754 ; 8.754 ;       ;
; DPDT_SW[13] ; VGA_G[9]     ;       ; 8.468 ; 8.468 ;       ;
; DPDT_SW[13] ; VGA_R[0]     ;       ; 9.109 ; 9.109 ;       ;
; DPDT_SW[13] ; VGA_R[1]     ;       ; 9.034 ; 9.034 ;       ;
; DPDT_SW[13] ; VGA_R[2]     ;       ; 9.197 ; 9.197 ;       ;
; DPDT_SW[13] ; VGA_R[3]     ;       ; 8.990 ; 8.990 ;       ;
; DPDT_SW[13] ; VGA_R[4]     ;       ; 8.993 ; 8.993 ;       ;
; DPDT_SW[13] ; VGA_R[5]     ;       ; 8.966 ; 8.966 ;       ;
; DPDT_SW[13] ; VGA_R[6]     ;       ; 9.050 ; 9.050 ;       ;
; DPDT_SW[13] ; VGA_R[7]     ;       ; 8.806 ; 8.806 ;       ;
; DPDT_SW[13] ; VGA_R[8]     ;       ; 9.040 ; 9.040 ;       ;
; DPDT_SW[13] ; VGA_R[9]     ;       ; 8.624 ; 8.624 ;       ;
; DPDT_SW[14] ; VGA_B[0]     ;       ; 8.404 ; 8.404 ;       ;
; DPDT_SW[14] ; VGA_B[1]     ;       ; 8.395 ; 8.395 ;       ;
; DPDT_SW[14] ; VGA_B[2]     ;       ; 8.673 ; 8.673 ;       ;
; DPDT_SW[14] ; VGA_B[3]     ;       ; 8.198 ; 8.198 ;       ;
; DPDT_SW[14] ; VGA_B[4]     ;       ; 8.411 ; 8.411 ;       ;
; DPDT_SW[14] ; VGA_B[5]     ;       ; 8.355 ; 8.355 ;       ;
; DPDT_SW[14] ; VGA_B[6]     ;       ; 8.234 ; 8.234 ;       ;
; DPDT_SW[14] ; VGA_B[7]     ;       ; 8.454 ; 8.454 ;       ;
; DPDT_SW[14] ; VGA_B[8]     ;       ; 8.188 ; 8.188 ;       ;
; DPDT_SW[14] ; VGA_B[9]     ;       ; 8.030 ; 8.030 ;       ;
; DPDT_SW[14] ; VGA_G[0]     ;       ; 8.358 ; 8.358 ;       ;
; DPDT_SW[14] ; VGA_G[1]     ;       ; 8.479 ; 8.479 ;       ;
; DPDT_SW[14] ; VGA_G[2]     ;       ; 8.366 ; 8.366 ;       ;
; DPDT_SW[14] ; VGA_G[3]     ;       ; 8.428 ; 8.428 ;       ;
; DPDT_SW[14] ; VGA_G[4]     ;       ; 8.355 ; 8.355 ;       ;
; DPDT_SW[14] ; VGA_G[5]     ;       ; 8.338 ; 8.338 ;       ;
; DPDT_SW[14] ; VGA_G[6]     ;       ; 8.242 ; 8.242 ;       ;
; DPDT_SW[14] ; VGA_G[7]     ;       ; 8.309 ; 8.309 ;       ;
; DPDT_SW[14] ; VGA_G[8]     ;       ; 8.322 ; 8.322 ;       ;
; DPDT_SW[14] ; VGA_G[9]     ;       ; 8.036 ; 8.036 ;       ;
; DPDT_SW[14] ; VGA_R[0]     ;       ; 8.779 ; 8.779 ;       ;
; DPDT_SW[14] ; VGA_R[1]     ;       ; 8.704 ; 8.704 ;       ;
; DPDT_SW[14] ; VGA_R[2]     ;       ; 8.867 ; 8.867 ;       ;
; DPDT_SW[14] ; VGA_R[3]     ;       ; 8.660 ; 8.660 ;       ;
; DPDT_SW[14] ; VGA_R[4]     ;       ; 8.663 ; 8.663 ;       ;
; DPDT_SW[14] ; VGA_R[5]     ;       ; 8.636 ; 8.636 ;       ;
; DPDT_SW[14] ; VGA_R[6]     ;       ; 8.720 ; 8.720 ;       ;
; DPDT_SW[14] ; VGA_R[7]     ;       ; 8.476 ; 8.476 ;       ;
; DPDT_SW[14] ; VGA_R[8]     ;       ; 8.710 ; 8.710 ;       ;
; DPDT_SW[14] ; VGA_R[9]     ;       ; 8.294 ; 8.294 ;       ;
; DPDT_SW[15] ; VGA_B[0]     ;       ; 7.976 ; 7.976 ;       ;
; DPDT_SW[15] ; VGA_B[1]     ;       ; 7.967 ; 7.967 ;       ;
; DPDT_SW[15] ; VGA_B[2]     ;       ; 8.245 ; 8.245 ;       ;
; DPDT_SW[15] ; VGA_B[3]     ;       ; 7.770 ; 7.770 ;       ;
; DPDT_SW[15] ; VGA_B[4]     ;       ; 7.983 ; 7.983 ;       ;
; DPDT_SW[15] ; VGA_B[5]     ;       ; 7.927 ; 7.927 ;       ;
; DPDT_SW[15] ; VGA_B[6]     ;       ; 7.806 ; 7.806 ;       ;
; DPDT_SW[15] ; VGA_B[7]     ;       ; 8.026 ; 8.026 ;       ;
; DPDT_SW[15] ; VGA_B[8]     ;       ; 7.760 ; 7.760 ;       ;
; DPDT_SW[15] ; VGA_B[9]     ;       ; 7.602 ; 7.602 ;       ;
; DPDT_SW[15] ; VGA_G[0]     ;       ; 7.939 ; 7.939 ;       ;
; DPDT_SW[15] ; VGA_G[1]     ;       ; 8.060 ; 8.060 ;       ;
; DPDT_SW[15] ; VGA_G[2]     ;       ; 7.947 ; 7.947 ;       ;
; DPDT_SW[15] ; VGA_G[3]     ;       ; 8.009 ; 8.009 ;       ;
; DPDT_SW[15] ; VGA_G[4]     ;       ; 7.936 ; 7.936 ;       ;
; DPDT_SW[15] ; VGA_G[5]     ;       ; 7.919 ; 7.919 ;       ;
; DPDT_SW[15] ; VGA_G[6]     ;       ; 7.823 ; 7.823 ;       ;
; DPDT_SW[15] ; VGA_G[7]     ;       ; 7.890 ; 7.890 ;       ;
; DPDT_SW[15] ; VGA_G[8]     ;       ; 7.903 ; 7.903 ;       ;
; DPDT_SW[15] ; VGA_G[9]     ;       ; 7.617 ; 7.617 ;       ;
; DPDT_SW[15] ; VGA_R[0]     ;       ; 8.351 ; 8.351 ;       ;
; DPDT_SW[15] ; VGA_R[1]     ;       ; 8.276 ; 8.276 ;       ;
; DPDT_SW[15] ; VGA_R[2]     ;       ; 8.439 ; 8.439 ;       ;
; DPDT_SW[15] ; VGA_R[3]     ;       ; 8.232 ; 8.232 ;       ;
; DPDT_SW[15] ; VGA_R[4]     ;       ; 8.235 ; 8.235 ;       ;
; DPDT_SW[15] ; VGA_R[5]     ;       ; 8.208 ; 8.208 ;       ;
; DPDT_SW[15] ; VGA_R[6]     ;       ; 8.292 ; 8.292 ;       ;
; DPDT_SW[15] ; VGA_R[7]     ;       ; 8.048 ; 8.048 ;       ;
; DPDT_SW[15] ; VGA_R[8]     ;       ; 8.282 ; 8.282 ;       ;
; DPDT_SW[15] ; VGA_R[9]     ;       ; 7.866 ; 7.866 ;       ;
; DPDT_SW[16] ; VGA_B[0]     ;       ; 7.857 ; 7.857 ;       ;
; DPDT_SW[16] ; VGA_B[1]     ;       ; 7.848 ; 7.848 ;       ;
; DPDT_SW[16] ; VGA_B[2]     ;       ; 8.126 ; 8.126 ;       ;
; DPDT_SW[16] ; VGA_B[3]     ;       ; 7.651 ; 7.651 ;       ;
; DPDT_SW[16] ; VGA_B[4]     ;       ; 7.864 ; 7.864 ;       ;
; DPDT_SW[16] ; VGA_B[5]     ;       ; 7.808 ; 7.808 ;       ;
; DPDT_SW[16] ; VGA_B[6]     ;       ; 7.687 ; 7.687 ;       ;
; DPDT_SW[16] ; VGA_B[7]     ;       ; 7.907 ; 7.907 ;       ;
; DPDT_SW[16] ; VGA_B[8]     ;       ; 7.641 ; 7.641 ;       ;
; DPDT_SW[16] ; VGA_B[9]     ;       ; 7.483 ; 7.483 ;       ;
; DPDT_SW[16] ; VGA_G[0]     ;       ; 7.814 ; 7.814 ;       ;
; DPDT_SW[16] ; VGA_G[1]     ;       ; 7.935 ; 7.935 ;       ;
; DPDT_SW[16] ; VGA_G[2]     ;       ; 7.822 ; 7.822 ;       ;
; DPDT_SW[16] ; VGA_G[3]     ;       ; 7.884 ; 7.884 ;       ;
; DPDT_SW[16] ; VGA_G[4]     ;       ; 7.811 ; 7.811 ;       ;
; DPDT_SW[16] ; VGA_G[5]     ;       ; 7.794 ; 7.794 ;       ;
; DPDT_SW[16] ; VGA_G[6]     ;       ; 7.698 ; 7.698 ;       ;
; DPDT_SW[16] ; VGA_G[7]     ;       ; 7.765 ; 7.765 ;       ;
; DPDT_SW[16] ; VGA_G[8]     ;       ; 7.778 ; 7.778 ;       ;
; DPDT_SW[16] ; VGA_G[9]     ;       ; 7.492 ; 7.492 ;       ;
; DPDT_SW[16] ; VGA_R[0]     ;       ; 8.232 ; 8.232 ;       ;
; DPDT_SW[16] ; VGA_R[1]     ;       ; 8.157 ; 8.157 ;       ;
; DPDT_SW[16] ; VGA_R[2]     ;       ; 8.320 ; 8.320 ;       ;
; DPDT_SW[16] ; VGA_R[3]     ;       ; 8.113 ; 8.113 ;       ;
; DPDT_SW[16] ; VGA_R[4]     ;       ; 8.116 ; 8.116 ;       ;
; DPDT_SW[16] ; VGA_R[5]     ;       ; 8.089 ; 8.089 ;       ;
; DPDT_SW[16] ; VGA_R[6]     ;       ; 8.173 ; 8.173 ;       ;
; DPDT_SW[16] ; VGA_R[7]     ;       ; 7.929 ; 7.929 ;       ;
; DPDT_SW[16] ; VGA_R[8]     ;       ; 8.163 ; 8.163 ;       ;
; DPDT_SW[16] ; VGA_R[9]     ;       ; 7.747 ; 7.747 ;       ;
; DPDT_SW[17] ; VGA_B[0]     ;       ; 7.479 ; 7.479 ;       ;
; DPDT_SW[17] ; VGA_B[1]     ;       ; 7.470 ; 7.470 ;       ;
; DPDT_SW[17] ; VGA_B[2]     ;       ; 7.748 ; 7.748 ;       ;
; DPDT_SW[17] ; VGA_B[3]     ;       ; 7.273 ; 7.273 ;       ;
; DPDT_SW[17] ; VGA_B[4]     ;       ; 7.486 ; 7.486 ;       ;
; DPDT_SW[17] ; VGA_B[5]     ;       ; 7.430 ; 7.430 ;       ;
; DPDT_SW[17] ; VGA_B[6]     ;       ; 7.309 ; 7.309 ;       ;
; DPDT_SW[17] ; VGA_B[7]     ;       ; 7.529 ; 7.529 ;       ;
; DPDT_SW[17] ; VGA_B[8]     ;       ; 7.263 ; 7.263 ;       ;
; DPDT_SW[17] ; VGA_B[9]     ;       ; 7.105 ; 7.105 ;       ;
; DPDT_SW[17] ; VGA_G[0]     ;       ; 7.439 ; 7.439 ;       ;
; DPDT_SW[17] ; VGA_G[1]     ;       ; 7.560 ; 7.560 ;       ;
; DPDT_SW[17] ; VGA_G[2]     ;       ; 7.447 ; 7.447 ;       ;
; DPDT_SW[17] ; VGA_G[3]     ;       ; 7.509 ; 7.509 ;       ;
; DPDT_SW[17] ; VGA_G[4]     ;       ; 7.436 ; 7.436 ;       ;
; DPDT_SW[17] ; VGA_G[5]     ;       ; 7.419 ; 7.419 ;       ;
; DPDT_SW[17] ; VGA_G[6]     ;       ; 7.323 ; 7.323 ;       ;
; DPDT_SW[17] ; VGA_G[7]     ;       ; 7.390 ; 7.390 ;       ;
; DPDT_SW[17] ; VGA_G[8]     ;       ; 7.403 ; 7.403 ;       ;
; DPDT_SW[17] ; VGA_G[9]     ;       ; 7.117 ; 7.117 ;       ;
; DPDT_SW[17] ; VGA_R[0]     ;       ; 7.854 ; 7.854 ;       ;
; DPDT_SW[17] ; VGA_R[1]     ;       ; 7.779 ; 7.779 ;       ;
; DPDT_SW[17] ; VGA_R[2]     ;       ; 7.942 ; 7.942 ;       ;
; DPDT_SW[17] ; VGA_R[3]     ;       ; 7.735 ; 7.735 ;       ;
; DPDT_SW[17] ; VGA_R[4]     ;       ; 7.738 ; 7.738 ;       ;
; DPDT_SW[17] ; VGA_R[5]     ;       ; 7.711 ; 7.711 ;       ;
; DPDT_SW[17] ; VGA_R[6]     ;       ; 7.795 ; 7.795 ;       ;
; DPDT_SW[17] ; VGA_R[7]     ;       ; 7.551 ; 7.551 ;       ;
; DPDT_SW[17] ; VGA_R[8]     ;       ; 7.785 ; 7.785 ;       ;
; DPDT_SW[17] ; VGA_R[9]     ;       ; 7.369 ; 7.369 ;       ;
; KEY[0]      ; LED_GREEN[0] ; 5.968 ;       ;       ; 5.968 ;
; KEY[0]      ; LED_GREEN[1] ; 5.968 ;       ;       ; 5.968 ;
; KEY[1]      ; LED_GREEN[2] ; 5.436 ;       ;       ; 5.436 ;
; KEY[1]      ; LED_GREEN[3] ; 5.436 ;       ;       ; 5.436 ;
; KEY[2]      ; LED_GREEN[4] ; 5.299 ;       ;       ; 5.299 ;
; KEY[2]      ; LED_GREEN[5] ; 5.289 ;       ;       ; 5.289 ;
; KEY[3]      ; LED_GREEN[6] ; 5.142 ;       ;       ; 5.142 ;
; KEY[3]      ; LED_GREEN[7] ; 5.092 ;       ;       ; 5.092 ;
+-------------+--------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; OSC_27                                                                    ; OSC_27                                                                    ; 273269     ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; OSC_27                                                                    ; 20         ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_50                                                                    ; 2126       ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_50                                                                    ; 1          ; 1          ; 0        ; 0        ;
; OSC_27                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 20         ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 12786      ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 149        ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; TD_CLK                                                                    ; false path ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; TD_CLK                                                                    ; 127163     ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; OSC_27                                                                    ; OSC_27                                                                    ; 273269     ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; OSC_27                                                                    ; 20         ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_50                                                                    ; 2126       ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_50                                                                    ; 1          ; 1          ; 0        ; 0        ;
; OSC_27                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 20         ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 12786      ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 149        ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; TD_CLK                                                                    ; false path ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; TD_CLK                                                                    ; 127163     ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; OSC_27                                                                    ; OSC_27                                                                    ; 28         ; 30         ; 0          ; 0          ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_27                                                                    ; false path ; false path ; false path ; false path ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; false path ; false path ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0          ; 30         ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; false path ; false path ; 0          ; 0          ;
; OSC_50                                                                    ; TD_CLK                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; TD_CLK                                                                    ; false path ; false path ; 0          ; 0          ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                         ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; OSC_27                                                                    ; OSC_27                                                                    ; 28         ; 30         ; 0          ; 0          ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_27                                                                    ; false path ; false path ; false path ; false path ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; false path ; false path ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0          ; 30         ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; false path ; false path ; 0          ; 0          ;
; OSC_50                                                                    ; TD_CLK                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; TD_CLK                                                                    ; false path ; false path ; 0          ; 0          ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 5     ; 5     ;
; Unconstrained Input Ports       ; 48    ; 48    ;
; Unconstrained Input Port Paths  ; 738   ; 738   ;
; Unconstrained Output Ports      ; 135   ; 135   ;
; Unconstrained Output Port Paths ; 12489 ; 12489 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Thu May 02 17:23:17 2013
Info: Command: quartus_sta DE2_TV -c DE2_TV
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "flipCLdet_c|combout" is a latch
    Warning: Node "pipe_corner_x[9]|combout" is a latch
    Warning: Node "pipe_corner_found|combout" is a latch
    Warning: Node "pipe_corner_x[5]|combout" is a latch
    Warning: Node "pipe_corner_x[8]|combout" is a latch
    Warning: Node "pipe_corner_x[7]|combout" is a latch
    Warning: Node "pipe_corner_x[4]|combout" is a latch
    Warning: Node "pipe_corner_x[3]|combout" is a latch
    Warning: Node "pipe_corner_x[6]|combout" is a latch
    Warning: Node "pipe_corner_x[1]|combout" is a latch
    Warning: Node "pipe_corner_x[2]|combout" is a latch
    Warning: Node "pipe_corner_x[0]|combout" is a latch
    Warning: Node "pipe_corner_found_sum[12]|combout" is a latch
    Warning: Node "pipe_corner_found_sum[2]|combout" is a latch
    Warning: Node "pipe_corner_found_sum[11]|combout" is a latch
    Warning: Node "pipe_corner_found_sum[1]|combout" is a latch
    Warning: Node "pipe_corner_found_sum[7]|combout" is a latch
    Warning: Node "pipe_corner_found_sum[10]|combout" is a latch
    Warning: Node "pipe_corner_found_sum[8]|combout" is a latch
    Warning: Node "pipe_corner_found_sum[9]|combout" is a latch
    Warning: Node "pipe_corner_found_sum[3]|combout" is a latch
    Warning: Node "pipe_corner_found_sum[4]|combout" is a latch
    Warning: Node "pipe_corner_found_sum[6]|combout" is a latch
    Warning: Node "pipe_corner_found_sum[5]|combout" is a latch
    Warning: Node "pipe_corner_found_sum_frame[0]|combout" is a latch
    Warning: Node "pipe_corner_found_sum_frame[1]|combout" is a latch
    Warning: Node "pipe_corner_found_sum_frame[2]|combout" is a latch
    Warning: Node "pipe_corner_found_sum_frame[3]|combout" is a latch
    Warning: Node "pipe_corner_found_sum_frame[4]|combout" is a latch
    Warning: Node "pipe_corner_found_sum_frame[5]|combout" is a latch
    Warning: Node "pipe_corner_found_sum_frame[6]|combout" is a latch
    Warning: Node "pipe_corner_found_sum_frame[7]|combout" is a latch
    Warning: Node "pipe_corner_found_sum_frame[8]|combout" is a latch
    Warning: Node "pipe_corner_found_sum_frame[9]|combout" is a latch
    Warning: Node "pipe_corner_found_sum_frame[10]|combout" is a latch
    Warning: Node "pipe_corner_found_sum_frame[11]|combout" is a latch
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_iep1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Info: Reading SDC File: 'DE2_TV.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 4 -phase -117.00 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1} {u6|sdram_pll1|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 29 -multiply_by 20 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2} {u6|sdram_pll1|altpll_component|pll|clk[2]}
Warning: Found combinational loop of 2 nodes
    Warning: Node "pipe_corner_found_sum[0]~0|combout"
    Warning: Node "pipe_corner_found_sum[0]~0|datac"
Warning: Found combinational loop of 84 nodes
    Warning: Node "jump_count[8]~26|combout"
    Warning: Node "LessThan2~3|datab"
    Warning: Node "LessThan2~3|combout"
    Warning: Node "jump_count[8]~9|datab"
    Warning: Node "jump_count[8]~9|combout"
    Warning: Node "jump_count[8]~16|dataa"
    Warning: Node "jump_count[8]~16|combout"
    Warning: Node "jump_count[9]~21|datad"
    Warning: Node "jump_count[9]~21|combout"
    Warning: Node "Add0~17|datad"
    Warning: Node "Add0~17|combout"
    Warning: Node "jump_count[9]~21|datab"
    Warning: Node "LessThan2~1|datad"
    Warning: Node "LessThan2~1|combout"
    Warning: Node "jump_count[8]~9|dataa"
    Warning: Node "jump_count[4]~22|datad"
    Warning: Node "jump_count[4]~22|combout"
    Warning: Node "Add0~7|datab"
    Warning: Node "Add0~7|cout"
    Warning: Node "Add0~9|cin"
    Warning: Node "Add0~9|cout"
    Warning: Node "Add0~11|cin"
    Warning: Node "Add0~11|cout"
    Warning: Node "Add0~13|cin"
    Warning: Node "Add0~13|cout"
    Warning: Node "Add0~15|cin"
    Warning: Node "Add0~15|cout"
    Warning: Node "Add0~17|cin"
    Warning: Node "Add0~15|combout"
    Warning: Node "jump_count[8]~26|dataa"
    Warning: Node "Add0~13|combout"
    Warning: Node "jump_count[7]~25|datad"
    Warning: Node "jump_count[7]~25|combout"
    Warning: Node "LessThan2~3|datac"
    Warning: Node "Add0~13|datab"
    Warning: Node "Add0~11|combout"
    Warning: Node "jump_count[6]~24|datac"
    Warning: Node "jump_count[6]~24|combout"
    Warning: Node "Add0~11|datab"
    Warning: Node "LessThan2~1|datab"
    Warning: Node "Add0~9|combout"
    Warning: Node "jump_count[5]~23|datac"
    Warning: Node "jump_count[5]~23|combout"
    Warning: Node "Add0~9|dataa"
    Warning: Node "LessThan2~1|dataa"
    Warning: Node "Add0~7|combout"
    Warning: Node "jump_count[4]~22|datac"
    Warning: Node "LessThan2~1|datac"
    Warning: Node "jump_count[6]~24|datad"
    Warning: Node "jump_count[5]~23|datad"
    Warning: Node "jump_count[0]~19|datac"
    Warning: Node "jump_count[0]~19|combout"
    Warning: Node "Add0~1|datab"
    Warning: Node "Add0~1|cout"
    Warning: Node "Add0~3|cin"
    Warning: Node "Add0~3|cout"
    Warning: Node "Add0~5|cin"
    Warning: Node "Add0~5|cout"
    Warning: Node "Add0~7|cin"
    Warning: Node "Add0~5|combout"
    Warning: Node "jump_count[3]~17|datac"
    Warning: Node "jump_count[3]~17|combout"
    Warning: Node "Add0~5|datab"
    Warning: Node "LessThan2~0|datab"
    Warning: Node "LessThan2~0|combout"
    Warning: Node "jump_count[8]~9|datad"
    Warning: Node "Add0~3|combout"
    Warning: Node "jump_count[2]~18|datac"
    Warning: Node "jump_count[2]~18|combout"
    Warning: Node "Add0~3|datab"
    Warning: Node "LessThan2~0|datac"
    Warning: Node "Add0~1|combout"
    Warning: Node "jump_count[1]~20|dataa"
    Warning: Node "jump_count[1]~20|combout"
    Warning: Node "Add0~1|dataa"
    Warning: Node "LessThan2~0|dataa"
    Warning: Node "jump_count[0]~19|datad"
    Warning: Node "LessThan2~0|datad"
    Warning: Node "jump_count[2]~18|datad"
    Warning: Node "jump_count[3]~17|datad"
    Warning: Node "jump_count[1]~20|datad"
    Warning: Node "jump_count[8]~26|datac"
    Warning: Node "jump_count[7]~25|datac"
    Warning: Node "Add0~15|datab"
Critical Warning: Design contains combinational loop of 84 nodes. Estimating the delays through the loop.
Warning: Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|H_Cont[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|V_Cont[0] was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.212
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.212        -0.421 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    13.711         0.000 OSC_50 
    Info:    18.756         0.000 TD_CLK 
    Info:    22.518         0.000 OSC_27 
    Info:    49.205         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case hold slack is -0.023
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.023        -0.023 TD_CLK 
    Info:     0.343         0.000 OSC_27 
    Info:     0.499         0.000 OSC_50 
    Info:     0.499         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     0.499         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case recovery slack is 2.349
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.349         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    16.190         0.000 OSC_27 
Info: Worst-case removal slack is 2.357
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.357         0.000 OSC_27 
    Info:     5.960         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
Info: Worst-case minimum pulse width slack is 1.562
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.562         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     8.758         0.000 OSC_50 
    Info:    15.451         0.000 OSC_27 
    Info:    15.451         0.000 TD_CLK 
    Info:    25.609         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 377 output pins without output pin load capacitance assignment
    Info: Pin "FL_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_ADCLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_BCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IRDA_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_LDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_UDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_FSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_LSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK0_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK1_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_ON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_BLON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RW" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_EN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TDO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_XCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TD_RESET" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|H_Cont[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|V_Cont[0] was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 6.190
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.190         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    17.918         0.000 OSC_50 
    Info:    31.449         0.000 TD_CLK 
    Info:    32.289         0.000 OSC_27 
    Info:    52.243         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.061
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.061        -0.085 OSC_27 
    Info:     0.024         0.000 TD_CLK 
    Info:     0.215         0.000 OSC_50 
    Info:     0.215         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     0.215         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case recovery slack is 3.727
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.727         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    17.591         0.000 OSC_27 
Info: Worst-case removal slack is 0.881
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.881         0.000 OSC_27 
    Info:     5.210         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
Info: Worst-case minimum pulse width slack is 2.249
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.249         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     9.000         0.000 OSC_50 
    Info:    16.138         0.000 TD_CLK 
    Info:    16.391         0.000 OSC_27 
    Info:    25.851         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 139 warnings
    Info: Peak virtual memory: 639 megabytes
    Info: Processing ended: Thu May 02 17:23:36 2013
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:22


