// Seed: 1516162307
module module_0;
  wire id_1;
  logic [7:0] id_2;
  string id_3;
  logic [7:0] id_4;
  assign id_4 = id_2[""];
  assign id_4[1] = +(1);
  assign id_3 = "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  tri0 id_5 = 1;
  wire id_6;
  wire id_7;
  module_0();
endmodule
module module_2 (
    input tri id_0,
    input wor id_1,
    input tri id_2
);
  if (1 != id_0) wire id_4;
  tri0 id_5 = 1'd0 == 1;
  module_0();
  wire id_6;
endmodule
