// Seed: 1644718823
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_4 = 1 + 1'b0;
  assign id_2 = |id_1 == 1;
  supply0 id_5 = 1;
  generate
    assign id_4 = id_5;
  endgenerate
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  assign id_0 = (id_1);
  supply0 id_3 = 1;
  module_0(
      id_3, id_3, id_3
  ); id_4(
      .id_0(id_0), .id_1(~id_0), .id_2(1), .id_3(id_1), .id_4(id_0 == id_3), .id_5(id_0), .id_6(1)
  );
  always_ff @(id_4) begin
    id_0 <= 1;
  end
  wire id_5;
endmodule
