# myVerilog

http://www.referencedesigner.com/tutorials/verilog/verilog_01.php