Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep  9 13:02:12 2021
| Host         : USER-20180123QP running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file rtc_lcd_control_sets_placed.rpt
| Design       : rtc_lcd
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      5 |            1 |
|      6 |            2 |
|      7 |            2 |
|      8 |            2 |
|      9 |            2 |
|     11 |            2 |
|     12 |            1 |
|     13 |            1 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              53 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             105 |           43 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------------------------+--------------------------+------------------+----------------+
|         Clock Signal         |                   Enable Signal                   |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------------+---------------------------------------------------+--------------------------+------------------+----------------+
|  dri_clk_BUFG                | u_i2c_dri/scl_i_1_n_0                             | u_pcf8563_ctrl/sys_rst_n |                1 |              1 |
|  dri_clk_BUFG                | u_pcf8563_ctrl/FSM_sequential_flow_cnt[3]_i_1_n_0 | u_pcf8563_ctrl/sys_rst_n |                1 |              4 |
|  dri_clk_BUFG                | u_pcf8563_ctrl/mon[4]_i_1_n_0                     | u_pcf8563_ctrl/sys_rst_n |                4 |              5 |
|  dri_clk_BUFG                | u_pcf8563_ctrl/day[5]_i_1_n_0                     | u_pcf8563_ctrl/sys_rst_n |                3 |              6 |
|  dri_clk_BUFG                | u_pcf8563_ctrl/hour[5]_i_1_n_0                    | u_pcf8563_ctrl/sys_rst_n |                2 |              6 |
|  dri_clk_BUFG                | u_pcf8563_ctrl/min[6]_i_1_n_0                     | u_pcf8563_ctrl/sys_rst_n |                4 |              7 |
|  dri_clk_BUFG                | u_pcf8563_ctrl/sec[6]_i_1_n_0                     | u_pcf8563_ctrl/sys_rst_n |                4 |              7 |
|  dri_clk_BUFG                | u_pcf8563_ctrl/i2c_addr[3]_i_1_n_0                | u_pcf8563_ctrl/sys_rst_n |                2 |              8 |
|  dri_clk_BUFG                | u_i2c_dri/i2c_data_r[7]_i_1_n_0                   | u_pcf8563_ctrl/sys_rst_n |                1 |              8 |
|  dri_clk_BUFG                | u_pcf8563_ctrl/year[7]_i_1_n_0                    | u_pcf8563_ctrl/sys_rst_n |                5 |              9 |
|  dri_clk_BUFG                | u_i2c_dri/addr_t                                  | u_pcf8563_ctrl/sys_rst_n |                3 |              9 |
|  sys_clk_IBUF_BUFG           | u_lcd_disp_char/u_rd_id/rd_flag_i_1_n_0           | u_pcf8563_ctrl/sys_rst_n |                3 |             11 |
|  u_lcd_disp_char/u_rd_id/CLK | u_lcd_disp_char/u_lcd_driver/sel                  | u_pcf8563_ctrl/sys_rst_n |                5 |             11 |
|  u_lcd_disp_char/u_rd_id/CLK |                                                   | u_pcf8563_ctrl/sys_rst_n |                6 |             12 |
|  dri_clk_BUFG                | u_pcf8563_ctrl/wait_cnt_0                         | u_pcf8563_ctrl/sys_rst_n |                5 |             13 |
|  sys_clk_IBUF_BUFG           |                                                   | u_pcf8563_ctrl/sys_rst_n |                5 |             14 |
|  dri_clk_BUFG                |                                                   | u_pcf8563_ctrl/sys_rst_n |               14 |             27 |
+------------------------------+---------------------------------------------------+--------------------------+------------------+----------------+


