[script]
dir = /work/sw_benchmark/tools/fpga_regression_tw//script/

[fpga]
target = vcu118
core = p550mc
bit = /work/sw_benchmark/tools/vcu118_run/bitstream/sifive_p550mc_21G3.03.00.bit

[fusdk]
uboot_itb = /work/sw_benchmark/tools/vcu118_run/fusdk/craigc_build/u-boot.itb
uboot_spl = /work/sw_benchmark/tools/vcu118_run/fusdk/craigc_build/u-boot-spl.bin
dtb = /work/sw_benchmark/tools/vcu118_run/fusdk/craigc_build/dtb/8.dtb
kernel = /work/sw_benchmark/tools/vcu118_run/fusdk/craigc_build/Image.gz-initramfs-sifive-fpga.bin
root_fs = /work/sw_benchmark/tools/vcu118_run/root_fs/initramfs-cli-sifive-fpga-20220302093757p1.rootfs.ext4