// Seed: 536914556
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    input tri0 id_6
    , id_10,
    input wire id_7,
    output supply1 id_8
);
  tri0 id_11 = 1'h0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output supply1 id_2,
    input wand id_3
);
  assign id_1 = 1 >> 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 (
    input  logic id_0,
    input  tri1  id_1,
    output tri1  id_2,
    input  wire  id_3
    , id_9,
    input  wire  id_4,
    input  tri0  id_5,
    output tri   id_6,
    output logic id_7
);
  initial id_7 <= id_0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_3,
      id_5,
      id_6,
      id_5,
      id_1,
      id_6
  );
  assign modCall_1.type_4 = 0;
endmodule
