{"sha": "80103f96d07ab5f616749c5aee5b81893cdadc84", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODAxMDNmOTZkMDdhYjVmNjE2NzQ5YzVhZWU1YjgxODkzY2RhZGM4NA==", "commit": {"author": {"name": "Franz Sirl", "email": "Franz.Sirl-kernel@lauterbach.com", "date": "2002-04-28T20:26:57Z"}, "committer": {"name": "Franz Sirl", "email": "sirl@gcc.gnu.org", "date": "2002-04-28T20:26:57Z"}, "message": "re PR c/6497 (unrecognizable insn:l  inux-2.4.19 pre7 kernel comling  with gcc-3.1 prerelease)\n\n\t2002-04-28  Franz Sirl  <Franz.Sirl-kernel@lauterbach.com>\n\n\tPR c/6497\n\t* config/rs6000/rs6000.md (sCC patterns): Remove clobber and use\n\tresult as temporary value.\n\nFrom-SVN: r52860", "tree": {"sha": "605df5062d52916767ca6ad574771e391a3f31f4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/605df5062d52916767ca6ad574771e391a3f31f4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/80103f96d07ab5f616749c5aee5b81893cdadc84", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/80103f96d07ab5f616749c5aee5b81893cdadc84", "html_url": "https://github.com/Rust-GCC/gccrs/commit/80103f96d07ab5f616749c5aee5b81893cdadc84", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/80103f96d07ab5f616749c5aee5b81893cdadc84/comments", "author": {"login": "jinkama-san", "id": 1462162, "node_id": "MDQ6VXNlcjE0NjIxNjI=", "avatar_url": "https://avatars.githubusercontent.com/u/1462162?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jinkama-san", "html_url": "https://github.com/jinkama-san", "followers_url": "https://api.github.com/users/jinkama-san/followers", "following_url": "https://api.github.com/users/jinkama-san/following{/other_user}", "gists_url": "https://api.github.com/users/jinkama-san/gists{/gist_id}", "starred_url": "https://api.github.com/users/jinkama-san/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jinkama-san/subscriptions", "organizations_url": "https://api.github.com/users/jinkama-san/orgs", "repos_url": "https://api.github.com/users/jinkama-san/repos", "events_url": "https://api.github.com/users/jinkama-san/events{/privacy}", "received_events_url": "https://api.github.com/users/jinkama-san/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "5d84cf0b8d41240167b41773e4ff71716e285cab", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5d84cf0b8d41240167b41773e4ff71716e285cab", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5d84cf0b8d41240167b41773e4ff71716e285cab"}], "stats": {"total": 47, "additions": 24, "deletions": 23}, "files": [{"sha": "55c29e800a227af5b659c5cdb83add0fc370ace7", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/80103f96d07ab5f616749c5aee5b81893cdadc84/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/80103f96d07ab5f616749c5aee5b81893cdadc84/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=80103f96d07ab5f616749c5aee5b81893cdadc84", "patch": "@@ -1,3 +1,9 @@\n+2002-04-28  Franz Sirl  <Franz.Sirl-kernel@lauterbach.com>\n+\n+\tPR c/6497\n+\t* config/rs6000/rs6000.md (sCC patterns): Remove clobber and use\n+\tresult as temporary value.\n+\n 2002-04-28  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR c++/6396"}, {"sha": "9763c2fb3a7a2b9fdf72ef3c0789cd0f45298ba5", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 18, "deletions": 23, "changes": 41, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/80103f96d07ab5f616749c5aee5b81893cdadc84/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/80103f96d07ab5f616749c5aee5b81893cdadc84/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=80103f96d07ab5f616749c5aee5b81893cdadc84", "patch": "@@ -11394,13 +11394,12 @@\n    (set_attr \"length\" \"12,16\")])\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=&r\")\n \t(plus:SI (leu:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t\t (match_operand:SI 2 \"reg_or_short_operand\" \"rI\"))\n-\t\t (match_operand:SI 3 \"gpc_reg_operand\" \"r\")))\n-   (clobber (match_scratch:SI 4 \"=&r\"))]\n+\t\t (match_operand:SI 3 \"gpc_reg_operand\" \"r\")))]\n   \"! TARGET_POWERPC64\"\n-  \"{sf%I2|subf%I2c} %4,%1,%2\\;{aze|addze} %0,%3\"\n+  \"{sf%I2|subf%I2c} %0,%1,%2\\;{aze|addze} %0,%3\"\n   [(set_attr \"length\" \"8\")])\n \n (define_insn \"\"\n@@ -11732,15 +11731,14 @@\n   \"\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r,r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=&r,&r\")\n \t(plus:SI (ltu:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r,r\")\n \t\t\t (match_operand:SI 2 \"reg_or_neg_short_operand\" \"r,P\"))\n-\t\t (match_operand:SI 3 \"reg_or_short_operand\" \"rI,rI\")))\n-   (clobber (match_scratch:SI 4 \"=&r,&r\"))]\n+\t\t (match_operand:SI 3 \"reg_or_short_operand\" \"rI,rI\")))]\n   \"! TARGET_POWERPC64\"\n   \"@\n-  {sf|subfc} %4,%2,%1\\;{sfe|subfe} %4,%4,%4\\;{sf%I3|subf%I3c} %0,%4,%3\n-  {ai|addic} %4,%1,%n2\\;{sfe|subfe} %4,%4,%4\\;{sf%I3|subf%I3c} %0,%4,%3\"\n+  {sf|subfc} %0,%2,%1\\;{sfe|subfe} %0,%0,%0\\;{sf%I3|subf%I3c} %0,%0,%3\n+  {ai|addic} %0,%1,%n2\\;{sfe|subfe} %0,%0,%0\\;{sf%I3|subf%I3c} %0,%0,%3\"\n  [(set_attr \"length\" \"12\")])\n \n (define_insn \"\"\n@@ -12041,15 +12039,14 @@\n   \"\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r,r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=&r,&r\")\n \t(plus:SI (geu:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r,r\")\n \t\t\t (match_operand:SI 2 \"reg_or_neg_short_operand\" \"r,P\"))\n-\t\t (match_operand:SI 3 \"gpc_reg_operand\" \"r,r\")))\n-   (clobber (match_scratch:SI 4 \"=&r,&r\"))]\n+\t\t (match_operand:SI 3 \"gpc_reg_operand\" \"r,r\")))]\n   \"! TARGET_POWERPC64\"\n   \"@\n-   {sf|subfc} %4,%2,%1\\;{aze|addze} %0,%3\n-   {ai|addic} %4,%1,%n2\\;{aze|addze} %0,%3\"\n+   {sf|subfc} %0,%2,%1\\;{aze|addze} %0,%3\n+   {ai|addic} %0,%1,%n2\\;{aze|addze} %0,%3\"\n   [(set_attr \"length\" \"8\")])\n \n (define_insn \"\"\n@@ -12342,13 +12339,12 @@\n   \"\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=&r\")\n \t(plus:SI (gt:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t\t(const_int 0))\n-\t\t (match_operand:SI 2 \"gpc_reg_operand\" \"r\")))\n-   (clobber (match_scratch:SI 3 \"=&r\"))]\n+\t\t (match_operand:SI 2 \"gpc_reg_operand\" \"r\")))]\n   \"! TARGET_POWERPC64\"\n-  \"{a|addc} %3,%1,%1\\;{sfe|subfe} %3,%1,%3\\;{aze|addze} %0,%2\"\n+  \"{a|addc} %0,%1,%1\\;{sfe|subfe} %0,%1,%0\\;{aze|addze} %0,%2\"\n   [(set_attr \"length\" \"12\")])\n \n (define_insn \"\"\n@@ -12678,15 +12674,14 @@\n   \"\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r,r\")\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=&r,&r\")\n \t(plus:SI (gtu:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r,r\")\n \t\t\t (match_operand:SI 2 \"reg_or_short_operand\" \"I,rI\"))\n-\t\t (match_operand:SI 3 \"reg_or_short_operand\" \"r,rI\")))\n-   (clobber (match_scratch:SI 4 \"=&r,&r\"))]\n+\t\t (match_operand:SI 3 \"reg_or_short_operand\" \"r,rI\")))]\n   \"! TARGET_POWERPC64\"\n   \"@\n-   {ai|addic} %4,%1,%k2\\;{aze|addze} %0,%3\n-   {sf%I2|subf%I2c} %4,%1,%2\\;{sfe|subfe} %4,%4,%4\\;{sf%I3|subf%I3c} %0,%4,%3\"\n+   {ai|addic} %0,%1,%k2\\;{aze|addze} %0,%3\n+   {sf%I2|subf%I2c} %0,%1,%2\\;{sfe|subfe} %0,%0,%0\\;{sf%I3|subf%I3c} %0,%0,%3\"\n   [(set_attr \"length\" \"8,12\")])\n \n (define_insn \"\""}]}