{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443552251200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443552251200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 14:44:11 2015 " "Processing started: Tue Sep 29 14:44:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443552251200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1443552251200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off EggTimer -c EggTimer " "Command: quartus_drc --read_settings_files=off --write_settings_files=off EggTimer -c EggTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1443552251200 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Design Assistant" 0 -1 1443552251408 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EggTimer.sdc " "Synopsys Design Constraints File file not found: 'EggTimer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1443552251408 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1443552251409 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr4~0  from: datac  to: combout " "Cell: WideOr4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443552251411 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1443552251411 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 29 " "(High) Rule A108: Design should not contain latches. Found 29 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX3\[0\] " "Node  \"rHEX3\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX3\[1\] " "Node  \"rHEX3\[1\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX3\[2\] " "Node  \"rHEX3\[2\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX3\[3\] " "Node  \"rHEX3\[3\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX3\[4\] " "Node  \"rHEX3\[4\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX3\[5\] " "Node  \"rHEX3\[5\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX3\[6\] " "Node  \"rHEX3\[6\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX2\[0\] " "Node  \"rHEX2\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX2\[1\] " "Node  \"rHEX2\[1\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX2\[2\] " "Node  \"rHEX2\[2\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX2\[3\] " "Node  \"rHEX2\[3\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX2\[4\] " "Node  \"rHEX2\[4\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX2\[5\] " "Node  \"rHEX2\[5\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX2\[6\] " "Node  \"rHEX2\[6\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX1\[0\] " "Node  \"rHEX1\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX1\[1\] " "Node  \"rHEX1\[1\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX1\[2\] " "Node  \"rHEX1\[2\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX1\[3\] " "Node  \"rHEX1\[3\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX1\[4\] " "Node  \"rHEX1\[4\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX1\[5\] " "Node  \"rHEX1\[5\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX1\[6\] " "Node  \"rHEX1\[6\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX0\[0\] " "Node  \"rHEX0\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX0\[1\] " "Node  \"rHEX0\[1\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX0\[2\] " "Node  \"rHEX0\[2\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX0\[3\] " "Node  \"rHEX0\[3\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX0\[4\] " "Node  \"rHEX0\[4\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX0\[5\] " "Node  \"rHEX0\[5\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rHEX0\[6\] " "Node  \"rHEX0\[6\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rLEDR\[0\] " "Node  \"rLEDR\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251431 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1443552251431 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Controller:fsm\|state\[2\] " "Node  \"Controller:fsm\|state\[2\]\"" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251434 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1443552251434 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Controller:fsm\|state\[2\] " "Node  \"Controller:fsm\|state\[2\]\"" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " Controller:fsm\|state\[1\] " "Node  \"Controller:fsm\|state\[1\]\"" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " Controller:fsm\|state\[0\] " "Node  \"Controller:fsm\|state\[0\]\"" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " WideOr4~0clkctrl " "Node  \"WideOr4~0clkctrl\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " Decoder0~1clkctrl " "Node  \"Decoder0~1clkctrl\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " rLEDR\[0\] " "Node  \"rLEDR\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " SW\[3\] " "Node  \"SW\[3\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " SW\[7\] " "Node  \"SW\[7\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " SW\[0\] " "Node  \"SW\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " SW\[2\] " "Node  \"SW\[2\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " SW\[5\] " "Node  \"SW\[5\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " SW\[6\] " "Node  \"SW\[6\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " SW\[1\] " "Node  \"SW\[1\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " SW\[4\] " "Node  \"SW\[4\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50 " "Node  \"CLOCK_50\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " Controller:fsm\|state\[0\]~2 " "Node  \"Controller:fsm\|state\[0\]~2\"" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " rHEX3\[2\] " "Node  \"rHEX3\[2\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " rHEX1\[4\] " "Node  \"rHEX1\[4\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " rHEX3\[3\] " "Node  \"rHEX3\[3\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " Selector10~0 " "Node  \"Selector10~0\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " rHEX1\[3\] " "Node  \"rHEX1\[3\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " rHEX3\[4\] " "Node  \"rHEX3\[4\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " rHEX3\[5\] " "Node  \"rHEX3\[5\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " rHEX2\[4\] " "Node  \"rHEX2\[4\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " rHEX3\[6\] " "Node  \"rHEX3\[6\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " rHEX2\[0\] " "Node  \"rHEX2\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " dec2_7seg:disp2\|display\[0\]~0 " "Node  \"dec2_7seg:disp2\|display\[0\]~0\"" {  } { { "dec2_7seg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/dec2_7seg.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " dec2_7seg:disp3\|display\[1\]~1 " "Node  \"dec2_7seg:disp3\|display\[1\]~1\"" {  } { { "dec2_7seg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/dec2_7seg.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_NODES_INFO" " dec2_7seg:disp3\|display\[0\]~0 " "Node  \"dec2_7seg:disp3\|display\[0\]~0\"" {  } { { "dec2_7seg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/dec2_7seg.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552251436 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1443552251436 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1443552251436 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 29 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 29 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1443552251439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443552251549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 14:44:11 2015 " "Processing ended: Tue Sep 29 14:44:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443552251549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443552251549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443552251549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1443552251549 ""}
