// Seed: 3306973207
module module_0 ();
  wire id_1 = id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1,
    input  tri0 id_2,
    input  tri1 id_3
);
  logic id_5;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  inout wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  input wire _id_4;
  input wire id_3;
  and primCall (id_2, id_3, id_5, id_6);
  output wor id_2;
  input logic [7:0] id_1;
  assign id_2 = id_4 < id_1[1 : id_4];
  assign id_2 = 1;
endmodule
