{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@173:183@HdlIdDef", "  wire              tdd_gated_tx_dmapath_s;\n  wire    [23:0]    tdd_counter_init_s;\n  wire    [23:0]    tdd_frame_length_s;\n  wire              tdd_terminal_type_s;\n  wire              tdd_sync_enable_s;\n  wire    [ 7:0]    tdd_sync_period_s;\n  wire    [23:0]    tdd_vco_rx_on_1_s;\n  wire    [23:0]    tdd_vco_rx_off_1_s;\n  wire    [23:0]    tdd_vco_tx_on_1_s;\n  wire    [23:0]    tdd_vco_tx_off_1_s;\n  wire    [23:0]    tdd_rx_on_1_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@168:178", "  wire              tdd_secondary_s;\n  wire    [ 7:0]    tdd_burst_count_s;\n  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire    [23:0]    tdd_counter_init_s;\n  wire    [23:0]    tdd_frame_length_s;\n  wire              tdd_terminal_type_s;\n  wire              tdd_sync_enable_s;\n  wire    [ 7:0]    tdd_sync_period_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@174:184", "  wire    [23:0]    tdd_counter_init_s;\n  wire    [23:0]    tdd_frame_length_s;\n  wire              tdd_terminal_type_s;\n  wire              tdd_sync_enable_s;\n  wire    [ 7:0]    tdd_sync_period_s;\n  wire    [23:0]    tdd_vco_rx_on_1_s;\n  wire    [23:0]    tdd_vco_rx_off_1_s;\n  wire    [23:0]    tdd_vco_tx_on_1_s;\n  wire    [23:0]    tdd_vco_tx_off_1_s;\n  wire    [23:0]    tdd_rx_on_1_s;\n  wire    [23:0]    tdd_rx_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@171:181", "  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire    [23:0]    tdd_counter_init_s;\n  wire    [23:0]    tdd_frame_length_s;\n  wire              tdd_terminal_type_s;\n  wire              tdd_sync_enable_s;\n  wire    [ 7:0]    tdd_sync_period_s;\n  wire    [23:0]    tdd_vco_rx_on_1_s;\n  wire    [23:0]    tdd_vco_rx_off_1_s;\n  wire    [23:0]    tdd_vco_tx_on_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@177:187", "  wire              tdd_sync_enable_s;\n  wire    [ 7:0]    tdd_sync_period_s;\n  wire    [23:0]    tdd_vco_rx_on_1_s;\n  wire    [23:0]    tdd_vco_rx_off_1_s;\n  wire    [23:0]    tdd_vco_tx_on_1_s;\n  wire    [23:0]    tdd_vco_tx_off_1_s;\n  wire    [23:0]    tdd_rx_on_1_s;\n  wire    [23:0]    tdd_rx_off_1_s;\n  wire    [23:0]    tdd_tx_on_1_s;\n  wire    [23:0]    tdd_tx_off_1_s;\n  wire    [23:0]    tdd_tx_dp_on_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@166:176", "  wire              tdd_enable_s;\n  wire              tdd_enable_synced_s;\n  wire              tdd_secondary_s;\n  wire    [ 7:0]    tdd_burst_count_s;\n  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire    [23:0]    tdd_counter_init_s;\n  wire    [23:0]    tdd_frame_length_s;\n  wire              tdd_terminal_type_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@176:186", "  wire              tdd_terminal_type_s;\n  wire              tdd_sync_enable_s;\n  wire    [ 7:0]    tdd_sync_period_s;\n  wire    [23:0]    tdd_vco_rx_on_1_s;\n  wire    [23:0]    tdd_vco_rx_off_1_s;\n  wire    [23:0]    tdd_vco_tx_on_1_s;\n  wire    [23:0]    tdd_vco_tx_off_1_s;\n  wire    [23:0]    tdd_rx_on_1_s;\n  wire    [23:0]    tdd_rx_off_1_s;\n  wire    [23:0]    tdd_tx_on_1_s;\n  wire    [23:0]    tdd_tx_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@178:188", "  wire    [ 7:0]    tdd_sync_period_s;\n  wire    [23:0]    tdd_vco_rx_on_1_s;\n  wire    [23:0]    tdd_vco_rx_off_1_s;\n  wire    [23:0]    tdd_vco_tx_on_1_s;\n  wire    [23:0]    tdd_vco_tx_off_1_s;\n  wire    [23:0]    tdd_rx_on_1_s;\n  wire    [23:0]    tdd_rx_off_1_s;\n  wire    [23:0]    tdd_tx_on_1_s;\n  wire    [23:0]    tdd_tx_off_1_s;\n  wire    [23:0]    tdd_tx_dp_on_1_s;\n  wire    [23:0]    tdd_tx_dp_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@175:185", "  wire    [23:0]    tdd_frame_length_s;\n  wire              tdd_terminal_type_s;\n  wire              tdd_sync_enable_s;\n  wire    [ 7:0]    tdd_sync_period_s;\n  wire    [23:0]    tdd_vco_rx_on_1_s;\n  wire    [23:0]    tdd_vco_rx_off_1_s;\n  wire    [23:0]    tdd_vco_tx_on_1_s;\n  wire    [23:0]    tdd_vco_tx_off_1_s;\n  wire    [23:0]    tdd_rx_on_1_s;\n  wire    [23:0]    tdd_rx_off_1_s;\n  wire    [23:0]    tdd_tx_on_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@167:177", "  wire              tdd_enable_synced_s;\n  wire              tdd_secondary_s;\n  wire    [ 7:0]    tdd_burst_count_s;\n  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire    [23:0]    tdd_counter_init_s;\n  wire    [23:0]    tdd_frame_length_s;\n  wire              tdd_terminal_type_s;\n  wire              tdd_sync_enable_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@169:179", "  wire    [ 7:0]    tdd_burst_count_s;\n  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire    [23:0]    tdd_counter_init_s;\n  wire    [23:0]    tdd_frame_length_s;\n  wire              tdd_terminal_type_s;\n  wire              tdd_sync_enable_s;\n  wire    [ 7:0]    tdd_sync_period_s;\n  wire    [23:0]    tdd_vco_rx_on_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@170:180", "  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire    [23:0]    tdd_counter_init_s;\n  wire    [23:0]    tdd_frame_length_s;\n  wire              tdd_terminal_type_s;\n  wire              tdd_sync_enable_s;\n  wire    [ 7:0]    tdd_sync_period_s;\n  wire    [23:0]    tdd_vco_rx_on_1_s;\n  wire    [23:0]    tdd_vco_rx_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@172:182", "  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire    [23:0]    tdd_counter_init_s;\n  wire    [23:0]    tdd_frame_length_s;\n  wire              tdd_terminal_type_s;\n  wire              tdd_sync_enable_s;\n  wire    [ 7:0]    tdd_sync_period_s;\n  wire    [23:0]    tdd_vco_rx_on_1_s;\n  wire    [23:0]    tdd_vco_rx_off_1_s;\n  wire    [23:0]    tdd_vco_tx_on_1_s;\n  wire    [23:0]    tdd_vco_tx_off_1_s;\n"]], "Diff Content": {"Delete": [[178, "  wire    [ 7:0]    tdd_sync_period_s;\n"]], "Add": []}}