NDSummary.OnToolTipsLoaded("File5:uvm_runtime_phases.svh",{1864:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">The run-time schedule is the pre-defined phase schedule which runs concurrently to the uvm_run_phase global run phase.&nbsp; By default, all uvm_components using the run-time schedule are synchronized with respect to the pre-defined phases in the schedule.&nbsp; It is possible for components to belong to different domains in which case their schedules can be unsynchronized.</div></div>",1865:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1865\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_pre_reset_phase</div></div></div><div class=\"TTSummary\">Before reset is asserted.</div></div>",1866:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1866\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reset_phase</div></div></div><div class=\"TTSummary\">Reset is asserted.</div></div>",1867:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1867\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_post_reset_phase</div></div></div><div class=\"TTSummary\">After reset is de-asserted.</div></div>",1868:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1868\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_pre_configure_phase</div></div></div><div class=\"TTSummary\">Before the DUT is configured by the SW.</div></div>",1869:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1869\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_configure_phase</div></div></div><div class=\"TTSummary\">The SW configures the DUT.</div></div>",1870:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1870\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_post_configure_phase</div></div></div><div class=\"TTSummary\">After the SW has configured the DUT.</div></div>",1871:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1871\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_pre_main_phase</div></div></div><div class=\"TTSummary\">Before the primary test stimulus starts.</div></div>",1872:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1872\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_main_phase</div></div></div><div class=\"TTSummary\">Primary test stimulus.</div></div>",1873:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1873\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_post_main_phase</div></div></div><div class=\"TTSummary\">After enough of the primary test stimulus.</div></div>",1874:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1874\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_pre_shutdown_phase</div></div></div><div class=\"TTSummary\">Before things settle down.</div></div>",1875:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1875\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_shutdown_phase</div></div></div><div class=\"TTSummary\">Letting things settle down.</div></div>",1876:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1876\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_post_shutdown_phase</div></div></div><div class=\"TTSummary\">After things have settled down.</div></div>"});