<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGDIDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">DBGDIDR, Debug ID Register</h1><p>The DBGDIDR characteristics are:</p><h2>Purpose</h2>
        <p>Specifies which version of the Debug architecture is implemented, and some features of the debug implementation.</p>
      <h2>Configuration</h2><p>This register is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to DBGDIDR are <span class="arm-defined-word">UNKNOWN</span>.</p>
        <p>If EL1 cannot use AArch32 then the implementation of this register is <span class="arm-defined-word">OPTIONAL</span> and deprecated.</p>
      <h2>Attributes</h2>
            <p>DBGDIDR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The DBGDIDR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#WRPs_31">WRPs</a></td><td class="lr" colspan="4"><a href="#BRPs_27">BRPs</a></td><td class="lr" colspan="4"><a href="#CTX_CMPs_23">CTX_CMPs</a></td><td class="lr" colspan="4"><a href="#Version_19">Version</a></td><td class="lr" colspan="1"><a href="#1_15">RES1</a></td><td class="lr" colspan="1"><a href="#nSUHD_imp_14">nSUHD_imp</a></td><td class="lr" colspan="1"><a href="#0_13">RES0</a></td><td class="lr" colspan="1"><a href="#SE_imp_12">SE_imp</a></td><td class="lr" colspan="12"><a href="#0_11">RES0</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="WRPs_31">WRPs, bits [31:28]
                  </h4>
          
  <p>The number of watchpoints implemented, minus 1.</p>
<p>Permitted values of this field are from <span class="binarynumber">0b0001</span> for 2 implemented watchpoints, to <span class="binarynumber">0b1111</span> for 16 implemented watchpoints.</p>
<p>The value of <span class="binarynumber">0b0000</span> is reserved.</p>
<p>If AArch64 is implemented, this field has the same value as <a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a>.WRPs.</p>

          
            
  

          <h4 id="BRPs_27">BRPs, bits [27:24]
                  </h4>
          
  <p>The number of breakpoints implemented, minus 1.</p>
<p>Permitted values of this field are from <span class="binarynumber">0b0001</span> for 2 implemented breakpoint, to <span class="binarynumber">0b1111</span> for 16 implemented breakpoints.</p>
<p>The value of <span class="binarynumber">0b0000</span> is reserved.</p>
<p>If AArch64 is implemented, this field has the same value as <a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a>.BRPs.</p>

          
            
  

          <h4 id="CTX_CMPs_23">CTX_CMPs, bits [23:20]
                  </h4>
          
  <p>The number of breakpoints that can be used for Context matching, minus 1.</p>
<p>Permitted values of this field are from <span class="binarynumber">0b0000</span> for 1 Context matching breakpoint, to <span class="binarynumber">0b1111</span> for 16 Context matching breakpoints.</p>
<p>The Context matching breakpoints must be the highest addressed breakpoints. For example, if six breakpoints are implemented and two are Context matching breakpoints, they must be breakpoints 4 and 5.</p>
<p>If AArch64 is implemented, this field has the same value as <a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a>.CTX_CMPs.</p>

          
            
  

          <h4 id="Version_19">Version, bits [19:16]
                  </h4>
          
  <p>The Debug architecture version. Defined values are:</p>

          <table class="valuetable"><tr><th>Version</th><th>Meaning</th></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Armv6, v6 Debug architecture.</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>Armv6, v6.1 Debug architecture.</p>
</td></tr><tr><td class="bitfield">0b0011</td><td>
  <p>Armv7, v7 Debug architecture, with baseline CP14 registers implemented.</p>
</td></tr><tr><td class="bitfield">0b0100</td><td>
  <p>Armv7, v7 Debug architecture, with all CP14 registers implemented.</p>
</td></tr><tr><td class="bitfield">0b0101</td><td>
  <p>Armv7, v7.1 Debug architecture.</p>
</td></tr><tr><td class="bitfield">0b0110</td><td>
  <p>Armv8, v8 Debug architecture.</p>
</td></tr><tr><td class="bitfield">0b0111</td><td>
  <p>Armv8.1, v8 Debug architecture, with Virtualization Host Extensions.</p>
</td></tr><tr><td class="bitfield">0b1000</td><td>
  <p>Armv8.2, v8.2 Debug architecture.</p>
</td></tr><tr><td class="bitfield">0b1001</td><td>
  <p>Armv8.4, v8.4 Debug architecture.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p>In any Armv8 implementation, the values <span class="binarynumber">0b0001</span>, <span class="binarynumber">0b0010</span>, <span class="binarynumber">0b0011</span>, <span class="binarynumber">0b0100</span>, and <span class="binarynumber">0b0101</span> are not permitted.</p>
<ul>
<li>
<p>If <span class="xref">ARMv8.1-VHE</span> is not implemented, the only permitted value is <span class="binarynumber">0b0110</span>.</p>

</li><li>
<p>In an Armv8.0 implementation, the value <span class="binarynumber">0b1000</span> or higher is not permitted.</p>

</li></ul>

          <h4 id="1_15">
                Bit [15]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
          <h4 id="nSUHD_imp_14">nSUHD_imp, bit [14]
              </h4>
          
  <p>In Armv7-A, was Secure User Halting Debug not implemented.</p>
<p>The value of this bit must match the value of the SE_imp bit.</p>

          
            
  

          <h4 id="0_13">
                Bit [13]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="SE_imp_12">SE_imp, bit [12]
              </h4>
          
  <p>EL3 implemented. The meanings of the values of this bit are:</p>

          <table class="valuetable"><tr><th>SE_imp</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>EL3 not implemented.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>EL3 implemented.</p>
</td></tr></table>
            
  <p>The value of this bit must match the value of the nSUHD_imp bit.</p>

          <h4 id="0_11">
                Bits [11:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the DBGDIDR</h2>
        <p>Arm deprecates any access to this register from EL0.</p>
      <p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1110</td><td>0b000</td><td>0b0000</td><td>0b0000</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if !ELUsingAArch32(EL1) &amp;&amp; MDSCR_EL1.TDCC == '1' then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.AArch32SystemAccessTrap(EL2, 0x05);
        else
            AArch64.AArch32SystemAccessTrap(EL1, 0x05);
    elsif ELUsingAArch32(EL1) &amp;&amp; DBGDSCRext.UDCCdis == '1' then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.AArch32SystemAccessTrap(EL2, 0x05);
        elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TGE == '1' then
            AArch32.TakeHypTrapException(0x00);
        else
            UNDEFINED;
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (HCR_EL2.TGE == '1' || MDCR_EL2.&lt;TDE,TDA&gt; != '00') then
        AArch64.AArch32SystemAccessTrap(EL2, 0x05);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (HCR.TGE == '1' || HDCR.&lt;TDE,TDA&gt; != '00') then
        AArch32.TakeHypTrapException(0x05);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        return DBGDIDR;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.&lt;TDE,TDA&gt; != '00' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x05);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.&lt;TDE,TDA&gt; != '00' then
        AArch32.TakeHypTrapException(0x05);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        return DBGDIDR;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        return DBGDIDR;
elsif PSTATE.EL == EL3 then
    return DBGDIDR;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
