

================================================================
== Vitis HLS Report for 'node15'
================================================================
* Date:           Wed Sep 25 13:00:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.635 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16387|    16387|  54.569 us|  54.569 us|  16387|  16387|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop70_loop71  |    16385|    16385|        34|         32|          1|   512|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      199|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1122|    -|
|Register             |        -|     -|     2186|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2186|     1321|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln475_1_fu_1221_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln475_fu_1233_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln476_fu_1315_p2               |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1489                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln475_fu_1215_p2              |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln476_fu_1239_p2              |      icmp|   0|  0|  13|           5|           6|
    |ap_block_state34_pp0_stage1_iter1  |        or|   0|  0|   2|           1|           1|
    |empty_300_fu_1457_p2               |        or|   0|  0|   8|           8|           1|
    |empty_301_fu_1555_p2               |        or|   0|  0|   8|           8|           2|
    |empty_302_fu_1652_p2               |        or|   0|  0|   8|           8|           2|
    |empty_303_fu_1749_p2               |        or|   0|  0|   8|           8|           3|
    |empty_304_fu_1846_p2               |        or|   0|  0|   8|           8|           3|
    |empty_305_fu_1943_p2               |        or|   0|  0|   8|           8|           3|
    |empty_306_fu_2040_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln481_1_fu_1336_p2              |        or|   0|  0|   7|           7|           2|
    |or_ln481_2_fu_1355_p2              |        or|   0|  0|   7|           7|           2|
    |or_ln481_3_fu_1374_p2              |        or|   0|  0|   7|           7|           3|
    |or_ln481_4_fu_1393_p2              |        or|   0|  0|   7|           7|           3|
    |or_ln481_5_fu_1412_p2              |        or|   0|  0|   7|           7|           3|
    |or_ln481_6_fu_1431_p2              |        or|   0|  0|   7|           7|           3|
    |or_ln481_fu_1294_p2                |        or|   0|  0|   7|           7|           1|
    |select_ln475_1_fu_1253_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln475_fu_1245_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 199|         148|          67|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  152|         33|    1|         33|
    |ap_done_int                           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |    9|          2|   10|         20|
    |ap_sig_allocacmp_v206_load            |    9|          2|    6|         12|
    |ap_sig_allocacmp_v207_load            |    9|          2|    5|         10|
    |indvar_flatten_fu_224                 |    9|          2|   10|         20|
    |v206_fu_220                           |    9|          2|    6|         12|
    |v207_fu_216                           |    9|          2|    5|         10|
    |v254_address0                         |  152|         33|   15|        495|
    |v254_address1                         |  152|         33|   15|        495|
    |v278_0_0_blk_n                        |    9|          2|    1|          2|
    |v278_0_1_blk_n                        |    9|          2|    1|          2|
    |v278_0_2_blk_n                        |    9|          2|    1|          2|
    |v278_0_3_blk_n                        |    9|          2|    1|          2|
    |v278_0_4_blk_n                        |    9|          2|    1|          2|
    |v278_0_5_blk_n                        |    9|          2|    1|          2|
    |v278_0_6_blk_n                        |    9|          2|    1|          2|
    |v278_0_7_blk_n                        |    9|          2|    1|          2|
    |v278_1_0_blk_n                        |    9|          2|    1|          2|
    |v278_1_1_blk_n                        |    9|          2|    1|          2|
    |v278_1_2_blk_n                        |    9|          2|    1|          2|
    |v278_1_3_blk_n                        |    9|          2|    1|          2|
    |v278_1_4_blk_n                        |    9|          2|    1|          2|
    |v278_1_5_blk_n                        |    9|          2|    1|          2|
    |v278_1_6_blk_n                        |    9|          2|    1|          2|
    |v278_1_7_blk_n                        |    9|          2|    1|          2|
    |v278_2_0_blk_n                        |    9|          2|    1|          2|
    |v278_2_1_blk_n                        |    9|          2|    1|          2|
    |v278_2_2_blk_n                        |    9|          2|    1|          2|
    |v278_2_3_blk_n                        |    9|          2|    1|          2|
    |v278_2_4_blk_n                        |    9|          2|    1|          2|
    |v278_2_5_blk_n                        |    9|          2|    1|          2|
    |v278_2_6_blk_n                        |    9|          2|    1|          2|
    |v278_2_7_blk_n                        |    9|          2|    1|          2|
    |v278_3_0_blk_n                        |    9|          2|    1|          2|
    |v278_3_1_blk_n                        |    9|          2|    1|          2|
    |v278_3_2_blk_n                        |    9|          2|    1|          2|
    |v278_3_3_blk_n                        |    9|          2|    1|          2|
    |v278_3_4_blk_n                        |    9|          2|    1|          2|
    |v278_3_5_blk_n                        |    9|          2|    1|          2|
    |v278_3_6_blk_n                        |    9|          2|    1|          2|
    |v278_3_7_blk_n                        |    9|          2|    1|          2|
    |v278_4_0_blk_n                        |    9|          2|    1|          2|
    |v278_4_1_blk_n                        |    9|          2|    1|          2|
    |v278_4_2_blk_n                        |    9|          2|    1|          2|
    |v278_4_3_blk_n                        |    9|          2|    1|          2|
    |v278_4_4_blk_n                        |    9|          2|    1|          2|
    |v278_4_5_blk_n                        |    9|          2|    1|          2|
    |v278_4_6_blk_n                        |    9|          2|    1|          2|
    |v278_4_7_blk_n                        |    9|          2|    1|          2|
    |v278_5_0_blk_n                        |    9|          2|    1|          2|
    |v278_5_1_blk_n                        |    9|          2|    1|          2|
    |v278_5_2_blk_n                        |    9|          2|    1|          2|
    |v278_5_3_blk_n                        |    9|          2|    1|          2|
    |v278_5_4_blk_n                        |    9|          2|    1|          2|
    |v278_5_5_blk_n                        |    9|          2|    1|          2|
    |v278_5_6_blk_n                        |    9|          2|    1|          2|
    |v278_5_7_blk_n                        |    9|          2|    1|          2|
    |v278_6_0_blk_n                        |    9|          2|    1|          2|
    |v278_6_1_blk_n                        |    9|          2|    1|          2|
    |v278_6_2_blk_n                        |    9|          2|    1|          2|
    |v278_6_3_blk_n                        |    9|          2|    1|          2|
    |v278_6_4_blk_n                        |    9|          2|    1|          2|
    |v278_6_5_blk_n                        |    9|          2|    1|          2|
    |v278_6_6_blk_n                        |    9|          2|    1|          2|
    |v278_6_7_blk_n                        |    9|          2|    1|          2|
    |v278_7_0_blk_n                        |    9|          2|    1|          2|
    |v278_7_1_blk_n                        |    9|          2|    1|          2|
    |v278_7_2_blk_n                        |    9|          2|    1|          2|
    |v278_7_3_blk_n                        |    9|          2|    1|          2|
    |v278_7_4_blk_n                        |    9|          2|    1|          2|
    |v278_7_5_blk_n                        |    9|          2|    1|          2|
    |v278_7_6_blk_n                        |    9|          2|    1|          2|
    |v278_7_7_blk_n                        |    9|          2|    1|          2|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 | 1122|        247|  141|       1243|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  32|   0|   32|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_300_reg_2351           |   5|   0|    8|          3|
    |empty_301_reg_2441           |   5|   0|    8|          3|
    |empty_302_reg_2531           |   5|   0|    8|          3|
    |empty_303_reg_2621           |   5|   0|    8|          3|
    |empty_304_reg_2711           |   5|   0|    8|          3|
    |empty_305_reg_2801           |   5|   0|    8|          3|
    |empty_306_reg_2891           |   5|   0|    8|          3|
    |empty_307_reg_2173           |   4|   0|    4|          0|
    |empty_reg_2162               |   5|   0|    5|          0|
    |icmp_ln475_reg_2158          |   1|   0|    1|          0|
    |indvar_flatten_fu_224        |  10|   0|   10|          0|
    |or_ln481_1_reg_2225          |   4|   0|    7|          3|
    |or_ln481_2_reg_2241          |   4|   0|    7|          3|
    |or_ln481_3_reg_2267          |   4|   0|    7|          3|
    |or_ln481_4_reg_2283          |   4|   0|    7|          3|
    |or_ln481_5_reg_2309          |   4|   0|    7|          3|
    |or_ln481_6_reg_2325          |   4|   0|    7|          3|
    |or_ln481_reg_2199            |   4|   0|    7|          3|
    |tmp_304_reg_2184             |   4|   0|    7|          3|
    |tmp_s_reg_2341               |   5|   0|    8|          3|
    |v206_fu_220                  |   6|   0|    6|          0|
    |v207_fu_216                  |   5|   0|    5|          0|
    |v210_10_reg_2411             |  32|   0|   32|          0|
    |v210_11_reg_2416             |  32|   0|   32|          0|
    |v210_12_reg_2431             |  32|   0|   32|          0|
    |v210_13_reg_2436             |  32|   0|   32|          0|
    |v210_14_reg_2461             |  32|   0|   32|          0|
    |v210_15_reg_2466             |  32|   0|   32|          0|
    |v210_16_reg_2481             |  32|   0|   32|          0|
    |v210_17_reg_2486             |  32|   0|   32|          0|
    |v210_18_reg_2501             |  32|   0|   32|          0|
    |v210_19_reg_2506             |  32|   0|   32|          0|
    |v210_1_reg_2220              |  32|   0|   32|          0|
    |v210_20_reg_2521             |  32|   0|   32|          0|
    |v210_21_reg_2526             |  32|   0|   32|          0|
    |v210_22_reg_2551             |  32|   0|   32|          0|
    |v210_23_reg_2556             |  32|   0|   32|          0|
    |v210_24_reg_2571             |  32|   0|   32|          0|
    |v210_25_reg_2576             |  32|   0|   32|          0|
    |v210_26_reg_2591             |  32|   0|   32|          0|
    |v210_27_reg_2596             |  32|   0|   32|          0|
    |v210_28_reg_2611             |  32|   0|   32|          0|
    |v210_29_reg_2616             |  32|   0|   32|          0|
    |v210_2_reg_2257              |  32|   0|   32|          0|
    |v210_30_reg_2641             |  32|   0|   32|          0|
    |v210_31_reg_2646             |  32|   0|   32|          0|
    |v210_32_reg_2661             |  32|   0|   32|          0|
    |v210_33_reg_2666             |  32|   0|   32|          0|
    |v210_34_reg_2681             |  32|   0|   32|          0|
    |v210_35_reg_2686             |  32|   0|   32|          0|
    |v210_36_reg_2701             |  32|   0|   32|          0|
    |v210_37_reg_2706             |  32|   0|   32|          0|
    |v210_38_reg_2731             |  32|   0|   32|          0|
    |v210_39_reg_2736             |  32|   0|   32|          0|
    |v210_3_reg_2262              |  32|   0|   32|          0|
    |v210_40_reg_2751             |  32|   0|   32|          0|
    |v210_41_reg_2756             |  32|   0|   32|          0|
    |v210_42_reg_2771             |  32|   0|   32|          0|
    |v210_43_reg_2776             |  32|   0|   32|          0|
    |v210_44_reg_2791             |  32|   0|   32|          0|
    |v210_45_reg_2796             |  32|   0|   32|          0|
    |v210_46_reg_2821             |  32|   0|   32|          0|
    |v210_47_reg_2826             |  32|   0|   32|          0|
    |v210_48_reg_2841             |  32|   0|   32|          0|
    |v210_49_reg_2846             |  32|   0|   32|          0|
    |v210_4_reg_2299              |  32|   0|   32|          0|
    |v210_50_reg_2861             |  32|   0|   32|          0|
    |v210_51_reg_2866             |  32|   0|   32|          0|
    |v210_52_reg_2881             |  32|   0|   32|          0|
    |v210_53_reg_2886             |  32|   0|   32|          0|
    |v210_54_reg_2911             |  32|   0|   32|          0|
    |v210_55_reg_2916             |  32|   0|   32|          0|
    |v210_56_reg_2931             |  32|   0|   32|          0|
    |v210_57_reg_2936             |  32|   0|   32|          0|
    |v210_58_reg_2951             |  32|   0|   32|          0|
    |v210_59_reg_2956             |  32|   0|   32|          0|
    |v210_5_reg_2304              |  32|   0|   32|          0|
    |v210_60_reg_2971             |  32|   0|   32|          0|
    |v210_61_reg_2976             |  32|   0|   32|          0|
    |v210_62_reg_2981             |  32|   0|   32|          0|
    |v210_63_reg_2986             |  32|   0|   32|          0|
    |v210_6_reg_2371              |  32|   0|   32|          0|
    |v210_7_reg_2376              |  32|   0|   32|          0|
    |v210_8_reg_2391              |  32|   0|   32|          0|
    |v210_9_reg_2396              |  32|   0|   32|          0|
    |v210_reg_2215                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2186|   0| 2234|         48|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        node15|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        node15|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        node15|  return value|
|v278_0_0_din             |  out|   32|     ap_fifo|      v278_0_0|       pointer|
|v278_0_0_num_data_valid  |   in|   10|     ap_fifo|      v278_0_0|       pointer|
|v278_0_0_fifo_cap        |   in|   10|     ap_fifo|      v278_0_0|       pointer|
|v278_0_0_full_n          |   in|    1|     ap_fifo|      v278_0_0|       pointer|
|v278_0_0_write           |  out|    1|     ap_fifo|      v278_0_0|       pointer|
|v278_0_1_din             |  out|   32|     ap_fifo|      v278_0_1|       pointer|
|v278_0_1_num_data_valid  |   in|   10|     ap_fifo|      v278_0_1|       pointer|
|v278_0_1_fifo_cap        |   in|   10|     ap_fifo|      v278_0_1|       pointer|
|v278_0_1_full_n          |   in|    1|     ap_fifo|      v278_0_1|       pointer|
|v278_0_1_write           |  out|    1|     ap_fifo|      v278_0_1|       pointer|
|v278_0_2_din             |  out|   32|     ap_fifo|      v278_0_2|       pointer|
|v278_0_2_num_data_valid  |   in|   10|     ap_fifo|      v278_0_2|       pointer|
|v278_0_2_fifo_cap        |   in|   10|     ap_fifo|      v278_0_2|       pointer|
|v278_0_2_full_n          |   in|    1|     ap_fifo|      v278_0_2|       pointer|
|v278_0_2_write           |  out|    1|     ap_fifo|      v278_0_2|       pointer|
|v278_0_3_din             |  out|   32|     ap_fifo|      v278_0_3|       pointer|
|v278_0_3_num_data_valid  |   in|   10|     ap_fifo|      v278_0_3|       pointer|
|v278_0_3_fifo_cap        |   in|   10|     ap_fifo|      v278_0_3|       pointer|
|v278_0_3_full_n          |   in|    1|     ap_fifo|      v278_0_3|       pointer|
|v278_0_3_write           |  out|    1|     ap_fifo|      v278_0_3|       pointer|
|v278_0_4_din             |  out|   32|     ap_fifo|      v278_0_4|       pointer|
|v278_0_4_num_data_valid  |   in|   10|     ap_fifo|      v278_0_4|       pointer|
|v278_0_4_fifo_cap        |   in|   10|     ap_fifo|      v278_0_4|       pointer|
|v278_0_4_full_n          |   in|    1|     ap_fifo|      v278_0_4|       pointer|
|v278_0_4_write           |  out|    1|     ap_fifo|      v278_0_4|       pointer|
|v278_0_5_din             |  out|   32|     ap_fifo|      v278_0_5|       pointer|
|v278_0_5_num_data_valid  |   in|   10|     ap_fifo|      v278_0_5|       pointer|
|v278_0_5_fifo_cap        |   in|   10|     ap_fifo|      v278_0_5|       pointer|
|v278_0_5_full_n          |   in|    1|     ap_fifo|      v278_0_5|       pointer|
|v278_0_5_write           |  out|    1|     ap_fifo|      v278_0_5|       pointer|
|v278_0_6_din             |  out|   32|     ap_fifo|      v278_0_6|       pointer|
|v278_0_6_num_data_valid  |   in|   10|     ap_fifo|      v278_0_6|       pointer|
|v278_0_6_fifo_cap        |   in|   10|     ap_fifo|      v278_0_6|       pointer|
|v278_0_6_full_n          |   in|    1|     ap_fifo|      v278_0_6|       pointer|
|v278_0_6_write           |  out|    1|     ap_fifo|      v278_0_6|       pointer|
|v278_0_7_din             |  out|   32|     ap_fifo|      v278_0_7|       pointer|
|v278_0_7_num_data_valid  |   in|   10|     ap_fifo|      v278_0_7|       pointer|
|v278_0_7_fifo_cap        |   in|   10|     ap_fifo|      v278_0_7|       pointer|
|v278_0_7_full_n          |   in|    1|     ap_fifo|      v278_0_7|       pointer|
|v278_0_7_write           |  out|    1|     ap_fifo|      v278_0_7|       pointer|
|v278_1_0_din             |  out|   32|     ap_fifo|      v278_1_0|       pointer|
|v278_1_0_num_data_valid  |   in|   10|     ap_fifo|      v278_1_0|       pointer|
|v278_1_0_fifo_cap        |   in|   10|     ap_fifo|      v278_1_0|       pointer|
|v278_1_0_full_n          |   in|    1|     ap_fifo|      v278_1_0|       pointer|
|v278_1_0_write           |  out|    1|     ap_fifo|      v278_1_0|       pointer|
|v278_1_1_din             |  out|   32|     ap_fifo|      v278_1_1|       pointer|
|v278_1_1_num_data_valid  |   in|   10|     ap_fifo|      v278_1_1|       pointer|
|v278_1_1_fifo_cap        |   in|   10|     ap_fifo|      v278_1_1|       pointer|
|v278_1_1_full_n          |   in|    1|     ap_fifo|      v278_1_1|       pointer|
|v278_1_1_write           |  out|    1|     ap_fifo|      v278_1_1|       pointer|
|v278_1_2_din             |  out|   32|     ap_fifo|      v278_1_2|       pointer|
|v278_1_2_num_data_valid  |   in|   10|     ap_fifo|      v278_1_2|       pointer|
|v278_1_2_fifo_cap        |   in|   10|     ap_fifo|      v278_1_2|       pointer|
|v278_1_2_full_n          |   in|    1|     ap_fifo|      v278_1_2|       pointer|
|v278_1_2_write           |  out|    1|     ap_fifo|      v278_1_2|       pointer|
|v278_1_3_din             |  out|   32|     ap_fifo|      v278_1_3|       pointer|
|v278_1_3_num_data_valid  |   in|   10|     ap_fifo|      v278_1_3|       pointer|
|v278_1_3_fifo_cap        |   in|   10|     ap_fifo|      v278_1_3|       pointer|
|v278_1_3_full_n          |   in|    1|     ap_fifo|      v278_1_3|       pointer|
|v278_1_3_write           |  out|    1|     ap_fifo|      v278_1_3|       pointer|
|v278_1_4_din             |  out|   32|     ap_fifo|      v278_1_4|       pointer|
|v278_1_4_num_data_valid  |   in|   10|     ap_fifo|      v278_1_4|       pointer|
|v278_1_4_fifo_cap        |   in|   10|     ap_fifo|      v278_1_4|       pointer|
|v278_1_4_full_n          |   in|    1|     ap_fifo|      v278_1_4|       pointer|
|v278_1_4_write           |  out|    1|     ap_fifo|      v278_1_4|       pointer|
|v278_1_5_din             |  out|   32|     ap_fifo|      v278_1_5|       pointer|
|v278_1_5_num_data_valid  |   in|   10|     ap_fifo|      v278_1_5|       pointer|
|v278_1_5_fifo_cap        |   in|   10|     ap_fifo|      v278_1_5|       pointer|
|v278_1_5_full_n          |   in|    1|     ap_fifo|      v278_1_5|       pointer|
|v278_1_5_write           |  out|    1|     ap_fifo|      v278_1_5|       pointer|
|v278_1_6_din             |  out|   32|     ap_fifo|      v278_1_6|       pointer|
|v278_1_6_num_data_valid  |   in|   10|     ap_fifo|      v278_1_6|       pointer|
|v278_1_6_fifo_cap        |   in|   10|     ap_fifo|      v278_1_6|       pointer|
|v278_1_6_full_n          |   in|    1|     ap_fifo|      v278_1_6|       pointer|
|v278_1_6_write           |  out|    1|     ap_fifo|      v278_1_6|       pointer|
|v278_1_7_din             |  out|   32|     ap_fifo|      v278_1_7|       pointer|
|v278_1_7_num_data_valid  |   in|   10|     ap_fifo|      v278_1_7|       pointer|
|v278_1_7_fifo_cap        |   in|   10|     ap_fifo|      v278_1_7|       pointer|
|v278_1_7_full_n          |   in|    1|     ap_fifo|      v278_1_7|       pointer|
|v278_1_7_write           |  out|    1|     ap_fifo|      v278_1_7|       pointer|
|v278_2_0_din             |  out|   32|     ap_fifo|      v278_2_0|       pointer|
|v278_2_0_num_data_valid  |   in|   10|     ap_fifo|      v278_2_0|       pointer|
|v278_2_0_fifo_cap        |   in|   10|     ap_fifo|      v278_2_0|       pointer|
|v278_2_0_full_n          |   in|    1|     ap_fifo|      v278_2_0|       pointer|
|v278_2_0_write           |  out|    1|     ap_fifo|      v278_2_0|       pointer|
|v278_2_1_din             |  out|   32|     ap_fifo|      v278_2_1|       pointer|
|v278_2_1_num_data_valid  |   in|   10|     ap_fifo|      v278_2_1|       pointer|
|v278_2_1_fifo_cap        |   in|   10|     ap_fifo|      v278_2_1|       pointer|
|v278_2_1_full_n          |   in|    1|     ap_fifo|      v278_2_1|       pointer|
|v278_2_1_write           |  out|    1|     ap_fifo|      v278_2_1|       pointer|
|v278_2_2_din             |  out|   32|     ap_fifo|      v278_2_2|       pointer|
|v278_2_2_num_data_valid  |   in|   10|     ap_fifo|      v278_2_2|       pointer|
|v278_2_2_fifo_cap        |   in|   10|     ap_fifo|      v278_2_2|       pointer|
|v278_2_2_full_n          |   in|    1|     ap_fifo|      v278_2_2|       pointer|
|v278_2_2_write           |  out|    1|     ap_fifo|      v278_2_2|       pointer|
|v278_2_3_din             |  out|   32|     ap_fifo|      v278_2_3|       pointer|
|v278_2_3_num_data_valid  |   in|   10|     ap_fifo|      v278_2_3|       pointer|
|v278_2_3_fifo_cap        |   in|   10|     ap_fifo|      v278_2_3|       pointer|
|v278_2_3_full_n          |   in|    1|     ap_fifo|      v278_2_3|       pointer|
|v278_2_3_write           |  out|    1|     ap_fifo|      v278_2_3|       pointer|
|v278_2_4_din             |  out|   32|     ap_fifo|      v278_2_4|       pointer|
|v278_2_4_num_data_valid  |   in|   10|     ap_fifo|      v278_2_4|       pointer|
|v278_2_4_fifo_cap        |   in|   10|     ap_fifo|      v278_2_4|       pointer|
|v278_2_4_full_n          |   in|    1|     ap_fifo|      v278_2_4|       pointer|
|v278_2_4_write           |  out|    1|     ap_fifo|      v278_2_4|       pointer|
|v278_2_5_din             |  out|   32|     ap_fifo|      v278_2_5|       pointer|
|v278_2_5_num_data_valid  |   in|   10|     ap_fifo|      v278_2_5|       pointer|
|v278_2_5_fifo_cap        |   in|   10|     ap_fifo|      v278_2_5|       pointer|
|v278_2_5_full_n          |   in|    1|     ap_fifo|      v278_2_5|       pointer|
|v278_2_5_write           |  out|    1|     ap_fifo|      v278_2_5|       pointer|
|v278_2_6_din             |  out|   32|     ap_fifo|      v278_2_6|       pointer|
|v278_2_6_num_data_valid  |   in|   10|     ap_fifo|      v278_2_6|       pointer|
|v278_2_6_fifo_cap        |   in|   10|     ap_fifo|      v278_2_6|       pointer|
|v278_2_6_full_n          |   in|    1|     ap_fifo|      v278_2_6|       pointer|
|v278_2_6_write           |  out|    1|     ap_fifo|      v278_2_6|       pointer|
|v278_2_7_din             |  out|   32|     ap_fifo|      v278_2_7|       pointer|
|v278_2_7_num_data_valid  |   in|   10|     ap_fifo|      v278_2_7|       pointer|
|v278_2_7_fifo_cap        |   in|   10|     ap_fifo|      v278_2_7|       pointer|
|v278_2_7_full_n          |   in|    1|     ap_fifo|      v278_2_7|       pointer|
|v278_2_7_write           |  out|    1|     ap_fifo|      v278_2_7|       pointer|
|v278_3_0_din             |  out|   32|     ap_fifo|      v278_3_0|       pointer|
|v278_3_0_num_data_valid  |   in|   10|     ap_fifo|      v278_3_0|       pointer|
|v278_3_0_fifo_cap        |   in|   10|     ap_fifo|      v278_3_0|       pointer|
|v278_3_0_full_n          |   in|    1|     ap_fifo|      v278_3_0|       pointer|
|v278_3_0_write           |  out|    1|     ap_fifo|      v278_3_0|       pointer|
|v278_3_1_din             |  out|   32|     ap_fifo|      v278_3_1|       pointer|
|v278_3_1_num_data_valid  |   in|   10|     ap_fifo|      v278_3_1|       pointer|
|v278_3_1_fifo_cap        |   in|   10|     ap_fifo|      v278_3_1|       pointer|
|v278_3_1_full_n          |   in|    1|     ap_fifo|      v278_3_1|       pointer|
|v278_3_1_write           |  out|    1|     ap_fifo|      v278_3_1|       pointer|
|v278_3_2_din             |  out|   32|     ap_fifo|      v278_3_2|       pointer|
|v278_3_2_num_data_valid  |   in|   10|     ap_fifo|      v278_3_2|       pointer|
|v278_3_2_fifo_cap        |   in|   10|     ap_fifo|      v278_3_2|       pointer|
|v278_3_2_full_n          |   in|    1|     ap_fifo|      v278_3_2|       pointer|
|v278_3_2_write           |  out|    1|     ap_fifo|      v278_3_2|       pointer|
|v278_3_3_din             |  out|   32|     ap_fifo|      v278_3_3|       pointer|
|v278_3_3_num_data_valid  |   in|   10|     ap_fifo|      v278_3_3|       pointer|
|v278_3_3_fifo_cap        |   in|   10|     ap_fifo|      v278_3_3|       pointer|
|v278_3_3_full_n          |   in|    1|     ap_fifo|      v278_3_3|       pointer|
|v278_3_3_write           |  out|    1|     ap_fifo|      v278_3_3|       pointer|
|v278_3_4_din             |  out|   32|     ap_fifo|      v278_3_4|       pointer|
|v278_3_4_num_data_valid  |   in|   10|     ap_fifo|      v278_3_4|       pointer|
|v278_3_4_fifo_cap        |   in|   10|     ap_fifo|      v278_3_4|       pointer|
|v278_3_4_full_n          |   in|    1|     ap_fifo|      v278_3_4|       pointer|
|v278_3_4_write           |  out|    1|     ap_fifo|      v278_3_4|       pointer|
|v278_3_5_din             |  out|   32|     ap_fifo|      v278_3_5|       pointer|
|v278_3_5_num_data_valid  |   in|   10|     ap_fifo|      v278_3_5|       pointer|
|v278_3_5_fifo_cap        |   in|   10|     ap_fifo|      v278_3_5|       pointer|
|v278_3_5_full_n          |   in|    1|     ap_fifo|      v278_3_5|       pointer|
|v278_3_5_write           |  out|    1|     ap_fifo|      v278_3_5|       pointer|
|v278_3_6_din             |  out|   32|     ap_fifo|      v278_3_6|       pointer|
|v278_3_6_num_data_valid  |   in|   10|     ap_fifo|      v278_3_6|       pointer|
|v278_3_6_fifo_cap        |   in|   10|     ap_fifo|      v278_3_6|       pointer|
|v278_3_6_full_n          |   in|    1|     ap_fifo|      v278_3_6|       pointer|
|v278_3_6_write           |  out|    1|     ap_fifo|      v278_3_6|       pointer|
|v278_3_7_din             |  out|   32|     ap_fifo|      v278_3_7|       pointer|
|v278_3_7_num_data_valid  |   in|   10|     ap_fifo|      v278_3_7|       pointer|
|v278_3_7_fifo_cap        |   in|   10|     ap_fifo|      v278_3_7|       pointer|
|v278_3_7_full_n          |   in|    1|     ap_fifo|      v278_3_7|       pointer|
|v278_3_7_write           |  out|    1|     ap_fifo|      v278_3_7|       pointer|
|v278_4_0_din             |  out|   32|     ap_fifo|      v278_4_0|       pointer|
|v278_4_0_num_data_valid  |   in|   10|     ap_fifo|      v278_4_0|       pointer|
|v278_4_0_fifo_cap        |   in|   10|     ap_fifo|      v278_4_0|       pointer|
|v278_4_0_full_n          |   in|    1|     ap_fifo|      v278_4_0|       pointer|
|v278_4_0_write           |  out|    1|     ap_fifo|      v278_4_0|       pointer|
|v278_4_1_din             |  out|   32|     ap_fifo|      v278_4_1|       pointer|
|v278_4_1_num_data_valid  |   in|   10|     ap_fifo|      v278_4_1|       pointer|
|v278_4_1_fifo_cap        |   in|   10|     ap_fifo|      v278_4_1|       pointer|
|v278_4_1_full_n          |   in|    1|     ap_fifo|      v278_4_1|       pointer|
|v278_4_1_write           |  out|    1|     ap_fifo|      v278_4_1|       pointer|
|v278_4_2_din             |  out|   32|     ap_fifo|      v278_4_2|       pointer|
|v278_4_2_num_data_valid  |   in|   10|     ap_fifo|      v278_4_2|       pointer|
|v278_4_2_fifo_cap        |   in|   10|     ap_fifo|      v278_4_2|       pointer|
|v278_4_2_full_n          |   in|    1|     ap_fifo|      v278_4_2|       pointer|
|v278_4_2_write           |  out|    1|     ap_fifo|      v278_4_2|       pointer|
|v278_4_3_din             |  out|   32|     ap_fifo|      v278_4_3|       pointer|
|v278_4_3_num_data_valid  |   in|   10|     ap_fifo|      v278_4_3|       pointer|
|v278_4_3_fifo_cap        |   in|   10|     ap_fifo|      v278_4_3|       pointer|
|v278_4_3_full_n          |   in|    1|     ap_fifo|      v278_4_3|       pointer|
|v278_4_3_write           |  out|    1|     ap_fifo|      v278_4_3|       pointer|
|v278_4_4_din             |  out|   32|     ap_fifo|      v278_4_4|       pointer|
|v278_4_4_num_data_valid  |   in|   10|     ap_fifo|      v278_4_4|       pointer|
|v278_4_4_fifo_cap        |   in|   10|     ap_fifo|      v278_4_4|       pointer|
|v278_4_4_full_n          |   in|    1|     ap_fifo|      v278_4_4|       pointer|
|v278_4_4_write           |  out|    1|     ap_fifo|      v278_4_4|       pointer|
|v278_4_5_din             |  out|   32|     ap_fifo|      v278_4_5|       pointer|
|v278_4_5_num_data_valid  |   in|   10|     ap_fifo|      v278_4_5|       pointer|
|v278_4_5_fifo_cap        |   in|   10|     ap_fifo|      v278_4_5|       pointer|
|v278_4_5_full_n          |   in|    1|     ap_fifo|      v278_4_5|       pointer|
|v278_4_5_write           |  out|    1|     ap_fifo|      v278_4_5|       pointer|
|v278_4_6_din             |  out|   32|     ap_fifo|      v278_4_6|       pointer|
|v278_4_6_num_data_valid  |   in|   10|     ap_fifo|      v278_4_6|       pointer|
|v278_4_6_fifo_cap        |   in|   10|     ap_fifo|      v278_4_6|       pointer|
|v278_4_6_full_n          |   in|    1|     ap_fifo|      v278_4_6|       pointer|
|v278_4_6_write           |  out|    1|     ap_fifo|      v278_4_6|       pointer|
|v278_4_7_din             |  out|   32|     ap_fifo|      v278_4_7|       pointer|
|v278_4_7_num_data_valid  |   in|   10|     ap_fifo|      v278_4_7|       pointer|
|v278_4_7_fifo_cap        |   in|   10|     ap_fifo|      v278_4_7|       pointer|
|v278_4_7_full_n          |   in|    1|     ap_fifo|      v278_4_7|       pointer|
|v278_4_7_write           |  out|    1|     ap_fifo|      v278_4_7|       pointer|
|v278_5_0_din             |  out|   32|     ap_fifo|      v278_5_0|       pointer|
|v278_5_0_num_data_valid  |   in|   10|     ap_fifo|      v278_5_0|       pointer|
|v278_5_0_fifo_cap        |   in|   10|     ap_fifo|      v278_5_0|       pointer|
|v278_5_0_full_n          |   in|    1|     ap_fifo|      v278_5_0|       pointer|
|v278_5_0_write           |  out|    1|     ap_fifo|      v278_5_0|       pointer|
|v278_5_1_din             |  out|   32|     ap_fifo|      v278_5_1|       pointer|
|v278_5_1_num_data_valid  |   in|   10|     ap_fifo|      v278_5_1|       pointer|
|v278_5_1_fifo_cap        |   in|   10|     ap_fifo|      v278_5_1|       pointer|
|v278_5_1_full_n          |   in|    1|     ap_fifo|      v278_5_1|       pointer|
|v278_5_1_write           |  out|    1|     ap_fifo|      v278_5_1|       pointer|
|v278_5_2_din             |  out|   32|     ap_fifo|      v278_5_2|       pointer|
|v278_5_2_num_data_valid  |   in|   10|     ap_fifo|      v278_5_2|       pointer|
|v278_5_2_fifo_cap        |   in|   10|     ap_fifo|      v278_5_2|       pointer|
|v278_5_2_full_n          |   in|    1|     ap_fifo|      v278_5_2|       pointer|
|v278_5_2_write           |  out|    1|     ap_fifo|      v278_5_2|       pointer|
|v278_5_3_din             |  out|   32|     ap_fifo|      v278_5_3|       pointer|
|v278_5_3_num_data_valid  |   in|   10|     ap_fifo|      v278_5_3|       pointer|
|v278_5_3_fifo_cap        |   in|   10|     ap_fifo|      v278_5_3|       pointer|
|v278_5_3_full_n          |   in|    1|     ap_fifo|      v278_5_3|       pointer|
|v278_5_3_write           |  out|    1|     ap_fifo|      v278_5_3|       pointer|
|v278_5_4_din             |  out|   32|     ap_fifo|      v278_5_4|       pointer|
|v278_5_4_num_data_valid  |   in|   10|     ap_fifo|      v278_5_4|       pointer|
|v278_5_4_fifo_cap        |   in|   10|     ap_fifo|      v278_5_4|       pointer|
|v278_5_4_full_n          |   in|    1|     ap_fifo|      v278_5_4|       pointer|
|v278_5_4_write           |  out|    1|     ap_fifo|      v278_5_4|       pointer|
|v278_5_5_din             |  out|   32|     ap_fifo|      v278_5_5|       pointer|
|v278_5_5_num_data_valid  |   in|   10|     ap_fifo|      v278_5_5|       pointer|
|v278_5_5_fifo_cap        |   in|   10|     ap_fifo|      v278_5_5|       pointer|
|v278_5_5_full_n          |   in|    1|     ap_fifo|      v278_5_5|       pointer|
|v278_5_5_write           |  out|    1|     ap_fifo|      v278_5_5|       pointer|
|v278_5_6_din             |  out|   32|     ap_fifo|      v278_5_6|       pointer|
|v278_5_6_num_data_valid  |   in|   10|     ap_fifo|      v278_5_6|       pointer|
|v278_5_6_fifo_cap        |   in|   10|     ap_fifo|      v278_5_6|       pointer|
|v278_5_6_full_n          |   in|    1|     ap_fifo|      v278_5_6|       pointer|
|v278_5_6_write           |  out|    1|     ap_fifo|      v278_5_6|       pointer|
|v278_5_7_din             |  out|   32|     ap_fifo|      v278_5_7|       pointer|
|v278_5_7_num_data_valid  |   in|   10|     ap_fifo|      v278_5_7|       pointer|
|v278_5_7_fifo_cap        |   in|   10|     ap_fifo|      v278_5_7|       pointer|
|v278_5_7_full_n          |   in|    1|     ap_fifo|      v278_5_7|       pointer|
|v278_5_7_write           |  out|    1|     ap_fifo|      v278_5_7|       pointer|
|v278_6_0_din             |  out|   32|     ap_fifo|      v278_6_0|       pointer|
|v278_6_0_num_data_valid  |   in|   10|     ap_fifo|      v278_6_0|       pointer|
|v278_6_0_fifo_cap        |   in|   10|     ap_fifo|      v278_6_0|       pointer|
|v278_6_0_full_n          |   in|    1|     ap_fifo|      v278_6_0|       pointer|
|v278_6_0_write           |  out|    1|     ap_fifo|      v278_6_0|       pointer|
|v278_6_1_din             |  out|   32|     ap_fifo|      v278_6_1|       pointer|
|v278_6_1_num_data_valid  |   in|   10|     ap_fifo|      v278_6_1|       pointer|
|v278_6_1_fifo_cap        |   in|   10|     ap_fifo|      v278_6_1|       pointer|
|v278_6_1_full_n          |   in|    1|     ap_fifo|      v278_6_1|       pointer|
|v278_6_1_write           |  out|    1|     ap_fifo|      v278_6_1|       pointer|
|v278_6_2_din             |  out|   32|     ap_fifo|      v278_6_2|       pointer|
|v278_6_2_num_data_valid  |   in|   10|     ap_fifo|      v278_6_2|       pointer|
|v278_6_2_fifo_cap        |   in|   10|     ap_fifo|      v278_6_2|       pointer|
|v278_6_2_full_n          |   in|    1|     ap_fifo|      v278_6_2|       pointer|
|v278_6_2_write           |  out|    1|     ap_fifo|      v278_6_2|       pointer|
|v278_6_3_din             |  out|   32|     ap_fifo|      v278_6_3|       pointer|
|v278_6_3_num_data_valid  |   in|   10|     ap_fifo|      v278_6_3|       pointer|
|v278_6_3_fifo_cap        |   in|   10|     ap_fifo|      v278_6_3|       pointer|
|v278_6_3_full_n          |   in|    1|     ap_fifo|      v278_6_3|       pointer|
|v278_6_3_write           |  out|    1|     ap_fifo|      v278_6_3|       pointer|
|v278_6_4_din             |  out|   32|     ap_fifo|      v278_6_4|       pointer|
|v278_6_4_num_data_valid  |   in|   10|     ap_fifo|      v278_6_4|       pointer|
|v278_6_4_fifo_cap        |   in|   10|     ap_fifo|      v278_6_4|       pointer|
|v278_6_4_full_n          |   in|    1|     ap_fifo|      v278_6_4|       pointer|
|v278_6_4_write           |  out|    1|     ap_fifo|      v278_6_4|       pointer|
|v278_6_5_din             |  out|   32|     ap_fifo|      v278_6_5|       pointer|
|v278_6_5_num_data_valid  |   in|   10|     ap_fifo|      v278_6_5|       pointer|
|v278_6_5_fifo_cap        |   in|   10|     ap_fifo|      v278_6_5|       pointer|
|v278_6_5_full_n          |   in|    1|     ap_fifo|      v278_6_5|       pointer|
|v278_6_5_write           |  out|    1|     ap_fifo|      v278_6_5|       pointer|
|v278_6_6_din             |  out|   32|     ap_fifo|      v278_6_6|       pointer|
|v278_6_6_num_data_valid  |   in|   10|     ap_fifo|      v278_6_6|       pointer|
|v278_6_6_fifo_cap        |   in|   10|     ap_fifo|      v278_6_6|       pointer|
|v278_6_6_full_n          |   in|    1|     ap_fifo|      v278_6_6|       pointer|
|v278_6_6_write           |  out|    1|     ap_fifo|      v278_6_6|       pointer|
|v278_6_7_din             |  out|   32|     ap_fifo|      v278_6_7|       pointer|
|v278_6_7_num_data_valid  |   in|   10|     ap_fifo|      v278_6_7|       pointer|
|v278_6_7_fifo_cap        |   in|   10|     ap_fifo|      v278_6_7|       pointer|
|v278_6_7_full_n          |   in|    1|     ap_fifo|      v278_6_7|       pointer|
|v278_6_7_write           |  out|    1|     ap_fifo|      v278_6_7|       pointer|
|v278_7_0_din             |  out|   32|     ap_fifo|      v278_7_0|       pointer|
|v278_7_0_num_data_valid  |   in|   10|     ap_fifo|      v278_7_0|       pointer|
|v278_7_0_fifo_cap        |   in|   10|     ap_fifo|      v278_7_0|       pointer|
|v278_7_0_full_n          |   in|    1|     ap_fifo|      v278_7_0|       pointer|
|v278_7_0_write           |  out|    1|     ap_fifo|      v278_7_0|       pointer|
|v278_7_1_din             |  out|   32|     ap_fifo|      v278_7_1|       pointer|
|v278_7_1_num_data_valid  |   in|   10|     ap_fifo|      v278_7_1|       pointer|
|v278_7_1_fifo_cap        |   in|   10|     ap_fifo|      v278_7_1|       pointer|
|v278_7_1_full_n          |   in|    1|     ap_fifo|      v278_7_1|       pointer|
|v278_7_1_write           |  out|    1|     ap_fifo|      v278_7_1|       pointer|
|v278_7_2_din             |  out|   32|     ap_fifo|      v278_7_2|       pointer|
|v278_7_2_num_data_valid  |   in|   10|     ap_fifo|      v278_7_2|       pointer|
|v278_7_2_fifo_cap        |   in|   10|     ap_fifo|      v278_7_2|       pointer|
|v278_7_2_full_n          |   in|    1|     ap_fifo|      v278_7_2|       pointer|
|v278_7_2_write           |  out|    1|     ap_fifo|      v278_7_2|       pointer|
|v278_7_3_din             |  out|   32|     ap_fifo|      v278_7_3|       pointer|
|v278_7_3_num_data_valid  |   in|   10|     ap_fifo|      v278_7_3|       pointer|
|v278_7_3_fifo_cap        |   in|   10|     ap_fifo|      v278_7_3|       pointer|
|v278_7_3_full_n          |   in|    1|     ap_fifo|      v278_7_3|       pointer|
|v278_7_3_write           |  out|    1|     ap_fifo|      v278_7_3|       pointer|
|v278_7_4_din             |  out|   32|     ap_fifo|      v278_7_4|       pointer|
|v278_7_4_num_data_valid  |   in|   10|     ap_fifo|      v278_7_4|       pointer|
|v278_7_4_fifo_cap        |   in|   10|     ap_fifo|      v278_7_4|       pointer|
|v278_7_4_full_n          |   in|    1|     ap_fifo|      v278_7_4|       pointer|
|v278_7_4_write           |  out|    1|     ap_fifo|      v278_7_4|       pointer|
|v278_7_5_din             |  out|   32|     ap_fifo|      v278_7_5|       pointer|
|v278_7_5_num_data_valid  |   in|   10|     ap_fifo|      v278_7_5|       pointer|
|v278_7_5_fifo_cap        |   in|   10|     ap_fifo|      v278_7_5|       pointer|
|v278_7_5_full_n          |   in|    1|     ap_fifo|      v278_7_5|       pointer|
|v278_7_5_write           |  out|    1|     ap_fifo|      v278_7_5|       pointer|
|v278_7_6_din             |  out|   32|     ap_fifo|      v278_7_6|       pointer|
|v278_7_6_num_data_valid  |   in|   10|     ap_fifo|      v278_7_6|       pointer|
|v278_7_6_fifo_cap        |   in|   10|     ap_fifo|      v278_7_6|       pointer|
|v278_7_6_full_n          |   in|    1|     ap_fifo|      v278_7_6|       pointer|
|v278_7_6_write           |  out|    1|     ap_fifo|      v278_7_6|       pointer|
|v278_7_7_din             |  out|   32|     ap_fifo|      v278_7_7|       pointer|
|v278_7_7_num_data_valid  |   in|   10|     ap_fifo|      v278_7_7|       pointer|
|v278_7_7_fifo_cap        |   in|   10|     ap_fifo|      v278_7_7|       pointer|
|v278_7_7_full_n          |   in|    1|     ap_fifo|      v278_7_7|       pointer|
|v278_7_7_write           |  out|    1|     ap_fifo|      v278_7_7|       pointer|
|v254_address0            |  out|   15|   ap_memory|          v254|         array|
|v254_ce0                 |  out|    1|   ap_memory|          v254|         array|
|v254_q0                  |   in|   32|   ap_memory|          v254|         array|
|v254_address1            |  out|   15|   ap_memory|          v254|         array|
|v254_ce1                 |  out|    1|   ap_memory|          v254|         array|
|v254_q1                  |   in|   32|   ap_memory|          v254|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

