#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Nov 27 05:55:40 2023
# Process ID: 910
# Current directory: /home/fpga
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/vivado.log
# Journal file: /home/fpga/vivado.jou
# Running On: worker, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 1, Host memory: 6218 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
deleting contents of obj
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 919
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/hdl/debouncer.sv:13]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/hdl/debouncer.sv:14]
WARNING: [Synth 8-6901] identifier 'valid_img_read_addr_pipe' is used before its declaration [/home/fpga/hdl/img_half_test.sv:93]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1989.367 ; gain = 378.730 ; free physical = 3367 ; free virtual = 8847
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/hdl/img_half_test.sv:4]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/fpga/hdl/debouncer.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/home/fpga/hdl/debouncer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/fpga/hdl/uart_tx.v:4]
	Parameter CLOCKS_PER_BAUD bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/fpga/hdl/uart_tx.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/fpga/hdl/uart_rx.sv:7]
	Parameter CLOCKS_PER_BAUD bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/fpga/hdl/uart_rx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (12) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/img_half_test.sv:141]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (12) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/img_half_test.sv:149]
INFO: [Synth 8-6157] synthesizing module 'image_half' [/home/fpga/hdl/image_resize.sv:4]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
	Parameter NEW_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_half' (0#1) [/home/fpga/hdl/image_resize.sv:4]
WARNING: [Synth 8-689] width (11) of port connection 'data_x_in' does not match port width (8) of module 'image_half' [/home/fpga/hdl/img_half_test.sv:165]
WARNING: [Synth 8-689] width (11) of port connection 'data_y_in' does not match port width (8) of module 'image_half' [/home/fpga/hdl/img_half_test.sv:166]
WARNING: [Synth 8-689] width (11) of port connection 'data_addr_out' does not match port width (8) of module 'image_half' [/home/fpga/hdl/img_half_test.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/hdl/img_half_test.sv:4]
WARNING: [Synth 8-3848] Net error_out in module/entity image_half does not have driver. [/home/fpga/hdl/image_resize.sv:20]
WARNING: [Synth 8-3848] Net busy_out in module/entity image_half does not have driver. [/home/fpga/hdl/image_resize.sv:21]
WARNING: [Synth 8-6014] Unused sequential element btn_edge_reg was removed.  [/home/fpga/hdl/img_half_test.sv:43]
WARNING: [Synth 8-6014] Unused sequential element old_btn_pulse_reg was removed.  [/home/fpga/hdl/img_half_test.sv:42]
WARNING: [Synth 8-3848] Net led in module/entity top_level does not have driver. [/home/fpga/hdl/img_half_test.sv:12]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port error_out in module image_half is either unconnected or has no load
WARNING: [Synth 8-7129] Port busy_out in module image_half is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2061.336 ; gain = 450.699 ; free physical = 3232 ; free virtual = 8715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.148 ; gain = 468.512 ; free physical = 3230 ; free virtual = 8713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.148 ; gain = 468.512 ; free physical = 3230 ; free virtual = 8713
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.148 ; gain = 0.000 ; free physical = 3230 ; free virtual = 8713
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'spkl'. [/home/fpga/xdc/top_level.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkr'. [/home/fpga/xdc/top_level.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spk*'. [/home/fpga/xdc/top_level.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.871 ; gain = 0.000 ; free physical = 3204 ; free virtual = 8701
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.871 ; gain = 0.000 ; free physical = 3204 ; free virtual = 8701
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3202 ; free virtual = 8699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3202 ; free virtual = 8699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3202 ; free virtual = 8699
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3197 ; free virtual = 8696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	              32K Bit	(4096 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'center_addr_y_pipe_reg[1]' and it is trimmed from '11' to '1' bits. [/home/fpga/hdl/img_half_test.sv:166]
WARNING: [Synth 8-3936] Found unconnected internal register 'center_addr_y_pipe_reg[0]' and it is trimmed from '11' to '1' bits. [/home/fpga/hdl/img_half_test.sv:166]
WARNING: [Synth 8-3936] Found unconnected internal register 'center_addr_x_pipe_reg[1]' and it is trimmed from '11' to '1' bits. [/home/fpga/hdl/img_half_test.sv:165]
WARNING: [Synth 8-3936] Found unconnected internal register 'center_addr_x_pipe_reg[0]' and it is trimmed from '11' to '1' bits. [/home/fpga/hdl/img_half_test.sv:165]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
CRITICAL WARNING: [Synth 8-5796] RAM (i_0) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element frame_buffer/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'start_i_reg__0/Q' [/home/fpga/hdl/img_half_test.sv:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/fpga/hdl/img_half_test.sv:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/hdl/img_half_test.sv:54]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3191 ; free virtual = 8695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3182 ; free virtual = 8694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3182 ; free virtual = 8694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3182 ; free virtual = 8694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3182 ; free virtual = 8694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3182 ; free virtual = 8694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3182 ; free virtual = 8694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3182 ; free virtual = 8694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3182 ; free virtual = 8694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3182 ; free virtual = 8694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |FDRE  |     1|
|3     |IBUF  |     1|
|4     |OBUF  |     7|
|5     |OBUFT |    16|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2171.871 ; gain = 561.234 ; free physical = 3182 ; free virtual = 8694
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2171.871 ; gain = 468.512 ; free physical = 3182 ; free virtual = 8694
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2171.879 ; gain = 561.234 ; free physical = 3179 ; free virtual = 8694
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.879 ; gain = 0.000 ; free physical = 3412 ; free virtual = 8927
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'spkl'. [/home/fpga/xdc/top_level.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkr'. [/home/fpga/xdc/top_level.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spk*'. [/home/fpga/xdc/top_level.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.879 ; gain = 0.000 ; free physical = 3459 ; free virtual = 8974
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a0d65931
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 107 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2171.879 ; gain = 875.211 ; free physical = 3459 ; free virtual = 8975
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1936.675; main = 1645.697; forked = 431.365
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3146.676; main = 2171.875; forked = 974.801
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.879 ; gain = 0.000 ; free physical = 3459 ; free virtual = 8975
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2212.793 ; gain = 16.910 ; free physical = 3402 ; free virtual = 8935

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 114b24b77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.793 ; gain = 0.000 ; free physical = 3402 ; free virtual = 8935

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 114b24b77

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.793 ; gain = 0.000 ; free physical = 3167 ; free virtual = 8700
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9bc9b4cc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.793 ; gain = 0.000 ; free physical = 3167 ; free virtual = 8700
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 1 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15fe371a0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2439.793 ; gain = 0.000 ; free physical = 3167 ; free virtual = 8700
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15fe371a0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2463.805 ; gain = 24.012 ; free physical = 3167 ; free virtual = 8699
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 245169718

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2463.805 ; gain = 24.012 ; free physical = 3167 ; free virtual = 8699
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 245169718

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2463.805 ; gain = 24.012 ; free physical = 3167 ; free virtual = 8699
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               1  |                                              0  |
|  Sweep                        |               0  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3167 ; free virtual = 8699
Ending Logic Optimization Task | Checksum: 245169718

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2463.805 ; gain = 24.012 ; free physical = 3167 ; free virtual = 8699

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 245169718

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3166 ; free virtual = 8699

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 245169718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3166 ; free virtual = 8699

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3166 ; free virtual = 8699
Ending Netlist Obfuscation Task | Checksum: 245169718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3166 ; free virtual = 8699
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3165 ; free virtual = 8699
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16b5665db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3165 ; free virtual = 8699
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3165 ; free virtual = 8699

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16b5665db

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3164 ; free virtual = 8699

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 22be647a6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3163 ; free virtual = 8699

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22be647a6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3162 ; free virtual = 8699
Phase 1 Placer Initialization | Checksum: 22be647a6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3161 ; free virtual = 8699

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3161 ; free virtual = 8699

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3161 ; free virtual = 8699
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 16b5665db

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2463.805 ; gain = 0.000 ; free physical = 3161 ; free virtual = 8699
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Vivado 12-975] No timing paths matched 'get_timing_paths -max_paths 1 -nworst 1 -setup'.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 05:56:07 2023...
