Release 13.4 Map O.87xd (nt)
Xilinx Mapping Report File for Design 'top_tdc'

Design Information
------------------
Command Line   : map -detail -w -timing -ol high syn_tdc.ngd 
Target Device  : xc6slx45t
Target Package : fgg484
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Jun 12 18:58:02 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:    9
Slice Logic Utilization:
  Number of Slice Registers:                 5,497 out of  54,576   10%
    Number used as Flip Flops:               5,485
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               12
  Number of Slice LUTs:                      4,156 out of  27,288   15%
    Number used as logic:                    3,945 out of  27,288   14%
      Number using O6 output only:           2,583
      Number using O5 output only:             321
      Number using O5 and O6:                1,041
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   6,408    0%
    Number used exclusively as route-thrus:    211
      Number with same-slice register load:    198
      Number with same-slice carry load:        13
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,185 out of   6,822   32%
  Nummber of MUXCYs used:                    1,492 out of  13,644   10%
  Number of LUT Flip Flop pairs used:        6,836
    Number with an unused Flip Flop:         1,760 out of   6,836   25%
    Number with an unused LUT:               2,680 out of   6,836   39%
    Number of fully used LUT-FF pairs:       2,396 out of   6,836   35%
    Number of unique control sets:             213
    Number of slice register sites lost
      to control set restrictions:             563 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       129 out of     296   43%
    Number of LOCed IOBs:                      129 out of     129  100%
    IOB Flip Flops:                             42

Specific Feature Utilization:
  Number of RAMB16BWERs:                        11 out of     116    9%
  Number of RAMB8BWERs:                          1 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  34 out of     376    9%
    Number used as ILOGIC2s:                    14
    Number used as ISERDES2s:                   20
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         9 out of     376    2%
    Number used as IODELAY2s:                    9
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  48 out of     376   12%
    Number used as OLOGIC2s:                    28
    Number used as OSERDES2s:                   20
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            1 out of      58    1%
  Number of GTPA1_DUALs:                         0 out of       2    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.71

Peak Memory Usage:  378 MB
Total REAL time to MAP completion:  3 mins 19 secs 
Total CPU time to MAP completion:   3 mins 9 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:701 - Signal p_wr_req_i(0) connected to top level port
   p_wr_req_i(0) has been removed.
WARNING:MapLib:701 - Signal p_wr_req_i(1) connected to top level port
   p_wr_req_i(1) has been removed.
WARNING:MapLib:701 - Signal vc_rdy_i(0) connected to top level port vc_rdy_i(0)
   has been removed.
WARNING:MapLib:701 - Signal vc_rdy_i(1) connected to top level port vc_rdy_i(1)
   has been removed.
WARNING:MapLib:701 - Signal tx_error_i connected to top level port tx_error_i
   has been removed.
WARNING:MapLib:701 - Signal pll_sdo_i connected to top level port pll_sdo_i has
   been removed.
WARNING:MapLib:701 - Signal err_flag_i connected to top level port err_flag_i
   has been removed.
WARNING:Timing:3223 - Timing constraint TS_1047_1 = MAXDELAY FROM TIMEGRP "from_1047_1" TO TIMEGRP "to_1047_0" 20 ns ignored during timing
   analysis.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:LIT:243 - Logical network p_wr_req_i_c(0) has no load.
INFO:LIT:243 - Logical network p_wr_req_i_c(1) has no load.
INFO:LIT:243 - Logical network vc_rdy_i_c(0) has no load.
INFO:LIT:243 - Logical network vc_rdy_i_c(1) has no load.
INFO:LIT:243 - Logical network tx_error_i_c has no load.
INFO:LIT:243 - Logical network pll_sdo_i_c has no load.
INFO:LIT:243 - Logical network err_flag_i_c has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  14 block(s) removed
   2 block(s) optimized away
  14 signal(s) removed
2732 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "p_wr_req_i_c(0)" is loadless and has been removed.
 Loadless block "p_wr_req_i_ibuf[0]" (BUF) removed.
  The signal "p_wr_req_i(0)" is loadless and has been removed.
   Loadless block "p_wr_req_i(0)" (PAD) removed.
The signal "p_wr_req_i_c(1)" is loadless and has been removed.
 Loadless block "p_wr_req_i_ibuf[1]" (BUF) removed.
  The signal "p_wr_req_i(1)" is loadless and has been removed.
   Loadless block "p_wr_req_i(1)" (PAD) removed.
The signal "vc_rdy_i_c(0)" is loadless and has been removed.
 Loadless block "vc_rdy_i_ibuf[0]" (BUF) removed.
  The signal "vc_rdy_i(0)" is loadless and has been removed.
   Loadless block "vc_rdy_i(0)" (PAD) removed.
The signal "vc_rdy_i_c(1)" is loadless and has been removed.
 Loadless block "vc_rdy_i_ibuf[1]" (BUF) removed.
  The signal "vc_rdy_i(1)" is loadless and has been removed.
   Loadless block "vc_rdy_i(1)" (PAD) removed.
The signal "tx_error_i_c" is loadless and has been removed.
 Loadless block "tx_error_i_ibuf" (BUF) removed.
  The signal "tx_error_i" is loadless and has been removed.
   Loadless block "tx_error_i" (PAD) removed.
The signal "pll_sdo_i_c" is loadless and has been removed.
 Loadless block "pll_sdo_i_ibuf" (BUF) removed.
  The signal "pll_sdo_i" is loadless and has been removed.
   Loadless block "pll_sdo_i" (PAD) removed.
The signal "err_flag_i_c" is loadless and has been removed.
 Loadless block "err_flag_i_ibuf" (BUF) removed.
  The signal "err_flag_i" is loadless and has been removed.
   Loadless block "err_flag_i" (PAD) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		GND
VCC 		VCC

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF 		carrier_OneWire.Wrapped_1wire.un1_t_rstp_0_I_1/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.un1_t_rstp_0_I_11/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.pls_0_I_1/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.pls_0_I_11/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.pls_0_I_19/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.pls_0_I_27/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.pls_0_I_35/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.un1_t_rstp_0_I_1/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.un1_t_rstp_0_I_11/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.pls_0_I_1/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.pls_0_I_11/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.pls_0_I_19/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.pls_0_I_27/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.pls_0_I_35/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_1/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_11/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_19/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_27/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_35/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_43/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_51/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_59/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_67/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_75/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_1/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_11/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_19/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_27/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_35/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_43/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_51/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_59/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_67/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_0_I_75/MUXC
Y_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_tstamps_c_cry[0]/MUXCY_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_tstamps_c_cry[1]/MUXCY_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_tstamps_c_cry[3]/MUXCY_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_tstamps_c_cry[5]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[0]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[2]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[4]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[6]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[8]/MUXCY_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[10]/MUXCY_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[12]/MUXCY_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[14]/MUXCY_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[16]/MUXCY_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[18]/MUXCY_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[20]/MUXCY_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[22]/MUXCY_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[24]/MUXCY_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[26]/MUXCY_L_BUF
LOCALBUF
		interrupts_generator.IRQ_generator_comb.un1_time_c_cry[28]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_0/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_1/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_2/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_3/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_4/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_5/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_6/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_7/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_8/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_9/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_10/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_11/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_12/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_13/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_14/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_15/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_16/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_17/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_18/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_19/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_20/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_21/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_22/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_23/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_cry_24/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_0/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_1/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_2/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_3/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_4/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_5/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_6/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_7/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_8/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_9/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_10/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_11/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_12/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_13/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_14/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_15/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_16/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_17/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_18/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_19/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_20/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_21/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_22/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_23/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_6_cry_24/MUXCY_L_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_0/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_1/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_2/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_3/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_4/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_5/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_6/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_7/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_8/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_9/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_10/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_11/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_12/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_13/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_14/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_15/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_16/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_17/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_18/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_19/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_20/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_21/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_22/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_23/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_24/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_25/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_26/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_27/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_28/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_29/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.spec_led_blink_counter.decr_counting.counter_3_cry_30/MUXCY_L
_BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_0/MUXCY_L_B
UF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_1/MUXCY_L_B
UF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_2/MUXCY_L_B
UF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_3/MUXCY_L_B
UF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_4/MUXCY_L_B
UF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_5/MUXCY_L_B
UF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_6/MUXCY_L_B
UF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_7/MUXCY_L_B
UF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_8/MUXCY_L_B
UF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_9/MUXCY_L_B
UF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_10/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_11/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_12/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_13/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_14/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_15/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_16/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_17/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_18/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_19/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_20/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_21/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_22/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_23/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_24/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_25/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_26/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_27/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_28/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_29/MUXCY_L_
BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.decr_counting.counter_3_cry_30/MUXCY_L_
BUF
LOCALBUF 		clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_cry_0/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_cry_1/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_cry_2/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_cry_3/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_cry_4/MUXCY_L_BUF
LOCALBUF 		clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_cry_5/MUXCY_L_BUF
LOCALBUF 		data_engine_block.un1_config_adr_c_2_sqmuxa_cry_0/MUXCY_L_BUF
LOCALBUF 		data_engine_block.un1_config_adr_c_2_sqmuxa_cry_1/MUXCY_L_BUF
LOCALBUF 		data_engine_block.un1_config_adr_c_2_sqmuxa_cry_2/MUXCY_L_BUF
LOCALBUF 		data_engine_block.un1_config_adr_c_2_sqmuxa_cry_3/MUXCY_L_BUF
LOCALBUF 		data_engine_block.un1_config_adr_c_2_sqmuxa_cry_4/MUXCY_L_BUF
LOCALBUF 		data_engine_block.un1_config_adr_c_2_sqmuxa_cry_5/MUXCY_L_BUF
LOCALBUF 		data_engine_block.un1_config_adr_c_2_sqmuxa_cry_6/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_2/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_3/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_4/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_5/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_6/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_7/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_8/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_9/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_10/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_11/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_12/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_13/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_14/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_15/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_16/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_17/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_18/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_19/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_20/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_21/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_22/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_23/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_24/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_25/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_26/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_27/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_28/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_29/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.un1_total_delay_cry_30/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_2/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_3/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_4/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_5/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_6/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_7/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_8/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_9/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_10/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_11/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_12/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_13/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_14/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_15/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_16/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_17/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_18/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_19/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_20/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_21/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_22/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_23/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_24/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_25/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_26/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_27/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_28/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_29/MUXCY_L_BUF
LOCALBUF 		one_second_block.un1_total_delay_cry_30/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_0/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_1/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_2/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_3/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_4/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_5/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_6/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_7/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_8/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_9/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_10/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_11/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_12/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_13/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_14/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_15/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_16/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_17/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_18/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_19/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_20/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_21/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_22/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_23/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_24/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_25/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_26/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_27/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_28/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_29/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_30/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_0/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_1/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_2/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_3/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_4/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_5/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_6/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_7/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_8/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_9/M
UXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_10/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_11/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_12/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_13/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_14/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_15/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_16/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_17/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_18/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_19/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_20/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_21/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_22/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_23/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_24/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_25/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_26/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_27/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_28/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_29/
MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_30/
MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_cry_1/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_cry_2/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_cry_3/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_cry_4/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_cry_5/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_cry_6/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_cry_7/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_cry_8/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_cry_9/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_cry_10/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[0]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[0]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[0]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[0]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[1]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[2]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[3]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[4]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[5]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[6]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[7]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[8]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[9]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[10]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[11]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[12]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[13]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[14]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[15]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[16]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[17]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[18]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[19]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[20]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[21]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[22]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[23]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[24]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[25]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[26]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[27]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[28]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[29]/MUXCY_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_cry[30]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[0]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[1]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[2]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[3]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[4]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[5]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[6]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[7]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[8]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[9]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[10]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[11]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[12]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[13]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[14]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[15]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[16]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[17]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[18]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[19]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[20]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[21]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[22]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[23]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[24]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[25]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[26]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[27]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[28]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[29]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_cry[30]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_cry[0]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_cry[1]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_cry[2]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_cry[3]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_cry[4]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_cry[5]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_cry[6]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[0]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[1]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[2]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[3]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[4]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[5]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[6]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[7]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[8]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[9]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[10]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[11]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[12]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[13]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry[14]/MUXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry[0]/M
UXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry[1]/M
UXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry[2]/M
UXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry[3]/M
UXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry[4]/M
UXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry[5]/M
UXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry[6]/M
UXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry[7]/M
UXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry[8]/M
UXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry[9]/M
UXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry[10]/
MUXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry[11]/
MUXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry[12]/
MUXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[0]/MUXCY_L_
BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[1]/MUXCY_L_
BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[2]/MUXCY_L_
BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[3]/MUXCY_L_
BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[4]/MUXCY_L_
BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[5]/MUXCY_L_
BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[6]/MUXCY_L_
BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[7]/MUXCY_L_
BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[8]/MUXCY_L_
BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[9]/MUXCY_L_
BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[10]/MUXCY_L
_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[11]/MUXCY_L
_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[12]/MUXCY_L
_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[13]/MUXCY_L
_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry[14]/MUXCY_L
_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_cry[0]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_cry[1]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_cry[2]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_cry[3]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_cry[4]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_cry[5]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_cry[6]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[0]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[1]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[2]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[3]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[4]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[5]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[6]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[7]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[8]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[9]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[10]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[11]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[12]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[13]/MUXCY_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_cry[14]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[29]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_cry[30]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[29]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_cry[30]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[29]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_cry[30]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[29]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_cry[30]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[0]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[2]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[3]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[4]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[5]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[6]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[7]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[8]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[9]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[10]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[11]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[12]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[13]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[14]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[15]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[16]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[17]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[18]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[19]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[20]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[21]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[22]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[23]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[24]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[25]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[26]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[27]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_cry[28]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[0]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[1]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[2]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[3]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[4]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[5]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[6]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[7]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[8]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[9]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[10]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[11]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[12]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[13]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[14]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[15]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[16]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[17]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[18]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[19]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[20]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[21]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[22]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[23]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[24]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[25]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[26]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[27]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[28]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[29]/MUXCY_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_cry[30]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[0]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[1]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[2]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[3]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[4]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[5]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[6]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[7]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[8]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[9]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[10]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[11]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[12]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[13]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[14]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[15]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[16]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[17]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[18]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[19]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[20]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[21]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[22]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[23]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[24]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[25]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[26]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[27]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[28]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[29]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry[30]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[0]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[1]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[2]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[3]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[4]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[5]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[6]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[7]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[8]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[9]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[10]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[11]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[12]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[13]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[14]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[15]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[16]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[17]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[18]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[19]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[20]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[21]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[22]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[23]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[24]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[25]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[26]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[27]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[28]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[29]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry[30]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.tstamps_counter.counter_cry[0]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.tstamps_counter.counter_cry[1]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.tstamps_counter.counter_cry[2]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.tstamps_counter.counter_cry[3]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.tstamps_counter.counter_cry[4]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.tstamps_counter.counter_cry[5]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.tstamps_counter.counter_cry[6]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.tstamps_counter.counter_cry[7]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[0]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[1]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[2]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[3]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[4]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[5]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[6]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[7]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[8]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[9]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[10]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[11]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[12]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[13]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[14]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[15]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[16]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[17]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[18]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[19]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[20]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[21]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[22]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[23]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[24]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[25]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[26]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[27]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[28]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[29]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry[30]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.wr_index_cry[0]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.wr_index_cry[1]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.wr_index_cry[2]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.wr_index_cry[3]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.wr_index_cry[4]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.wr_index_cry[5]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.wr_index_cry[6]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[1]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[2]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[3]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[4]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[5]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[6]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[7]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[8]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[9]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[10]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[11]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[12]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[13]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[14]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[15]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[16]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[17]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.dacapo_counter_cry[18]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[0]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[1]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[2]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[3]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[4]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[5]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[6]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[7]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[8]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[9]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[10]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[11]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[12]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[13]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[14]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[15]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[16]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[17]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[18]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[19]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[20]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[21]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[22]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[23]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[24]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[25]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[26]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[27]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[28]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[29]/MUXCY_L_BUF
LOCALBUF 		one_second_block.local_utc_cry[30]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[0]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[1]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[2]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[3]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[4]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[5]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[6]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[7]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[8]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[9]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[10]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[11]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[12]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[13]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[14]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[15]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[16]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[17]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[18]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[19]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[20]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[21]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[22]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[23]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[24]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[25]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[26]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[27]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[28]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[29]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry[30]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[0]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[1]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[2]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[3]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[4]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[5]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[6]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[7]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[8]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[9]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[10]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[11]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[12]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[13]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[14]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[15]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[16]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[17]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[18]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[19]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[20]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[21]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[22]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[23]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[24]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[25]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[26]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[27]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[28]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[29]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry[30]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_0/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_1/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_2/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_3/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_4/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_5/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_6/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_7/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_8/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_9/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_10/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_11/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_12/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_13/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_14/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_15/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_16/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_17/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_18/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_19/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_20/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_21/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_22/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_23/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_24/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_25/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_26/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_27/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_28/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_29/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_cry_30/MUXCY
_L_BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_0/MUXCY_L_B
UF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_1/MUXCY_L_B
UF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_2/MUXCY_L_B
UF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_3/MUXCY_L_B
UF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_4/MUXCY_L_B
UF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_5/MUXCY_L_B
UF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_6/MUXCY_L_B
UF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_7/MUXCY_L_B
UF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_8/MUXCY_L_B
UF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_9/MUXCY_L_B
UF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_10/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_11/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_12/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_13/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_14/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_15/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_16/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_17/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_18/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_19/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_20/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_21/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_22/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_23/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_24/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_25/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_26/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_27/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_28/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_29/MUXCY_L_
BUF
LOCALBUF
		one_second_block.pulse_delayer_counter.decr_counting.counter_4_cry_30/MUXCY_L_
BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_0/MUXCY_L
_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_1/MUXCY_L
_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_2/MUXCY_L
_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_3/MUXCY_L
_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_4/MUXCY_L
_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_5/MUXCY_L
_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_6/MUXCY_L
_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_7/MUXCY_L
_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_8/MUXCY_L
_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_9/MUXCY_L
_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_10/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_11/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_12/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_13/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_14/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_15/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_16/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_17/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_18/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_19/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_20/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_21/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_22/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_23/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_24/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_25/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_26/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_27/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_28/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_29/MUXCY_
L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.decr_counting.counter_4_cry_30/MUXCY_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_2/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_3/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_4/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_5/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_6/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_7/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_8/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_9/MUXCY_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_10/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_11/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_12/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_13/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_14/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_15/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_16/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_17/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_18/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_19/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_20/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_21/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_22/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_23/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_24/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_25/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_26/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_27/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_28/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_29/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_cry_30/MUXCY_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_0/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_1/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_2/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_3/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_4/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_5/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_6/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_7/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_8/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_9/MUXCY
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_10/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_11/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_12/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_13/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_14/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_15/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_16/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_17/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6_0_cry_18/MUXC
Y_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_0/MUX
CY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_1/MUX
CY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_2/MUX
CY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_3/MUX
CY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_4/MUX
CY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_5/MUX
CY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_6/MUX
CY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_7/MUX
CY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_8/MUX
CY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_9/MUX
CY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_10/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_11/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_12/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_13/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_14/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_15/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_16/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_17/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_18/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_19/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_20/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_21/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_22/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_len_cnt_4_i_m3_cry_23/MU
XCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIK6QA1[30]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNI27RA1[29]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNI03RA1[28]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIUUQA1[27]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNISQQA1[26]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIQMQA1[25]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIOIQA1[24]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIMEQA1[23]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIKAQA1[22]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNII6QA1[21]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIG2QA1[20]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIU2RA1[19]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNISUQA1[18]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIQQQA1[17]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIOMQA1[16]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIMIQA1[15]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIKEQA1[14]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIIAQA1[13]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIG6QA1[12]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIE2QA1[11]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNICUPA1[10]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIUJHQ[9]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNISFHQ[8]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIUJ6R[7]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIO7HQ[6]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIM3HQ[5]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIKVGQ[4]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIIRGQ[3]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIGNGQ[2]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_address_l_RNIEJGQ[1]/LUT4_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[28]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[29]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[18]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[16]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[31]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[17]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[15]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[21]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[23]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[30]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[10]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[17]/LUT
6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[19]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[20]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[22]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[26]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[27]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[2]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[3]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[4]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[9]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[11]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[13]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[14]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[25]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[8]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO[12]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_0[18]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_0[16]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_0[31]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_0[17]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_0[15]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_0[21]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_0[23]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_0[30]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_0[10]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_R
NIMAI151[5]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_R
NIEV1TV[6]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_R
NIDAUD21[7]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_req_o_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_RNO[2]/LUT6_L_BU
F
LOCALBUF 		carrier_OneWire.Wrapped_1wire.irq_sts_e/LUT6_L_BUF
LOCALBUF 		address_decoder.p_din_mux.un28_s_wb_dat_i_muxed.m1529_d/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.dma_ctrl_done_o_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_
lw_read_in_progress_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_r
ead_in_progress_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw
_read_in_progress_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_
read_in_progress_e/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_dma_controller.dma_error_irq_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_start_l2p_o_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_start_p2l_o_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_RNO[5]/LUT6_L_BU
F
LOCALBUF 		acam_timing_block.start_trig_received_RNO/LUT6_L_BUF
LOCALBUF 		clks_rsts_mgment.config_st_srsts[3]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[1]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[2]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[3]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[4]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[5]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[6]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[7]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[8]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[9]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[10]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[11]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[12]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[13]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[14]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[15]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[16]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[17]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[18]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[19]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[20]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[21]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[22]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[23]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[24]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[25]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[26]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[27]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[28]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[29]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[30]/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[31]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[1]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[2]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[3]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[4]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[5]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[6]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[7]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[8]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[9]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[10]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[11]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[12]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[13]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[14]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[15]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[16]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[17]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[18]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[19]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[20]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[21]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[22]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[23]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[24]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[25]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[26]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[27]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[28]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[29]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[30]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[31]/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1225_N_6_i/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1226_N_6_i/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1228_N_6_i/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1229_N_6_i/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1232_N_6_i/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1234_N_6_i/LUT2_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1237_N_6_i/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1238_N_6_i/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1242_N_6_i/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1246_N_6_i/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1247_N_6_i/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1248_N_6_i/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1249_N_6_i/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1250_N_6_i/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_is_zero_o_e/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.dma_ctrl_done_t_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o_e/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd_e/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.isda_oen_e/LUT6_L_B
UF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_RNIDJAQ3[6]/LUT5_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_RNICFAQ3[5]/LUT5_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_RNIBBAQ3[4]/LUT5_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_RNIA7AQ3[3]/LUT5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_s_RNO[15]/LUT5_
L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNI2PM32[14]/LU
T5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNI0HM32[13]/LU
T5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNIU8M32[12]/LU
T5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNIS0M32[11]/LU
T5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNIQOL32[10]/LU
T5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNIAID22[9]/LUT
5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNI8ID22[8]/LUT
5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNI6ID22[7]/LUT
5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNI4ID22[6]/LUT
5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNI2ID22[5]/LUT
5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNI0ID22[4]/LUT
5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNIUHD22[3]/LUT
5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNISHD22[2]/LUT
5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNIQHD22[1]/LUT
5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_RNIOHD22[0]/LUT
5_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_RNII8D81[6]/LUT5_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_RNIH4D81[5]/LUT5_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_RNIG0D81[4]/LUT5_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_RNIFSC81[3]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_RNO[4]/LUT5_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state_ns_0[0]/LUT6_L_B
UF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[27]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO_1[17]/L
UT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[0]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[1]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[2]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[3]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[4]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[5]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[6]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[7]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[8]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[9]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[10]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[11]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[12]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[13]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[14]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[15]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[16]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[17]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[18]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[19]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[20]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[21]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[22]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[23]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[24]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[25]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[26]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[27]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[28]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[29]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[30]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0[31]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_RNO[1]/LUT5_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[20]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[21]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[22]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[23]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[8]/LUT5_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1219_m2/LUT5_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1220_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1221_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1222_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1223_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1224_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1227_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1230_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1231_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1233_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1235_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1236_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1239_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1240_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1241_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1243_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1244_m2/LUT6_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_1245_m2/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.addr_fifo_wr_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_l
w_read_in_progress_e/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_s_RNO[13
]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_RNI3MAB3
[12]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_RNI1IAB3
[11]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_RNIVDAB3
[10]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_RNI804F3
[9]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_RNI6O3F3
[8]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_RNIT2T73
[7]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_RNIRUS73
[6]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_RNIPQS73
[5]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_RNINMS73
[4]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_RNILIS73
[3]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_RNIJES73
[2]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_RNIHAS73
[1]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_RNIF6S73
[0]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[0]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[1]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[2]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[3]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[5]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[6]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[7]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[8]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[9]/LUT5_L_
BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_header_3[4]/LUT5_L_
BUF
LOCALBUF 		clks_rsts_mgment.config_st_srsts[4]/LUT6_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_993_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_994_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_995_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_996_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_997_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_998_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_999_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1000_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1001_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1002_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1003_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1004_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1005_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1006_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1007_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1008_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1009_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1010_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1011_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1012_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1013_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1014_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1015_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1016_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1017_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1018_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1019_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1020_m1/LUT5_L_BUF
LOCALBUF 		acam_timing_block.window_active_counter.counter_1021_m1/LUT5_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1030_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1054_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1055_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1056_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1057_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1058_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1059_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1060_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1061_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1062_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1063_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1064_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1065_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1066_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1067_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1068_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1069_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1070_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1071_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1072_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1073_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1074_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1075_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1076_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1077_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1078_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1079_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1080_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1081_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1082_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1083_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1084_b0/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_1085_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1095_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1096_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1097_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1098_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1099_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1100_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1101_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1102_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1103_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1104_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1105_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1106_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1107_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1108_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1109_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1110_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1111_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1112_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1113_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1114_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1115_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1116_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1117_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1118_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1119_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1120_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1121_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1122_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1123_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1124_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1125_b0/LUT6_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_1126_b0/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_ns_0_0_0[6]/LUT6
_L_BUF
LOCALBUF
		cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_multi_irq_load_o_e/LUT6_L_
BUF
LOCALBUF
		cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_src_load_o_e/LUT6_L_BUF
LOCALBUF 		clks_rsts_mgment.pll_bit_index_RNO[3]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[13]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[12]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[14]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[26]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[22]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[20]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[9]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[3]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[11]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[2]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[4]/LUT5_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_1_sqmuxa/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_req_o_e/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.l2p_64b_address_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_r
wsel_e/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.l2p_last_packet_RNO/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.l2p_64b_address_RNO/LUT6_L_BUF
LOCALBUF 		clks_rsts_mgment.dac_bit_index_RNO[4]/LUT6_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.owr_cyc_RNO/LUT5_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.owr_cyc_RNO/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_6[10]/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIMJ5C7[2]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_3[18]/LUT5_L_BUF
LOCALBUF 		interrupts_generator.irq_st_RNO[1]/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1022_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1023_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1024_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1025_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1026_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1027_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1028_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1029_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1031_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1032_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1033_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1034_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1035_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1036_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1037_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1038_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1039_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1040_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1041_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1042_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1043_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1044_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1045_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1046_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1047_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1048_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1049_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1050_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1051_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1052_m1/LUT6_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_1053_m1/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.c_state_ns_0_0_0[3]/LUT6_L_B
UF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.c_state_ns_0_0_0[2]/LUT6_L_B
UF
LOCALBUF
		leds_and_buttons.spec_led_period_counter.counter_is_zero_o_RNO/LUT6_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.un1_cnt29_i_s_0/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.owr_oen_i_RNO_2/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt_lm_0[10]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_decode32.p2l_data_cycle_e/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_valid_o_e/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.data_cnt.dcnt_4_iv_i[2]/LUT6
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_RNO[5]/LUT5_L_B
UF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_6[15]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[27]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[21]/LUT5_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_24_RNIQSR35[6]/LUT5_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_25_RNIH2536[7]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_6[17]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_6[30]/LUT5_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_24_RNI7ES74[28]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[16]/LUT5_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_25_RNI1IKQ3[1]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_6[31]/LUT5_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_25_RNIQB055[29]/LUT5_L_BUF
LOCALBUF 		leds_and_buttons.tdc_led_blink_counter.counter_is_zero_oc/LUT5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.c_state_ns_0_0_0[5]/LUT6_L_B
UF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.iscl_oen_e/LUT6_L_B
UF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.ial_RNO/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.statemachine.nxt_state_decod
er.core_txd_7/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[3]/LUT6
_L_BUF
LOCALBUF 		clks_rsts_mgment.config_st_srsts[1]/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_decode32.p2l_addr_e[0]/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_decode32.p2l_addr_cycle_e/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.from_wb_fifo_rd_e/LUT6_L_BUF
LOCALBUF
		cmp_irq_controller.cmp_irq_controller_regs.rddata_reg_RNO[0]/LUT5_L_BUF
LOCALBUF
		cmp_irq_controller.cmp_irq_controller_regs.rddata_reg_RNO[1]/LUT5_L_BUF
LOCALBUF
		cmp_irq_controller.cmp_irq_controller_regs.rddata_reg_RNO[2]/LUT5_L_BUF
LOCALBUF
		cmp_irq_controller.cmp_irq_controller_regs.rddata_reg_RNO[3]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[16]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[17]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[18]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[19]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[25]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[0]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[1]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[2]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[3]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[4]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[5]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[6]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[7]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[8]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[9]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[10]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[11]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[12]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[13]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[14]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[15]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[16]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[17]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[18]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[19]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[20]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[21]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[22]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[23]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[24]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[25]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[26]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[27]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[28]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[29]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[30]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t_5[31]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.l2p_read_cpl_current_state_ns_0_0_0[0]/LUT
6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.c_state_ns_i_0_i[1]/LUT6_L_B
UF
LOCALBUF 		data_formatting_block.wr_index_1127_m1/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_index_1128_m1/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_index_1129_m1/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_index_1134_m1/LUT6_L_BUF
LOCALBUF 		cmp_irq_controller.multi_irq_RNO[0]/LUT6_L_BUF
LOCALBUF 		cmp_irq_controller.multi_irq_RNO[3]/LUT6_L_BUF
LOCALBUF 		cmp_irq_controller.multi_irq_RNO[2]/LUT6_L_BUF
LOCALBUF 		cmp_irq_controller.multi_irq_RNO[1]/LUT6_L_BUF
LOCALBUF 		reg_control_block.clear_ctrl_regc/LUT6_L_BUF
LOCALBUF 		clks_rsts_mgment.dac_bit_index_RNO[3]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_ns_0_0_0_a6_0_0[
6]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.from_wb_fifo_wr_e/LUT5_L_BUF
LOCALBUF 		mezzanine_I2C_master_EEPROM.Wrapped_I2C.irq_flag_RNO/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_reg_RNO[0]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_RNO[0]/LUT5_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[0]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[1]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[2]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[3]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[4]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[5]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[6]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[7]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[8]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[9]/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt_RNO/LUT6_L_BUF
LOCALBUF 		mezzanine_I2C_master_EEPROM.Wrapped_I2C.gen_cr.cr_7_0_0[5]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_10[15]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_8[18]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_11[10]/LUT5_L_BUF
LOCALBUF 		reg_control_block.starting_utc_RNIH9OM1[24]/LUT5_L_BUF
LOCALBUF 		mezzanine_I2C_master_EEPROM.Wrapped_I2C.gen_cr.cr_7_0_0[7]/LUT6_L_BUF
LOCALBUF 		mezzanine_I2C_master_EEPROM.Wrapped_I2C.gen_cr.cr_7_0_0[6]/LUT6_L_BUF
LOCALBUF 		mezzanine_I2C_master_EEPROM.Wrapped_I2C.gen_cr.cr_7_0_0[4]/LUT6_L_BUF
LOCALBUF 		cmp_irq_controller.irq_pending_RNO[3]/LUT5_L_BUF
LOCALBUF 		cmp_irq_controller.irq_pending_RNO[2]/LUT5_L_BUF
LOCALBUF 		cmp_irq_controller.irq_pending_RNO[1]/LUT5_L_BUF
LOCALBUF 		cmp_irq_controller.irq_pending_RNO[0]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.un17_p2l_dma_current_statel
to9_i_a2/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.op_eq.un18_l2p_dma_current_s
tate_2_4/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_
0_4/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.to_wb_fifo_rd_e/LUT4_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wb_cyc_t_e/LUT4_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[4]/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[0]/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[1]/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[2]/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[3]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[10]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[16]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[17]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[18]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[19]/LUT4_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_valid_t_4/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.slave_wait_RNO/LUT4
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[0]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[1]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[2]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[3]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[4]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[5]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[6]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[7]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[8]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[9]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[10]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[11]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[12]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[13]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[14]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[15]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[16]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[17]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[18]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[19]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[20]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[21]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[22]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[23]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[24]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[25]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[26]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[27]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[28]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt_lm_0[29]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[1]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[2]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[3]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[4]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[5]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[6]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[7]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[8]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[10]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[11]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[12]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[13]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[14]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[15]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[16]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[17]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[18]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[19]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[20]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[21]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[22]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[23]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[24]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[25]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[26]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[27]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[28]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_lm_0[29]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_960_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_961_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_962_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_963_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_964_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_965_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_966_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_967_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_968_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_969_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_970_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_971_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_972_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_973_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_974_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_975_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_976_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_977_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_978_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_979_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_980_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_981_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_982_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_983_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_984_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_985_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_986_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_987_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_988_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt_989_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1155_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1156_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1157_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1158_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1159_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1160_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1161_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1162_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1163_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1164_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1165_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1166_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1167_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1168_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1169_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1170_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1171_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1172_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1173_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1174_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1175_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1176_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1177_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1178_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1179_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1180_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1181_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1182_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1183_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1184_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1185_b0/LUT3_L_BUF
LOCALBUF 		one_second_block.local_utc_1186_b0/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_3/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_4/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_5/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_6/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_7/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_8/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_9/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_10/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_11/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_12/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_13/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_14/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_15/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_16/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_17/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_18/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_19/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_20/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_21/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_22/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_23/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_24/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_25/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_26/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_27/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_28/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_29/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_30/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_decode32.p_addr_decode.p2l_addr_4_axb_31/LUT4_L_B
UF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_wr_e/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_dframe_o_e/LUT4_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.p2l_dma_cyc_t_e/LUT4_L_BUF
LOCALBUF 		gnum_interface_block.cmp_clk_in.rst_clk_e/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state_ns_0[3]/LUT4_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[24]/LUT5_L_BUF
LOCALBUF 		acam_timing_block.waitingfor_refclk_i_RNO/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_arbiter.arb_ser_dframe_t_4/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_decode32.target_mrd_RNO/LUT6_L_BUF
LOCALBUF 		reg_control_block.irq_tstamp_threshold_RNIOOQR1[13]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_14[27]/LUT5_L_BUF
LOCALBUF 		reg_control_block.irq_tstamp_threshold_RNIC1SR1[18]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_11[27]/LUT6_L_BUF
LOCALBUF 		reg_control_block.start_phase_RNITBQK2[7]/LUT5_L_BUF
LOCALBUF 		reg_control_block.irq_tstamp_threshold_RNIC0QR1[10]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_14[21]/LUT5_L_BUF
LOCALBUF 		reg_control_block.dac_word_RNIG2JV2[6]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_12[17]/LUT5_L_BUF
LOCALBUF 		reg_control_block.irq_tstamp_threshold_RNI8PRR1[17]/LUT6_L_BUF
LOCALBUF 		reg_control_block.irq_tstamp_threshold_RNIOGQR1[21]/LUT6_L_BUF
LOCALBUF 		reg_control_block.irq_tstamp_threshold_RNIKGQR1[12]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_14[16]/LUT5_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_26[23]/LUT5_L_BUF
LOCALBUF 		reg_control_block.acam_config_1_RNIQ0VK1[2]/LUT6_L_BUF
LOCALBUF 		reg_control_block.acam_config_1_RNIU8VK1[3]/LUT6_L_BUF
LOCALBUF 		reg_control_block.dac_word_RNIG3H23[5]/LUT5_L_BUF
LOCALBUF 		reg_control_block.acam_inputs_en_RNI6PVK1[5]/LUT6_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_12_lut6_2_RNIRVBM1[19]/LUT5_L_BUF
LOCALBUF 		reg_control_block.acam_inputs_en_RNIIH0L1[8]/LUT6_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_12_lut6_2_RNISI901[25]/LUT5_L_BUF
LOCALBUF 		data_formatting_block.un4_un_nb_of_cycles_2/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_pkt_gen.l2p_address_l_4_axb_31/LUT4_
L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[12]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[11]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[8]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[7]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[6]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[10]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[13]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[14]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[9]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[29]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[30]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[31]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[26]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[27]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[28]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[15]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_decode32.target_mwr_RNO/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_decode32.master_cpln_RNO/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_decode32.master_cpld_RNO/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.ibusy_RNO/LUT4_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNI9UCR[11]/LUT6_L_BUF
LOCALBUF 		data_engine_block.engine_st_ns_0_i_a2_0_0[2]/LUT5_L_BUF
LOCALBUF 		reg_control_block.clear_ctrl_regc_0/LUT6_L_BUF
LOCALBUF 		data_engine_block.engine_st_ns_0_0_0[3]/LUT6_L_BUF
LOCALBUF 		data_engine_block.engine_st_ns_0_0_0[0]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.l2p_edb_o_e/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[11]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[12]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[13]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[14]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[15]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[25]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[26]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[27]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[28]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[29]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[30]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o_RNO[31]/LUT4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[0]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[1]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[2]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[5]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[6]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[7]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[8]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[9]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[4]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[3]/LUT5_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_9[18]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_3[27]/LUT5_L_BUF
LOCALBUF 		one_second_block.onesec_counter_en_e/LUT3_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.dout_e/LUT4_L_BUF
LOCALBUF
		cmp_fmc_onewire.Wrapped_1wire.genblk7.genblk1.cdr_n_RNIEKQL[10]/LUT2_L_BUF
LOCALBUF
		cmp_fmc_onewire.Wrapped_1wire.genblk7.genblk1.cdr_n_RNIGKQL[12]/LUT2_L_BUF
LOCALBUF
		cmp_fmc_onewire.Wrapped_1wire.genblk7.genblk1.cdr_o_RNIN4RL[10]/LUT2_L_BUF
LOCALBUF
		cmp_fmc_onewire.Wrapped_1wire.genblk7.genblk1.cdr_o_RNIQ4RL[13]/LUT2_L_BUF
LOCALBUF
		cmp_fmc_onewire.Wrapped_1wire.genblk7.genblk1.cdr_o_RNIR4RL[14]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state_ns_a3_0_a2[2]/LU
T3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_target_cnt.un1_dma_length_cnt_3_3/LU
T4_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.un1_ack_in_p
rogress57_0_a2_0/LUT4_L_BUF
LOCALBUF
		start_retrigger_block.retrig_nb_counter.counter_RNI4O8A1[2]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[0]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_8[13]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_8[27]/LUT3_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_12[6]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_11[15]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_13[17]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[30]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[26]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_16[16]/LUT3_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_8_i_m2[29]/LUT3_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_8_i_m2[28]/LUT3_L_BUF
LOCALBUF 		acam_ififo1_o_RNIMIEI[19]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[17]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_8[3]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[8]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_8[20]/LUT3_L_BUF
LOCALBUF 		reg_control_block.start_phase_RNIPQ2E[24]/LUT3_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_16[11]/LUT3_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_16[19]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_15[16]/LUT3_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_9[27]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m0[0]/LUT3_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo
_64x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg_RNO/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_
32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg_RNO/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_
32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg_RNO/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.l_dma_irq_sync.1.cmp_dma_irq_sync.s_input_toggle_e/LUT2_L
_BUF
LOCALBUF
		gnum_interface_block.l_dma_irq_sync.0.cmp_dma_irq_sync.s_input_toggle_e/LUT2_L
_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_3
2x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg_RNO/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x
512.BU2.U0.grf.rf.rstblk.rd_rst_asreg_RNO/LUT2_L_BUF
LOCALBUF 		clks_rsts_mgment.rst_RNO/LUT1_L_BUF
LOCALBUF 		clks_rsts_mgment.pll_sdi_o_ret_2_RNO/LUT1_L_BUF
LOCALBUF 		clks_rsts_mgment.pll_sdi_o_ret_3_RNO/LUT1_L_BUF
LOCALBUF 		clks_rsts_mgment.pll_sdi_o_ret_RNO/LUT1_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.p_target_cnt.un1_dma_length_cnt_0_2/LU
T2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.un17_p2l_dma_current_statel
to29_0_2/LUT2_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_RNIJC9L[13]/LUT2_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.decr_counting.un6_counter_5/LUT2_L
_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_RNIBVLI[0]/LUT2_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_RNIL1I3[31]/LUT2_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.counter_RNIFG63[31]/LUT2_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.owr_rst_RNIA9LQ/LUT2_L_BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.counter_0_i_a2_1_2_0[2]/LUT2_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o_1_sqmuxa_i_a2_
4/LUT5_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.decr_counting.un6_counter_0_4/LUT6
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state_RNO[0]/LUT5_L_BU
F
LOCALBUF 		acam_timing_block.window_delayer_counter.counter_lm_0[0]/LUT5_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_iv_1_1[22]/LUT6_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_0_iv_1_1[23]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_
rwsel_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rw
sel_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_rws
el_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_rws
el_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_r
wsel_e/LUT6_L_BUF
LOCALBUF 		data_bus_io_iobuf_RNO_4[8]/LUT6_L_BUF
LOCALBUF 		data_bus_io_iobuf_RNO_5[12]/LUT6_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_0_iv_1_1[25]/LUT6_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_0_iv_1_1[19]/LUT6_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_0_iv_1_1[6]/LUT6_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_0_iv_1_1[9]/LUT6_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_0_iv_1_1[14]/LUT6_L_BUF
LOCALBUF 		data_bus_io_iobuf_RNO_5[21]/LUT6_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_0_iv_1_1[26]/LUT6_L_BUF
LOCALBUF 		data_bus_io_iobuf_RNO_5[17]/LUT6_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_0_iv_1_1[11]/LUT6_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_0_iv_1_1[4]/LUT6_L_BUF
LOCALBUF 		data_bus_io_iobuf_RNO_5[27]/LUT6_L_BUF
LOCALBUF 		data_bus_io_iobuf_RNO_5[5]/LUT6_L_BUF
LOCALBUF 		data_bus_io_iobuf_RNO_4[2]/LUT6_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_0_iv_1_1[15]/LUT6_L_BUF
LOCALBUF 		data_bus_io_iobuf_RNO_5[10]/LUT6_L_BUF
LOCALBUF 		data_bus_io_iobuf_RNO_4[24]/LUT6_L_BUF
LOCALBUF 		data_bus_io_iobuf_RNO_5[13]/LUT6_L_BUF
LOCALBUF 		data_bus_io_iobuf_RNO_5[18]/LUT6_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_0_iv_1_1[0]/LUT6_L_BUF
LOCALBUF 		data_bus_io_iobuf_RNO_5[3]/LUT6_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_0_iv_1_1[16]/LUT6_L_BUF
LOCALBUF 		data_engine_block.acam_dat_o_0_iv_1_1[1]/LUT6_L_BUF
LOCALBUF 		data_bus_io_iobuf_RNO_5[7]/LUT6_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_826_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_817_m1/LUT4_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.owr_dat_4_i_m3/LUT5_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_810_m2/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_816_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_827_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_830_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.owr_dat_RNO/LUT5_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_825_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_RNIDP1U3[0]/LUT6_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_822_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_s_RNO[7]/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_756_m2/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_818_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_829_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_828_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_824_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_823_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_821_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_819_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_831_m1/LUT4_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_RNIET1U3[1]/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_RNINUMP4[1]/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_s_RNO[7]/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_RNIMQMP4[0]/LUT6_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.div_820_m1/LUT4_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_762_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_764_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_774_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_777_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_775_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_776_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_771_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_770_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_768_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_763_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_769_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_765_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_772_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_766_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_773_m1/LUT6_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_767_m1/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.un2_wb_cyc_i
_0[0]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_RNO[6]/LUT6_L_B
UF
LOCALBUF 		mezzanine_I2C_master_EEPROM.Wrapped_I2C.iack_o_RNO/LUT5_L_BUF
LOCALBUF 		gnum_interface_block.cmp_dma_controller.dma_done_irq_e/LUT6_L_BUF
LOCALBUF 		cmp_irq_controller.cmp_irq_controller_regs.ack_sreg_RNO[0]/LUT5_L_BUF
LOCALBUF
		cmp_irq_controller.cmp_irq_controller_regs.ack_in_progress_RNO/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_RNO[2]/LUT5_L_B
UF
LOCALBUF
		one_second_block.pulse_delayer_counter.counter_is_zero_o_RNO/LUT6_L_BUF
LOCALBUF
		acam_timing_block.window_delayer_counter.counter_is_zero_o_RNO/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[6]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[10]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[9]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt_RNO[5]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[8]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[7]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p_read_req.l2p_len_cnt_6[10]/LUT6_L_BU
F
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state_RNO[3]/LUT6_L_B
UF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.host_ack_RNO/LUT6_L_BUF
LOCALBUF 		clks_rsts_mgment.pll_bit_index_RNO[2]/LUT6_L_BUF
LOCALBUF
		leds_and_buttons.tdc_led_blink_counter.counter_is_zero_oc_25_3/LUT5_L_BUF
LOCALBUF
		acam_timing_block.window_active_counter.counter_RNIE6312[7]/LUT6_L_BUF
LOCALBUF
		acam_timing_block.window_active_counter.counter_RNIOADD2[25]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.sda_chk_e/LUT5_L_BU
F
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.ack_out_e/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[15]/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[29]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[31]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[30]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[14]/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[20]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[17]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[16]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[14]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[13]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[12]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[11]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[10]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[9]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[8]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[7]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[6]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[5]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[4]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[3]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[13]/LUT
5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[12]/LUT
5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[10]/LUT
5_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[9]/LUT5
_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[8]/LUT5
_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[6]/LUT5
_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[5]/LUT5
_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[4]/LUT5
_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[2]/LUT5
_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[1]/LUT5
_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[0]/LUT5
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[15]/LUT6_L_BUF
LOCALBUF 		data_engine_block.engine_st_ns_0_0_a2_1[1]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[27]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.c_state_ns_0_0_0_a2_0[5]/LUT
5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[28]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[24]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[23]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[21]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[19]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[18]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.c_state_ns_0_i_i_a2_1[0]/LUT
6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[26]/LUT6_L_BUF
LOCALBUF 		circular_buffer_block.tstamp_rd_wb_st_ns_i_x2[0]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[22]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[25]/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_index_1132_m1/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_index_1130_m1/LUT6_L_BUF
LOCALBUF 		data_formatting_block.tstamp_wr_we_RNO/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.core_cmd_RNO[1]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.c_state_ns_i_0_i[4]/LUT6_L_B
UF
LOCALBUF 		data_formatting_block.wr_index_1133_m1/LUT6_L_BUF
LOCALBUF 		data_formatting_block.wr_index_1131_m1/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state_ns_0[1]/LUT5_L_B
UF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[0]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[1]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[2]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[3]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[4]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt_lm_0[5]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[12]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[2]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[1]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[4]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[5]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[14]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[9]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[3]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[13]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[11]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[16]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[15]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[10]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[7]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[6]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[20]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[8]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[0]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[21]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[18]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[19]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[17]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[31]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[30]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[28]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[22]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[24]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[27]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[23]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[25]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[29]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m5[26]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[1]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[2]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_2
0_m2[0]/LUT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_
lw_read_in_progress_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw
_read_in_progress_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_
read_in_progress_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_l
w_read_in_progress_e/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1205_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1206_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1187_m2/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1191_m2/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1189_m2/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1207_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1192_m2/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1190_m2/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1198_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1194_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1188_m2/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1200_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1197_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1204_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1196_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1199_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1209_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1208_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1195_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1203_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1210_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1193_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1201_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1212_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1202_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1211_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1213_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1215_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1216_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1217_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1218_N_6_i/LUT6_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_1214_N_6_i/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_6[12]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_6[26]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[22]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[14]/LUT6_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_32[0]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[13]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_5[11]/LUT6_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_32[19]/LUT6_L_BUF
LOCALBUF 		reg_control_block.gnum_csr_dat_o_32[25]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[20]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[2]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[3]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_7[9]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_6[8]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_5[4]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNISL33G[4]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[10]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNIF6OMI[4]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_1[18]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_wbmaster32.wb_adr_t_RNI2J7ID[4]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[31]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[23]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[17]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[15]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[30]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[21]/LUT6_L_BUF
LOCALBUF 		address_decoder.wbm_dat_o_RNO_2[16]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cmd_ack_RNO/LUT6_L_
BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state_RNO[11]/LUT
6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.core_cmd_RNO[3]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.core_cmd_RNO[2]/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.c_state_ns_0_i_i[0]/LUT6_L_B
UF
LOCALBUF 		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.ld_RNO/LUT6_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.shift_RNO/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.completion_error_e/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_ns_0_0_0[0]/LUT6
_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_ns_i_0_0_a2[5]/L
UT5_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_22_0_0_1/LUT
6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[24]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[3]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[4]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[0]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[1]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[5]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[2]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[23]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[22]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[21]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o_RNO[20]/LUT6_L_BUF
LOCALBUF 		gnum_interface_block.cmp_p2l_dma_master.dma_busy_error_e/LUT6_L_BUF
LOCALBUF 		one_second_block.pulse_delayer_counter.counter_lm_0[0]/LUT5_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.irq_sts_RNO/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg_RNO
[0]/LUT6_L_BUF
LOCALBUF
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x
512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.Madd_n0025_cy_cy[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_
32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.Madd_n0025_cy_cy[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_
32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.Madd_n0025_cy_cy[1]/MUXCY_L_BUF
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo
_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.Madd_n0025_cy_cy[1]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.cnt_cry_cy[0]/MUXCY_L_BUF
LOCALBUF 		carrier_OneWire.Wrapped_1wire.div_cry_cy[0]/MUXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt_cry_cy[0
]/MUXCY_L_BUF
LOCALBUF
		mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt_cry_cy[0]/MUXCY
_L_BUF
LOCALBUF 		cmp_fmc_onewire.Wrapped_1wire.cnt_cry_cy[0]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.retrig_nb_counter.counter_cry_cy[0]/MUXCY_L_BUF
LOCALBUF 		start_retrigger_block.roll_over_counter.counter_cry_cy[0]/MUXCY_L_BUF
LOCALBUF 		interrupts_generator.time_counter.counter_cry_cy[0]/MUXCY_L_BUF
LOCALBUF 		data_formatting_block.wr_index_cry_cy[0]/MUXCY_L_BUF
LOCALBUF
		start_retrigger_block.retrig_period_counter.counter_cry_cy[0]/MUXCY_L_BUF
LOCALBUF 		one_second_block.clk_periods_counter.counter_cry_cy[0]/MUXCY_L_BUF
LUT1 		acam_timing_block.un1_total_delay_axb_31
LUT1 		one_second_block.un1_total_delay_axb_31
LUT1 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_11
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_s_RNO[29]
LUT1
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_s_31_RN
O
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_s_RNO[31]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_s_RNO[31]/LUT1_L_BUF
LUT1
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_s_31_RN
O
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_s_RNO[31]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_s_RNO[31]/LUT1_L_BUF
INV 		rst_n_a_i_ibuf_RNIVM1A
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIB471[28]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIA471[27]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI9471[26]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI8471[25]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI7471[24]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI6471[23]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI5471[22]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI4471[21]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI3471[20]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI9071[19]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI8071[18]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI7071[17]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI6071[16]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI5071[15]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI4071[14]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI3071[13]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI2071[12]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI1071[11]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNI0071[10]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIU2RB[9]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNITUQB[8]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNISQQB[7]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIRMQB[6]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIQIQB[5]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIPEQB[4]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIOAQB[3]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIN6QB[2]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_RNIM2QB[1]
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQS26_0[30]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQS26[30]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQS26[30]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI2146_0[29]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI2146[29]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI2146[29]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI1T36_0[28]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI1T36[28]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI1T36[28]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI0P36_0[27]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI0P36[27]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI0P36[27]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIVK36_0[26]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIVK36[26]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIVK36[26]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIUG36_0[25]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIUG36[25]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIUG36[25]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNITC36_0[24]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNITC36[24]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNITC36[24]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIS836_0[23]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIS836[23]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIS836[23]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIR436_0[22]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIR436[22]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIR436[22]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQ036_0[21]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQ036[21]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQ036[21]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIPS26_0[20]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIPS26[20]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIPS26[20]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI1146_0[19]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI1146[19]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI1146[19]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI0T36_0[18]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI0T36[18]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI0T36[18]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIVO36_0[17]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIVO36[17]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIVO36[17]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIUK36_0[16]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIUK36[16]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIUK36[16]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNITG36_0[15]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNITG36[15]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNITG36[15]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNISC36_0[14]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNISC36[14]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNISC36[14]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIR836_0[13]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIR836[13]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIR836[13]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQ436_0[12]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQ436[12]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIQ436[12]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIP036_0[11]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIP036[11]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIP036[11]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIOS26_0[10]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIOS26[10]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIOS26[10]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIGJKD_0[9]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIGJKD[9]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIGJKD[9]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIFJKD_0[8]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIFJKD[8]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIFJKD[8]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIEJKD_0[7]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIEJKD[7]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIEJKD[7]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIDJKD_0[6]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIDJKD[6]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIDJKD[6]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNICJKD_0[5]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNICJKD[5]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNICJKD[5]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIBJKD_0[4]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIBJKD[4]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIBJKD[4]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIAJKD_0[3]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIAJKD[3]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNIAJKD[3]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI9JKD_0[2]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI9JKD[2]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI9JKD[2]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI8JKD_0[1]
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI8JKD[1]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt_RNI8JKD[1]/LUT1_L_BUF
LUT1
		gnum_interface_block.cmp_l2p_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_0_R
NO
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQS26_0[30]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQS26[30]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQS26[30]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI2146_0[29]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI2146[29]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI2146[29]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI1T36_0[28]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI1T36[28]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI1T36[28]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI0P36_0[27]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI0P36[27]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI0P36[27]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIVK36_0[26]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIVK36[26]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIVK36[26]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIUG36_0[25]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIUG36[25]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIUG36[25]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNITC36_0[24]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNITC36[24]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNITC36[24]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIS836_0[23]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIS836[23]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIS836[23]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIR436_0[22]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIR436[22]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIR436[22]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQ036_0[21]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQ036[21]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQ036[21]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIPS26_0[20]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIPS26[20]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIPS26[20]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI1146_0[19]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI1146[19]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI1146[19]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI0T36_0[18]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI0T36[18]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI0T36[18]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIVO36_0[17]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIVO36[17]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIVO36[17]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIUK36_0[16]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIUK36[16]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIUK36[16]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNITG36_0[15]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNITG36[15]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNITG36[15]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNISC36_0[14]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNISC36[14]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNISC36[14]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIR836_0[13]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIR836[13]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIR836[13]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQ436_0[12]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQ436[12]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIQ436[12]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIP036_0[11]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIP036[11]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIP036[11]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIOS26_0[10]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIOS26[10]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIOS26[10]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIGJKD_0[9]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIGJKD[9]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIGJKD[9]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIFJKD_0[8]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIFJKD[8]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIFJKD[8]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIEJKD_0[7]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIEJKD[7]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIEJKD[7]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIDJKD_0[6]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIDJKD[6]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIDJKD[6]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNICJKD_0[5]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNICJKD[5]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNICJKD[5]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIBJKD_0[4]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIBJKD[4]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIBJKD[4]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIAJKD_0[3]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIAJKD[3]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNIAJKD[3]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI9JKD_0[2]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI9JKD[2]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI9JKD[2]/LUT1_L_BUF
LUT1 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI8JKD_0[1]
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI8JKD[1]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt_RNI8JKD[1]/LUT1_L_BUF
LUT1
		gnum_interface_block.cmp_p2l_dma_master.p_wb_master.un2_wb_ack_cnt_a_4_cry_0_R
NO
LUT1 		one_second_block.un1_total_delay_axb_30
LUT1 		one_second_block.un1_total_delay_axb_29
LUT1 		one_second_block.un1_total_delay_axb_28
LUT1 		one_second_block.un1_total_delay_axb_27
LUT1 		one_second_block.un1_total_delay_axb_26
LUT1 		one_second_block.un1_total_delay_axb_25
LUT1 		one_second_block.un1_total_delay_axb_24
LUT1 		one_second_block.un1_total_delay_axb_23
LUT1 		one_second_block.un1_total_delay_axb_22
LUT1 		one_second_block.un1_total_delay_axb_21
LUT1 		one_second_block.un1_total_delay_axb_20
LUT1 		one_second_block.un1_total_delay_axb_19
LUT1 		one_second_block.un1_total_delay_axb_18
LUT1 		one_second_block.un1_total_delay_axb_17
LUT1 		one_second_block.un1_total_delay_axb_16
LUT1 		one_second_block.un1_total_delay_axb_15
LUT1 		one_second_block.un1_total_delay_axb_14
LUT1 		one_second_block.un1_total_delay_axb_13
LUT1 		one_second_block.un1_total_delay_axb_12
LUT1 		one_second_block.un1_total_delay_axb_11
LUT1 		one_second_block.un1_total_delay_axb_10
LUT1 		one_second_block.un1_total_delay_axb_9
LUT1 		one_second_block.un1_total_delay_axb_8
LUT1 		one_second_block.un1_total_delay_axb_7
LUT1 		one_second_block.un1_total_delay_axb_6
LUT1 		one_second_block.un1_total_delay_axb_5
LUT1 		one_second_block.un1_total_delay_axb_4
LUT1 		one_second_block.un1_total_delay_axb_3
LUT1 		acam_timing_block.un1_total_delay_axb_30
LUT1 		acam_timing_block.un1_total_delay_axb_29
LUT1 		acam_timing_block.un1_total_delay_axb_28
LUT1 		acam_timing_block.un1_total_delay_axb_27
LUT1 		acam_timing_block.un1_total_delay_axb_26
LUT1 		acam_timing_block.un1_total_delay_axb_25
LUT1 		acam_timing_block.un1_total_delay_axb_24
LUT1 		acam_timing_block.un1_total_delay_axb_23
LUT1 		acam_timing_block.un1_total_delay_axb_22
LUT1 		acam_timing_block.un1_total_delay_axb_21
LUT1 		acam_timing_block.un1_total_delay_axb_20
LUT1 		acam_timing_block.un1_total_delay_axb_19
LUT1 		acam_timing_block.un1_total_delay_axb_18
LUT1 		acam_timing_block.un1_total_delay_axb_17
LUT1 		acam_timing_block.un1_total_delay_axb_16
LUT1 		acam_timing_block.un1_total_delay_axb_15
LUT1 		acam_timing_block.un1_total_delay_axb_14
LUT1 		acam_timing_block.un1_total_delay_axb_13
LUT1 		acam_timing_block.un1_total_delay_axb_12
LUT1 		acam_timing_block.un1_total_delay_axb_11
LUT1 		acam_timing_block.un1_total_delay_axb_10
LUT1 		acam_timing_block.un1_total_delay_axb_9
LUT1 		acam_timing_block.un1_total_delay_axb_8
LUT1 		acam_timing_block.un1_total_delay_axb_7
LUT1 		acam_timing_block.un1_total_delay_axb_6
LUT1 		acam_timing_block.un1_total_delay_axb_5
LUT1 		acam_timing_block.un1_total_delay_axb_4
LUT1 		acam_timing_block.un1_total_delay_axb_3
LUT1 		data_engine_block.un1_config_adr_c_2_sqmuxa_axb_3
LUT1 		data_engine_block.un1_config_adr_c_2_sqmuxa_axb_2
LUT1 		data_engine_block.un1_config_adr_c_2_sqmuxa_axb_1
LUT1
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo
_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.Mcompar__n0032_cy_RNO[4]
LUT1
		gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo
_64x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.Mcompar_n0005_cy_RNO[4]
LUT1
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_
32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.Mcompar_n0005_cy_RNO[4]
LUT1
		gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_
32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.Mcompar__n0032_cy_RNO[4]
LUT1
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_
32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.Mcompar_n0005_cy_RNO[4]
LUT1
		gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_
32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.Mcompar__n0032_cy_RNO[4]
LUT1
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x
512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.Mcompar__n0032_cy_RNO[4]
LUT1
		gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x
512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.Mcompar_n0005_cy_RNO[4]
INV 		data_engine_block.engine_st_RNITG9S1_0[9]
LUT1_L 		interrupts_generator.tstamps_counter.counter_1086_m1
LOCALBUF 		interrupts_generator.tstamps_counter.counter_1086_m1/LUT1_L_BUF
LUT1_L 		interrupts_generator.tstamps_counter.counter_1087_m1
LOCALBUF 		interrupts_generator.tstamps_counter.counter_1087_m1/LUT1_L_BUF
LUT1_L 		interrupts_generator.tstamps_counter.counter_1088_m1
LOCALBUF 		interrupts_generator.tstamps_counter.counter_1088_m1/LUT1_L_BUF
LUT1_L 		interrupts_generator.tstamps_counter.counter_1089_m1
LOCALBUF 		interrupts_generator.tstamps_counter.counter_1089_m1/LUT1_L_BUF
LUT1_L 		interrupts_generator.tstamps_counter.counter_1090_m1
LOCALBUF 		interrupts_generator.tstamps_counter.counter_1090_m1/LUT1_L_BUF
LUT1_L 		interrupts_generator.tstamps_counter.counter_1091_m1
LOCALBUF 		interrupts_generator.tstamps_counter.counter_1091_m1/LUT1_L_BUF
LUT1_L 		data_engine_block.un1_config_adr_c_2_sqmuxa_axb_0
LOCALBUF 		data_engine_block.un1_config_adr_c_2_sqmuxa_axb_0/LUT1_L_BUF
LUT1_L 		data_engine_block.un1_config_adr_c_2_sqmuxa_axb_4
LOCALBUF 		data_engine_block.un1_config_adr_c_2_sqmuxa_axb_4/LUT1_L_BUF
LUT1_L 		data_engine_block.un1_config_adr_c_2_sqmuxa_axb_5
LOCALBUF 		data_engine_block.un1_config_adr_c_2_sqmuxa_axb_5/LUT1_L_BUF
LUT1_L 		data_engine_block.un1_config_adr_c_2_sqmuxa_axb_6
LOCALBUF 		data_engine_block.un1_config_adr_c_2_sqmuxa_axb_6/LUT1_L_BUF
LUT1_L 		data_engine_block.un1_config_adr_c_2_sqmuxa_axb_7
LOCALBUF 		data_engine_block.un1_config_adr_c_2_sqmuxa_axb_7/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_1
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_1/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_2
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_2/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_3
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_3/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_4
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_4/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_5
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_5/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_6
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_6/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_7
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_7/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_8
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_8/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_9
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_9/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_10
LOCALBUF 		gnum_interface_block.cmp_clk_in.un8_counter_1_axb_10/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_s_RNO[19]
LOCALBUF 		data_formatting_block.dacapo_counter_s_RNO[19]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNIMM0C[18]
LOCALBUF 		data_formatting_block.dacapo_counter_RNIMM0C[18]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNILI0C[17]
LOCALBUF 		data_formatting_block.dacapo_counter_RNILI0C[17]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNIKE0C[16]
LOCALBUF 		data_formatting_block.dacapo_counter_RNIKE0C[16]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNIJA0C[15]
LOCALBUF 		data_formatting_block.dacapo_counter_RNIJA0C[15]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNII60C[14]
LOCALBUF 		data_formatting_block.dacapo_counter_RNII60C[14]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNIH20C[13]
LOCALBUF 		data_formatting_block.dacapo_counter_RNIH20C[13]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNIGUVB[12]
LOCALBUF 		data_formatting_block.dacapo_counter_RNIGUVB[12]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNIFQVB[11]
LOCALBUF 		data_formatting_block.dacapo_counter_RNIFQVB[11]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNIEMVB[10]
LOCALBUF 		data_formatting_block.dacapo_counter_RNIEMVB[10]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNI6LC9[9]
LOCALBUF 		data_formatting_block.dacapo_counter_RNI6LC9[9]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNI5LC9[8]
LOCALBUF 		data_formatting_block.dacapo_counter_RNI5LC9[8]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNI4LC9[7]
LOCALBUF 		data_formatting_block.dacapo_counter_RNI4LC9[7]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNI3LC9[6]
LOCALBUF 		data_formatting_block.dacapo_counter_RNI3LC9[6]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNI2LC9[5]
LOCALBUF 		data_formatting_block.dacapo_counter_RNI2LC9[5]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNI1LC9[4]
LOCALBUF 		data_formatting_block.dacapo_counter_RNI1LC9[4]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNI0LC9[3]
LOCALBUF 		data_formatting_block.dacapo_counter_RNI0LC9[3]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNIVKC9[2]
LOCALBUF 		data_formatting_block.dacapo_counter_RNIVKC9[2]/LUT1_L_BUF
LUT1_L 		data_formatting_block.dacapo_counter_RNIUKC9[1]
LOCALBUF 		data_formatting_block.dacapo_counter_RNIUKC9[1]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_s_RNO[31]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_s_RNO[31]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI0L6B[30]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI0L6B[30]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI8P7B[29]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI8P7B[29]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI7L7B[28]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI7L7B[28]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI6H7B[27]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI6H7B[27]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI5D7B[26]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI5D7B[26]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI497B[25]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI497B[25]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI357B[24]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI357B[24]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI217B[23]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI217B[23]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI1T6B[22]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI1T6B[22]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI0P6B[21]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI0P6B[21]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIVK6B[20]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIVK6B[20]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI7P7B[19]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI7P7B[19]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI6L7B[18]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI6L7B[18]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI5H7B[17]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI5H7B[17]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI4D7B[16]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI4D7B[16]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI397B[15]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI397B[15]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI257B[14]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI257B[14]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI117B[13]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI117B[13]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI0T6B[12]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNI0T6B[12]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIVO6B[11]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIVO6B[11]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIUK6B[10]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIUK6B[10]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIMN6D[9]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIMN6D[9]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNILN6D[8]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNILN6D[8]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIKN6D[7]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIKN6D[7]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIJN6D[6]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIJN6D[6]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIIN6D[5]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIIN6D[5]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIHN6D[4]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIHN6D[4]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIGN6D[3]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIGN6D[3]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIFN6D[2]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIFN6D[2]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIEN6D[1]
LOCALBUF
		gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt_RNIEN6D[1]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_s_RNO[31]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_s_RNO[31]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIF8I4[30]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIF8I4[30]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIL4I4[29]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIL4I4[29]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIK4I4[28]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIK4I4[28]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIJ4I4[27]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIJ4I4[27]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNII4I4[26]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNII4I4[26]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIH4I4[25]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIH4I4[25]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIG4I4[24]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIG4I4[24]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIF4I4[23]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIF4I4[23]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIE4I4[22]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIE4I4[22]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNID4I4[21]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNID4I4[21]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIC4I4[20]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIC4I4[20]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNII0I4[19]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNII0I4[19]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIH0I4[18]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIH0I4[18]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIG0I4[17]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIG0I4[17]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIF0I4[16]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIF0I4[16]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIE0I4[15]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIE0I4[15]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNID0I4[14]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNID0I4[14]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIC0I4[13]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIC0I4[13]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIB0I4[12]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIB0I4[12]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIA0I4[11]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIA0I4[11]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNI90I4[10]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNI90I4[10]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIP6M7[9]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIP6M7[9]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIO2M7[8]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIO2M7[8]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNINUL7[7]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNINUL7[7]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIMQL7[6]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIMQL7[6]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNILML7[5]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNILML7[5]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIKIL7[4]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIKIL7[4]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIJEL7[3]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIJEL7[3]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIIAL7[2]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIIAL7[2]/LUT1_L_BUF
LUT1_L 		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIH6L7[1]
LOCALBUF
		gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt_RNIH6L7[1]/LUT1_L_BUF
LUT1_L 		acam_timing_block.window_active_counter.counter_992_b0
LOCALBUF 		acam_timing_block.window_active_counter.counter_992_b0/LUT1_L_BUF
LUT1_L 		acam_timing_block.window_active_counter.counter_991_m1
LOCALBUF 		acam_timing_block.window_active_counter.counter_991_m1/LUT1_L_BUF
LUT1_L 		acam_timing_block.window_active_counter.counter_990_m1
LOCALBUF 		acam_timing_block.window_active_counter.counter_990_m1/LUT1_L_BUF
LUT1_L 		interrupts_generator.tstamps_counter.counter_1093_m1
LOCALBUF 		interrupts_generator.tstamps_counter.counter_1093_m1/LUT1_L_BUF
LUT1_L 		interrupts_generator.tstamps_counter.counter_1092_m1
LOCALBUF 		interrupts_generator.tstamps_counter.counter_1092_m1/LUT1_L_BUF
LUT1_L 		interrupts_generator.tstamps_counter.counter_s_thru[8]
LOCALBUF 		interrupts_generator.tstamps_counter.counter_s_thru[8]/LUT1_L_BUF

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| acam_refclk_n_i                    | IOB              | INPUT     | DIFF_SSTL18_II       |       |          |      |              |          |          |
| acam_refclk_p_i                    | IOB              | INPUT     | DIFF_SSTL18_II       |       |          |      | IFF          |          | DEFAULT  |
| address_o(0)                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| address_o(1)                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| address_o(2)                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| address_o(3)                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| carrier_one_wire_b                 | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          | DEFAULT  |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| cs_n_o                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_bus_io(0)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(1)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(2)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(3)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(4)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(5)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(6)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(7)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(8)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(9)                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(10)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(11)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(12)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(13)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(14)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(15)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(16)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(17)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(18)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(19)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(20)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(21)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(22)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(23)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(24)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(25)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(26)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| data_bus_io(27)                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ef1_i                              | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | DEFAULT  |
| ef2_i                              | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | DEFAULT  |
| enable_inputs_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| int_flag_i                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | DEFAULT  |
| irq_p_o                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| l2p_clk_n_o                        | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | OSERDES      |          |          |
| l2p_clk_p_o                        | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | OSERDES      |          |          |
| l2p_data_o(0)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(1)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(2)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(3)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(4)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(5)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(6)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(7)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(8)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(9)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(10)                     | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(11)                     | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(12)                     | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(13)                     | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(14)                     | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_data_o(15)                     | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_dframe_o                       | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l2p_edb_o                          | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OFF          |          |          |
| l2p_rdy_i                          | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| l2p_valid_o                        | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OSERDES      |          |          |
| l_wr_rdy_i(0)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| l_wr_rdy_i(1)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| mezz_one_wire_b                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          | DEFAULT  |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| oe_n_o                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| p2l_clk_n_i                        | IOB              | INPUT     | DIFF_SSTL18_II       |       |          |      |              |          |          |
| p2l_clk_p_i                        | IOB              | INPUT     | DIFF_SSTL18_II       |       |          |      | ISERDES      |          | VARIABLE |
| p2l_data_i(0)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(1)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(2)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(3)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(4)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(5)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(6)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(7)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(8)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(9)                      | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(10)                     | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(11)                     | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(12)                     | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(13)                     | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(14)                     | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_data_i(15)                     | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_dframe_i                       | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p2l_rdy_o                          | IOB              | OUTPUT    | SSTL18_I             |       |          |      |              |          |          |
| p2l_valid_i                        | IOB              | INPUT     | SSTL18_I             |       |          |      | ISERDES      |          |          |
| p_rd_d_rdy_i(0)                    | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| p_rd_d_rdy_i(1)                    | IOB              | INPUT     | SSTL18_I             |       |          |      | IFF          |          |          |
| p_wr_rdy_o(0)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      |              |          |          |
| p_wr_rdy_o(1)                      | IOB              | OUTPUT    | SSTL18_I             |       |          |      |              |          |          |
| pll_cs_o                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| pll_dac_sync_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| pll_sclk_o                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| pll_sdi_o                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pll_status_i                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | DEFAULT  |
| rd_n_o                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| rst_n_a_i                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| rx_error_o                         | IOB              | OUTPUT    | SSTL18_I             |       |          |      | OFF          |          |          |
| spare_o                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| spec_aux0_i                        | IOB              | INPUT     | LVCMOS18             |       |          |      | IFF          |          |          |
| spec_aux1_i                        | IOB              | INPUT     | LVCMOS18             |       |          |      | IFF          |          |          |
| spec_aux2_o                        | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| spec_aux3_o                        | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| spec_aux4_o                        | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| spec_aux5_o                        | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| spec_clk_i                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| spec_led_green_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| spec_led_red_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| start_dis_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| start_from_fpga_o                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| stop_dis_o                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sys_scl_b                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | TFF          |          |          |
| sys_sda_b                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | TFF          |          |          |
| tdc_clk_n_i                        | IOB              | INPUT     | DIFF_SSTL18_II       |       |          |      |              |          |          |
| tdc_clk_p_i                        | IOB              | INPUT     | DIFF_SSTL18_II       |       |          |      |              |          |          |
| tdc_led_status_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc_led_trig1_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc_led_trig2_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc_led_trig3_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc_led_trig4_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc_led_trig5_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| term_en_1_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| term_en_2_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| term_en_3_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| term_en_4_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| term_en_5_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| wr_n_o                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV "gnum_interface_block.cmp_clk_in.rx_pll_adv_inst":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKOUT0
COMPENSATION:SYSTEM_SYNCHRONOUS
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 2
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 5
CLKIN2_PERIOD = 5
CLKOUT0_DIVIDE = 1
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 2
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 90.0
CLKOUT3_DIVIDE = 7
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 7
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 7
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.1



Section 12 - Control Set Information
------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                 | Reset Signal                                                                                                                           | Set Signal | Enable Signal                                                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk                          |                                                                                                                                        |            |                                                                                                                              | 32               | 66             |
| clk                          |                                                                                                                                        |            | N_16407                                                                                                                      | 9                | 32             |
| clk                          |                                                                                                                                        |            | N_16414                                                                                                                      | 14               | 29             |
| clk                          | N_7651                                                                                                                                 |            |                                                                                                                              | 4                | 8              |
| clk                          | N_10943                                                                                                                                |            | N_16414                                                                                                                      | 14               | 35             |
| clk                          | N_4601_i                                                                                                                               |            | N_4595_i                                                                                                                     | 8                | 32             |
| clk                          | acam_intflag_f_edge_p                                                                                                                  |            | start_retrigger_block.retrig_nb_counter.countere                                                                             | 9                | 32             |
| clk                          | data_formatting_block.dacapo_counter_update.un4_rst_i                                                                                  |            | data_formatting_block.wr_index_0_sqmuxa                                                                                      | 6                | 20             |
| clk                          | general_rst                                                                                                                            |            |                                                                                                                              | 69               | 161            |
| clk                          | general_rst                                                                                                                            |            | N_375                                                                                                                        | 8                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_3022                                                                                                                       | 6                | 24             |
| clk                          | general_rst                                                                                                                            |            | N_3026                                                                                                                       | 8                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_3029                                                                                                                       | 8                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_3030                                                                                                                       | 7                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_7598                                                                                                                       | 8                | 30             |
| clk                          | general_rst                                                                                                                            |            | N_10_0                                                                                                                       | 7                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_343_i                                                                                                                      | 3                | 8              |
| clk                          | general_rst                                                                                                                            |            | N_34_0                                                                                                                       | 8                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_36_0                                                                                                                       | 8                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_41_0                                                                                                                       | 7                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_45_1                                                                                                                       | 7                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_48_0                                                                                                                       | 13               | 32             |
| clk                          | general_rst                                                                                                                            |            | N_50_0                                                                                                                       | 8                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_58_0                                                                                                                       | 8                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_63_0                                                                                                                       | 8                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_67_0                                                                                                                       | 8                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_69_0                                                                                                                       | 8                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_71_0                                                                                                                       | 8                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_75_0                                                                                                                       | 7                | 32             |
| clk                          | general_rst                                                                                                                            |            | N_7618_i                                                                                                                     | 8                | 32             |
| clk                          | general_rst                                                                                                                            |            | data_engine_block.un1_acam_config_rdbk_04_10_i                                                                               | 8                | 30             |
| clk                          | general_rst                                                                                                                            |            | data_engine_block.un1_acam_config_rdbk_04_11_i                                                                               | 7                | 30             |
| clk                          | general_rst                                                                                                                            |            | data_engine_block.un1_acam_config_rdbk_04_12_i                                                                               | 8                | 30             |
| clk                          | general_rst                                                                                                                            |            | data_engine_block.un1_acam_config_rdbk_04_13_i                                                                               | 8                | 30             |
| clk                          | general_rst                                                                                                                            |            | data_engine_block.un1_acam_config_rdbk_04_1_i                                                                                | 8                | 30             |
| clk                          | general_rst                                                                                                                            |            | data_engine_block.un1_acam_config_rdbk_04_2_i                                                                                | 8                | 30             |
| clk                          | general_rst                                                                                                                            |            | data_engine_block.un1_acam_config_rdbk_04_3_i                                                                                | 8                | 30             |
| clk                          | general_rst                                                                                                                            |            | data_engine_block.un1_acam_config_rdbk_04_4_i                                                                                | 8                | 30             |
| clk                          | general_rst                                                                                                                            |            | data_engine_block.un1_acam_config_rdbk_04_5_i                                                                                | 8                | 30             |
| clk                          | general_rst                                                                                                                            |            | data_engine_block.un1_acam_config_rdbk_04_6_i                                                                                | 8                | 30             |
| clk                          | general_rst                                                                                                                            |            | data_engine_block.un1_acam_config_rdbk_04_8_i                                                                                | 8                | 30             |
| clk                          | general_rst                                                                                                                            |            | data_engine_block.un1_acam_config_rdbk_04_9_i                                                                                | 8                | 30             |
| clk                          | general_rst                                                                                                                            |            | data_engine_block.un1_acam_config_rdbk_04_i                                                                                  | 8                | 30             |
| clk                          | general_rst                                                                                                                            |            | data_formatting_block.WISHBONE_master_signals.un1_acam_tstamp1_ok_p_i                                                        | 8                | 29             |
| clk                          | general_rst                                                                                                                            |            | one_second_block.pulse_delayer_counter.counter_is_zero_o                                                                     | 16               | 58             |
| clk                          | general_rst_0                                                                                                                          |            |                                                                                                                              | 53               | 111            |
| clk                          | general_rst_0                                                                                                                          |            | N_5070                                                                                                                       | 4                | 4              |
| clk                          | general_rst_0                                                                                                                          |            | N_6133                                                                                                                       | 10               | 32             |
| clk                          | general_rst_0                                                                                                                          |            | N_6167                                                                                                                       | 5                | 32             |
| clk                          | general_rst_0                                                                                                                          |            | N_6178                                                                                                                       | 2                | 8              |
| clk                          | general_rst_0                                                                                                                          |            | N_6179                                                                                                                       | 2                | 8              |
| clk                          | general_rst_0                                                                                                                          |            | N_6183                                                                                                                       | 1                | 4              |
| clk                          | general_rst_0                                                                                                                          |            | N_115_i                                                                                                                      | 4                | 16             |
| clk                          | general_rst_0                                                                                                                          |            | N_5035_i                                                                                                                     | 9                | 32             |
| clk                          | general_rst_0                                                                                                                          |            | N_5204_i                                                                                                                     | 3                | 8              |
| clk                          | general_rst_0                                                                                                                          |            | N_6158_i                                                                                                                     | 1                | 1              |
| clk                          | general_rst_0                                                                                                                          |            | N_6393_i                                                                                                                     | 5                | 16             |
| clk                          | general_rst_0                                                                                                                          |            | N_7067_i                                                                                                                     | 1                | 2              |
| clk                          | general_rst_0                                                                                                                          |            | carrier_OneWire.Wrapped_1wire.dive                                                                                           | 5                | 16             |
| clk                          | general_rst_0                                                                                                                          |            | carrier_OneWire.Wrapped_1wire.un1_bus_wen_pwr_sel_1                                                                          | 2                | 2              |
| clk                          | general_rst_0                                                                                                                          |            | cmp_fmc_onewire.Wrapped_1wire.cnt                                                                                            | 3                | 4              |
| clk                          | general_rst_0                                                                                                                          |            | cmp_fmc_onewire.Wrapped_1wire.cnte                                                                                           | 3                | 8              |
| clk                          | general_rst_0                                                                                                                          |            | cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int_1_sqmuxa                                                     | 8                | 32             |
| clk                          | general_rst_0                                                                                                                          |            | mezzanine_I2C_master_EEPROM.Wrapped_I2C.byte_ctrl.c_state_4_sqmuxa_i                                                         | 1                | 3              |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(1)  |            |                                                                                                                              | 11               | 36             |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(2)  |            |                                                                                                                              | 4                | 7              |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(2)  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.ram_rd_en                 | 6                | 13             |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_comb                  |            |                                                                                                                              | 1                | 3              |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d2      |            |                                                                                                                              | 1                | 2              |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(0)  |            |                                                                                                                              | 12               | 36             |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)  |            |                                                                                                                              | 5                | 14             |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.ram_wr_en_i1       | 3                | 9              |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.ram_wr_en_i1_cepot | 1                | 2              |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.ram_wr_en                 | 6                | 20             |
| clk                          | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_comb                  |            |                                                                                                                              | 1                | 2              |
| clk                          | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(1) |            |                                                                                                                              | 11               | 36             |
| clk                          | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(2) |            |                                                                                                                              | 3                | 7              |
| clk                          | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(2) |            | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.ram_rd_en                | 5                | 13             |
| clk                          | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.rd_rst_comb                 |            |                                                                                                                              | 1                | 3              |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(1)     |            |                                                                                                                              | 12               | 36             |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(2)     |            |                                                                                                                              | 2                | 7              |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(2)     |            | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.ram_rd_en                    | 5                | 13             |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.rd_rst_comb                     |            |                                                                                                                              | 1                | 3              |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d2       |            |                                                                                                                              | 1                | 1              |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(0)   |            |                                                                                                                              | 11               | 36             |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)   |            |                                                                                                                              | 3                | 6              |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)   |            | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.ram_wr_en_i1        | 3                | 9              |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)   |            | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.ram_wr_en_i1_cepot  | 1                | 1              |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)   |            | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.ram_wr_en                  | 5                | 20             |
| clk                          | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_comb                   |            |                                                                                                                              | 1                | 2              |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            |                                                                                                                              | 47               | 59             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.N_2006                                                                               | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.N_2007                                                                               | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.N_2008                                                                               | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.N_2009                                                                               | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.N_2010                                                                               | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.N_2011                                                                               | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.N_2012                                                                               | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.N_2013                                                                               | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.N_2014                                                                               | 1                | 1              |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write_1_sqmuxa                              | 7                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write_1_sqmuxa                              | 8                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write_0_sqmuxa                                | 8                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write_1_sqmuxa                             | 8                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write_1_sqmuxa                             | 8                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write_1_sqmuxa                                 | 7                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write_1_sqmuxa                               | 8                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write_1_sqmuxa                               | 8                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.un1_ack_in_progress57_i                                    | 32               | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_l2p_dma_master.addr_fifo_valid                                                                      | 12               | 42             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_l2p_dma_master.data_fifo_wr                                                                         | 9                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.p_wb_ack_cnt.un1_p2l_dma_ack_i                                                       | 9                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_valid                                                                     | 18               | 74             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_0_sqmuxa                                                                | 7                | 32             |
| clk                          | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_wbmaster32.wishbone_current_state_142_d                                                             | 16               | 44             |
| clk                          | interrupts_generator.N_81_2                                                                                                            |            | N_185                                                                                                                        | 9                | 32             |
| clk                          | interrupts_generator.N_81_2                                                                                                            |            | interrupts_generator.tstamps_counter.countere                                                                                | 3                | 9              |
| clk                          | one_second_block.pulse_delayer_counter.counter_is_zero_o                                                                               |            | N_4528_i                                                                                                                     | 9                | 32             |
| clk                          | rst_n_a_i_c_i                                                                                                                          |            |                                                                                                                              | 30               | 36             |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| gnum_interface_block.sys_clk |                                                                                                                                        |            |                                                                                                                              | 8                | 13             |
| gnum_interface_block.sys_clk |                                                                                                                                        |            | gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din_1_sqmuxa                                                               | 6                | 30             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d2      |            |                                                                                                                              | 1                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(0)  |            |                                                                                                                              | 11               | 36             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)  |            |                                                                                                                              | 6                | 15             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.ram_wr_en_i1       | 3                | 9              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.ram_wr_en_i1_cepot | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.ram_wr_en                 | 6                | 20             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_comb                  |            |                                                                                                                              | 1                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(1)  |            |                                                                                                                              | 12               | 36             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(2)  |            |                                                                                                                              | 4                | 7              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(2)  |            | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.ram_rd_en                 | 6                | 13             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_comb                  |            |                                                                                                                              | 1                | 3              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d2     |            |                                                                                                                              | 2                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(0) |            |                                                                                                                              | 10               | 36             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1) |            |                                                                                                                              | 3                | 9              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1) |            | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.ram_wr_en_i1      | 2                | 9              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1) |            | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.ram_wr_en                | 8                | 27             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.wr_rst_comb                 |            |                                                                                                                              | 1                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d2         |            |                                                                                                                              | 2                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(0)     |            |                                                                                                                              | 10               | 36             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)     |            |                                                                                                                              | 3                | 9              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)     |            | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.gl0.wr.ram_wr_en_i1          | 3                | 9              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg(1)     |            | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.ram_wr_en                    | 8                | 27             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512.BU2.U0.grf.rf.rstblk.wr_rst_comb                     |            |                                                                                                                              | 1                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(1)   |            |                                                                                                                              | 11               | 36             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(2)   |            |                                                                                                                              | 4                | 7              |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg(2)   |            | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.ram_rd_en                  | 5                | 13             |
| gnum_interface_block.sys_clk | gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_comb                   |            |                                                                                                                              | 1                | 3              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            |                                                                                                                              | 127              | 313            |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | N_462                                                                                                                        | 8                | 30             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | N_11057                                                                                                                      | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | N_4813_i                                                                                                                     | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | N_4826_i                                                                                                                     | 17               | 60             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.N_2015_i                                                                             | 5                | 30             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.N_229_i                                                                              | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_attrib_reg_1_sqmuxa_i                                                            | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read_0_sqmuxa                               | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read_1_sqmuxa                               | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read_0_sqmuxa                               | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read_1_sqmuxa                               | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read_0_sqmuxa                                 | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read_1_sqmuxa                                 | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read_0_sqmuxa                              | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read_1_sqmuxa                              | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read_0_sqmuxa                              | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read_1_sqmuxa                              | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read_0_sqmuxa                                  | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read_1_sqmuxa                                  | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read_0_sqmuxa                                | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read_1_sqmuxa                                | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read_0_sqmuxa                                | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read_1_sqmuxa                                | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_int_read_1_sqmuxa                                 | 1                | 3              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_cstart_reg_1_sqmuxa_i                                                            | 6                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_ctrl_load                                                                        | 8                | 31             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_hstarth_reg_1_sqmuxa_i                                                           | 6                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_hstartl_reg_1_sqmuxa_i                                                           | 5                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_len_reg_1_sqmuxa_i                                                               | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_nexth_reg_1_sqmuxa_i                                                             | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.dma_nextl_reg_1_sqmuxa_i                                                             | 6                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_dma_controller.un1_dma_ctrl_current_state_10_i                                                      | 19               | 94             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_l2p_arbiter.un12_eop                                                                                | 2                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnte                                                                        | 4                | 11             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_9                                                          | 2                | 5              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_17_i                                                       | 12               | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_decode32.p2l_packet_start                                                                       | 1                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_decode32.p_addr_decode.un4_p2l_d_valid                                                          | 8                | 30             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_decode32.p_type_decode.un3_p2l_packet_end                                                       | 4                | 4              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.N_107_i                                                                              | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.N_1538_i                                                                             | 7                | 30             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.N_243_i                                                                              | 9                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa                                                          | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o_0_sqmuxa                                                    | 9                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa                                                     | 11               | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o_1_sqmuxa                                                     | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.next_item_len_o_1_sqmuxa                                                             | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o_1_sqmuxa                                                          | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o_1_sqmuxa                                                          | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state(3)                                                             | 4                | 11             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.p_addr_cnt.un91_p2l_dma_current_state                                                | 11               | 62             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.pdm_arb_req_o_0_sqmuxa                                                               | 15               | 66             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_p2l_dma_master.target_addr_cnte                                                                     | 8                | 30             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_wbmaster32.N_131_i                                                                                  | 1                | 1              |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_wbmaster32.N_176_i                                                                                  | 5                | 33             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.cmp_wbmaster32.p_from_decoder.un3_pd_wbm_target_mrd_i                                                   | 7                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.des_pd_valid                                                                                            | 8                | 32             |
| gnum_interface_block.sys_clk | gnum_interface_block.rst_reg_i                                                                                                         |            | gnum_interface_block.p2l_hdr_start                                                                                           | 1                | 2              |
| gnum_interface_block.sys_clk | gnum_interface_block_status_o_i(0)                                                                                                     |            |                                                                                                                              | 6                | 21             |
| gnum_interface_block.sys_clk | rst_n_a_i_c_i                                                                                                                          |            |                                                                                                                              | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| spec_clk                     |                                                                                                                                        |            |                                                                                                                              | 7                | 11             |
| spec_clk                     | gnum_rst                                                                                                                               |            |                                                                                                                              | 20               | 53             |
| spec_clk                     | gnum_rst                                                                                                                               |            | clks_rsts_mgment.send_dac_word_r_edge_p                                                                                      | 6                | 24             |
| spec_clk                     | gnum_rst                                                                                                                               |            | pll_sclk_o_c                                                                                                                 | 9                | 28             |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical  |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_tdc/           |           | 2185/2185     | 5485/5485     | 4156/4156     | 0/0           | 12/12     | 1/1     | 3/3   | 0/0   | 0/0   | 0/0   | 1/1       | top_tdc            |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
