
main_i2csw_ipmi.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000520  00800100  000075b6  0000764a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000075b6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000006f0  00800620  00800620  00007b6a  2**0
                  ALLOC
  3 .debug_aranges 00000180  00000000  00000000  00007b6a  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000d05  00000000  00000000  00007cea  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000842c  00000000  00000000  000089ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000019a6  00000000  00000000  00010e1b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003f6c  00000000  00000000  000127c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000007d0  00000000  00000000  00016730  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000278f  00000000  00000000  00016f00  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000303b  00000000  00000000  0001968f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000700  00000000  00000000  0001c6ca  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 67 04 	jmp	0x8ce	; 0x8ce <__ctors_end>
       4:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
       8:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
       c:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      10:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      14:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      18:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      1c:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      20:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      24:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      28:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      2c:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      30:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      34:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      38:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      3c:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      40:	0c 94 b2 34 	jmp	0x6964	; 0x6964 <__vector_16>
      44:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      48:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      4c:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      50:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      54:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      58:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      5c:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      60:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      64:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      68:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      6c:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      70:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      74:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      78:	0c 94 1a 0a 	jmp	0x1434	; 0x1434 <__vector_30>
      7c:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      80:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      84:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>
      88:	0c 94 86 04 	jmp	0x90c	; 0x90c <__bad_interrupt>

0000008c <__c.3306>:
      8c:	0a 0d 70 6f 6c 6c 69 6e 67 20 49 32 43 0a 0d 00     ..polling I2C...

0000009c <__c.3304>:
      9c:	0a 0d 53 65 6e 64 69 6e 67 20 49 50 4d 49 20 4d     ..Sending IPMI M
      ac:	53 47 0a 0d 00                                      SG...

000000b1 <__c.3295>:
      b1:	49 50 4d 49 20 49 6e 69 74 69 61 6c 69 7a 61 74     IPMI Initializat
      c1:	69 6f 6e 0a 0d 00                                   ion...

000000c7 <__c.3293>:
      c7:	49 32 43 20 53 6f 66 74 77 61 72 65 0d 00           I2C Software..

000000d5 <__c.3291>:
      d5:	0a 4d 61 69 6e 20 46 6c 61 73 68 20 42 6f 6f 74     .Main Flash Boot
      e5:	69 6e 67 0a 0d 00                                   ing...

000000eb <__c.3286>:
      eb:	48 6f 75 73 74 6f 6e 2c 20 77 65 20 68 61 76 65     Houston, we have
      fb:	20 74 61 6b 65 20 6f 66 66 21 20 69 32 63 73 77      take off! i2csw
     10b:	20 69 70 6d 69 20 70 72 6f 74 0a 0d 00               ipmi prot...

00000118 <__c.4127>:
     118:	44 65 66 61 75 6c 74 00                             Default.

00000120 <__c.4124>:
     120:	73 74 6f 70 5f 62 69 74 00                          stop_bit.

00000129 <__c.4120>:
     129:	74 69 6d 65 6f 75 74 20 73 74 6f 70 00              timeout stop.

00000136 <__c.4117>:
     136:	74 69 6d 65 6f 75 74 00                             timeout.

0000013e <__c.4104>:
     13e:	57 52 47 20 41 44 44 52 53 0a 0d 00                 WRG ADDRS...

0000014a <__c.3364>:
     14a:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 70 6b 74     ipmi_process_pkt
     15a:	3a 20 75 6e 73 75 70 70 6f 72 74 65 64 20 70 72     : unsupported pr
     16a:	6f 74 6f 63 6f 6c 0a 00                             otocol..

00000172 <__c.3351>:
     172:	72 65 73 70 6f 6e 73 65 20 6d 65 73 73 61 67 65     response message
     182:	20 6e 6f 74 20 66 6f 75 6e 64 20 66 6f 72 77 61      not found forwa
     192:	72 64 20 74 6f 20 6f 74 68 65 72 20 70 6f 72 74     rd to other port
     1a2:	73 0a 0d 00                                         s...

000001a6 <__c.3349>:
     1a6:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 72 65 73     ipmi_process_res
     1b6:	70 6f 6e 73 65 3a 20 69 6e 67 72 65 73 73 0a 0d     ponse: ingress..
     1c6:	00                                                  .

000001c7 <__c.3337>:
     1c7:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 72 65 71     ipmi_process_req
     1d7:	75 65 73 74 3a 20 65 67 72 65 73 73 0a 0d 00        uest: egress...

000001e6 <__c.3335>:
     1e6:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 72 65 71     ipmi_process_req
     1f6:	75 65 73 74 3a 20 64 65 66 61 75 6c 74 0a 0d 00     uest: default...

00000206 <__c.3332>:
     206:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 72 65 71     ipmi_process_req
     216:	75 65 73 74 3a 20 4e 45 54 46 4e 5f 4e 56 53 54     uest: NETFN_NVST
     226:	4f 52 45 5f 52 45 51 0a 0d 00                       ORE_REQ...

00000230 <__c.3329>:
     230:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 72 65 71     ipmi_process_req
     240:	75 65 73 74 3a 20 4e 45 54 46 4e 5f 46 57 5f 52     uest: NETFN_FW_R
     250:	45 51 0a 0d 00                                      EQ...

00000255 <__c.3326>:
     255:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 72 65 71     ipmi_process_req
     265:	75 65 73 74 3a 20 4e 45 54 46 4e 5f 45 56 45 4e     uest: NETFN_EVEN
     275:	54 5f 52 45 51 0a 0d 00                             T_REQ...

0000027d <__c.3323>:
     27d:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 72 65 71     ipmi_process_req
     28d:	75 65 73 74 3a 20 4e 45 54 46 4e 5f 41 50 50 5f     uest: NETFN_APP_
     29d:	52 45 51 0a 0d 00                                   REQ...

000002a3 <__c.3319>:
     2a3:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 72 65 71     ipmi_process_req
     2b3:	75 65 73 74 3a 20 4e 45 54 46 4e 5f 47 52 4f 55     uest: NETFN_GROU
     2c3:	50 5f 45 58 54 45 4e 53 49 4f 4e 5f 52 45 51 0a     P_EXTENSION_REQ.
     2d3:	0d 00                                               ..

000002d5 <__c.3316>:
     2d5:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 72 65 71     ipmi_process_req
     2e5:	75 65 73 74 3a 20 69 6e 67 72 65 73 73 0a 0d 00     uest: ingress...

000002f5 <__c.3310>:
     2f5:	69 70 6d 69 5f 64 65 66 61 75 6c 74 5f 72 65 73     ipmi_default_res
     305:	70 6f 6e 73 65 3a 20 69 6e 67 72 65 73 73 0a 00     ponse: ingress..

00000315 <__c.3304>:
     315:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 66 77 5f     ipmi_process_fw_
     325:	72 65 71 3a 20 69 6e 67 72 65 73 73 0a 00           req: ingress..

00000333 <__c.3226>:
     333:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 70 6b 74     ipmi_process_pkt
     343:	3a 20 65 67 72 65 73 73 0a 00                       : egress..

0000034d <__c.3224>:
     34d:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 70 6b 74     ipmi_process_pkt
     35d:	3a 20 75 6e 73 75 70 70 6f 72 74 65 64 20 70 72     : unsupported pr
     36d:	6f 74 6f 63 6f 6c 0a 00                             otocol..

00000375 <__c.3211>:
     375:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 72 65 73     ipmi_process_res
     385:	70 6f 6e 73 65 3a 20 65 67 72 65 73 73 0a 00        ponse: egress..

00000394 <__c.3209>:
     394:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 70 6b 74     ipmi_process_pkt
     3a4:	3a 20 75 6e 73 75 70 70 6f 72 74 65 64 20 70 72     : unsupported pr
     3b4:	6f 74 6f 63 6f 6c 0a 0d 00                          otocol...

000003bd <__c.3204>:
     3bd:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 70 6b 74     ipmi_process_pkt
     3cd:	3a 20 46 61 75 6c 74 79 20 64 61 74 61 20 63 68     : Faulty data ch
     3dd:	65 63 6b 73 75 6d 0a 0d 00                          ecksum...

000003e6 <__c.3201>:
     3e6:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 70 6b 74     ipmi_process_pkt
     3f6:	3a 20 46 61 75 6c 74 79 20 68 65 61 64 65 72 20     : Faulty header 
     406:	63 68 65 63 6b 73 75 6d 0a 0d 00                    checksum...

00000411 <__c.3199>:
     411:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 70 6b 74     ipmi_process_pkt
     421:	3a 20 49 50 4d 42 20 70 72 6f 74 6f 63 6f 6c 0a     : IPMB protocol.
     431:	0d 00                                               ..

00000433 <__c.3196>:
     433:	0a 0d 69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 70     ..ipmi_process_p
     443:	6b 74 3a 20 69 6e 67 72 65 73 73 0a 0d 00           kt: ingress...

00000451 <__c.3423>:
     451:	69 70 6d 69 5f 67 65 74 5f 65 76 65 6e 74 5f 72     ipmi_get_event_r
     461:	65 63 65 69 76 65 72 3a 20 65 67 72 65 73 73 0a     eceiver: egress.
     471:	00                                                  .

00000472 <__c.3421>:
     472:	69 70 6d 69 5f 67 65 74 5f 65 76 65 6e 74 5f 72     ipmi_get_event_r
     482:	65 63 65 69 76 65 72 3a 20 69 6e 67 72 65 73 73     eceiver: ingress
     492:	0a 00                                               ..

00000494 <__c.3409>:
     494:	69 70 6d 69 5f 73 65 74 5f 65 76 65 6e 74 5f 72     ipmi_set_event_r
     4a4:	65 63 65 69 76 65 72 3a 20 65 67 72 65 73 73 0a     eceiver: egress.
     4b4:	00                                                  .

000004b5 <__c.3407>:
     4b5:	69 70 6d 69 5f 73 65 74 5f 65 76 65 6e 74 5f 72     ipmi_set_event_r
     4c5:	65 63 65 69 76 65 72 3a 20 69 6e 67 72 65 73 73     eceiver: ingress
     4d5:	0a 00                                               ..

000004d7 <__c.3362>:
     4d7:	69 70 6d 69 5f 65 76 65 6e 74 5f 68 61 6e 64 6c     ipmi_event_handl
     4e7:	65 72 3a 20 69 6e 74 65 72 72 75 70 74 0a 0d 00     er: interrupt...

000004f7 <__c.3360>:
     4f7:	69 70 6d 69 5f 65 76 65 6e 74 5f 68 61 6e 64 6c     ipmi_event_handl
     507:	65 72 3a 20 72 65 73 65 74 0a 0d 00                 er: reset...

00000513 <__c.3358>:
     513:	69 70 6d 69 5f 65 76 65 6e 74 5f 68 61 6e 64 6c     ipmi_event_handl
     523:	65 72 3a 20 70 6f 77 65 72 20 63 79 63 6c 65 0a     er: power cycle.
     533:	0d 00                                               ..

00000535 <__c.3356>:
     535:	69 70 6d 69 5f 65 76 65 6e 74 5f 68 61 6e 64 6c     ipmi_event_handl
     545:	65 72 3a 20 70 6f 77 65 72 20 64 6f 77 6e 0a 0d     er: power down..
     555:	00                                                  .

00000556 <__c.3345>:
     556:	69 70 6d 69 5f 65 76 65 6e 74 5f 68 61 6e 64 6c     ipmi_event_handl
     566:	65 72 3a 20 69 6e 67 72 65 73 73 0a 0d 00           er: ingress...

00000574 <__c.3338>:
     574:	69 70 6d 69 5f 70 6c 61 74 66 6f 72 6d 5f 65 76     ipmi_platform_ev
     584:	65 6e 74 3a 20 69 6e 67 72 65 73 73 0a 0d 00        ent: ingress...

00000593 <__c.3305>:
     593:	67 65 74 5f 6c 61 73 74 5f 70 72 6f 63 65 73 73     get_last_process
     5a3:	65 64 5f 65 76 65 6e 74 3a 20 69 6e 67 72 65 73     ed_event: ingres
     5b3:	73 0a 00                                            s..

000005b6 <__c.3290>:
     5b6:	73 65 74 5f 6c 61 73 74 5f 70 72 6f 63 65 73 73     set_last_process
     5c6:	65 64 5f 65 76 65 6e 74 3a 20 69 6e 67 72 65 73     ed_event: ingres
     5d6:	73 0a 00                                            s..

000005d9 <__c.3262>:
     5d9:	67 65 74 5f 70 65 66 5f 63 6f 6e 66 69 67 5f 70     get_pef_config_p
     5e9:	61 72 61 6d 73 3a 20 69 6e 67 72 65 73 73 0a 00     arams: ingress..

000005f9 <__c.3234>:
     5f9:	69 70 6d 69 5f 73 65 74 5f 70 65 66 5f 63 6f 6e     ipmi_set_pef_con
     609:	66 69 67 5f 70 61 72 61 6d 73 3a 20 69 6e 67 72     fig_params: ingr
     619:	65 73 73 0a 00                                      ess..

0000061e <__c.3220>:
     61e:	61 72 6d 5f 70 65 66 5f 70 6f 73 74 70 6f 6e 65     arm_pef_postpone
     62e:	5f 74 69 6d 65 72 3a 20 69 6e 67 72 65 73 73 0a     _timer: ingress.
     63e:	00                                                  .

0000063f <__c.3209>:
     63f:	67 65 74 5f 70 65 66 5f 63 61 70 61 62 69 6c 69     get_pef_capabili
     64f:	74 69 65 73 3a 20 69 6e 67 72 65 73 73 0a 00        ties: ingress..

0000065e <__c.3165>:
     65e:	69 70 6d 69 5f 70 72 6f 63 65 73 73 5f 65 76 65     ipmi_process_eve
     66e:	6e 74 5f 72 65 71 3a 20 69 6e 67 72 65 73 73 0a     nt_req: ingress.
     67e:	0d 00                                               ..

00000680 <__c.3763>:
     680:	52 65 73 70 6f 6e 73 65 20 70 61 63 6b 61 67 65     Response package
     690:	20 4e 4f 4b 0a 0d 00                                 NOK...

00000697 <__c.3736>:
     697:	52 65 73 70 6f 6e 73 65 20 70 61 63 6b 61 67 65     Response package
     6a7:	20 4f 4b 0a 0d 00                                    OK...

000006ad <__c.3687>:
     6ad:	6e 6f 20 61 76 61 69 6c 61 62 6c 65 20 73 6c 6f     no available slo
     6bd:	74 20 66 6f 72 20 74 68 65 20 63 6f 6d 6d 61 6e     t for the comman
     6cd:	64 2e 20 65 78 69 74 0a 0d 00                       d. exit...

000006d7 <__c.3316>:
     6d7:	0a 0d 63 6f 6d 6d 61 6e 64 20 73 75 63 63 65 73     ..command succes
     6e7:	73 66 75 6c 6c 79 20 73 65 6e 74 0a 0d 00           sfully sent...

000006f5 <__c.3006>:
     6f5:	77 73 5f 70 72 6f 63 65 73 73 5f 77 6f 72 6b 5f     ws_process_work_
     705:	6c 69 73 74 3a 20 75 6e 73 75 70 70 6f 72 74 65     list: unsupporte
     715:	64 20 70 72 6f 74 6f 63 6f 6c 0a 0d 00              d protocol...

00000722 <__c.2991>:
     722:	77 73 5f 70 72 6f 63 65 73 73 5f 77 6f 72 6b 5f     ws_process_work_
     732:	6c 69 73 74 3a 20 77 73 5f 70 72 6f 63 65 73 73     list: ws_process
     742:	5f 69 6e 63 6f 6d 69 6e 67 0a 0d 00                 _incoming...

0000074e <__c.2989>:
     74e:	77 73 5f 70 72 6f 63 65 73 73 5f 77 6f 72 6b 5f     ws_process_work_
     75e:	6c 69 73 74 3a 20 66 6f 75 6e 64 20 61 20 57 53     list: found a WS
     76e:	5f 41 43 54 49 56 45 5f 49 4e 0a 0d 00              _ACTIVE_IN...

0000077b <CmdlinePrompt>:
     77b:	63 6d 64 3e 00                                      cmd>.

00000780 <CmdlineNotice>:
     780:	63 6d 64 6c 69 6e 65 3a 20 00                       cmdline: .

0000078a <CmdlineCmdNotFound>:
     78a:	63 6f 6d 6d 61 6e 64 20 6e 6f 74 20 66 6f 75 6e     command not foun
     79a:	64 00                                               d.

0000079c <str1>:
     79c:	0d 0a 41 76 61 69 6c 61 62 6c 65 20 63 6f 6d 6d     ..Available comm
     7ac:	61 6e 64 73 20 61 72 65 3a 0d 0a 00                 ands are:...

000007b8 <str2>:
     7b8:	68 65 6c 70 20 20 20 20 20 20 2d 20 64 69 73 70     help      - disp
     7c8:	6c 61 79 73 20 61 76 61 69 6c 61 62 6c 65 20 63     lays available c
     7d8:	6f 6d 6d 61 6e 64 73 0d 0a 00                       ommands...

000007e2 <str3>:
     7e2:	70 77 72 20 25 64 20 25 64 20 25 64 20 2d 20 64     pwr %d %d %d - d
     7f2:	65 76 5f 61 64 64 72 20 63 68 61 6e 6e 65 6c 20     ev_addr channel 
     802:	63 68 5f 63 6f 75 6e 0d 0a 00                       ch_coun...

0000080c <str4>:
     80c:	73 65 6e 64 5f 66 72 75 20 2d 20 64 75 6d 70 73     send_fru - dumps
     81c:	20 63 6f 6d 6d 61 6e 64 20 61 72 67 75 6d 65 6e      command argumen
     82c:	74 73 20 61 73 20 64 65 63 69 6d 61 6c 20 69 6e     ts as decimal in
     83c:	74 65 67 65 72 73 0d 0a 00                          tegers...

00000845 <str5>:
     845:	74 6f 6f 67 6c 65 5f 70 77 72 20 2d 20 74 6f 6f     toogle_pwr - too
     855:	67 6c 65 5f 70 77 72 0d 0a 00                       gle_pwr...

0000085f <str6>:
     85f:	46 41 4e 20 25 64 20 2d 20 63 6f 6e 74 72 6f 6c     FAN %d - control
     86f:	20 66 61 6e 73 20 63 6f 6c 6c 69 6e 67 20 6d 6f      fans colling mo
     87f:	64 75 6c 65 0d 0a 00                                dule...

00000886 <__c.3066>:
     886:	74 6d 31 30 30 5f 75 70 64 61 74 65 5f 73 65 6e     tm100_update_sen
     896:	73 6f 72 5f 63 6f 6d 70 6c 65 74 69 6f 6e 5f 66     sor_completion_f
     8a6:	75 6e 63 74 69 6f 6e 0a 0d 00                       unction...

000008b0 <__c.3021>:
     8b0:	74 6d 31 30 30 5f 69 6e 69 74 20 6e 6f 20 61 76     tm100_init no av
     8c0:	61 69 6c 61 62 6c 65 20 77 73 0a 0d 00 00           ailable ws....

000008ce <__ctors_end>:
     8ce:	11 24       	eor	r1, r1
     8d0:	1f be       	out	0x3f, r1	; 63
     8d2:	cf ef       	ldi	r28, 0xFF	; 255
     8d4:	d0 e1       	ldi	r29, 0x10	; 16
     8d6:	de bf       	out	0x3e, r29	; 62
     8d8:	cd bf       	out	0x3d, r28	; 61

000008da <__do_copy_data>:
     8da:	16 e0       	ldi	r17, 0x06	; 6
     8dc:	a0 e0       	ldi	r26, 0x00	; 0
     8de:	b1 e0       	ldi	r27, 0x01	; 1
     8e0:	e6 eb       	ldi	r30, 0xB6	; 182
     8e2:	f5 e7       	ldi	r31, 0x75	; 117
     8e4:	00 e0       	ldi	r16, 0x00	; 0
     8e6:	0b bf       	out	0x3b, r16	; 59
     8e8:	02 c0       	rjmp	.+4      	; 0x8ee <__do_copy_data+0x14>
     8ea:	07 90       	elpm	r0, Z+
     8ec:	0d 92       	st	X+, r0
     8ee:	a0 32       	cpi	r26, 0x20	; 32
     8f0:	b1 07       	cpc	r27, r17
     8f2:	d9 f7       	brne	.-10     	; 0x8ea <__do_copy_data+0x10>

000008f4 <__do_clear_bss>:
     8f4:	1d e0       	ldi	r17, 0x0D	; 13
     8f6:	a0 e2       	ldi	r26, 0x20	; 32
     8f8:	b6 e0       	ldi	r27, 0x06	; 6
     8fa:	01 c0       	rjmp	.+2      	; 0x8fe <.do_clear_bss_start>

000008fc <.do_clear_bss_loop>:
     8fc:	1d 92       	st	X+, r1

000008fe <.do_clear_bss_start>:
     8fe:	a0 31       	cpi	r26, 0x10	; 16
     900:	b1 07       	cpc	r27, r17
     902:	e1 f7       	brne	.-8      	; 0x8fc <.do_clear_bss_loop>
     904:	0e 94 69 05 	call	0xad2	; 0xad2 <main>
     908:	0c 94 d9 3a 	jmp	0x75b2	; 0x75b2 <_exit>

0000090c <__bad_interrupt>:
     90c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000910 <initLeds>:

void initLeds(void)
{


	leds[0].ddr=&DDRB;
     910:	67 e3       	ldi	r22, 0x37	; 55
     912:	70 e0       	ldi	r23, 0x00	; 0
     914:	70 93 49 08 	sts	0x0849, r23
     918:	60 93 48 08 	sts	0x0848, r22
	leds[0].port=&PORTB;
     91c:	48 e3       	ldi	r20, 0x38	; 56
     91e:	50 e0       	ldi	r21, 0x00	; 0
     920:	50 93 4b 08 	sts	0x084B, r21
     924:	40 93 4a 08 	sts	0x084A, r20
	leds[0].pin=&PINB;
     928:	26 e3       	ldi	r18, 0x36	; 54
     92a:	30 e0       	ldi	r19, 0x00	; 0
     92c:	30 93 4d 08 	sts	0x084D, r19
     930:	20 93 4c 08 	sts	0x084C, r18
	leds[0].io=PB4;
     934:	84 e0       	ldi	r24, 0x04	; 4
     936:	80 93 4e 08 	sts	0x084E, r24

	leds[1].ddr=&DDRB;
     93a:	70 93 50 08 	sts	0x0850, r23
     93e:	60 93 4f 08 	sts	0x084F, r22
	leds[1].port=&PORTB;
     942:	50 93 52 08 	sts	0x0852, r21
     946:	40 93 51 08 	sts	0x0851, r20
	leds[1].pin=&PINB;
     94a:	30 93 54 08 	sts	0x0854, r19
     94e:	20 93 53 08 	sts	0x0853, r18
	leds[1].io=PB5;
     952:	85 e0       	ldi	r24, 0x05	; 5
     954:	80 93 55 08 	sts	0x0855, r24
}
     958:	08 95       	ret

0000095a <boot_FPGA>:


#define UTCA_PWRON PC4


	DDRB |= _BV(Flash_Main_SEL); //Flash_Boot_SEL PB6 output
     95a:	be 9a       	sbi	0x17, 6	; 23
	DDRC |= _BV(UTCA_PWRON); //UTCA_PWRON PC4 output
     95c:	a4 9a       	sbi	0x14, 4	; 20
	DDRG |= _BV( Main_nRST); //UTCA_PWRON PC4 output
     95e:	80 91 64 00 	lds	r24, 0x0064
     962:	82 60       	ori	r24, 0x02	; 2
     964:	80 93 64 00 	sts	0x0064, r24
	DDRG |= _BV( Flash_Boot_SEL); //UTCA_PWRON PC4 output
     968:	80 91 64 00 	lds	r24, 0x0064
     96c:	81 60       	ori	r24, 0x01	; 1
     96e:	80 93 64 00 	sts	0x0064, r24

	DDRC &= ~_BV(UTCA_ENABLE); //  UTCA_ENABLE PC5 input
     972:	a5 98       	cbi	0x14, 5	; 20
	PORTC|= _BV(UTCA_ENABLE); //   Pull-up
     974:	ad 9a       	sbi	0x15, 5	; 21


	PORTB|= _BV(Flash_Main_SEL); //Flash_Main_Sel
     976:	c6 9a       	sbi	0x18, 6	; 24
	PORTG|= _BV(Flash_Boot_SEL); //Flash_Main_Sel
     978:	80 91 65 00 	lds	r24, 0x0065
     97c:	81 60       	ori	r24, 0x01	; 1
     97e:	80 93 65 00 	sts	0x0065, r24
     982:	20 e0       	ldi	r18, 0x00	; 0
     984:	30 e0       	ldi	r19, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     986:	48 ec       	ldi	r20, 0xC8	; 200
     988:	50 e0       	ldi	r21, 0x00	; 0
     98a:	ca 01       	movw	r24, r20
     98c:	01 97       	sbiw	r24, 0x01	; 1
     98e:	f1 f7       	brne	.-4      	; 0x98c <boot_FPGA+0x32>
     990:	2f 5f       	subi	r18, 0xFF	; 255
     992:	3f 4f       	sbci	r19, 0xFF	; 255
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     994:	83 e1       	ldi	r24, 0x13	; 19
     996:	28 38       	cpi	r18, 0x88	; 136
     998:	38 07       	cpc	r19, r24
     99a:	b9 f7       	brne	.-18     	; 0x98a <boot_FPGA+0x30>



	_delay_ms(500);

	PORTC|= _BV(UTCA_PWRON); //Utca_Pwron;
     99c:	ac 9a       	sbi	0x15, 4	; 21
     99e:	20 e0       	ldi	r18, 0x00	; 0
     9a0:	30 e0       	ldi	r19, 0x00	; 0
     9a2:	48 ec       	ldi	r20, 0xC8	; 200
     9a4:	50 e0       	ldi	r21, 0x00	; 0
     9a6:	ca 01       	movw	r24, r20
     9a8:	01 97       	sbiw	r24, 0x01	; 1
     9aa:	f1 f7       	brne	.-4      	; 0x9a8 <boot_FPGA+0x4e>
     9ac:	2f 5f       	subi	r18, 0xFF	; 255
     9ae:	3f 4f       	sbci	r19, 0xFF	; 255
     9b0:	87 e2       	ldi	r24, 0x27	; 39
     9b2:	20 31       	cpi	r18, 0x10	; 16
     9b4:	38 07       	cpc	r19, r24
     9b6:	b9 f7       	brne	.-18     	; 0x9a6 <boot_FPGA+0x4c>
	_delay_ms(1000);

	while((PINC & _BV(UTCA_ENABLE))!=0);
     9b8:	9d 99       	sbic	0x13, 5	; 19
     9ba:	fe cf       	rjmp	.-4      	; 0x9b8 <boot_FPGA+0x5e>

	PORTB&= ~_BV(Flash_Main_SEL); //Flash_Main_Sel
     9bc:	c6 98       	cbi	0x18, 6	; 24
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	48 ec       	ldi	r20, 0xC8	; 200
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	ca 01       	movw	r24, r20
     9c8:	01 97       	sbiw	r24, 0x01	; 1
     9ca:	f1 f7       	brne	.-4      	; 0x9c8 <boot_FPGA+0x6e>
     9cc:	2f 5f       	subi	r18, 0xFF	; 255
     9ce:	3f 4f       	sbci	r19, 0xFF	; 255
     9d0:	83 e1       	ldi	r24, 0x13	; 19
     9d2:	28 38       	cpi	r18, 0x88	; 136
     9d4:	38 07       	cpc	r19, r24
     9d6:	b9 f7       	brne	.-18     	; 0x9c6 <boot_FPGA+0x6c>

	//PORTB&= ~_BV(Flash_Boot_SEL); //Flash_Main_Sel

	_delay_ms(500);

	PORTG|= _BV(Main_nRST);
     9d8:	80 91 65 00 	lds	r24, 0x0065
     9dc:	82 60       	ori	r24, 0x02	; 2
     9de:	80 93 65 00 	sts	0x0065, r24
     9e2:	20 e0       	ldi	r18, 0x00	; 0
     9e4:	30 e0       	ldi	r19, 0x00	; 0
     9e6:	48 ec       	ldi	r20, 0xC8	; 200
     9e8:	50 e0       	ldi	r21, 0x00	; 0
     9ea:	ca 01       	movw	r24, r20
     9ec:	01 97       	sbiw	r24, 0x01	; 1
     9ee:	f1 f7       	brne	.-4      	; 0x9ec <boot_FPGA+0x92>
     9f0:	2f 5f       	subi	r18, 0xFF	; 255
     9f2:	3f 4f       	sbci	r19, 0xFF	; 255
     9f4:	87 e2       	ldi	r24, 0x27	; 39
     9f6:	20 31       	cpi	r18, 0x10	; 16
     9f8:	38 07       	cpc	r19, r24
     9fa:	b9 f7       	brne	.-18     	; 0x9ea <boot_FPGA+0x90>

	_delay_ms(1000);

}
     9fc:	08 95       	ret

000009fe <tooglepwr>:
	return 0;
}

void tooglepwr(void)
{
	printf("\n\rtoogle_gpio %X\n\r",(PINC & _BV(UTCA_PWRON))!=0);
     9fe:	83 b3       	in	r24, 0x13	; 19
     a00:	00 d0       	rcall	.+0      	; 0xa02 <tooglepwr+0x4>
     a02:	00 d0       	rcall	.+0      	; 0xa04 <tooglepwr+0x6>
     a04:	20 e0       	ldi	r18, 0x00	; 0
     a06:	31 e0       	ldi	r19, 0x01	; 1
     a08:	ed b7       	in	r30, 0x3d	; 61
     a0a:	fe b7       	in	r31, 0x3e	; 62
     a0c:	32 83       	std	Z+2, r19	; 0x02
     a0e:	21 83       	std	Z+1, r18	; 0x01
     a10:	90 e0       	ldi	r25, 0x00	; 0
     a12:	92 95       	swap	r25
     a14:	82 95       	swap	r24
     a16:	8f 70       	andi	r24, 0x0F	; 15
     a18:	89 27       	eor	r24, r25
     a1a:	9f 70       	andi	r25, 0x0F	; 15
     a1c:	89 27       	eor	r24, r25
     a1e:	81 70       	andi	r24, 0x01	; 1
     a20:	90 70       	andi	r25, 0x00	; 0
     a22:	94 83       	std	Z+4, r25	; 0x04
     a24:	83 83       	std	Z+3, r24	; 0x03
     a26:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
	toogle_gpio(PORTC,UTCA_PWRON); //Utca_Pwron;
     a2a:	85 b3       	in	r24, 0x15	; 21
     a2c:	90 e1       	ldi	r25, 0x10	; 16
     a2e:	89 27       	eor	r24, r25
     a30:	85 bb       	out	0x15, r24	; 21
     a32:	0f 90       	pop	r0
     a34:	0f 90       	pop	r0
     a36:	0f 90       	pop	r0
     a38:	0f 90       	pop	r0

}
     a3a:	08 95       	ret

00000a3c <pwrFunction>:

void pwrFunction(void)
{
     a3c:	cf 92       	push	r12
     a3e:	df 92       	push	r13
     a40:	ef 92       	push	r14
     a42:	ff 92       	push	r15
     a44:	0f 93       	push	r16
     a46:	1f 93       	push	r17

	uint8_t dev_addr;
	uint8_t channel,ch_count;


	dev_addr=cmdlineGetArgInt(1);
     a48:	81 e0       	ldi	r24, 0x01	; 1
     a4a:	0e 94 1f 31 	call	0x623e	; 0x623e <cmdlineGetArgInt>
     a4e:	f6 2e       	mov	r15, r22
	channel=cmdlineGetArgInt(2);
     a50:	82 e0       	ldi	r24, 0x02	; 2
     a52:	0e 94 1f 31 	call	0x623e	; 0x623e <cmdlineGetArgInt>
     a56:	16 2f       	mov	r17, r22
	ch_count=cmdlineGetArgInt(3);
     a58:	83 e0       	ldi	r24, 0x03	; 3
     a5a:	0e 94 1f 31 	call	0x623e	; 0x623e <cmdlineGetArgInt>
     a5e:	06 2f       	mov	r16, r22
	//printf("pwrFunction");
	printf("send_pwr_ctrl_ch %d %d %d",dev_addr,channel,ch_count);
     a60:	8d b7       	in	r24, 0x3d	; 61
     a62:	9e b7       	in	r25, 0x3e	; 62
     a64:	08 97       	sbiw	r24, 0x08	; 8
     a66:	0f b6       	in	r0, 0x3f	; 63
     a68:	f8 94       	cli
     a6a:	9e bf       	out	0x3e, r25	; 62
     a6c:	0f be       	out	0x3f, r0	; 63
     a6e:	8d bf       	out	0x3d, r24	; 61
     a70:	ed b7       	in	r30, 0x3d	; 61
     a72:	fe b7       	in	r31, 0x3e	; 62
     a74:	31 96       	adiw	r30, 0x01	; 1
     a76:	83 e1       	ldi	r24, 0x13	; 19
     a78:	91 e0       	ldi	r25, 0x01	; 1
     a7a:	ad b7       	in	r26, 0x3d	; 61
     a7c:	be b7       	in	r27, 0x3e	; 62
     a7e:	12 96       	adiw	r26, 0x02	; 2
     a80:	9c 93       	st	X, r25
     a82:	8e 93       	st	-X, r24
     a84:	11 97       	sbiw	r26, 0x01	; 1
     a86:	f2 82       	std	Z+2, r15	; 0x02
     a88:	13 82       	std	Z+3, r1	; 0x03
     a8a:	14 83       	std	Z+4, r17	; 0x04
     a8c:	15 82       	std	Z+5, r1	; 0x05
     a8e:	06 83       	std	Z+6, r16	; 0x06
     a90:	17 82       	std	Z+7, r1	; 0x07
     a92:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>

	send_pwr_ctrl_ch(&ws,0,dev_addr,channel,ch_count,0,cmd_complete);
     a96:	8d b7       	in	r24, 0x3d	; 61
     a98:	9e b7       	in	r25, 0x3e	; 62
     a9a:	08 96       	adiw	r24, 0x08	; 8
     a9c:	0f b6       	in	r0, 0x3f	; 63
     a9e:	f8 94       	cli
     aa0:	9e bf       	out	0x3e, r25	; 62
     aa2:	0f be       	out	0x3f, r0	; 63
     aa4:	8d bf       	out	0x3d, r24	; 61
     aa6:	8f e6       	ldi	r24, 0x6F	; 111
     aa8:	97 e0       	ldi	r25, 0x07	; 7
     aaa:	60 e0       	ldi	r22, 0x00	; 0
     aac:	4f 2d       	mov	r20, r15
     aae:	21 2f       	mov	r18, r17
     ab0:	ee 24       	eor	r14, r14
     ab2:	39 e8       	ldi	r19, 0x89	; 137
     ab4:	c3 2e       	mov	r12, r19
     ab6:	38 e2       	ldi	r19, 0x28	; 40
     ab8:	d3 2e       	mov	r13, r19
     aba:	0e 94 0f 2b 	call	0x561e	; 0x561e <send_pwr_ctrl_ch>
	send_cmd=1;
     abe:	81 e0       	ldi	r24, 0x01	; 1
     ac0:	80 93 58 08 	sts	0x0858, r24

}
     ac4:	1f 91       	pop	r17
     ac6:	0f 91       	pop	r16
     ac8:	ff 90       	pop	r15
     aca:	ef 90       	pop	r14
     acc:	df 90       	pop	r13
     ace:	cf 90       	pop	r12
     ad0:	08 95       	ret

00000ad2 <main>:
}

uint8_t scl_pin,sda_pin;

int main(void)
{
     ad2:	2f 92       	push	r2
     ad4:	3f 92       	push	r3
     ad6:	4f 92       	push	r4
     ad8:	5f 92       	push	r5
     ada:	6f 92       	push	r6
     adc:	7f 92       	push	r7
     ade:	8f 92       	push	r8
     ae0:	9f 92       	push	r9
     ae2:	af 92       	push	r10
     ae4:	bf 92       	push	r11
     ae6:	cf 92       	push	r12
     ae8:	df 92       	push	r13
     aea:	ef 92       	push	r14
     aec:	ff 92       	push	r15
     aee:	0f 93       	push	r16
     af0:	1f 93       	push	r17
     af2:	df 93       	push	r29
     af4:	cf 93       	push	r28
     af6:	0f 92       	push	r0
     af8:	cd b7       	in	r28, 0x3d	; 61
     afa:	de b7       	in	r29, 0x3e	; 62


	uint16_t sample;
	uint8_t Seq;

	timerInit();
     afc:	0e 94 84 34 	call	0x6908	; 0x6908 <timerInit>

	uartInit();
     b00:	0e 94 d7 09 	call	0x13ae	; 0x13ae <uartInit>

void initLeds(void)
{


	leds[0].ddr=&DDRB;
     b04:	67 e3       	ldi	r22, 0x37	; 55
     b06:	70 e0       	ldi	r23, 0x00	; 0
     b08:	70 93 49 08 	sts	0x0849, r23
     b0c:	60 93 48 08 	sts	0x0848, r22
	leds[0].port=&PORTB;
     b10:	48 e3       	ldi	r20, 0x38	; 56
     b12:	50 e0       	ldi	r21, 0x00	; 0
     b14:	50 93 4b 08 	sts	0x084B, r21
     b18:	40 93 4a 08 	sts	0x084A, r20
	leds[0].pin=&PINB;
     b1c:	26 e3       	ldi	r18, 0x36	; 54
     b1e:	30 e0       	ldi	r19, 0x00	; 0
     b20:	30 93 4d 08 	sts	0x084D, r19
     b24:	20 93 4c 08 	sts	0x084C, r18
	leds[0].io=PB4;
     b28:	84 e0       	ldi	r24, 0x04	; 4
     b2a:	80 93 4e 08 	sts	0x084E, r24

	leds[1].ddr=&DDRB;
     b2e:	70 93 50 08 	sts	0x0850, r23
     b32:	60 93 4f 08 	sts	0x084F, r22
	leds[1].port=&PORTB;
     b36:	50 93 52 08 	sts	0x0852, r21
     b3a:	40 93 51 08 	sts	0x0851, r20
	leds[1].pin=&PINB;
     b3e:	30 93 54 08 	sts	0x0854, r19
     b42:	20 93 53 08 	sts	0x0853, r18
	leds[1].io=PB5;
     b46:	85 e0       	ldi	r24, 0x05	; 5
     b48:	80 93 55 08 	sts	0x0855, r24
	uartInit();
	initLeds();
	//set baudrate to 38.4k  -- 12
	//set baudrate to 115.2k -- 3
	//set baudrate to 230400 -- 1
	uartSetBaudRate(12);//38.4k/(8e6)/((16)*(4800))-1
     b4c:	8c e0       	ldi	r24, 0x0C	; 12
     b4e:	0e 94 ee 09 	call	0x13dc	; 0x13dc <uartSetBaudRate>



	//sei();

	fdevopen(put, get);
     b52:	82 ed       	ldi	r24, 0xD2	; 210
     b54:	99 e0       	ldi	r25, 0x09	; 9
     b56:	6e ec       	ldi	r22, 0xCE	; 206
     b58:	79 e0       	ldi	r23, 0x09	; 9
     b5a:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <fdevopen>



	printf("\x1B[2JLast Compilation %s %s\n\r",__DATE__,__TIME__);
     b5e:	00 d0       	rcall	.+0      	; 0xb60 <main+0x8e>
     b60:	00 d0       	rcall	.+0      	; 0xb62 <main+0x90>
     b62:	00 d0       	rcall	.+0      	; 0xb64 <main+0x92>
     b64:	ed b7       	in	r30, 0x3d	; 61
     b66:	fe b7       	in	r31, 0x3e	; 62
     b68:	31 96       	adiw	r30, 0x01	; 1
     b6a:	8d e2       	ldi	r24, 0x2D	; 45
     b6c:	91 e0       	ldi	r25, 0x01	; 1
     b6e:	ad b7       	in	r26, 0x3d	; 61
     b70:	be b7       	in	r27, 0x3e	; 62
     b72:	12 96       	adiw	r26, 0x02	; 2
     b74:	9c 93       	st	X, r25
     b76:	8e 93       	st	-X, r24
     b78:	11 97       	sbiw	r26, 0x01	; 1
     b7a:	8a e4       	ldi	r24, 0x4A	; 74
     b7c:	91 e0       	ldi	r25, 0x01	; 1
     b7e:	93 83       	std	Z+3, r25	; 0x03
     b80:	82 83       	std	Z+2, r24	; 0x02
     b82:	86 e5       	ldi	r24, 0x56	; 86
     b84:	91 e0       	ldi	r25, 0x01	; 1
     b86:	95 83       	std	Z+5, r25	; 0x05
     b88:	84 83       	std	Z+4, r24	; 0x04
     b8a:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>

	printfr(PSTR("Houston, we have take off! i2csw ipmi prot\n\r"));
     b8e:	ed b7       	in	r30, 0x3d	; 61
     b90:	fe b7       	in	r31, 0x3e	; 62
     b92:	36 96       	adiw	r30, 0x06	; 6
     b94:	0f b6       	in	r0, 0x3f	; 63
     b96:	f8 94       	cli
     b98:	fe bf       	out	0x3e, r31	; 62
     b9a:	0f be       	out	0x3f, r0	; 63
     b9c:	ed bf       	out	0x3d, r30	; 61
     b9e:	8b ee       	ldi	r24, 0xEB	; 235
     ba0:	90 e0       	ldi	r25, 0x00	; 0
     ba2:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>


	sbi(*leds[0].ddr,leds[0].io); //  Output
     ba6:	e0 91 48 08 	lds	r30, 0x0848
     baa:	f0 91 49 08 	lds	r31, 0x0849
     bae:	40 81       	ld	r20, Z
     bb0:	80 91 4e 08 	lds	r24, 0x084E
     bb4:	21 e0       	ldi	r18, 0x01	; 1
     bb6:	30 e0       	ldi	r19, 0x00	; 0
     bb8:	b9 01       	movw	r22, r18
     bba:	02 c0       	rjmp	.+4      	; 0xbc0 <main+0xee>
     bbc:	66 0f       	add	r22, r22
     bbe:	77 1f       	adc	r23, r23
     bc0:	8a 95       	dec	r24
     bc2:	e2 f7       	brpl	.-8      	; 0xbbc <main+0xea>
     bc4:	46 2b       	or	r20, r22
     bc6:	40 83       	st	Z, r20

	sbi(*leds[1].ddr,leds[1].io); //  Output
     bc8:	e0 91 4f 08 	lds	r30, 0x084F
     bcc:	f0 91 50 08 	lds	r31, 0x0850
     bd0:	40 81       	ld	r20, Z
     bd2:	80 91 55 08 	lds	r24, 0x0855
     bd6:	d9 01       	movw	r26, r18
     bd8:	02 c0       	rjmp	.+4      	; 0xbde <main+0x10c>
     bda:	aa 0f       	add	r26, r26
     bdc:	bb 1f       	adc	r27, r27
     bde:	8a 95       	dec	r24
     be0:	e2 f7       	brpl	.-8      	; 0xbda <main+0x108>
     be2:	4a 2b       	or	r20, r26
     be4:	40 83       	st	Z, r20

	sbi(*leds[0].port,leds[0].io); //  Output
     be6:	e0 91 4a 08 	lds	r30, 0x084A
     bea:	f0 91 4b 08 	lds	r31, 0x084B
     bee:	40 81       	ld	r20, Z
     bf0:	80 91 4e 08 	lds	r24, 0x084E
     bf4:	b9 01       	movw	r22, r18
     bf6:	02 c0       	rjmp	.+4      	; 0xbfc <main+0x12a>
     bf8:	66 0f       	add	r22, r22
     bfa:	77 1f       	adc	r23, r23
     bfc:	8a 95       	dec	r24
     bfe:	e2 f7       	brpl	.-8      	; 0xbf8 <main+0x126>
     c00:	46 2b       	or	r20, r22
     c02:	40 83       	st	Z, r20

	cbi(*leds[1].port,leds[1].io); //  Output
     c04:	e0 91 51 08 	lds	r30, 0x0851
     c08:	f0 91 52 08 	lds	r31, 0x0852
     c0c:	90 81       	ld	r25, Z
     c0e:	80 91 55 08 	lds	r24, 0x0855
     c12:	02 c0       	rjmp	.+4      	; 0xc18 <main+0x146>
     c14:	22 0f       	add	r18, r18
     c16:	33 1f       	adc	r19, r19
     c18:	8a 95       	dec	r24
     c1a:	e2 f7       	brpl	.-8      	; 0xc14 <main+0x142>
     c1c:	20 95       	com	r18
     c1e:	29 23       	and	r18, r25
     c20:	20 83       	st	Z, r18
     c22:	12 e0       	ldi	r17, 0x02	; 2
     c24:	0f e5       	ldi	r16, 0x5F	; 95
     c26:	c0 2e       	mov	r12, r16
     c28:	01 e0       	ldi	r16, 0x01	; 1
     c2a:	d0 2e       	mov	r13, r16
     c2c:	b8 ec       	ldi	r27, 0xC8	; 200
     c2e:	eb 2e       	mov	r14, r27
     c30:	f1 2c       	mov	r15, r1

	delay=3;
	sample=0;

	while(delay--)
     c32:	80 e0       	ldi	r24, 0x00	; 0
     c34:	90 e0       	ldi	r25, 0x00	; 0
     c36:	f7 01       	movw	r30, r14
     c38:	31 97       	sbiw	r30, 0x01	; 1
     c3a:	f1 f7       	brne	.-4      	; 0xc38 <main+0x166>
     c3c:	01 96       	adiw	r24, 0x01	; 1
     c3e:	77 e2       	ldi	r23, 0x27	; 39
     c40:	80 31       	cpi	r24, 0x10	; 16
     c42:	97 07       	cpc	r25, r23
     c44:	c1 f7       	brne	.-16     	; 0xc36 <main+0x164>
	{
		_delay_ms(1000);
	    printf("Press F2 for bootloader %02d sec\r",delay);// F1 = 0x1B 0x4f 0x50
     c46:	00 d0       	rcall	.+0      	; 0xc48 <main+0x176>
     c48:	00 d0       	rcall	.+0      	; 0xc4a <main+0x178>
     c4a:	ed b7       	in	r30, 0x3d	; 61
     c4c:	fe b7       	in	r31, 0x3e	; 62
     c4e:	31 96       	adiw	r30, 0x01	; 1
     c50:	ad b7       	in	r26, 0x3d	; 61
     c52:	be b7       	in	r27, 0x3e	; 62
     c54:	12 96       	adiw	r26, 0x02	; 2
     c56:	dc 92       	st	X, r13
     c58:	ce 92       	st	-X, r12
     c5a:	11 97       	sbiw	r26, 0x01	; 1
     c5c:	12 83       	std	Z+2, r17	; 0x02
     c5e:	13 82       	std	Z+3, r1	; 0x03
     c60:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
	cbi(*leds[1].port,leds[1].io); //  Output

	delay=3;
	sample=0;

	while(delay--)
     c64:	0f 90       	pop	r0
     c66:	0f 90       	pop	r0
     c68:	0f 90       	pop	r0
     c6a:	0f 90       	pop	r0
     c6c:	11 23       	and	r17, r17
     c6e:	11 f0       	breq	.+4      	; 0xc74 <main+0x1a2>
     c70:	11 50       	subi	r17, 0x01	; 1
     c72:	df cf       	rjmp	.-66     	; 0xc32 <main+0x160>
		_delay_ms(1000);
	    printf("Press F2 for bootloader %02d sec\r",delay);// F1 = 0x1B 0x4f 0x50
	                                                       // F2 = 0x1B 0x4f 0x51
	}

	printfr(PSTR("\nMain Flash Booting\n\r"));
     c74:	85 ed       	ldi	r24, 0xD5	; 213
     c76:	90 e0       	ldi	r25, 0x00	; 0
     c78:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
	boot_FPGA();
     c7c:	0e 94 ad 04 	call	0x95a	; 0x95a <boot_FPGA>
     c80:	80 e0       	ldi	r24, 0x00	; 0
     c82:	90 e0       	ldi	r25, 0x00	; 0
     c84:	28 ec       	ldi	r18, 0xC8	; 200
     c86:	30 e0       	ldi	r19, 0x00	; 0
     c88:	f9 01       	movw	r30, r18
     c8a:	31 97       	sbiw	r30, 0x01	; 1
     c8c:	f1 f7       	brne	.-4      	; 0xc8a <main+0x1b8>
     c8e:	01 96       	adiw	r24, 0x01	; 1
     c90:	b7 e2       	ldi	r27, 0x27	; 39
     c92:	80 31       	cpi	r24, 0x10	; 16
     c94:	9b 07       	cpc	r25, r27
     c96:	c1 f7       	brne	.-16     	; 0xc88 <main+0x1b6>

	_delay_ms(1000);

	printfr(PSTR("I2C Software\r"));
     c98:	87 ec       	ldi	r24, 0xC7	; 199
     c9a:	90 e0       	ldi	r25, 0x00	; 0
     c9c:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
	ws_init();
     ca0:	0e 94 d8 2d 	call	0x5bb0	; 0x5bb0 <ws_init>
	i2c_bus_init();
     ca4:	0e 94 1b 10 	call	0x2036	; 0x2036 <i2c_bus_init>
	i=0;
    Seq=0;

    cmdlineAddCommand("help",		helpFunction);
     ca8:	81 e8       	ldi	r24, 0x81	; 129
     caa:	91 e0       	ldi	r25, 0x01	; 1
     cac:	6f e7       	ldi	r22, 0x7F	; 127
     cae:	70 e3       	ldi	r23, 0x30	; 48
     cb0:	0e 94 00 31 	call	0x6200	; 0x6200 <cmdlineAddCommand>
    cmdlineAddCommand("pwr",		pwrFunction);
     cb4:	86 e8       	ldi	r24, 0x86	; 134
     cb6:	91 e0       	ldi	r25, 0x01	; 1
     cb8:	6e e1       	ldi	r22, 0x1E	; 30
     cba:	75 e0       	ldi	r23, 0x05	; 5
     cbc:	0e 94 00 31 	call	0x6200	; 0x6200 <cmdlineAddCommand>
    cmdlineAddCommand("send_fru",		helpFunction);
     cc0:	8a e8       	ldi	r24, 0x8A	; 138
     cc2:	91 e0       	ldi	r25, 0x01	; 1
     cc4:	6f e7       	ldi	r22, 0x7F	; 127
     cc6:	70 e3       	ldi	r23, 0x30	; 48
     cc8:	0e 94 00 31 	call	0x6200	; 0x6200 <cmdlineAddCommand>
    cmdlineAddCommand("toogle_pwr",		tooglepwr);
     ccc:	83 e9       	ldi	r24, 0x93	; 147
     cce:	91 e0       	ldi	r25, 0x01	; 1
     cd0:	6f ef       	ldi	r22, 0xFF	; 255
     cd2:	74 e0       	ldi	r23, 0x04	; 4
     cd4:	0e 94 00 31 	call	0x6200	; 0x6200 <cmdlineAddCommand>

    printfr(PSTR("IPMI Initialization\n\r"));
     cd8:	81 eb       	ldi	r24, 0xB1	; 177
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
     ce0:	80 e0       	ldi	r24, 0x00	; 0
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	28 ec       	ldi	r18, 0xC8	; 200
     ce6:	30 e0       	ldi	r19, 0x00	; 0
     ce8:	f9 01       	movw	r30, r18
     cea:	31 97       	sbiw	r30, 0x01	; 1
     cec:	f1 f7       	brne	.-4      	; 0xcea <main+0x218>
     cee:	01 96       	adiw	r24, 0x01	; 1
     cf0:	ee e4       	ldi	r30, 0x4E	; 78
     cf2:	80 32       	cpi	r24, 0x20	; 32
     cf4:	9e 07       	cpc	r25, r30
     cf6:	c1 f7       	brne	.-16     	; 0xce8 <main+0x216>
  //  IMPI_ADDR[0]=0x00;
    _delay_ms(2000);

    printf("Enable Interrupts\n\r");
     cf8:	00 d0       	rcall	.+0      	; 0xcfa <main+0x228>
     cfa:	8e e9       	ldi	r24, 0x9E	; 158
     cfc:	91 e0       	ldi	r25, 0x01	; 1
     cfe:	ad b7       	in	r26, 0x3d	; 61
     d00:	be b7       	in	r27, 0x3e	; 62
     d02:	12 96       	adiw	r26, 0x02	; 2
     d04:	9c 93       	st	X, r25
     d06:	8e 93       	st	-X, r24
     d08:	11 97       	sbiw	r26, 0x01	; 1
     d0a:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    sei();
     d0e:	78 94       	sei


    printf("Module Init\n\r");
     d10:	82 eb       	ldi	r24, 0xB2	; 178
     d12:	91 e0       	ldi	r25, 0x01	; 1
     d14:	ed b7       	in	r30, 0x3d	; 61
     d16:	fe b7       	in	r31, 0x3e	; 62
     d18:	92 83       	std	Z+2, r25	; 0x02
     d1a:	81 83       	std	Z+1, r24	; 0x01
     d1c:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    module_init();
     d20:	0f 90       	pop	r0
     d22:	0f 90       	pop	r0
     d24:	0e 94 ca 2d 	call	0x5b94	; 0x5b94 <module_init>
	while(1)
	{

		fflush( stdin );
		sample++;
		toogle_gpio(*leds[1].port,leds[1].io );
     d28:	e0 91 51 08 	lds	r30, 0x0851
     d2c:	f0 91 52 08 	lds	r31, 0x0852
     d30:	40 81       	ld	r20, Z
     d32:	80 91 55 08 	lds	r24, 0x0855
     d36:	21 e0       	ldi	r18, 0x01	; 1
     d38:	30 e0       	ldi	r19, 0x00	; 0
     d3a:	b9 01       	movw	r22, r18
     d3c:	02 c0       	rjmp	.+4      	; 0xd42 <main+0x270>
     d3e:	66 0f       	add	r22, r22
     d40:	77 1f       	adc	r23, r23
     d42:	8a 95       	dec	r24
     d44:	e2 f7       	brpl	.-8      	; 0xd3e <main+0x26c>
     d46:	46 27       	eor	r20, r22
     d48:	40 83       	st	Z, r20
		toogle_gpio(*leds[0].port,leds[0].io );
     d4a:	e0 91 4a 08 	lds	r30, 0x084A
     d4e:	f0 91 4b 08 	lds	r31, 0x084B
     d52:	80 81       	ld	r24, Z
     d54:	90 91 4e 08 	lds	r25, 0x084E
     d58:	02 c0       	rjmp	.+4      	; 0xd5e <main+0x28c>
     d5a:	22 0f       	add	r18, r18
     d5c:	33 1f       	adc	r19, r19
     d5e:	9a 95       	dec	r25
     d60:	e2 f7       	brpl	.-8      	; 0xd5a <main+0x288>
     d62:	82 27       	eor	r24, r18
     d64:	80 83       	st	Z, r24
     d66:	a0 ec       	ldi	r26, 0xC0	; 192
     d68:	ca 2e       	mov	r12, r26
     d6a:	a1 e0       	ldi	r26, 0x01	; 1
     d6c:	da 2e       	mov	r13, r26
     d6e:	f5 ed       	ldi	r31, 0xD5	; 213
     d70:	ef 2e       	mov	r14, r31
     d72:	f1 e0       	ldi	r31, 0x01	; 1
     d74:	ff 2e       	mov	r15, r31
     d76:	ee ed       	ldi	r30, 0xDE	; 222
     d78:	ae 2e       	mov	r10, r30
     d7a:	e1 e0       	ldi	r30, 0x01	; 1
     d7c:	be 2e       	mov	r11, r30
     d7e:	70 e0       	ldi	r23, 0x00	; 0
     d80:	87 2e       	mov	r8, r23
     d82:	72 e0       	ldi	r23, 0x02	; 2
     d84:	97 2e       	mov	r9, r23
     d86:	61 e2       	ldi	r22, 0x21	; 33
     d88:	66 2e       	mov	r6, r22
     d8a:	62 e0       	ldi	r22, 0x02	; 2
     d8c:	76 2e       	mov	r7, r22
     d8e:	55 e3       	ldi	r21, 0x35	; 53
     d90:	45 2e       	mov	r4, r21
     d92:	52 e0       	ldi	r21, 0x02	; 2
     d94:	55 2e       	mov	r5, r21
     d96:	4e e4       	ldi	r20, 0x4E	; 78
     d98:	24 2e       	mov	r2, r20
     d9a:	42 e0       	ldi	r20, 0x02	; 2
     d9c:	34 2e       	mov	r3, r20

new_tras:	ret=i2c_Send(getBus(I2C_IPMB0_A),wsp->pkt_out[0],wsp->len_out, &wsp->pkt_out[1]);

			if(ret==0)
			{
				printf("\n\r0x%02Xh: Nack: %03d \n\r",wsp->pkt_out[0], ret);
     d9e:	c2 01       	movw	r24, r4
     da0:	04 2d       	mov	r16, r4
     da2:	99 83       	std	Y+1, r25	; 0x01


		//ret=i2cMasterReceive(IMPI_ADDR[0],localTxBufferLength, localTxBuffer,0x10,localRxBuffer);
begin_loop:

		printfr(PSTR("\n\rpolling I2C\n\r"));
     da4:	8c e8       	ldi	r24, 0x8C	; 140
     da6:	90 e0       	ldi	r25, 0x00	; 0
     da8:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>


		wsp=&ws;
     dac:	6f e6       	ldi	r22, 0x6F	; 111
     dae:	77 e0       	ldi	r23, 0x07	; 7
     db0:	70 93 57 08 	sts	0x0857, r23
     db4:	60 93 56 08 	sts	0x0856, r22

#define SLAVE_I2C

#define NR_ATTEMPS   65000
#ifdef SLAVE_I2C
		ws.delivery_attempts=0;
     db8:	10 92 89 07 	sts	0x0789, r1
     dbc:	10 92 8a 07 	sts	0x078A, r1
     dc0:	10 92 8b 07 	sts	0x078B, r1
     dc4:	10 92 8c 07 	sts	0x078C, r1
#define SDAPORT SDAPORT_A

#define SCLPIN SCLPIN_A
#define SCLPORT SCLPORT_A

		wsp=IPMB0_A_READ(getBus(I2C_IPMB0_A));
     dc8:	81 e0       	ldi	r24, 0x01	; 1
     dca:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
     dce:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <IPMB0_A_READ>
     dd2:	dc 01       	movw	r26, r24
     dd4:	90 93 57 08 	sts	0x0857, r25
     dd8:	80 93 56 08 	sts	0x0856, r24

     	if (wsp==0)
     ddc:	00 97       	sbiw	r24, 0x00	; 0
     dde:	09 f4       	brne	.+2      	; 0xde2 <main+0x310>
     de0:	27 c2       	rjmp	.+1102   	; 0x1230 <__stack+0x131>
			 goto ret_start;


		printf("\n\rIN LEN: 0x%02X - ",wsp->len_in);
     de2:	00 d0       	rcall	.+0      	; 0xde4 <main+0x312>
     de4:	00 d0       	rcall	.+0      	; 0xde6 <main+0x314>
     de6:	2d b7       	in	r18, 0x3d	; 61
     de8:	3e b7       	in	r19, 0x3e	; 62
     dea:	2f 5f       	subi	r18, 0xFF	; 255
     dec:	3f 4f       	sbci	r19, 0xFF	; 255
     dee:	ed b7       	in	r30, 0x3d	; 61
     df0:	fe b7       	in	r31, 0x3e	; 62
     df2:	72 82       	std	Z+2, r7	; 0x02
     df4:	61 82       	std	Z+1, r6	; 0x01
     df6:	14 96       	adiw	r26, 0x04	; 4
     df8:	8c 91       	ld	r24, X
     dfa:	d9 01       	movw	r26, r18
     dfc:	12 96       	adiw	r26, 0x02	; 2
     dfe:	8c 93       	st	X, r24
     e00:	12 97       	sbiw	r26, 0x02	; 2
     e02:	13 96       	adiw	r26, 0x03	; 3
     e04:	1c 92       	st	X, r1
     e06:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
		for(i=0;i<wsp->len_in;i++)
     e0a:	a0 91 56 08 	lds	r26, 0x0856
     e0e:	b0 91 57 08 	lds	r27, 0x0857
     e12:	0f 90       	pop	r0
     e14:	0f 90       	pop	r0
     e16:	0f 90       	pop	r0
     e18:	0f 90       	pop	r0
     e1a:	14 96       	adiw	r26, 0x04	; 4
     e1c:	8c 91       	ld	r24, X
     e1e:	14 97       	sbiw	r26, 0x04	; 4
     e20:	88 23       	and	r24, r24
     e22:	29 f1       	breq	.+74     	; 0xe6e <main+0x39c>
     e24:	10 e0       	ldi	r17, 0x00	; 0
		{
			printf(" 0x%02X ",wsp->pkt_in[i]);
     e26:	00 d0       	rcall	.+0      	; 0xe28 <main+0x356>
     e28:	00 d0       	rcall	.+0      	; 0xe2a <main+0x358>
     e2a:	2d b7       	in	r18, 0x3d	; 61
     e2c:	3e b7       	in	r19, 0x3e	; 62
     e2e:	2f 5f       	subi	r18, 0xFF	; 255
     e30:	3f 4f       	sbci	r19, 0xFF	; 255
     e32:	ed b7       	in	r30, 0x3d	; 61
     e34:	fe b7       	in	r31, 0x3e	; 62
     e36:	f2 82       	std	Z+2, r15	; 0x02
     e38:	e1 82       	std	Z+1, r14	; 0x01
     e3a:	a1 0f       	add	r26, r17
     e3c:	b1 1d       	adc	r27, r1
     e3e:	d4 96       	adiw	r26, 0x34	; 52
     e40:	8c 91       	ld	r24, X
     e42:	d9 01       	movw	r26, r18
     e44:	12 96       	adiw	r26, 0x02	; 2
     e46:	8c 93       	st	X, r24
     e48:	12 97       	sbiw	r26, 0x02	; 2
     e4a:	13 96       	adiw	r26, 0x03	; 3
     e4c:	1c 92       	st	X, r1
     e4e:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
     	if (wsp==0)
			 goto ret_start;


		printf("\n\rIN LEN: 0x%02X - ",wsp->len_in);
		for(i=0;i<wsp->len_in;i++)
     e52:	1f 5f       	subi	r17, 0xFF	; 255
     e54:	a0 91 56 08 	lds	r26, 0x0856
     e58:	b0 91 57 08 	lds	r27, 0x0857
     e5c:	0f 90       	pop	r0
     e5e:	0f 90       	pop	r0
     e60:	0f 90       	pop	r0
     e62:	0f 90       	pop	r0
     e64:	14 96       	adiw	r26, 0x04	; 4
     e66:	8c 91       	ld	r24, X
     e68:	14 97       	sbiw	r26, 0x04	; 4
     e6a:	18 17       	cp	r17, r24
     e6c:	e0 f2       	brcs	.-72     	; 0xe26 <main+0x354>
		{
			printf(" 0x%02X ",wsp->pkt_in[i]);
		}


	   ipmi_process_pkt(wsp);
     e6e:	cd 01       	movw	r24, r26
     e70:	0e 94 2c 23 	call	0x4658	; 0x4658 <ipmi_process_pkt>

	   if (wsp->ws_state==WS_ACTIVE_MASTER_WRITE)//we have a response here!
     e74:	e0 91 56 08 	lds	r30, 0x0856
     e78:	f0 91 57 08 	lds	r31, 0x0857
     e7c:	80 81       	ld	r24, Z
     e7e:	91 81       	ldd	r25, Z+1	; 0x01
     e80:	05 97       	sbiw	r24, 0x05	; 5
     e82:	09 f0       	breq	.+2      	; 0xe86 <main+0x3b4>
     e84:	8f cf       	rjmp	.-226    	; 0xda4 <main+0x2d2>
	   {


			uint8_t retries=0;

new_tras:	ret=i2c_Send(getBus(I2C_IPMB0_A),wsp->pkt_out[0],wsp->len_out, &wsp->pkt_out[1]);
     e86:	81 e0       	ldi	r24, 0x01	; 1
     e88:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
     e8c:	e0 91 56 08 	lds	r30, 0x0856
     e90:	f0 91 57 08 	lds	r31, 0x0857
     e94:	df 01       	movw	r26, r30
     e96:	ac 5a       	subi	r26, 0xAC	; 172
     e98:	bf 4f       	sbci	r27, 0xFF	; 255
     e9a:	6c 91       	ld	r22, X
     e9c:	45 81       	ldd	r20, Z+5	; 0x05
     e9e:	eb 5a       	subi	r30, 0xAB	; 171
     ea0:	ff 4f       	sbci	r31, 0xFF	; 255
     ea2:	9f 01       	movw	r18, r30
     ea4:	0e 94 4d 11 	call	0x229a	; 0x229a <i2c_Send>
     ea8:	98 2f       	mov	r25, r24

			if(ret==0)
     eaa:	88 23       	and	r24, r24
     eac:	09 f0       	breq	.+2      	; 0xeb0 <main+0x3de>
     eae:	69 c2       	rjmp	.+1234   	; 0x1382 <__stack+0x283>
			{
				printf("\n\r0x%02Xh: Nack: %03d \n\r",wsp->pkt_out[0], ret);
     eb0:	00 d0       	rcall	.+0      	; 0xeb2 <main+0x3e0>
     eb2:	00 d0       	rcall	.+0      	; 0xeb4 <main+0x3e2>
     eb4:	00 d0       	rcall	.+0      	; 0xeb6 <main+0x3e4>
     eb6:	ad b7       	in	r26, 0x3d	; 61
     eb8:	be b7       	in	r27, 0x3e	; 62
     eba:	11 96       	adiw	r26, 0x01	; 1
     ebc:	ed b7       	in	r30, 0x3d	; 61
     ebe:	fe b7       	in	r31, 0x3e	; 62
     ec0:	52 82       	std	Z+2, r5	; 0x02
     ec2:	41 82       	std	Z+1, r4	; 0x01
     ec4:	e0 91 56 08 	lds	r30, 0x0856
     ec8:	f0 91 57 08 	lds	r31, 0x0857
     ecc:	ec 5a       	subi	r30, 0xAC	; 172
     ece:	ff 4f       	sbci	r31, 0xFF	; 255
     ed0:	80 81       	ld	r24, Z
     ed2:	12 96       	adiw	r26, 0x02	; 2
     ed4:	8c 93       	st	X, r24
     ed6:	12 97       	sbiw	r26, 0x02	; 2
     ed8:	13 96       	adiw	r26, 0x03	; 3
     eda:	1c 92       	st	X, r1
     edc:	13 97       	sbiw	r26, 0x03	; 3
     ede:	15 96       	adiw	r26, 0x05	; 5
     ee0:	1c 92       	st	X, r1
     ee2:	1e 92       	st	-X, r1
     ee4:	14 97       	sbiw	r26, 0x04	; 4
     ee6:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
	   {


			uint8_t retries=0;

new_tras:	ret=i2c_Send(getBus(I2C_IPMB0_A),wsp->pkt_out[0],wsp->len_out, &wsp->pkt_out[1]);
     eea:	6d b7       	in	r22, 0x3d	; 61
     eec:	7e b7       	in	r23, 0x3e	; 62
     eee:	6a 5f       	subi	r22, 0xFA	; 250
     ef0:	7f 4f       	sbci	r23, 0xFF	; 255
     ef2:	0f b6       	in	r0, 0x3f	; 63
     ef4:	f8 94       	cli
     ef6:	7e bf       	out	0x3e, r23	; 62
     ef8:	0f be       	out	0x3f, r0	; 63
     efa:	6d bf       	out	0x3d, r22	; 61
     efc:	81 e0       	ldi	r24, 0x01	; 1
     efe:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
     f02:	e0 91 56 08 	lds	r30, 0x0856
     f06:	f0 91 57 08 	lds	r31, 0x0857
     f0a:	df 01       	movw	r26, r30
     f0c:	ac 5a       	subi	r26, 0xAC	; 172
     f0e:	bf 4f       	sbci	r27, 0xFF	; 255
     f10:	6c 91       	ld	r22, X
     f12:	45 81       	ldd	r20, Z+5	; 0x05
     f14:	eb 5a       	subi	r30, 0xAB	; 171
     f16:	ff 4f       	sbci	r31, 0xFF	; 255
     f18:	9f 01       	movw	r18, r30
     f1a:	0e 94 4d 11 	call	0x229a	; 0x229a <i2c_Send>
     f1e:	98 2f       	mov	r25, r24

			if(ret==0)
     f20:	88 23       	and	r24, r24
     f22:	09 f0       	breq	.+2      	; 0xf26 <main+0x454>
     f24:	2e c2       	rjmp	.+1116   	; 0x1382 <__stack+0x283>
			{
				printf("\n\r0x%02Xh: Nack: %03d \n\r",wsp->pkt_out[0], ret);
     f26:	00 d0       	rcall	.+0      	; 0xf28 <main+0x456>
     f28:	00 d0       	rcall	.+0      	; 0xf2a <main+0x458>
     f2a:	00 d0       	rcall	.+0      	; 0xf2c <main+0x45a>
     f2c:	ad b7       	in	r26, 0x3d	; 61
     f2e:	be b7       	in	r27, 0x3e	; 62
     f30:	11 96       	adiw	r26, 0x01	; 1
     f32:	ed b7       	in	r30, 0x3d	; 61
     f34:	fe b7       	in	r31, 0x3e	; 62
     f36:	01 83       	std	Z+1, r16	; 0x01
     f38:	29 81       	ldd	r18, Y+1	; 0x01
     f3a:	22 83       	std	Z+2, r18	; 0x02
     f3c:	e0 91 56 08 	lds	r30, 0x0856
     f40:	f0 91 57 08 	lds	r31, 0x0857
     f44:	ec 5a       	subi	r30, 0xAC	; 172
     f46:	ff 4f       	sbci	r31, 0xFF	; 255
     f48:	80 81       	ld	r24, Z
     f4a:	12 96       	adiw	r26, 0x02	; 2
     f4c:	8c 93       	st	X, r24
     f4e:	12 97       	sbiw	r26, 0x02	; 2
     f50:	13 96       	adiw	r26, 0x03	; 3
     f52:	1c 92       	st	X, r1
     f54:	13 97       	sbiw	r26, 0x03	; 3
     f56:	15 96       	adiw	r26, 0x05	; 5
     f58:	1c 92       	st	X, r1
     f5a:	1e 92       	st	-X, r1
     f5c:	14 97       	sbiw	r26, 0x04	; 4
     f5e:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
	   {


			uint8_t retries=0;

new_tras:	ret=i2c_Send(getBus(I2C_IPMB0_A),wsp->pkt_out[0],wsp->len_out, &wsp->pkt_out[1]);
     f62:	6d b7       	in	r22, 0x3d	; 61
     f64:	7e b7       	in	r23, 0x3e	; 62
     f66:	6a 5f       	subi	r22, 0xFA	; 250
     f68:	7f 4f       	sbci	r23, 0xFF	; 255
     f6a:	0f b6       	in	r0, 0x3f	; 63
     f6c:	f8 94       	cli
     f6e:	7e bf       	out	0x3e, r23	; 62
     f70:	0f be       	out	0x3f, r0	; 63
     f72:	6d bf       	out	0x3d, r22	; 61
     f74:	81 e0       	ldi	r24, 0x01	; 1
     f76:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
     f7a:	e0 91 56 08 	lds	r30, 0x0856
     f7e:	f0 91 57 08 	lds	r31, 0x0857
     f82:	df 01       	movw	r26, r30
     f84:	ac 5a       	subi	r26, 0xAC	; 172
     f86:	bf 4f       	sbci	r27, 0xFF	; 255
     f88:	6c 91       	ld	r22, X
     f8a:	45 81       	ldd	r20, Z+5	; 0x05
     f8c:	eb 5a       	subi	r30, 0xAB	; 171
     f8e:	ff 4f       	sbci	r31, 0xFF	; 255
     f90:	9f 01       	movw	r18, r30
     f92:	0e 94 4d 11 	call	0x229a	; 0x229a <i2c_Send>
     f96:	98 2f       	mov	r25, r24

			if(ret==0)
     f98:	88 23       	and	r24, r24
     f9a:	09 f0       	breq	.+2      	; 0xf9e <main+0x4cc>
     f9c:	f2 c1       	rjmp	.+996    	; 0x1382 <__stack+0x283>
			{
				printf("\n\r0x%02Xh: Nack: %03d \n\r",wsp->pkt_out[0], ret);
     f9e:	00 d0       	rcall	.+0      	; 0xfa0 <main+0x4ce>
     fa0:	00 d0       	rcall	.+0      	; 0xfa2 <main+0x4d0>
     fa2:	00 d0       	rcall	.+0      	; 0xfa4 <main+0x4d2>
     fa4:	ad b7       	in	r26, 0x3d	; 61
     fa6:	be b7       	in	r27, 0x3e	; 62
     fa8:	11 96       	adiw	r26, 0x01	; 1
     faa:	ed b7       	in	r30, 0x3d	; 61
     fac:	fe b7       	in	r31, 0x3e	; 62
     fae:	52 82       	std	Z+2, r5	; 0x02
     fb0:	41 82       	std	Z+1, r4	; 0x01
     fb2:	e0 91 56 08 	lds	r30, 0x0856
     fb6:	f0 91 57 08 	lds	r31, 0x0857
     fba:	ec 5a       	subi	r30, 0xAC	; 172
     fbc:	ff 4f       	sbci	r31, 0xFF	; 255
     fbe:	80 81       	ld	r24, Z
     fc0:	12 96       	adiw	r26, 0x02	; 2
     fc2:	8c 93       	st	X, r24
     fc4:	12 97       	sbiw	r26, 0x02	; 2
     fc6:	13 96       	adiw	r26, 0x03	; 3
     fc8:	1c 92       	st	X, r1
     fca:	13 97       	sbiw	r26, 0x03	; 3
     fcc:	15 96       	adiw	r26, 0x05	; 5
     fce:	1c 92       	st	X, r1
     fd0:	1e 92       	st	-X, r1
     fd2:	14 97       	sbiw	r26, 0x04	; 4
     fd4:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
	   {


			uint8_t retries=0;

new_tras:	ret=i2c_Send(getBus(I2C_IPMB0_A),wsp->pkt_out[0],wsp->len_out, &wsp->pkt_out[1]);
     fd8:	6d b7       	in	r22, 0x3d	; 61
     fda:	7e b7       	in	r23, 0x3e	; 62
     fdc:	6a 5f       	subi	r22, 0xFA	; 250
     fde:	7f 4f       	sbci	r23, 0xFF	; 255
     fe0:	0f b6       	in	r0, 0x3f	; 63
     fe2:	f8 94       	cli
     fe4:	7e bf       	out	0x3e, r23	; 62
     fe6:	0f be       	out	0x3f, r0	; 63
     fe8:	6d bf       	out	0x3d, r22	; 61
     fea:	81 e0       	ldi	r24, 0x01	; 1
     fec:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
     ff0:	e0 91 56 08 	lds	r30, 0x0856
     ff4:	f0 91 57 08 	lds	r31, 0x0857
     ff8:	df 01       	movw	r26, r30
     ffa:	ac 5a       	subi	r26, 0xAC	; 172
     ffc:	bf 4f       	sbci	r27, 0xFF	; 255
     ffe:	6c 91       	ld	r22, X
    1000:	45 81       	ldd	r20, Z+5	; 0x05
    1002:	eb 5a       	subi	r30, 0xAB	; 171
    1004:	ff 4f       	sbci	r31, 0xFF	; 255
    1006:	9f 01       	movw	r18, r30
    1008:	0e 94 4d 11 	call	0x229a	; 0x229a <i2c_Send>
    100c:	98 2f       	mov	r25, r24

			if(ret==0)
    100e:	88 23       	and	r24, r24
    1010:	09 f0       	breq	.+2      	; 0x1014 <main+0x542>
    1012:	b7 c1       	rjmp	.+878    	; 0x1382 <__stack+0x283>
			{
				printf("\n\r0x%02Xh: Nack: %03d \n\r",wsp->pkt_out[0], ret);
    1014:	00 d0       	rcall	.+0      	; 0x1016 <main+0x544>
    1016:	00 d0       	rcall	.+0      	; 0x1018 <main+0x546>
    1018:	00 d0       	rcall	.+0      	; 0x101a <main+0x548>
    101a:	ad b7       	in	r26, 0x3d	; 61
    101c:	be b7       	in	r27, 0x3e	; 62
    101e:	11 96       	adiw	r26, 0x01	; 1
    1020:	ed b7       	in	r30, 0x3d	; 61
    1022:	fe b7       	in	r31, 0x3e	; 62
    1024:	52 82       	std	Z+2, r5	; 0x02
    1026:	41 82       	std	Z+1, r4	; 0x01
    1028:	e0 91 56 08 	lds	r30, 0x0856
    102c:	f0 91 57 08 	lds	r31, 0x0857
    1030:	ec 5a       	subi	r30, 0xAC	; 172
    1032:	ff 4f       	sbci	r31, 0xFF	; 255
    1034:	80 81       	ld	r24, Z
    1036:	12 96       	adiw	r26, 0x02	; 2
    1038:	8c 93       	st	X, r24
    103a:	12 97       	sbiw	r26, 0x02	; 2
    103c:	13 96       	adiw	r26, 0x03	; 3
    103e:	1c 92       	st	X, r1
    1040:	13 97       	sbiw	r26, 0x03	; 3
    1042:	15 96       	adiw	r26, 0x05	; 5
    1044:	1c 92       	st	X, r1
    1046:	1e 92       	st	-X, r1
    1048:	14 97       	sbiw	r26, 0x04	; 4
    104a:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
	   {


			uint8_t retries=0;

new_tras:	ret=i2c_Send(getBus(I2C_IPMB0_A),wsp->pkt_out[0],wsp->len_out, &wsp->pkt_out[1]);
    104e:	6d b7       	in	r22, 0x3d	; 61
    1050:	7e b7       	in	r23, 0x3e	; 62
    1052:	6a 5f       	subi	r22, 0xFA	; 250
    1054:	7f 4f       	sbci	r23, 0xFF	; 255
    1056:	0f b6       	in	r0, 0x3f	; 63
    1058:	f8 94       	cli
    105a:	7e bf       	out	0x3e, r23	; 62
    105c:	0f be       	out	0x3f, r0	; 63
    105e:	6d bf       	out	0x3d, r22	; 61
    1060:	81 e0       	ldi	r24, 0x01	; 1
    1062:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
    1066:	e0 91 56 08 	lds	r30, 0x0856
    106a:	f0 91 57 08 	lds	r31, 0x0857
    106e:	df 01       	movw	r26, r30
    1070:	ac 5a       	subi	r26, 0xAC	; 172
    1072:	bf 4f       	sbci	r27, 0xFF	; 255
    1074:	6c 91       	ld	r22, X
    1076:	45 81       	ldd	r20, Z+5	; 0x05
    1078:	eb 5a       	subi	r30, 0xAB	; 171
    107a:	ff 4f       	sbci	r31, 0xFF	; 255
    107c:	9f 01       	movw	r18, r30
    107e:	0e 94 4d 11 	call	0x229a	; 0x229a <i2c_Send>
    1082:	98 2f       	mov	r25, r24

			if(ret==0)
    1084:	88 23       	and	r24, r24
    1086:	09 f0       	breq	.+2      	; 0x108a <main+0x5b8>
    1088:	7c c1       	rjmp	.+760    	; 0x1382 <__stack+0x283>
			{
				printf("\n\r0x%02Xh: Nack: %03d \n\r",wsp->pkt_out[0], ret);
    108a:	00 d0       	rcall	.+0      	; 0x108c <main+0x5ba>
    108c:	00 d0       	rcall	.+0      	; 0x108e <main+0x5bc>
    108e:	00 d0       	rcall	.+0      	; 0x1090 <main+0x5be>
    1090:	ad b7       	in	r26, 0x3d	; 61
    1092:	be b7       	in	r27, 0x3e	; 62
    1094:	11 96       	adiw	r26, 0x01	; 1
    1096:	ed b7       	in	r30, 0x3d	; 61
    1098:	fe b7       	in	r31, 0x3e	; 62
    109a:	52 82       	std	Z+2, r5	; 0x02
    109c:	41 82       	std	Z+1, r4	; 0x01
    109e:	e0 91 56 08 	lds	r30, 0x0856
    10a2:	f0 91 57 08 	lds	r31, 0x0857
    10a6:	ec 5a       	subi	r30, 0xAC	; 172
    10a8:	ff 4f       	sbci	r31, 0xFF	; 255
    10aa:	80 81       	ld	r24, Z
    10ac:	12 96       	adiw	r26, 0x02	; 2
    10ae:	8c 93       	st	X, r24
    10b0:	12 97       	sbiw	r26, 0x02	; 2
    10b2:	13 96       	adiw	r26, 0x03	; 3
    10b4:	1c 92       	st	X, r1
    10b6:	13 97       	sbiw	r26, 0x03	; 3
    10b8:	15 96       	adiw	r26, 0x05	; 5
    10ba:	1c 92       	st	X, r1
    10bc:	1e 92       	st	-X, r1
    10be:	14 97       	sbiw	r26, 0x04	; 4
    10c0:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
	   {


			uint8_t retries=0;

new_tras:	ret=i2c_Send(getBus(I2C_IPMB0_A),wsp->pkt_out[0],wsp->len_out, &wsp->pkt_out[1]);
    10c4:	6d b7       	in	r22, 0x3d	; 61
    10c6:	7e b7       	in	r23, 0x3e	; 62
    10c8:	6a 5f       	subi	r22, 0xFA	; 250
    10ca:	7f 4f       	sbci	r23, 0xFF	; 255
    10cc:	0f b6       	in	r0, 0x3f	; 63
    10ce:	f8 94       	cli
    10d0:	7e bf       	out	0x3e, r23	; 62
    10d2:	0f be       	out	0x3f, r0	; 63
    10d4:	6d bf       	out	0x3d, r22	; 61
    10d6:	81 e0       	ldi	r24, 0x01	; 1
    10d8:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
    10dc:	e0 91 56 08 	lds	r30, 0x0856
    10e0:	f0 91 57 08 	lds	r31, 0x0857
    10e4:	df 01       	movw	r26, r30
    10e6:	ac 5a       	subi	r26, 0xAC	; 172
    10e8:	bf 4f       	sbci	r27, 0xFF	; 255
    10ea:	6c 91       	ld	r22, X
    10ec:	45 81       	ldd	r20, Z+5	; 0x05
    10ee:	eb 5a       	subi	r30, 0xAB	; 171
    10f0:	ff 4f       	sbci	r31, 0xFF	; 255
    10f2:	9f 01       	movw	r18, r30
    10f4:	0e 94 4d 11 	call	0x229a	; 0x229a <i2c_Send>
    10f8:	98 2f       	mov	r25, r24

			if(ret==0)
    10fa:	88 23       	and	r24, r24
    10fc:	09 f0       	breq	.+2      	; 0x1100 <__stack+0x1>
    10fe:	41 c1       	rjmp	.+642    	; 0x1382 <__stack+0x283>
			{
				printf("\n\r0x%02Xh: Nack: %03d \n\r",wsp->pkt_out[0], ret);
    1100:	00 d0       	rcall	.+0      	; 0x1102 <__stack+0x3>
    1102:	00 d0       	rcall	.+0      	; 0x1104 <__stack+0x5>
    1104:	00 d0       	rcall	.+0      	; 0x1106 <__stack+0x7>
    1106:	ad b7       	in	r26, 0x3d	; 61
    1108:	be b7       	in	r27, 0x3e	; 62
    110a:	11 96       	adiw	r26, 0x01	; 1
    110c:	ed b7       	in	r30, 0x3d	; 61
    110e:	fe b7       	in	r31, 0x3e	; 62
    1110:	52 82       	std	Z+2, r5	; 0x02
    1112:	41 82       	std	Z+1, r4	; 0x01
    1114:	e0 91 56 08 	lds	r30, 0x0856
    1118:	f0 91 57 08 	lds	r31, 0x0857
    111c:	ec 5a       	subi	r30, 0xAC	; 172
    111e:	ff 4f       	sbci	r31, 0xFF	; 255
    1120:	80 81       	ld	r24, Z
    1122:	12 96       	adiw	r26, 0x02	; 2
    1124:	8c 93       	st	X, r24
    1126:	12 97       	sbiw	r26, 0x02	; 2
    1128:	13 96       	adiw	r26, 0x03	; 3
    112a:	1c 92       	st	X, r1
    112c:	13 97       	sbiw	r26, 0x03	; 3
    112e:	15 96       	adiw	r26, 0x05	; 5
    1130:	1c 92       	st	X, r1
    1132:	1e 92       	st	-X, r1
    1134:	14 97       	sbiw	r26, 0x04	; 4
    1136:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
	   {


			uint8_t retries=0;

new_tras:	ret=i2c_Send(getBus(I2C_IPMB0_A),wsp->pkt_out[0],wsp->len_out, &wsp->pkt_out[1]);
    113a:	6d b7       	in	r22, 0x3d	; 61
    113c:	7e b7       	in	r23, 0x3e	; 62
    113e:	6a 5f       	subi	r22, 0xFA	; 250
    1140:	7f 4f       	sbci	r23, 0xFF	; 255
    1142:	0f b6       	in	r0, 0x3f	; 63
    1144:	f8 94       	cli
    1146:	7e bf       	out	0x3e, r23	; 62
    1148:	0f be       	out	0x3f, r0	; 63
    114a:	6d bf       	out	0x3d, r22	; 61
    114c:	81 e0       	ldi	r24, 0x01	; 1
    114e:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
    1152:	e0 91 56 08 	lds	r30, 0x0856
    1156:	f0 91 57 08 	lds	r31, 0x0857
    115a:	df 01       	movw	r26, r30
    115c:	ac 5a       	subi	r26, 0xAC	; 172
    115e:	bf 4f       	sbci	r27, 0xFF	; 255
    1160:	6c 91       	ld	r22, X
    1162:	45 81       	ldd	r20, Z+5	; 0x05
    1164:	eb 5a       	subi	r30, 0xAB	; 171
    1166:	ff 4f       	sbci	r31, 0xFF	; 255
    1168:	9f 01       	movw	r18, r30
    116a:	0e 94 4d 11 	call	0x229a	; 0x229a <i2c_Send>
    116e:	98 2f       	mov	r25, r24

			if(ret==0)
    1170:	88 23       	and	r24, r24
    1172:	09 f0       	breq	.+2      	; 0x1176 <__stack+0x77>
    1174:	06 c1       	rjmp	.+524    	; 0x1382 <__stack+0x283>
			{
				printf("\n\r0x%02Xh: Nack: %03d \n\r",wsp->pkt_out[0], ret);
    1176:	00 d0       	rcall	.+0      	; 0x1178 <__stack+0x79>
    1178:	00 d0       	rcall	.+0      	; 0x117a <__stack+0x7b>
    117a:	00 d0       	rcall	.+0      	; 0x117c <__stack+0x7d>
    117c:	ad b7       	in	r26, 0x3d	; 61
    117e:	be b7       	in	r27, 0x3e	; 62
    1180:	11 96       	adiw	r26, 0x01	; 1
    1182:	ed b7       	in	r30, 0x3d	; 61
    1184:	fe b7       	in	r31, 0x3e	; 62
    1186:	52 82       	std	Z+2, r5	; 0x02
    1188:	41 82       	std	Z+1, r4	; 0x01
    118a:	e0 91 56 08 	lds	r30, 0x0856
    118e:	f0 91 57 08 	lds	r31, 0x0857
    1192:	ec 5a       	subi	r30, 0xAC	; 172
    1194:	ff 4f       	sbci	r31, 0xFF	; 255
    1196:	80 81       	ld	r24, Z
    1198:	12 96       	adiw	r26, 0x02	; 2
    119a:	8c 93       	st	X, r24
    119c:	12 97       	sbiw	r26, 0x02	; 2
    119e:	13 96       	adiw	r26, 0x03	; 3
    11a0:	1c 92       	st	X, r1
    11a2:	13 97       	sbiw	r26, 0x03	; 3
    11a4:	15 96       	adiw	r26, 0x05	; 5
    11a6:	1c 92       	st	X, r1
    11a8:	1e 92       	st	-X, r1
    11aa:	14 97       	sbiw	r26, 0x04	; 4
    11ac:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
	   {


			uint8_t retries=0;

new_tras:	ret=i2c_Send(getBus(I2C_IPMB0_A),wsp->pkt_out[0],wsp->len_out, &wsp->pkt_out[1]);
    11b0:	6d b7       	in	r22, 0x3d	; 61
    11b2:	7e b7       	in	r23, 0x3e	; 62
    11b4:	6a 5f       	subi	r22, 0xFA	; 250
    11b6:	7f 4f       	sbci	r23, 0xFF	; 255
    11b8:	0f b6       	in	r0, 0x3f	; 63
    11ba:	f8 94       	cli
    11bc:	7e bf       	out	0x3e, r23	; 62
    11be:	0f be       	out	0x3f, r0	; 63
    11c0:	6d bf       	out	0x3d, r22	; 61
    11c2:	81 e0       	ldi	r24, 0x01	; 1
    11c4:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
    11c8:	e0 91 56 08 	lds	r30, 0x0856
    11cc:	f0 91 57 08 	lds	r31, 0x0857
    11d0:	df 01       	movw	r26, r30
    11d2:	ac 5a       	subi	r26, 0xAC	; 172
    11d4:	bf 4f       	sbci	r27, 0xFF	; 255
    11d6:	6c 91       	ld	r22, X
    11d8:	45 81       	ldd	r20, Z+5	; 0x05
    11da:	eb 5a       	subi	r30, 0xAB	; 171
    11dc:	ff 4f       	sbci	r31, 0xFF	; 255
    11de:	9f 01       	movw	r18, r30
    11e0:	0e 94 4d 11 	call	0x229a	; 0x229a <i2c_Send>
    11e4:	98 2f       	mov	r25, r24

			if(ret==0)
    11e6:	88 23       	and	r24, r24
    11e8:	09 f0       	breq	.+2      	; 0x11ec <__stack+0xed>
    11ea:	cb c0       	rjmp	.+406    	; 0x1382 <__stack+0x283>
			{
				printf("\n\r0x%02Xh: Nack: %03d \n\r",wsp->pkt_out[0], ret);
    11ec:	00 d0       	rcall	.+0      	; 0x11ee <__stack+0xef>
    11ee:	00 d0       	rcall	.+0      	; 0x11f0 <__stack+0xf1>
    11f0:	00 d0       	rcall	.+0      	; 0x11f2 <__stack+0xf3>
    11f2:	ed b7       	in	r30, 0x3d	; 61
    11f4:	fe b7       	in	r31, 0x3e	; 62
    11f6:	31 96       	adiw	r30, 0x01	; 1
    11f8:	ad b7       	in	r26, 0x3d	; 61
    11fa:	be b7       	in	r27, 0x3e	; 62
    11fc:	12 96       	adiw	r26, 0x02	; 2
    11fe:	5c 92       	st	X, r5
    1200:	4e 92       	st	-X, r4
    1202:	11 97       	sbiw	r26, 0x01	; 1
    1204:	a0 91 56 08 	lds	r26, 0x0856
    1208:	b0 91 57 08 	lds	r27, 0x0857
    120c:	ac 5a       	subi	r26, 0xAC	; 172
    120e:	bf 4f       	sbci	r27, 0xFF	; 255
    1210:	8c 91       	ld	r24, X
    1212:	82 83       	std	Z+2, r24	; 0x02
    1214:	13 82       	std	Z+3, r1	; 0x03
    1216:	15 82       	std	Z+5, r1	; 0x05
    1218:	14 82       	std	Z+4, r1	; 0x04
    121a:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    121e:	ed b7       	in	r30, 0x3d	; 61
    1220:	fe b7       	in	r31, 0x3e	; 62
    1222:	36 96       	adiw	r30, 0x06	; 6
    1224:	0f b6       	in	r0, 0x3f	; 63
    1226:	f8 94       	cli
    1228:	fe bf       	out	0x3e, r31	; 62
    122a:	0f be       	out	0x3f, r0	; 63
    122c:	ed bf       	out	0x3d, r30	; 61
    122e:	ba cd       	rjmp	.-1164   	; 0xda4 <main+0x2d2>
#define SCLPIN SCLPIN_A
#define SCLPORT SCLPORT_A

		wsp=IPMB0_A_READ(getBus(I2C_IPMB0_A));

     	if (wsp==0)
    1230:	28 e8       	ldi	r18, 0x88	; 136
    1232:	33 e1       	ldi	r19, 0x13	; 19
    1234:	21 15       	cp	r18, r1
    1236:	31 05       	cpc	r19, r1
    1238:	09 f0       	breq	.+2      	; 0x123c <__stack+0x13d>
    123a:	7f c0       	rjmp	.+254    	; 0x133a <__stack+0x23b>
#define NONE
		uint8_t dev_addr;

		dev_addr = IMPI_ADDR[2];

		cmdlineMainLoop();
    123c:	0e 94 71 31 	call	0x62e2	; 0x62e2 <cmdlineMainLoop>

		ws_process_work_list();
    1240:	0e 94 bc 2e 	call	0x5d78	; 0x5d78 <ws_process_work_list>

		if (send_cmd)
    1244:	80 91 58 08 	lds	r24, 0x0858
    1248:	88 23       	and	r24, r24
    124a:	09 f4       	brne	.+2      	; 0x124e <__stack+0x14f>
    124c:	ab cd       	rjmp	.-1194   	; 0xda4 <main+0x2d2>
		{
			goto begin_loop;
		}

send_cmd:
		send_cmd=0;
    124e:	10 92 58 08 	sts	0x0858, r1
		printf("\n\rOUT LEN: 0x%02X - ",ws.len_out);
    1252:	00 d0       	rcall	.+0      	; 0x1254 <__stack+0x155>
    1254:	00 d0       	rcall	.+0      	; 0x1256 <__stack+0x157>
    1256:	ed b7       	in	r30, 0x3d	; 61
    1258:	fe b7       	in	r31, 0x3e	; 62
    125a:	31 96       	adiw	r30, 0x01	; 1
    125c:	ad b7       	in	r26, 0x3d	; 61
    125e:	be b7       	in	r27, 0x3e	; 62
    1260:	12 96       	adiw	r26, 0x02	; 2
    1262:	dc 92       	st	X, r13
    1264:	ce 92       	st	-X, r12
    1266:	11 97       	sbiw	r26, 0x01	; 1
    1268:	80 91 74 07 	lds	r24, 0x0774
    126c:	82 83       	std	Z+2, r24	; 0x02
    126e:	13 82       	std	Z+3, r1	; 0x03
    1270:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
		for(i=0;i<ws.len_out;i++)
    1274:	0f 90       	pop	r0
    1276:	0f 90       	pop	r0
    1278:	0f 90       	pop	r0
    127a:	0f 90       	pop	r0
    127c:	80 91 74 07 	lds	r24, 0x0774
    1280:	88 23       	and	r24, r24
    1282:	f9 f0       	breq	.+62     	; 0x12c2 <__stack+0x1c3>
    1284:	10 e0       	ldi	r17, 0x00	; 0
		{
			printf(" 0x%02X ",ws.pkt_out[i]);
    1286:	00 d0       	rcall	.+0      	; 0x1288 <__stack+0x189>
    1288:	00 d0       	rcall	.+0      	; 0x128a <__stack+0x18b>
    128a:	ad b7       	in	r26, 0x3d	; 61
    128c:	be b7       	in	r27, 0x3e	; 62
    128e:	11 96       	adiw	r26, 0x01	; 1
    1290:	ed b7       	in	r30, 0x3d	; 61
    1292:	fe b7       	in	r31, 0x3e	; 62
    1294:	f2 82       	std	Z+2, r15	; 0x02
    1296:	e1 82       	std	Z+1, r14	; 0x01
    1298:	e1 2f       	mov	r30, r17
    129a:	f0 e0       	ldi	r31, 0x00	; 0
    129c:	ed 53       	subi	r30, 0x3D	; 61
    129e:	f8 4f       	sbci	r31, 0xF8	; 248
    12a0:	80 81       	ld	r24, Z
    12a2:	12 96       	adiw	r26, 0x02	; 2
    12a4:	8c 93       	st	X, r24
    12a6:	12 97       	sbiw	r26, 0x02	; 2
    12a8:	13 96       	adiw	r26, 0x03	; 3
    12aa:	1c 92       	st	X, r1
    12ac:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
		}

send_cmd:
		send_cmd=0;
		printf("\n\rOUT LEN: 0x%02X - ",ws.len_out);
		for(i=0;i<ws.len_out;i++)
    12b0:	1f 5f       	subi	r17, 0xFF	; 255
    12b2:	0f 90       	pop	r0
    12b4:	0f 90       	pop	r0
    12b6:	0f 90       	pop	r0
    12b8:	0f 90       	pop	r0
    12ba:	80 91 74 07 	lds	r24, 0x0774
    12be:	18 17       	cp	r17, r24
    12c0:	10 f3       	brcs	.-60     	; 0x1286 <__stack+0x187>
		{
			printf(" 0x%02X ",ws.pkt_out[i]);
		}
		printfr(PSTR("\n\rSending IPMI MSG\n\r"));
    12c2:	8c e9       	ldi	r24, 0x9C	; 156
    12c4:	90 e0       	ldi	r25, 0x00	; 0
    12c6:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>


		ret=i2c_Send(getBus(I2C_IPMB0_A),ws.pkt_out[0],ws.len_out, &ws.pkt_out[1]);
    12ca:	81 e0       	ldi	r24, 0x01	; 1
    12cc:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
    12d0:	60 91 c3 07 	lds	r22, 0x07C3
    12d4:	40 91 74 07 	lds	r20, 0x0774
    12d8:	24 ec       	ldi	r18, 0xC4	; 196
    12da:	37 e0       	ldi	r19, 0x07	; 7
    12dc:	0e 94 4d 11 	call	0x229a	; 0x229a <i2c_Send>
    12e0:	98 2f       	mov	r25, r24

			if(ret==0)
    12e2:	88 23       	and	r24, r24
    12e4:	89 f5       	brne	.+98     	; 0x1348 <__stack+0x249>
			{
				printf("Complete msg %02Xh: Nack: %03d \n\r",ws.pkt_out[0], ret);
    12e6:	00 d0       	rcall	.+0      	; 0x12e8 <__stack+0x1e9>
    12e8:	00 d0       	rcall	.+0      	; 0x12ea <__stack+0x1eb>
    12ea:	00 d0       	rcall	.+0      	; 0x12ec <__stack+0x1ed>
    12ec:	ed b7       	in	r30, 0x3d	; 61
    12ee:	fe b7       	in	r31, 0x3e	; 62
    12f0:	31 96       	adiw	r30, 0x01	; 1
    12f2:	ad b7       	in	r26, 0x3d	; 61
    12f4:	be b7       	in	r27, 0x3e	; 62
    12f6:	12 96       	adiw	r26, 0x02	; 2
    12f8:	bc 92       	st	X, r11
    12fa:	ae 92       	st	-X, r10
    12fc:	11 97       	sbiw	r26, 0x01	; 1
    12fe:	80 91 c3 07 	lds	r24, 0x07C3
    1302:	82 83       	std	Z+2, r24	; 0x02
    1304:	13 82       	std	Z+3, r1	; 0x03
    1306:	15 82       	std	Z+5, r1	; 0x05
    1308:	14 82       	std	Z+4, r1	; 0x04
    130a:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    130e:	20 e0       	ldi	r18, 0x00	; 0
    1310:	30 e0       	ldi	r19, 0x00	; 0
    1312:	ed b7       	in	r30, 0x3d	; 61
    1314:	fe b7       	in	r31, 0x3e	; 62
    1316:	36 96       	adiw	r30, 0x06	; 6
    1318:	0f b6       	in	r0, 0x3f	; 63
    131a:	f8 94       	cli
    131c:	fe bf       	out	0x3e, r31	; 62
    131e:	0f be       	out	0x3f, r0	; 63
    1320:	ed bf       	out	0x3d, r30	; 61
    1322:	88 ec       	ldi	r24, 0xC8	; 200
    1324:	90 e0       	ldi	r25, 0x00	; 0
    1326:	01 97       	sbiw	r24, 0x01	; 1
    1328:	f1 f7       	brne	.-4      	; 0x1326 <__stack+0x227>
    132a:	2f 5f       	subi	r18, 0xFF	; 255
    132c:	3f 4f       	sbci	r19, 0xFF	; 255
    132e:	f3 e0       	ldi	r31, 0x03	; 3
    1330:	28 3e       	cpi	r18, 0xE8	; 232
    1332:	3f 07       	cpc	r19, r31
    1334:	b1 f7       	brne	.-20     	; 0x1322 <__stack+0x223>
    1336:	28 e8       	ldi	r18, 0x88	; 136
    1338:	33 e1       	ldi	r19, 0x13	; 19
    133a:	88 ec       	ldi	r24, 0xC8	; 200
    133c:	90 e0       	ldi	r25, 0x00	; 0
    133e:	01 97       	sbiw	r24, 0x01	; 1
    1340:	f1 f7       	brne	.-4      	; 0x133e <__stack+0x23f>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1342:	21 50       	subi	r18, 0x01	; 1
    1344:	30 40       	sbci	r19, 0x00	; 0
    1346:	76 cf       	rjmp	.-276    	; 0x1234 <__stack+0x135>
				_delay_ms(100);
				goto ret_start;
			}
			else
			{
				printf("Complete msg %02Xh: ack: %03d \n\r",ws.pkt_out[0], ret);
    1348:	00 d0       	rcall	.+0      	; 0x134a <__stack+0x24b>
    134a:	00 d0       	rcall	.+0      	; 0x134c <__stack+0x24d>
    134c:	00 d0       	rcall	.+0      	; 0x134e <__stack+0x24f>
    134e:	ed b7       	in	r30, 0x3d	; 61
    1350:	fe b7       	in	r31, 0x3e	; 62
    1352:	31 96       	adiw	r30, 0x01	; 1
    1354:	ad b7       	in	r26, 0x3d	; 61
    1356:	be b7       	in	r27, 0x3e	; 62
    1358:	12 96       	adiw	r26, 0x02	; 2
    135a:	9c 92       	st	X, r9
    135c:	8e 92       	st	-X, r8
    135e:	11 97       	sbiw	r26, 0x01	; 1
    1360:	80 91 c3 07 	lds	r24, 0x07C3
    1364:	82 83       	std	Z+2, r24	; 0x02
    1366:	13 82       	std	Z+3, r1	; 0x03
    1368:	94 83       	std	Z+4, r25	; 0x04
    136a:	15 82       	std	Z+5, r1	; 0x05
    136c:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    1370:	ed b7       	in	r30, 0x3d	; 61
    1372:	fe b7       	in	r31, 0x3e	; 62
    1374:	36 96       	adiw	r30, 0x06	; 6
    1376:	0f b6       	in	r0, 0x3f	; 63
    1378:	f8 94       	cli
    137a:	fe bf       	out	0x3e, r31	; 62
    137c:	0f be       	out	0x3f, r0	; 63
    137e:	ed bf       	out	0x3d, r30	; 61
    1380:	11 cd       	rjmp	.-1502   	; 0xda4 <main+0x2d2>
				if (retries<8)
					goto new_tras;
			}
			else
			{
				printf("\n\r0x%02Xh: ack: %03d goto ret_stard\n\r",ws.pkt_out[0], ret);
    1382:	00 d0       	rcall	.+0      	; 0x1384 <__stack+0x285>
    1384:	00 d0       	rcall	.+0      	; 0x1386 <__stack+0x287>
    1386:	00 d0       	rcall	.+0      	; 0x1388 <__stack+0x289>
    1388:	ed b7       	in	r30, 0x3d	; 61
    138a:	fe b7       	in	r31, 0x3e	; 62
    138c:	31 96       	adiw	r30, 0x01	; 1
    138e:	ad b7       	in	r26, 0x3d	; 61
    1390:	be b7       	in	r27, 0x3e	; 62
    1392:	12 96       	adiw	r26, 0x02	; 2
    1394:	3c 92       	st	X, r3
    1396:	2e 92       	st	-X, r2
    1398:	11 97       	sbiw	r26, 0x01	; 1
    139a:	e2 cf       	rjmp	.-60     	; 0x1360 <__stack+0x261>

0000139c <get>:
	return 0;
}

//for stdout
int get( FILE * foo){
	return uart_getc();
    139c:	0e 94 0a 0a 	call	0x1414	; 0x1414 <uart_getc>

}
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	08 95       	ret

000013a4 <put>:
IPMI_WS ws;
IPMI_WS* wsp;
uint8_t send_cmd;
//for stdout
int put(char c, FILE * foo){
	uart_putc(c);
    13a4:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
	return 0;
}
    13a8:	80 e0       	ldi	r24, 0x00	; 0
    13aa:	90 e0       	ldi	r25, 0x00	; 0
    13ac:	08 95       	ret

000013ae <uartInit>:

// enable and initialize the uart
void uartInit(void)
{
    // enable RxD/TxD and interrupts
	UCSR1B |= _BV(RXEN1)|_BV(TXEN1)|_BV(RXCIE);
    13ae:	ea e9       	ldi	r30, 0x9A	; 154
    13b0:	f0 e0       	ldi	r31, 0x00	; 0
    13b2:	80 81       	ld	r24, Z
    13b4:	88 69       	ori	r24, 0x98	; 152
    13b6:	80 83       	st	Z, r24

	// enable interrupts
   //sei();
}
    13b8:	08 95       	ret

000013ba <printfr>:
void printfr(const prog_char str[])
{
    13ba:	fc 01       	movw	r30, r24

	// print a string stored in program memory
	register char c;

	// check to make sure we have a good pointer
	if (!str) return;
    13bc:	00 97       	sbiw	r24, 0x00	; 0
    13be:	69 f0       	breq	.+26     	; 0x13da <printfr+0x20>

	// print the string until the null-terminator
	while((c = pgm_read_byte(str++)))
    13c0:	94 91       	lpm	r25, Z+
    13c2:	99 23       	and	r25, r25
    13c4:	51 f0       	breq	.+20     	; 0x13da <printfr+0x20>
    13c6:	31 96       	adiw	r30, 0x01	; 1
}

// transmits a byte over the uart
void uart_putc(uint8_t c)
{
	while (!(UCSR1A & (1<<UDRE1)));
    13c8:	80 91 9b 00 	lds	r24, 0x009B
    13cc:	85 ff       	sbrs	r24, 5
    13ce:	fc cf       	rjmp	.-8      	; 0x13c8 <printfr+0xe>
	UDR1 = c;
    13d0:	90 93 9c 00 	sts	0x009C, r25

	// check to make sure we have a good pointer
	if (!str) return;

	// print the string until the null-terminator
	while((c = pgm_read_byte(str++)))
    13d4:	94 91       	lpm	r25, Z+
    13d6:	99 23       	and	r25, r25
    13d8:	b1 f7       	brne	.-20     	; 0x13c6 <printfr+0xc>
    13da:	08 95       	ret

000013dc <uartSetBaudRate>:
      76.8k 6 -7.0%
     115.2k 3 8.5%
     230.4k 1 8.5%
     250  k 1 0.0%
	 */
	UBRR1H= 0;
    13dc:	10 92 98 00 	sts	0x0098, r1
	UBRR1L= baudrate;
    13e0:	80 93 99 00 	sts	0x0099, r24

}
    13e4:	08 95       	ret

000013e6 <uart_putc>:

// transmits a byte over the uart
void uart_putc(uint8_t c)
{
    13e6:	98 2f       	mov	r25, r24
	while (!(UCSR1A & (1<<UDRE1)));
    13e8:	80 91 9b 00 	lds	r24, 0x009B
    13ec:	85 ff       	sbrs	r24, 5
    13ee:	fc cf       	rjmp	.-8      	; 0x13e8 <uart_putc+0x2>
	UDR1 = c;
    13f0:	90 93 9c 00 	sts	0x009C, r25
}
    13f4:	08 95       	ret

000013f6 <uart_putstr>:

void uart_putstr(uint8_t *str) {
    13f6:	fc 01       	movw	r30, r24
	while(*str) {
    13f8:	90 81       	ld	r25, Z
    13fa:	99 23       	and	r25, r25
    13fc:	51 f0       	breq	.+20     	; 0x1412 <uart_putstr+0x1c>
		uart_putc(*str++);
    13fe:	31 96       	adiw	r30, 0x01	; 1
}

// transmits a byte over the uart
void uart_putc(uint8_t c)
{
	while (!(UCSR1A & (1<<UDRE1)));
    1400:	80 91 9b 00 	lds	r24, 0x009B
    1404:	85 ff       	sbrs	r24, 5
    1406:	fc cf       	rjmp	.-8      	; 0x1400 <uart_putstr+0xa>
	UDR1 = c;
    1408:	90 93 9c 00 	sts	0x009C, r25
}

void uart_putstr(uint8_t *str) {
	while(*str) {
    140c:	90 81       	ld	r25, Z
    140e:	99 23       	and	r25, r25
    1410:	b1 f7       	brne	.-20     	; 0x13fe <uart_putstr+0x8>
    1412:	08 95       	ret

00001414 <uart_getc>:
	}
}

uint8_t uart_getc(void)
{
	while (!(UCSR1A & (1<<RXC1)));
    1414:	80 91 9b 00 	lds	r24, 0x009B
    1418:	87 ff       	sbrs	r24, 7
    141a:	fc cf       	rjmp	.-8      	; 0x1414 <uart_getc>
	return UDR1;
    141c:	80 91 9c 00 	lds	r24, 0x009C
}
    1420:	08 95       	ret

00001422 <uart_getc_noloop>:

uint8_t uart_getc_noloop(void)
{
	if ((UCSR1A & (1<<RXC1)))
    1422:	80 91 9b 00 	lds	r24, 0x009B
    1426:	87 fd       	sbrc	r24, 7
    1428:	02 c0       	rjmp	.+4      	; 0x142e <uart_getc_noloop+0xc>
    142a:	80 e0       	ldi	r24, 0x00	; 0
    142c:	08 95       	ret
	{
		return UDR1;
    142e:	80 91 9c 00 	lds	r24, 0x009C
	}
	else
		return 0x00;
}
    1432:	08 95       	ret

00001434 <__vector_30>:

// UART Receive Complete Interrupt Handler
SIGNAL(SIG_UART1_RECV)
{
    1434:	1f 92       	push	r1
    1436:	0f 92       	push	r0
    1438:	0f b6       	in	r0, 0x3f	; 63
    143a:	0f 92       	push	r0
    143c:	0b b6       	in	r0, 0x3b	; 59
    143e:	0f 92       	push	r0
    1440:	11 24       	eor	r1, r1
    1442:	1f 93       	push	r17
    1444:	2f 93       	push	r18
    1446:	3f 93       	push	r19
    1448:	4f 93       	push	r20
    144a:	5f 93       	push	r21
    144c:	6f 93       	push	r22
    144e:	7f 93       	push	r23
    1450:	8f 93       	push	r24
    1452:	9f 93       	push	r25
    1454:	af 93       	push	r26
    1456:	bf 93       	push	r27
    1458:	ef 93       	push	r30
    145a:	ff 93       	push	r31
	uint8_t c;

	// get received char
	c = UDR1;
    145c:	10 91 9c 00 	lds	r17, 0x009C

	cmdlineInputFunc(c);
    1460:	81 2f       	mov	r24, r17
    1462:	0e 94 2b 32 	call	0x6456	; 0x6456 <cmdlineInputFunc>

	if (c==0xd)
    1466:	1d 30       	cpi	r17, 0x0D	; 13
    1468:	d1 f0       	breq	.+52     	; 0x149e <__vector_30+0x6a>
}

// transmits a byte over the uart
void uart_putc(uint8_t c)
{
	while (!(UCSR1A & (1<<UDRE1)));
    146a:	80 91 9b 00 	lds	r24, 0x009B
    146e:	85 ff       	sbrs	r24, 5
    1470:	fc cf       	rjmp	.-8      	; 0x146a <__vector_30+0x36>
	UDR1 = c;
    1472:	10 93 9c 00 	sts	0x009C, r17
	{
		uart_putc('\n');
	}
	uart_putc(c);

}
    1476:	ff 91       	pop	r31
    1478:	ef 91       	pop	r30
    147a:	bf 91       	pop	r27
    147c:	af 91       	pop	r26
    147e:	9f 91       	pop	r25
    1480:	8f 91       	pop	r24
    1482:	7f 91       	pop	r23
    1484:	6f 91       	pop	r22
    1486:	5f 91       	pop	r21
    1488:	4f 91       	pop	r20
    148a:	3f 91       	pop	r19
    148c:	2f 91       	pop	r18
    148e:	1f 91       	pop	r17
    1490:	0f 90       	pop	r0
    1492:	0b be       	out	0x3b, r0	; 59
    1494:	0f 90       	pop	r0
    1496:	0f be       	out	0x3f, r0	; 63
    1498:	0f 90       	pop	r0
    149a:	1f 90       	pop	r1
    149c:	18 95       	reti
}

// transmits a byte over the uart
void uart_putc(uint8_t c)
{
	while (!(UCSR1A & (1<<UDRE1)));
    149e:	80 91 9b 00 	lds	r24, 0x009B
    14a2:	85 ff       	sbrs	r24, 5
    14a4:	fc cf       	rjmp	.-8      	; 0x149e <__vector_30+0x6a>
	UDR1 = c;
    14a6:	8a e0       	ldi	r24, 0x0A	; 10
    14a8:	80 93 9c 00 	sts	0x009C, r24
    14ac:	de cf       	rjmp	.-68     	; 0x146a <__vector_30+0x36>

000014ae <clk_delay>:
uint8_t sda_pin,scl_pin;
IPMI_WS IPMI0_A_ws;


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
    14ae:	02 c0       	rjmp	.+4      	; 0x14b4 <clk_delay+0x6>
	while(delay--)
		asm volatile("nop");
    14b0:	00 00       	nop
    14b2:	81 50       	subi	r24, 0x01	; 1
IPMI_WS IPMI0_A_ws;


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
    14b4:	88 23       	and	r24, r24
    14b6:	e1 f7       	brne	.-8      	; 0x14b0 <clk_delay+0x2>
    14b8:	08 95       	ret

000014ba <i2cPutbyte>:




uint8_t i2cPutbyte(I2C_DATA* i2c_bus,uint8_t b)
{
    14ba:	ef 92       	push	r14
    14bc:	ff 92       	push	r15
    14be:	0f 93       	push	r16
    14c0:	1f 93       	push	r17
    14c2:	cf 93       	push	r28
    14c4:	df 93       	push	r29
    14c6:	dc 01       	movw	r26, r24
    14c8:	06 2f       	mov	r16, r22
    14ca:	10 e0       	ldi	r17, 0x00	; 0
    14cc:	47 e0       	ldi	r20, 0x07	; 7
    14ce:	50 e0       	ldi	r21, 0x00	; 0
		{
			I2C_SDA_HI;
		}
		else
		{
			I2C_SDA_LO;			// address bit
    14d0:	61 e0       	ldi	r22, 0x01	; 1
    14d2:	70 e0       	ldi	r23, 0x00	; 0
{
	int8_t i;

	for (i=7;i>=0;i--)
	{
		if ( ((b) & (1<<i)) )
    14d4:	c8 01       	movw	r24, r16
    14d6:	04 2e       	mov	r0, r20
    14d8:	02 c0       	rjmp	.+4      	; 0x14de <i2cPutbyte+0x24>
    14da:	95 95       	asr	r25
    14dc:	87 95       	ror	r24
    14de:	0a 94       	dec	r0
    14e0:	e2 f7       	brpl	.-8      	; 0x14da <i2cPutbyte+0x20>
    14e2:	80 ff       	sbrs	r24, 0
    14e4:	2e c1       	rjmp	.+604    	; 0x1742 <i2cPutbyte+0x288>
		{
			I2C_SDA_HI;
    14e6:	12 96       	adiw	r26, 0x02	; 2
    14e8:	ed 91       	ld	r30, X+
    14ea:	fc 91       	ld	r31, X
    14ec:	13 97       	sbiw	r26, 0x03	; 3
    14ee:	20 81       	ld	r18, Z
    14f0:	cb 01       	movw	r24, r22
    14f2:	16 96       	adiw	r26, 0x06	; 6
    14f4:	0c 90       	ld	r0, X
    14f6:	16 97       	sbiw	r26, 0x06	; 6
    14f8:	02 c0       	rjmp	.+4      	; 0x14fe <i2cPutbyte+0x44>
    14fa:	88 0f       	add	r24, r24
    14fc:	99 1f       	adc	r25, r25
    14fe:	0a 94       	dec	r0
    1500:	e2 f7       	brpl	.-8      	; 0x14fa <i2cPutbyte+0x40>
    1502:	28 2b       	or	r18, r24
    1504:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    1506:	00 00       	nop
    1508:	00 00       	nop
    150a:	00 00       	nop
    150c:	00 00       	nop
    150e:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    1510:	19 96       	adiw	r26, 0x09	; 9
    1512:	ed 91       	ld	r30, X+
    1514:	fc 91       	ld	r31, X
    1516:	1a 97       	sbiw	r26, 0x0a	; 10
    1518:	20 81       	ld	r18, Z
    151a:	1d 96       	adiw	r26, 0x0d	; 13
    151c:	8c 91       	ld	r24, X
    151e:	1d 97       	sbiw	r26, 0x0d	; 13
    1520:	7b 01       	movw	r14, r22
    1522:	02 c0       	rjmp	.+4      	; 0x1528 <i2cPutbyte+0x6e>
    1524:	ee 0c       	add	r14, r14
    1526:	ff 1c       	adc	r15, r15
    1528:	8a 95       	dec	r24
    152a:	e2 f7       	brpl	.-8      	; 0x1524 <i2cPutbyte+0x6a>
    152c:	2e 29       	or	r18, r14
    152e:	20 83       	st	Z, r18
    1530:	17 96       	adiw	r26, 0x07	; 7
    1532:	ed 91       	ld	r30, X+
    1534:	fc 91       	ld	r31, X
    1536:	18 97       	sbiw	r26, 0x08	; 8
    1538:	20 81       	ld	r18, Z
    153a:	1d 96       	adiw	r26, 0x0d	; 13
    153c:	8c 91       	ld	r24, X
    153e:	1d 97       	sbiw	r26, 0x0d	; 13
    1540:	eb 01       	movw	r28, r22
    1542:	02 c0       	rjmp	.+4      	; 0x1548 <i2cPutbyte+0x8e>
    1544:	cc 0f       	add	r28, r28
    1546:	dd 1f       	adc	r29, r29
    1548:	8a 95       	dec	r24
    154a:	e2 f7       	brpl	.-8      	; 0x1544 <i2cPutbyte+0x8a>
    154c:	ce 01       	movw	r24, r28
    154e:	80 95       	com	r24
    1550:	82 23       	and	r24, r18
    1552:	80 83       	st	Z, r24
    1554:	1b 96       	adiw	r26, 0x0b	; 11
    1556:	ed 91       	ld	r30, X+
    1558:	fc 91       	ld	r31, X
    155a:	1c 97       	sbiw	r26, 0x0c	; 12
    155c:	80 81       	ld	r24, Z
    155e:	1d 96       	adiw	r26, 0x0d	; 13
    1560:	2c 91       	ld	r18, X
    1562:	1d 97       	sbiw	r26, 0x0d	; 13
    1564:	90 e0       	ldi	r25, 0x00	; 0
    1566:	02 c0       	rjmp	.+4      	; 0x156c <i2cPutbyte+0xb2>
    1568:	95 95       	asr	r25
    156a:	87 95       	ror	r24
    156c:	2a 95       	dec	r18
    156e:	e2 f7       	brpl	.-8      	; 0x1568 <i2cPutbyte+0xae>
    1570:	80 ff       	sbrs	r24, 0
    1572:	f4 cf       	rjmp	.-24     	; 0x155c <i2cPutbyte+0xa2>
    1574:	17 96       	adiw	r26, 0x07	; 7
    1576:	ed 91       	ld	r30, X+
    1578:	fc 91       	ld	r31, X
    157a:	18 97       	sbiw	r26, 0x08	; 8
    157c:	20 81       	ld	r18, Z
    157e:	1d 96       	adiw	r26, 0x0d	; 13
    1580:	8c 91       	ld	r24, X
    1582:	1d 97       	sbiw	r26, 0x0d	; 13
    1584:	c1 e0       	ldi	r28, 0x01	; 1
    1586:	d0 e0       	ldi	r29, 0x00	; 0
    1588:	7b 01       	movw	r14, r22
    158a:	02 c0       	rjmp	.+4      	; 0x1590 <i2cPutbyte+0xd6>
    158c:	ee 0c       	add	r14, r14
    158e:	ff 1c       	adc	r15, r15
    1590:	8a 95       	dec	r24
    1592:	e2 f7       	brpl	.-8      	; 0x158c <i2cPutbyte+0xd2>
    1594:	2e 29       	or	r18, r14
    1596:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    1598:	00 00       	nop
    159a:	00 00       	nop
    159c:	00 00       	nop
    159e:	00 00       	nop
    15a0:	00 00       	nop
    15a2:	00 00       	nop
    15a4:	00 00       	nop
    15a6:	00 00       	nop
    15a8:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    15aa:	19 96       	adiw	r26, 0x09	; 9
    15ac:	ed 91       	ld	r30, X+
    15ae:	fc 91       	ld	r31, X
    15b0:	1a 97       	sbiw	r26, 0x0a	; 10
    15b2:	20 81       	ld	r18, Z
    15b4:	1d 96       	adiw	r26, 0x0d	; 13
    15b6:	8c 91       	ld	r24, X
    15b8:	1d 97       	sbiw	r26, 0x0d	; 13
    15ba:	7b 01       	movw	r14, r22
    15bc:	02 c0       	rjmp	.+4      	; 0x15c2 <i2cPutbyte+0x108>
    15be:	ee 0c       	add	r14, r14
    15c0:	ff 1c       	adc	r15, r15
    15c2:	8a 95       	dec	r24
    15c4:	e2 f7       	brpl	.-8      	; 0x15be <i2cPutbyte+0x104>
    15c6:	c7 01       	movw	r24, r14
    15c8:	80 95       	com	r24
    15ca:	82 23       	and	r24, r18
    15cc:	80 83       	st	Z, r24
    15ce:	41 50       	subi	r20, 0x01	; 1
    15d0:	50 40       	sbci	r21, 0x00	; 0

uint8_t i2cPutbyte(I2C_DATA* i2c_bus,uint8_t b)
{
	int8_t i;

	for (i=7;i>=0;i--)
    15d2:	2f ef       	ldi	r18, 0xFF	; 255
    15d4:	4f 3f       	cpi	r20, 0xFF	; 255
    15d6:	52 07       	cpc	r21, r18
    15d8:	09 f0       	breq	.+2      	; 0x15dc <i2cPutbyte+0x122>
    15da:	7c cf       	rjmp	.-264    	; 0x14d4 <i2cPutbyte+0x1a>
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
	}
	I2C_SDA_LO;					// leave SDA HI
    15dc:	12 96       	adiw	r26, 0x02	; 2
    15de:	ed 91       	ld	r30, X+
    15e0:	fc 91       	ld	r31, X
    15e2:	13 97       	sbiw	r26, 0x03	; 3
    15e4:	20 81       	ld	r18, Z
    15e6:	ce 01       	movw	r24, r28
    15e8:	16 96       	adiw	r26, 0x06	; 6
    15ea:	0c 90       	ld	r0, X
    15ec:	16 97       	sbiw	r26, 0x06	; 6
    15ee:	02 c0       	rjmp	.+4      	; 0x15f4 <i2cPutbyte+0x13a>
    15f0:	88 0f       	add	r24, r24
    15f2:	99 1f       	adc	r25, r25
    15f4:	0a 94       	dec	r0
    15f6:	e2 f7       	brpl	.-8      	; 0x15f0 <i2cPutbyte+0x136>
    15f8:	80 95       	com	r24
    15fa:	82 23       	and	r24, r18
    15fc:	80 83       	st	Z, r24
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)
    15fe:	ed 91       	ld	r30, X+
    1600:	fc 91       	ld	r31, X
    1602:	11 97       	sbiw	r26, 0x01	; 1
    1604:	20 81       	ld	r18, Z
    1606:	ce 01       	movw	r24, r28
    1608:	16 96       	adiw	r26, 0x06	; 6
    160a:	0c 90       	ld	r0, X
    160c:	16 97       	sbiw	r26, 0x06	; 6
    160e:	02 c0       	rjmp	.+4      	; 0x1614 <i2cPutbyte+0x15a>
    1610:	88 0f       	add	r24, r24
    1612:	99 1f       	adc	r25, r25
    1614:	0a 94       	dec	r0
    1616:	e2 f7       	brpl	.-8      	; 0x1610 <i2cPutbyte+0x156>
    1618:	80 95       	com	r24
    161a:	82 23       	and	r24, r18
    161c:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    161e:	00 00       	nop
    1620:	00 00       	nop
    1622:	00 00       	nop
    1624:	00 00       	nop
    1626:	00 00       	nop
    1628:	00 00       	nop
    162a:	00 00       	nop
    162c:	00 00       	nop
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)

	clk_delay(8);

	I2C_SCL_HI;					// clock back up
    162e:	19 96       	adiw	r26, 0x09	; 9
    1630:	ed 91       	ld	r30, X+
    1632:	fc 91       	ld	r31, X
    1634:	1a 97       	sbiw	r26, 0x0a	; 10
    1636:	20 81       	ld	r18, Z
    1638:	1d 96       	adiw	r26, 0x0d	; 13
    163a:	8c 91       	ld	r24, X
    163c:	1d 97       	sbiw	r26, 0x0d	; 13
    163e:	ae 01       	movw	r20, r28
    1640:	02 c0       	rjmp	.+4      	; 0x1646 <i2cPutbyte+0x18c>
    1642:	44 0f       	add	r20, r20
    1644:	55 1f       	adc	r21, r21
    1646:	8a 95       	dec	r24
    1648:	e2 f7       	brpl	.-8      	; 0x1642 <i2cPutbyte+0x188>
    164a:	24 2b       	or	r18, r20
    164c:	20 83       	st	Z, r18
    164e:	17 96       	adiw	r26, 0x07	; 7
    1650:	ed 91       	ld	r30, X+
    1652:	fc 91       	ld	r31, X
    1654:	18 97       	sbiw	r26, 0x08	; 8
    1656:	90 81       	ld	r25, Z
    1658:	1d 96       	adiw	r26, 0x0d	; 13
    165a:	8c 91       	ld	r24, X
    165c:	1d 97       	sbiw	r26, 0x0d	; 13
    165e:	02 c0       	rjmp	.+4      	; 0x1664 <i2cPutbyte+0x1aa>
    1660:	cc 0f       	add	r28, r28
    1662:	dd 1f       	adc	r29, r29
    1664:	8a 95       	dec	r24
    1666:	e2 f7       	brpl	.-8      	; 0x1660 <i2cPutbyte+0x1a6>
    1668:	be 01       	movw	r22, r28
    166a:	60 95       	com	r22
    166c:	86 2f       	mov	r24, r22
    166e:	89 23       	and	r24, r25
    1670:	80 83       	st	Z, r24
    1672:	1b 96       	adiw	r26, 0x0b	; 11
    1674:	ed 91       	ld	r30, X+
    1676:	fc 91       	ld	r31, X
    1678:	1c 97       	sbiw	r26, 0x0c	; 12
    167a:	80 81       	ld	r24, Z
    167c:	1d 96       	adiw	r26, 0x0d	; 13
    167e:	2c 91       	ld	r18, X
    1680:	1d 97       	sbiw	r26, 0x0d	; 13
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	02 c0       	rjmp	.+4      	; 0x168a <i2cPutbyte+0x1d0>
    1686:	95 95       	asr	r25
    1688:	87 95       	ror	r24
    168a:	2a 95       	dec	r18
    168c:	e2 f7       	brpl	.-8      	; 0x1686 <i2cPutbyte+0x1cc>
    168e:	80 ff       	sbrs	r24, 0
    1690:	f4 cf       	rjmp	.-24     	; 0x167a <i2cPutbyte+0x1c0>
    1692:	17 96       	adiw	r26, 0x07	; 7
    1694:	ed 91       	ld	r30, X+
    1696:	fc 91       	ld	r31, X
    1698:	18 97       	sbiw	r26, 0x08	; 8
    169a:	20 81       	ld	r18, Z
    169c:	1d 96       	adiw	r26, 0x0d	; 13
    169e:	8c 91       	ld	r24, X
    16a0:	1d 97       	sbiw	r26, 0x0d	; 13
    16a2:	41 e0       	ldi	r20, 0x01	; 1
    16a4:	50 e0       	ldi	r21, 0x00	; 0
    16a6:	ea 01       	movw	r28, r20
    16a8:	02 c0       	rjmp	.+4      	; 0x16ae <i2cPutbyte+0x1f4>
    16aa:	cc 0f       	add	r28, r28
    16ac:	dd 1f       	adc	r29, r29
    16ae:	8a 95       	dec	r24
    16b0:	e2 f7       	brpl	.-8      	; 0x16aa <i2cPutbyte+0x1f0>
    16b2:	2c 2b       	or	r18, r28
    16b4:	20 83       	st	Z, r18
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit
    16b6:	14 96       	adiw	r26, 0x04	; 4
    16b8:	ed 91       	ld	r30, X+
    16ba:	fc 91       	ld	r31, X
    16bc:	15 97       	sbiw	r26, 0x05	; 5
    16be:	30 81       	ld	r19, Z
    16c0:	16 96       	adiw	r26, 0x06	; 6
    16c2:	6c 91       	ld	r22, X
    16c4:	16 97       	sbiw	r26, 0x06	; 6


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    16c6:	00 00       	nop
    16c8:	00 00       	nop
    16ca:	00 00       	nop
    16cc:	00 00       	nop
    16ce:	00 00       	nop
    16d0:	00 00       	nop
    16d2:	00 00       	nop
    16d4:	00 00       	nop
    16d6:	00 00       	nop

	I2C_SCL_HI;					// clock back up
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit

	HDEL;
	I2C_SCL_LO;					// not really ??
    16d8:	19 96       	adiw	r26, 0x09	; 9
    16da:	ed 91       	ld	r30, X+
    16dc:	fc 91       	ld	r31, X
    16de:	1a 97       	sbiw	r26, 0x0a	; 10
    16e0:	20 81       	ld	r18, Z
    16e2:	1d 96       	adiw	r26, 0x0d	; 13
    16e4:	8c 91       	ld	r24, X
    16e6:	1d 97       	sbiw	r26, 0x0d	; 13
    16e8:	7a 01       	movw	r14, r20
    16ea:	02 c0       	rjmp	.+4      	; 0x16f0 <i2cPutbyte+0x236>
    16ec:	ee 0c       	add	r14, r14
    16ee:	ff 1c       	adc	r15, r15
    16f0:	8a 95       	dec	r24
    16f2:	e2 f7       	brpl	.-8      	; 0x16ec <i2cPutbyte+0x232>
    16f4:	c7 01       	movw	r24, r14
    16f6:	80 95       	com	r24
    16f8:	82 23       	and	r24, r18
    16fa:	80 83       	st	Z, r24
	I2C_SDA_OUT;		// change direction back to output
    16fc:	ed 91       	ld	r30, X+
    16fe:	fc 91       	ld	r31, X
    1700:	11 97       	sbiw	r26, 0x01	; 1
    1702:	20 81       	ld	r18, Z
    1704:	ca 01       	movw	r24, r20
    1706:	16 96       	adiw	r26, 0x06	; 6
    1708:	0c 90       	ld	r0, X
    170a:	02 c0       	rjmp	.+4      	; 0x1710 <i2cPutbyte+0x256>
    170c:	88 0f       	add	r24, r24
    170e:	99 1f       	adc	r25, r25
    1710:	0a 94       	dec	r0
    1712:	e2 f7       	brpl	.-8      	; 0x170c <i2cPutbyte+0x252>
    1714:	28 2b       	or	r18, r24
    1716:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    1718:	00 00       	nop
    171a:	00 00       	nop
    171c:	00 00       	nop
    171e:	00 00       	nop
    1720:	00 00       	nop
    1722:	80 e0       	ldi	r24, 0x00	; 0
    1724:	02 c0       	rjmp	.+4      	; 0x172a <i2cPutbyte+0x270>
    1726:	44 0f       	add	r20, r20
    1728:	55 1f       	adc	r21, r21
    172a:	6a 95       	dec	r22
    172c:	e2 f7       	brpl	.-8      	; 0x1726 <i2cPutbyte+0x26c>
    172e:	34 23       	and	r19, r20
    1730:	09 f4       	brne	.+2      	; 0x1734 <i2cPutbyte+0x27a>
    1732:	81 e0       	ldi	r24, 0x01	; 1
	HDEL;
	I2C_SCL_LO;					// not really ??
	I2C_SDA_OUT;		// change direction back to output
	QDEL;
	return (b == 0);			// return ACK value
}
    1734:	df 91       	pop	r29
    1736:	cf 91       	pop	r28
    1738:	1f 91       	pop	r17
    173a:	0f 91       	pop	r16
    173c:	ff 90       	pop	r15
    173e:	ef 90       	pop	r14
    1740:	08 95       	ret
		{
			I2C_SDA_HI;
		}
		else
		{
			I2C_SDA_LO;			// address bit
    1742:	12 96       	adiw	r26, 0x02	; 2
    1744:	ed 91       	ld	r30, X+
    1746:	fc 91       	ld	r31, X
    1748:	13 97       	sbiw	r26, 0x03	; 3
    174a:	20 81       	ld	r18, Z
    174c:	cb 01       	movw	r24, r22
    174e:	16 96       	adiw	r26, 0x06	; 6
    1750:	0c 90       	ld	r0, X
    1752:	16 97       	sbiw	r26, 0x06	; 6
    1754:	02 c0       	rjmp	.+4      	; 0x175a <i2cPutbyte+0x2a0>
    1756:	88 0f       	add	r24, r24
    1758:	99 1f       	adc	r25, r25
    175a:	0a 94       	dec	r0
    175c:	e2 f7       	brpl	.-8      	; 0x1756 <i2cPutbyte+0x29c>
    175e:	80 95       	com	r24
    1760:	82 23       	and	r24, r18
    1762:	80 83       	st	Z, r24
    1764:	d0 ce       	rjmp	.-608    	; 0x1506 <i2cPutbyte+0x4c>

00001766 <i2cGetbyte>:
	return (b == 0);			// return ACK value
}


uint8_t i2cGetbyte(I2C_DATA* i2c_bus,uint8_t last)
{
    1766:	0f 93       	push	r16
    1768:	1f 93       	push	r17
    176a:	cf 93       	push	r28
    176c:	df 93       	push	r29
    176e:	dc 01       	movw	r26, r24
    1770:	06 2f       	mov	r16, r22
	int8_t i;
	int8_t c,b = 0;

	I2C_SDA_HI;		// make sure pullups are ativated
    1772:	12 96       	adiw	r26, 0x02	; 2
    1774:	ed 91       	ld	r30, X+
    1776:	fc 91       	ld	r31, X
    1778:	13 97       	sbiw	r26, 0x03	; 3
    177a:	40 81       	ld	r20, Z
    177c:	81 e0       	ldi	r24, 0x01	; 1
    177e:	90 e0       	ldi	r25, 0x00	; 0
    1780:	9c 01       	movw	r18, r24
    1782:	16 96       	adiw	r26, 0x06	; 6
    1784:	0c 90       	ld	r0, X
    1786:	16 97       	sbiw	r26, 0x06	; 6
    1788:	02 c0       	rjmp	.+4      	; 0x178e <i2cGetbyte+0x28>
    178a:	22 0f       	add	r18, r18
    178c:	33 1f       	adc	r19, r19
    178e:	0a 94       	dec	r0
    1790:	e2 f7       	brpl	.-8      	; 0x178a <i2cGetbyte+0x24>
    1792:	42 2b       	or	r20, r18
    1794:	40 83       	st	Z, r20
	I2C_SDA_IN;		// change direction to input on SDA line (may not be needed)
    1796:	ed 91       	ld	r30, X+
    1798:	fc 91       	ld	r31, X
    179a:	11 97       	sbiw	r26, 0x01	; 1
    179c:	20 81       	ld	r18, Z
    179e:	16 96       	adiw	r26, 0x06	; 6
    17a0:	0c 90       	ld	r0, X
    17a2:	16 97       	sbiw	r26, 0x06	; 6
    17a4:	02 c0       	rjmp	.+4      	; 0x17aa <i2cGetbyte+0x44>
    17a6:	88 0f       	add	r24, r24
    17a8:	99 1f       	adc	r25, r25
    17aa:	0a 94       	dec	r0
    17ac:	e2 f7       	brpl	.-8      	; 0x17a6 <i2cGetbyte+0x40>
    17ae:	80 95       	com	r24
    17b0:	82 23       	and	r24, r18
    17b2:	80 83       	st	Z, r24
    17b4:	10 e0       	ldi	r17, 0x00	; 0
    17b6:	37 e0       	ldi	r19, 0x07	; 7

	for(i=7;i>=0;i--)
	{
		HDEL;
		I2C_SCL_HI;				// clock HI
    17b8:	61 e0       	ldi	r22, 0x01	; 1
    17ba:	70 e0       	ldi	r23, 0x00	; 0


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    17bc:	00 00       	nop
    17be:	00 00       	nop
    17c0:	00 00       	nop
    17c2:	00 00       	nop
    17c4:	00 00       	nop
    17c6:	00 00       	nop
    17c8:	00 00       	nop
    17ca:	00 00       	nop
    17cc:	00 00       	nop
	I2C_SDA_IN;		// change direction to input on SDA line (may not be needed)

	for(i=7;i>=0;i--)
	{
		HDEL;
		I2C_SCL_HI;				// clock HI
    17ce:	19 96       	adiw	r26, 0x09	; 9
    17d0:	ed 91       	ld	r30, X+
    17d2:	fc 91       	ld	r31, X
    17d4:	1a 97       	sbiw	r26, 0x0a	; 10
    17d6:	20 81       	ld	r18, Z
    17d8:	1d 96       	adiw	r26, 0x0d	; 13
    17da:	8c 91       	ld	r24, X
    17dc:	1d 97       	sbiw	r26, 0x0d	; 13
    17de:	ab 01       	movw	r20, r22
    17e0:	02 c0       	rjmp	.+4      	; 0x17e6 <i2cGetbyte+0x80>
    17e2:	44 0f       	add	r20, r20
    17e4:	55 1f       	adc	r21, r21
    17e6:	8a 95       	dec	r24
    17e8:	e2 f7       	brpl	.-8      	; 0x17e2 <i2cGetbyte+0x7c>
    17ea:	24 2b       	or	r18, r20
    17ec:	20 83       	st	Z, r18
    17ee:	17 96       	adiw	r26, 0x07	; 7
    17f0:	ed 91       	ld	r30, X+
    17f2:	fc 91       	ld	r31, X
    17f4:	18 97       	sbiw	r26, 0x08	; 8
    17f6:	20 81       	ld	r18, Z
    17f8:	1d 96       	adiw	r26, 0x0d	; 13
    17fa:	8c 91       	ld	r24, X
    17fc:	1d 97       	sbiw	r26, 0x0d	; 13
    17fe:	eb 01       	movw	r28, r22
    1800:	02 c0       	rjmp	.+4      	; 0x1806 <i2cGetbyte+0xa0>
    1802:	cc 0f       	add	r28, r28
    1804:	dd 1f       	adc	r29, r29
    1806:	8a 95       	dec	r24
    1808:	e2 f7       	brpl	.-8      	; 0x1802 <i2cGetbyte+0x9c>
    180a:	ce 01       	movw	r24, r28
    180c:	80 95       	com	r24
    180e:	82 23       	and	r24, r18
    1810:	80 83       	st	Z, r24
    1812:	1b 96       	adiw	r26, 0x0b	; 11
    1814:	ed 91       	ld	r30, X+
    1816:	fc 91       	ld	r31, X
    1818:	1c 97       	sbiw	r26, 0x0c	; 12
    181a:	80 81       	ld	r24, Z
    181c:	1d 96       	adiw	r26, 0x0d	; 13
    181e:	2c 91       	ld	r18, X
    1820:	1d 97       	sbiw	r26, 0x0d	; 13
    1822:	90 e0       	ldi	r25, 0x00	; 0
    1824:	02 c0       	rjmp	.+4      	; 0x182a <i2cGetbyte+0xc4>
    1826:	95 95       	asr	r25
    1828:	87 95       	ror	r24
    182a:	2a 95       	dec	r18
    182c:	e2 f7       	brpl	.-8      	; 0x1826 <i2cGetbyte+0xc0>
    182e:	80 ff       	sbrs	r24, 0
    1830:	f4 cf       	rjmp	.-24     	; 0x181a <i2cGetbyte+0xb4>
    1832:	17 96       	adiw	r26, 0x07	; 7
    1834:	ed 91       	ld	r30, X+
    1836:	fc 91       	ld	r31, X
    1838:	18 97       	sbiw	r26, 0x08	; 8
    183a:	20 81       	ld	r18, Z
    183c:	1d 96       	adiw	r26, 0x0d	; 13
    183e:	8c 91       	ld	r24, X
    1840:	1d 97       	sbiw	r26, 0x0d	; 13
    1842:	ab 01       	movw	r20, r22
    1844:	02 c0       	rjmp	.+4      	; 0x184a <i2cGetbyte+0xe4>
    1846:	44 0f       	add	r20, r20
    1848:	55 1f       	adc	r21, r21
    184a:	8a 95       	dec	r24
    184c:	e2 f7       	brpl	.-8      	; 0x1846 <i2cGetbyte+0xe0>
    184e:	24 2b       	or	r18, r20
    1850:	20 83       	st	Z, r18
	  	c = (*i2c_bus->pins.sda_pin) & (_BV(i2c_bus->pins.sda));
    1852:	14 96       	adiw	r26, 0x04	; 4
    1854:	ed 91       	ld	r30, X+
    1856:	fc 91       	ld	r31, X
    1858:	15 97       	sbiw	r26, 0x05	; 5
    185a:	20 81       	ld	r18, Z
		b <<= 1;
    185c:	11 0f       	add	r17, r17
		if(c) b |= 1;
    185e:	cb 01       	movw	r24, r22
    1860:	16 96       	adiw	r26, 0x06	; 6
    1862:	0c 90       	ld	r0, X
    1864:	16 97       	sbiw	r26, 0x06	; 6
    1866:	02 c0       	rjmp	.+4      	; 0x186c <i2cGetbyte+0x106>
    1868:	88 0f       	add	r24, r24
    186a:	99 1f       	adc	r25, r25
    186c:	0a 94       	dec	r0
    186e:	e2 f7       	brpl	.-8      	; 0x1868 <i2cGetbyte+0x102>
    1870:	28 23       	and	r18, r24
    1872:	09 f0       	breq	.+2      	; 0x1876 <i2cGetbyte+0x110>
    1874:	11 60       	ori	r17, 0x01	; 1


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    1876:	00 00       	nop
    1878:	00 00       	nop
    187a:	00 00       	nop
    187c:	00 00       	nop
    187e:	00 00       	nop
    1880:	00 00       	nop
    1882:	00 00       	nop
    1884:	00 00       	nop
    1886:	00 00       	nop
		I2C_SCL_HI;				// clock HI
	  	c = (*i2c_bus->pins.sda_pin) & (_BV(i2c_bus->pins.sda));
		b <<= 1;
		if(c) b |= 1;
		HDEL;
    	I2C_SCL_LO;				// clock LO
    1888:	19 96       	adiw	r26, 0x09	; 9
    188a:	ed 91       	ld	r30, X+
    188c:	fc 91       	ld	r31, X
    188e:	1a 97       	sbiw	r26, 0x0a	; 10
    1890:	20 81       	ld	r18, Z
    1892:	1d 96       	adiw	r26, 0x0d	; 13
    1894:	8c 91       	ld	r24, X
    1896:	1d 97       	sbiw	r26, 0x0d	; 13
    1898:	41 e0       	ldi	r20, 0x01	; 1
    189a:	50 e0       	ldi	r21, 0x00	; 0
    189c:	eb 01       	movw	r28, r22
    189e:	02 c0       	rjmp	.+4      	; 0x18a4 <i2cGetbyte+0x13e>
    18a0:	cc 0f       	add	r28, r28
    18a2:	dd 1f       	adc	r29, r29
    18a4:	8a 95       	dec	r24
    18a6:	e2 f7       	brpl	.-8      	; 0x18a0 <i2cGetbyte+0x13a>
    18a8:	ce 01       	movw	r24, r28
    18aa:	80 95       	com	r24
    18ac:	82 23       	and	r24, r18
    18ae:	80 83       	st	Z, r24
    18b0:	31 50       	subi	r19, 0x01	; 1
    18b2:	08 f0       	brcs	.+2      	; 0x18b6 <i2cGetbyte+0x150>
    18b4:	83 cf       	rjmp	.-250    	; 0x17bc <i2cGetbyte+0x56>
	}

	I2C_SDA_OUT;		// change direction to output on SDA line
    18b6:	ed 91       	ld	r30, X+
    18b8:	fc 91       	ld	r31, X
    18ba:	11 97       	sbiw	r26, 0x01	; 1
    18bc:	20 81       	ld	r18, Z
    18be:	ca 01       	movw	r24, r20
    18c0:	16 96       	adiw	r26, 0x06	; 6
    18c2:	0c 90       	ld	r0, X
    18c4:	16 97       	sbiw	r26, 0x06	; 6
    18c6:	02 c0       	rjmp	.+4      	; 0x18cc <i2cGetbyte+0x166>
    18c8:	88 0f       	add	r24, r24
    18ca:	99 1f       	adc	r25, r25
    18cc:	0a 94       	dec	r0
    18ce:	e2 f7       	brpl	.-8      	; 0x18c8 <i2cGetbyte+0x162>
    18d0:	28 2b       	or	r18, r24
    18d2:	20 83       	st	Z, r18

	if (last)
    18d4:	00 23       	and	r16, r16
    18d6:	09 f4       	brne	.+2      	; 0x18da <i2cGetbyte+0x174>
    18d8:	87 c0       	rjmp	.+270    	; 0x19e8 <i2cGetbyte+0x282>
		I2C_SDA_HI;				// set NAK
    18da:	12 96       	adiw	r26, 0x02	; 2
    18dc:	ed 91       	ld	r30, X+
    18de:	fc 91       	ld	r31, X
    18e0:	13 97       	sbiw	r26, 0x03	; 3
    18e2:	80 81       	ld	r24, Z
    18e4:	16 96       	adiw	r26, 0x06	; 6
    18e6:	0c 90       	ld	r0, X
    18e8:	16 97       	sbiw	r26, 0x06	; 6
    18ea:	02 c0       	rjmp	.+4      	; 0x18f0 <i2cGetbyte+0x18a>
    18ec:	44 0f       	add	r20, r20
    18ee:	55 1f       	adc	r21, r21
    18f0:	0a 94       	dec	r0
    18f2:	e2 f7       	brpl	.-8      	; 0x18ec <i2cGetbyte+0x186>
    18f4:	84 2b       	or	r24, r20
    18f6:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    18f8:	00 00       	nop
    18fa:	00 00       	nop
    18fc:	00 00       	nop
    18fe:	00 00       	nop
    1900:	00 00       	nop
	if (last)
		I2C_SDA_HI;				// set NAK
	else
		I2C_SDA_LO;				// set ACK

	I2C_SCL_TOGGLE;				// clock pulse
    1902:	19 96       	adiw	r26, 0x09	; 9
    1904:	ed 91       	ld	r30, X+
    1906:	fc 91       	ld	r31, X
    1908:	1a 97       	sbiw	r26, 0x0a	; 10
    190a:	40 81       	ld	r20, Z
    190c:	1d 96       	adiw	r26, 0x0d	; 13
    190e:	2c 91       	ld	r18, X
    1910:	1d 97       	sbiw	r26, 0x0d	; 13
    1912:	81 e0       	ldi	r24, 0x01	; 1
    1914:	90 e0       	ldi	r25, 0x00	; 0
    1916:	bc 01       	movw	r22, r24
    1918:	02 c0       	rjmp	.+4      	; 0x191e <i2cGetbyte+0x1b8>
    191a:	66 0f       	add	r22, r22
    191c:	77 1f       	adc	r23, r23
    191e:	2a 95       	dec	r18
    1920:	e2 f7       	brpl	.-8      	; 0x191a <i2cGetbyte+0x1b4>
    1922:	46 2b       	or	r20, r22
    1924:	40 83       	st	Z, r20
    1926:	17 96       	adiw	r26, 0x07	; 7
    1928:	ed 91       	ld	r30, X+
    192a:	fc 91       	ld	r31, X
    192c:	18 97       	sbiw	r26, 0x08	; 8
    192e:	30 81       	ld	r19, Z
    1930:	1d 96       	adiw	r26, 0x0d	; 13
    1932:	2c 91       	ld	r18, X
    1934:	1d 97       	sbiw	r26, 0x0d	; 13
    1936:	02 c0       	rjmp	.+4      	; 0x193c <i2cGetbyte+0x1d6>
    1938:	88 0f       	add	r24, r24
    193a:	99 1f       	adc	r25, r25
    193c:	2a 95       	dec	r18
    193e:	e2 f7       	brpl	.-8      	; 0x1938 <i2cGetbyte+0x1d2>
    1940:	80 95       	com	r24
    1942:	83 23       	and	r24, r19
    1944:	80 83       	st	Z, r24
    1946:	1b 96       	adiw	r26, 0x0b	; 11
    1948:	ed 91       	ld	r30, X+
    194a:	fc 91       	ld	r31, X
    194c:	1c 97       	sbiw	r26, 0x0c	; 12
    194e:	80 81       	ld	r24, Z
    1950:	1d 96       	adiw	r26, 0x0d	; 13
    1952:	2c 91       	ld	r18, X
    1954:	1d 97       	sbiw	r26, 0x0d	; 13
    1956:	90 e0       	ldi	r25, 0x00	; 0
    1958:	02 c0       	rjmp	.+4      	; 0x195e <i2cGetbyte+0x1f8>
    195a:	95 95       	asr	r25
    195c:	87 95       	ror	r24
    195e:	2a 95       	dec	r18
    1960:	e2 f7       	brpl	.-8      	; 0x195a <i2cGetbyte+0x1f4>
    1962:	80 ff       	sbrs	r24, 0
    1964:	f4 cf       	rjmp	.-24     	; 0x194e <i2cGetbyte+0x1e8>
    1966:	17 96       	adiw	r26, 0x07	; 7
    1968:	ed 91       	ld	r30, X+
    196a:	fc 91       	ld	r31, X
    196c:	18 97       	sbiw	r26, 0x08	; 8
    196e:	20 81       	ld	r18, Z
    1970:	1d 96       	adiw	r26, 0x0d	; 13
    1972:	8c 91       	ld	r24, X
    1974:	1d 97       	sbiw	r26, 0x0d	; 13
    1976:	41 e0       	ldi	r20, 0x01	; 1
    1978:	50 e0       	ldi	r21, 0x00	; 0
    197a:	ea 01       	movw	r28, r20
    197c:	02 c0       	rjmp	.+4      	; 0x1982 <i2cGetbyte+0x21c>
    197e:	cc 0f       	add	r28, r28
    1980:	dd 1f       	adc	r29, r29
    1982:	8a 95       	dec	r24
    1984:	e2 f7       	brpl	.-8      	; 0x197e <i2cGetbyte+0x218>
    1986:	2c 2b       	or	r18, r28
    1988:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    198a:	00 00       	nop
    198c:	00 00       	nop
    198e:	00 00       	nop
    1990:	00 00       	nop
    1992:	00 00       	nop
    1994:	00 00       	nop
    1996:	00 00       	nop
    1998:	00 00       	nop
    199a:	00 00       	nop
	if (last)
		I2C_SDA_HI;				// set NAK
	else
		I2C_SDA_LO;				// set ACK

	I2C_SCL_TOGGLE;				// clock pulse
    199c:	19 96       	adiw	r26, 0x09	; 9
    199e:	ed 91       	ld	r30, X+
    19a0:	fc 91       	ld	r31, X
    19a2:	1a 97       	sbiw	r26, 0x0a	; 10
    19a4:	20 81       	ld	r18, Z
    19a6:	1d 96       	adiw	r26, 0x0d	; 13
    19a8:	8c 91       	ld	r24, X
    19aa:	1d 97       	sbiw	r26, 0x0d	; 13
    19ac:	ba 01       	movw	r22, r20
    19ae:	02 c0       	rjmp	.+4      	; 0x19b4 <i2cGetbyte+0x24e>
    19b0:	66 0f       	add	r22, r22
    19b2:	77 1f       	adc	r23, r23
    19b4:	8a 95       	dec	r24
    19b6:	e2 f7       	brpl	.-8      	; 0x19b0 <i2cGetbyte+0x24a>
    19b8:	cb 01       	movw	r24, r22
    19ba:	80 95       	com	r24
    19bc:	82 23       	and	r24, r18
    19be:	80 83       	st	Z, r24
	I2C_SDA_HI;					// leave with SDA HI
    19c0:	12 96       	adiw	r26, 0x02	; 2
    19c2:	ed 91       	ld	r30, X+
    19c4:	fc 91       	ld	r31, X
    19c6:	13 97       	sbiw	r26, 0x03	; 3
    19c8:	80 81       	ld	r24, Z
    19ca:	16 96       	adiw	r26, 0x06	; 6
    19cc:	0c 90       	ld	r0, X
    19ce:	02 c0       	rjmp	.+4      	; 0x19d4 <i2cGetbyte+0x26e>
    19d0:	44 0f       	add	r20, r20
    19d2:	55 1f       	adc	r21, r21
    19d4:	0a 94       	dec	r0
    19d6:	e2 f7       	brpl	.-8      	; 0x19d0 <i2cGetbyte+0x26a>
    19d8:	84 2b       	or	r24, r20
    19da:	80 83       	st	Z, r24
	return b;					// return received byte
}
    19dc:	81 2f       	mov	r24, r17
    19de:	df 91       	pop	r29
    19e0:	cf 91       	pop	r28
    19e2:	1f 91       	pop	r17
    19e4:	0f 91       	pop	r16
    19e6:	08 95       	ret
	I2C_SDA_OUT;		// change direction to output on SDA line

	if (last)
		I2C_SDA_HI;				// set NAK
	else
		I2C_SDA_LO;				// set ACK
    19e8:	12 96       	adiw	r26, 0x02	; 2
    19ea:	ed 91       	ld	r30, X+
    19ec:	fc 91       	ld	r31, X
    19ee:	13 97       	sbiw	r26, 0x03	; 3
    19f0:	90 81       	ld	r25, Z
    19f2:	16 96       	adiw	r26, 0x06	; 6
    19f4:	0c 90       	ld	r0, X
    19f6:	16 97       	sbiw	r26, 0x06	; 6
    19f8:	02 c0       	rjmp	.+4      	; 0x19fe <i2cGetbyte+0x298>
    19fa:	44 0f       	add	r20, r20
    19fc:	55 1f       	adc	r21, r21
    19fe:	0a 94       	dec	r0
    1a00:	e2 f7       	brpl	.-8      	; 0x19fa <i2cGetbyte+0x294>
    1a02:	84 2f       	mov	r24, r20
    1a04:	80 95       	com	r24
    1a06:	89 23       	and	r24, r25
    1a08:	80 83       	st	Z, r24
    1a0a:	76 cf       	rjmp	.-276    	; 0x18f8 <i2cGetbyte+0x192>

00001a0c <getBus>:
	i2cInitA(&i2c_context[I2C_IPMB0_A]);
	i2cInitB(&i2c_context[I2C_IPMB0_B]);
}

I2C_DATA* getBus(uint8_t i2c_bus)
{
    1a0c:	94 e3       	ldi	r25, 0x34	; 52
    1a0e:	89 9f       	mul	r24, r25
    1a10:	90 01       	movw	r18, r0
    1a12:	11 24       	eor	r1, r1
    1a14:	20 5e       	subi	r18, 0xE0	; 224
    1a16:	39 4f       	sbci	r19, 0xF9	; 249
	return &i2c_context[i2c_bus];
}
    1a18:	c9 01       	movw	r24, r18
    1a1a:	08 95       	ret

00001a1c <i2cInitA>:

//
void i2cInitA(I2C_DATA* i2c_bus)
{
    1a1c:	dc 01       	movw	r26, r24
	i2c_bus->pins.scl=SCL_A;
    1a1e:	22 e0       	ldi	r18, 0x02	; 2
    1a20:	1d 96       	adiw	r26, 0x0d	; 13
    1a22:	2c 93       	st	X, r18
    1a24:	1d 97       	sbiw	r26, 0x0d	; 13

	i2c_bus->pins.scl_ddr=&SCLDDR_A;
    1a26:	84 e6       	ldi	r24, 0x64	; 100
    1a28:	90 e0       	ldi	r25, 0x00	; 0
    1a2a:	18 96       	adiw	r26, 0x08	; 8
    1a2c:	9c 93       	st	X, r25
    1a2e:	8e 93       	st	-X, r24
    1a30:	17 97       	sbiw	r26, 0x07	; 7
	i2c_bus->pins.scl_pin=&SCLPIN_A;
    1a32:	83 e6       	ldi	r24, 0x63	; 99
    1a34:	90 e0       	ldi	r25, 0x00	; 0
    1a36:	1c 96       	adiw	r26, 0x0c	; 12
    1a38:	9c 93       	st	X, r25
    1a3a:	8e 93       	st	-X, r24
    1a3c:	1b 97       	sbiw	r26, 0x0b	; 11
	i2c_bus->pins.scl_port=&SCLPORT_A;
    1a3e:	85 e6       	ldi	r24, 0x65	; 101
    1a40:	90 e0       	ldi	r25, 0x00	; 0
    1a42:	1a 96       	adiw	r26, 0x0a	; 10
    1a44:	9c 93       	st	X, r25
    1a46:	8e 93       	st	-X, r24
    1a48:	19 97       	sbiw	r26, 0x09	; 9

	i2c_bus->pins.sda=SDA_A;
    1a4a:	16 96       	adiw	r26, 0x06	; 6
    1a4c:	2c 93       	st	X, r18
    1a4e:	16 97       	sbiw	r26, 0x06	; 6

	i2c_bus->pins.sda_ddr=&SDADDR_A;
    1a50:	8a e3       	ldi	r24, 0x3A	; 58
    1a52:	90 e0       	ldi	r25, 0x00	; 0
    1a54:	11 96       	adiw	r26, 0x01	; 1
    1a56:	9c 93       	st	X, r25
    1a58:	8e 93       	st	-X, r24
	i2c_bus->pins.sda_pin=&SDAPIN_A;
    1a5a:	89 e3       	ldi	r24, 0x39	; 57
    1a5c:	90 e0       	ldi	r25, 0x00	; 0
    1a5e:	15 96       	adiw	r26, 0x05	; 5
    1a60:	9c 93       	st	X, r25
    1a62:	8e 93       	st	-X, r24
    1a64:	14 97       	sbiw	r26, 0x04	; 4
	i2c_bus->pins.sda_port=&SDAPORT_A;
    1a66:	8b e3       	ldi	r24, 0x3B	; 59
    1a68:	90 e0       	ldi	r25, 0x00	; 0
    1a6a:	13 96       	adiw	r26, 0x03	; 3
    1a6c:	9c 93       	st	X, r25
    1a6e:	8e 93       	st	-X, r24
    1a70:	12 97       	sbiw	r26, 0x02	; 2

	I2C_SDA_OUT;// set SDA as output
    1a72:	41 e0       	ldi	r20, 0x01	; 1
    1a74:	50 e0       	ldi	r21, 0x00	; 0
    1a76:	d2 9a       	sbi	0x1a, 2	; 26
	I2C_SCL_OUT;// set SCL as output
    1a78:	17 96       	adiw	r26, 0x07	; 7
    1a7a:	ed 91       	ld	r30, X+
    1a7c:	fc 91       	ld	r31, X
    1a7e:	18 97       	sbiw	r26, 0x08	; 8
    1a80:	20 81       	ld	r18, Z
    1a82:	1d 96       	adiw	r26, 0x0d	; 13
    1a84:	8c 91       	ld	r24, X
    1a86:	1d 97       	sbiw	r26, 0x0d	; 13
    1a88:	ba 01       	movw	r22, r20
    1a8a:	02 c0       	rjmp	.+4      	; 0x1a90 <i2cInitA+0x74>
    1a8c:	66 0f       	add	r22, r22
    1a8e:	77 1f       	adc	r23, r23
    1a90:	8a 95       	dec	r24
    1a92:	e2 f7       	brpl	.-8      	; 0x1a8c <i2cInitA+0x70>
    1a94:	26 2b       	or	r18, r22
    1a96:	20 83       	st	Z, r18

	I2C_SDA_HI;					// set I/O state and pull-ups
    1a98:	12 96       	adiw	r26, 0x02	; 2
    1a9a:	ed 91       	ld	r30, X+
    1a9c:	fc 91       	ld	r31, X
    1a9e:	13 97       	sbiw	r26, 0x03	; 3
    1aa0:	20 81       	ld	r18, Z
    1aa2:	ca 01       	movw	r24, r20
    1aa4:	16 96       	adiw	r26, 0x06	; 6
    1aa6:	0c 90       	ld	r0, X
    1aa8:	16 97       	sbiw	r26, 0x06	; 6
    1aaa:	02 c0       	rjmp	.+4      	; 0x1ab0 <i2cInitA+0x94>
    1aac:	88 0f       	add	r24, r24
    1aae:	99 1f       	adc	r25, r25
    1ab0:	0a 94       	dec	r0
    1ab2:	e2 f7       	brpl	.-8      	; 0x1aac <i2cInitA+0x90>
    1ab4:	28 2b       	or	r18, r24
    1ab6:	20 83       	st	Z, r18
	I2C_SCL_HI;					// set I/O state and pull-ups
    1ab8:	19 96       	adiw	r26, 0x09	; 9
    1aba:	ed 91       	ld	r30, X+
    1abc:	fc 91       	ld	r31, X
    1abe:	1a 97       	sbiw	r26, 0x0a	; 10
    1ac0:	20 81       	ld	r18, Z
    1ac2:	1d 96       	adiw	r26, 0x0d	; 13
    1ac4:	8c 91       	ld	r24, X
    1ac6:	1d 97       	sbiw	r26, 0x0d	; 13
    1ac8:	ba 01       	movw	r22, r20
    1aca:	02 c0       	rjmp	.+4      	; 0x1ad0 <i2cInitA+0xb4>
    1acc:	66 0f       	add	r22, r22
    1ace:	77 1f       	adc	r23, r23
    1ad0:	8a 95       	dec	r24
    1ad2:	e2 f7       	brpl	.-8      	; 0x1acc <i2cInitA+0xb0>
    1ad4:	26 2b       	or	r18, r22
    1ad6:	20 83       	st	Z, r18
    1ad8:	17 96       	adiw	r26, 0x07	; 7
    1ada:	ed 91       	ld	r30, X+
    1adc:	fc 91       	ld	r31, X
    1ade:	18 97       	sbiw	r26, 0x08	; 8
    1ae0:	90 81       	ld	r25, Z
    1ae2:	1d 96       	adiw	r26, 0x0d	; 13
    1ae4:	8c 91       	ld	r24, X
    1ae6:	1d 97       	sbiw	r26, 0x0d	; 13
    1ae8:	02 c0       	rjmp	.+4      	; 0x1aee <i2cInitA+0xd2>
    1aea:	44 0f       	add	r20, r20
    1aec:	55 1f       	adc	r21, r21
    1aee:	8a 95       	dec	r24
    1af0:	e2 f7       	brpl	.-8      	; 0x1aea <i2cInitA+0xce>
    1af2:	40 95       	com	r20
    1af4:	49 23       	and	r20, r25
    1af6:	40 83       	st	Z, r20
    1af8:	1b 96       	adiw	r26, 0x0b	; 11
    1afa:	ed 91       	ld	r30, X+
    1afc:	fc 91       	ld	r31, X
    1afe:	1c 97       	sbiw	r26, 0x0c	; 12
    1b00:	80 81       	ld	r24, Z
    1b02:	1d 96       	adiw	r26, 0x0d	; 13
    1b04:	2c 91       	ld	r18, X
    1b06:	1d 97       	sbiw	r26, 0x0d	; 13
    1b08:	90 e0       	ldi	r25, 0x00	; 0
    1b0a:	02 c0       	rjmp	.+4      	; 0x1b10 <i2cInitA+0xf4>
    1b0c:	95 95       	asr	r25
    1b0e:	87 95       	ror	r24
    1b10:	2a 95       	dec	r18
    1b12:	e2 f7       	brpl	.-8      	; 0x1b0c <i2cInitA+0xf0>
    1b14:	80 ff       	sbrs	r24, 0
    1b16:	f4 cf       	rjmp	.-24     	; 0x1b00 <i2cInitA+0xe4>
    1b18:	17 96       	adiw	r26, 0x07	; 7
    1b1a:	ed 91       	ld	r30, X+
    1b1c:	fc 91       	ld	r31, X
    1b1e:	18 97       	sbiw	r26, 0x08	; 8
    1b20:	20 81       	ld	r18, Z
    1b22:	1d 96       	adiw	r26, 0x0d	; 13
    1b24:	3c 91       	ld	r19, X
    1b26:	1d 97       	sbiw	r26, 0x0d	; 13
    1b28:	81 e0       	ldi	r24, 0x01	; 1
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	02 c0       	rjmp	.+4      	; 0x1b32 <i2cInitA+0x116>
    1b2e:	88 0f       	add	r24, r24
    1b30:	99 1f       	adc	r25, r25
    1b32:	3a 95       	dec	r19
    1b34:	e2 f7       	brpl	.-8      	; 0x1b2e <i2cInitA+0x112>
    1b36:	28 2b       	or	r18, r24
    1b38:	20 83       	st	Z, r18

	i2c_bus->I2C_state=I2C_INIT;
    1b3a:	d3 96       	adiw	r26, 0x33	; 51
    1b3c:	1c 92       	st	X, r1
}
    1b3e:	08 95       	ret

00001b40 <i2cInitB>:
void i2cInitB(I2C_DATA* i2c_bus)
{
    1b40:	dc 01       	movw	r26, r24
	i2c_bus->pins.scl=SCL_B;
    1b42:	81 e0       	ldi	r24, 0x01	; 1
    1b44:	1d 96       	adiw	r26, 0x0d	; 13
    1b46:	8c 93       	st	X, r24
    1b48:	1d 97       	sbiw	r26, 0x0d	; 13

	i2c_bus->pins.scl_ddr=&SCLDDR_B;
    1b4a:	4a e3       	ldi	r20, 0x3A	; 58
    1b4c:	50 e0       	ldi	r21, 0x00	; 0
    1b4e:	18 96       	adiw	r26, 0x08	; 8
    1b50:	5c 93       	st	X, r21
    1b52:	4e 93       	st	-X, r20
    1b54:	17 97       	sbiw	r26, 0x07	; 7
	i2c_bus->pins.scl_pin=&SCLPIN_B;
    1b56:	29 e3       	ldi	r18, 0x39	; 57
    1b58:	30 e0       	ldi	r19, 0x00	; 0
    1b5a:	1c 96       	adiw	r26, 0x0c	; 12
    1b5c:	3c 93       	st	X, r19
    1b5e:	2e 93       	st	-X, r18
    1b60:	1b 97       	sbiw	r26, 0x0b	; 11
	i2c_bus->pins.scl_port=&SCLPORT_B;
    1b62:	8b e3       	ldi	r24, 0x3B	; 59
    1b64:	90 e0       	ldi	r25, 0x00	; 0
    1b66:	1a 96       	adiw	r26, 0x0a	; 10
    1b68:	9c 93       	st	X, r25
    1b6a:	8e 93       	st	-X, r24
    1b6c:	19 97       	sbiw	r26, 0x09	; 9

	i2c_bus->pins.sda=SDA_B;
    1b6e:	16 96       	adiw	r26, 0x06	; 6
    1b70:	1c 92       	st	X, r1
    1b72:	16 97       	sbiw	r26, 0x06	; 6

	i2c_bus->pins.sda_ddr=&SDADDR_B;
    1b74:	11 96       	adiw	r26, 0x01	; 1
    1b76:	5c 93       	st	X, r21
    1b78:	4e 93       	st	-X, r20
	i2c_bus->pins.sda_pin=&SDAPIN_B;
    1b7a:	15 96       	adiw	r26, 0x05	; 5
    1b7c:	3c 93       	st	X, r19
    1b7e:	2e 93       	st	-X, r18
    1b80:	14 97       	sbiw	r26, 0x04	; 4
	i2c_bus->pins.sda_port=&SDAPORT_B;
    1b82:	13 96       	adiw	r26, 0x03	; 3
    1b84:	9c 93       	st	X, r25
    1b86:	8e 93       	st	-X, r24
    1b88:	12 97       	sbiw	r26, 0x02	; 2

	I2C_SDA_OUT;// set SDA as output
    1b8a:	41 e0       	ldi	r20, 0x01	; 1
    1b8c:	50 e0       	ldi	r21, 0x00	; 0
    1b8e:	d0 9a       	sbi	0x1a, 0	; 26
	I2C_SCL_OUT;// set SCL as output
    1b90:	17 96       	adiw	r26, 0x07	; 7
    1b92:	ed 91       	ld	r30, X+
    1b94:	fc 91       	ld	r31, X
    1b96:	18 97       	sbiw	r26, 0x08	; 8
    1b98:	20 81       	ld	r18, Z
    1b9a:	1d 96       	adiw	r26, 0x0d	; 13
    1b9c:	8c 91       	ld	r24, X
    1b9e:	1d 97       	sbiw	r26, 0x0d	; 13
    1ba0:	ba 01       	movw	r22, r20
    1ba2:	02 c0       	rjmp	.+4      	; 0x1ba8 <i2cInitB+0x68>
    1ba4:	66 0f       	add	r22, r22
    1ba6:	77 1f       	adc	r23, r23
    1ba8:	8a 95       	dec	r24
    1baa:	e2 f7       	brpl	.-8      	; 0x1ba4 <i2cInitB+0x64>
    1bac:	26 2b       	or	r18, r22
    1bae:	20 83       	st	Z, r18

	I2C_SDA_HI;					// set I/O state and pull-ups
    1bb0:	12 96       	adiw	r26, 0x02	; 2
    1bb2:	ed 91       	ld	r30, X+
    1bb4:	fc 91       	ld	r31, X
    1bb6:	13 97       	sbiw	r26, 0x03	; 3
    1bb8:	20 81       	ld	r18, Z
    1bba:	ca 01       	movw	r24, r20
    1bbc:	16 96       	adiw	r26, 0x06	; 6
    1bbe:	0c 90       	ld	r0, X
    1bc0:	16 97       	sbiw	r26, 0x06	; 6
    1bc2:	02 c0       	rjmp	.+4      	; 0x1bc8 <i2cInitB+0x88>
    1bc4:	88 0f       	add	r24, r24
    1bc6:	99 1f       	adc	r25, r25
    1bc8:	0a 94       	dec	r0
    1bca:	e2 f7       	brpl	.-8      	; 0x1bc4 <i2cInitB+0x84>
    1bcc:	28 2b       	or	r18, r24
    1bce:	20 83       	st	Z, r18
	I2C_SCL_HI;					// set I/O state and pull-ups
    1bd0:	19 96       	adiw	r26, 0x09	; 9
    1bd2:	ed 91       	ld	r30, X+
    1bd4:	fc 91       	ld	r31, X
    1bd6:	1a 97       	sbiw	r26, 0x0a	; 10
    1bd8:	20 81       	ld	r18, Z
    1bda:	1d 96       	adiw	r26, 0x0d	; 13
    1bdc:	8c 91       	ld	r24, X
    1bde:	1d 97       	sbiw	r26, 0x0d	; 13
    1be0:	ba 01       	movw	r22, r20
    1be2:	02 c0       	rjmp	.+4      	; 0x1be8 <i2cInitB+0xa8>
    1be4:	66 0f       	add	r22, r22
    1be6:	77 1f       	adc	r23, r23
    1be8:	8a 95       	dec	r24
    1bea:	e2 f7       	brpl	.-8      	; 0x1be4 <i2cInitB+0xa4>
    1bec:	26 2b       	or	r18, r22
    1bee:	20 83       	st	Z, r18
    1bf0:	17 96       	adiw	r26, 0x07	; 7
    1bf2:	ed 91       	ld	r30, X+
    1bf4:	fc 91       	ld	r31, X
    1bf6:	18 97       	sbiw	r26, 0x08	; 8
    1bf8:	90 81       	ld	r25, Z
    1bfa:	1d 96       	adiw	r26, 0x0d	; 13
    1bfc:	8c 91       	ld	r24, X
    1bfe:	1d 97       	sbiw	r26, 0x0d	; 13
    1c00:	02 c0       	rjmp	.+4      	; 0x1c06 <i2cInitB+0xc6>
    1c02:	44 0f       	add	r20, r20
    1c04:	55 1f       	adc	r21, r21
    1c06:	8a 95       	dec	r24
    1c08:	e2 f7       	brpl	.-8      	; 0x1c02 <i2cInitB+0xc2>
    1c0a:	40 95       	com	r20
    1c0c:	49 23       	and	r20, r25
    1c0e:	40 83       	st	Z, r20
    1c10:	1b 96       	adiw	r26, 0x0b	; 11
    1c12:	ed 91       	ld	r30, X+
    1c14:	fc 91       	ld	r31, X
    1c16:	1c 97       	sbiw	r26, 0x0c	; 12
    1c18:	80 81       	ld	r24, Z
    1c1a:	1d 96       	adiw	r26, 0x0d	; 13
    1c1c:	2c 91       	ld	r18, X
    1c1e:	1d 97       	sbiw	r26, 0x0d	; 13
    1c20:	90 e0       	ldi	r25, 0x00	; 0
    1c22:	02 c0       	rjmp	.+4      	; 0x1c28 <i2cInitB+0xe8>
    1c24:	95 95       	asr	r25
    1c26:	87 95       	ror	r24
    1c28:	2a 95       	dec	r18
    1c2a:	e2 f7       	brpl	.-8      	; 0x1c24 <i2cInitB+0xe4>
    1c2c:	80 ff       	sbrs	r24, 0
    1c2e:	f4 cf       	rjmp	.-24     	; 0x1c18 <i2cInitB+0xd8>
    1c30:	17 96       	adiw	r26, 0x07	; 7
    1c32:	ed 91       	ld	r30, X+
    1c34:	fc 91       	ld	r31, X
    1c36:	18 97       	sbiw	r26, 0x08	; 8
    1c38:	20 81       	ld	r18, Z
    1c3a:	1d 96       	adiw	r26, 0x0d	; 13
    1c3c:	3c 91       	ld	r19, X
    1c3e:	1d 97       	sbiw	r26, 0x0d	; 13
    1c40:	81 e0       	ldi	r24, 0x01	; 1
    1c42:	90 e0       	ldi	r25, 0x00	; 0
    1c44:	02 c0       	rjmp	.+4      	; 0x1c4a <i2cInitB+0x10a>
    1c46:	88 0f       	add	r24, r24
    1c48:	99 1f       	adc	r25, r25
    1c4a:	3a 95       	dec	r19
    1c4c:	e2 f7       	brpl	.-8      	; 0x1c46 <i2cInitB+0x106>
    1c4e:	28 2b       	or	r18, r24
    1c50:	20 83       	st	Z, r18

	i2c_bus->I2C_state=I2C_INIT;
    1c52:	d3 96       	adiw	r26, 0x33	; 51
    1c54:	1c 92       	st	X, r1
}
    1c56:	08 95       	ret

00001c58 <i2cTemp>:

void i2cTemp(I2C_DATA* i2c_bus)
{
    1c58:	dc 01       	movw	r26, r24
	i2c_bus->pins.scl=SCL_TEMP;
    1c5a:	82 e0       	ldi	r24, 0x02	; 2
    1c5c:	1d 96       	adiw	r26, 0x0d	; 13
    1c5e:	8c 93       	st	X, r24
    1c60:	1d 97       	sbiw	r26, 0x0d	; 13

	i2c_bus->pins.scl_ddr=&SCLDDR_TEMP;
    1c62:	64 e3       	ldi	r22, 0x34	; 52
    1c64:	70 e0       	ldi	r23, 0x00	; 0
    1c66:	18 96       	adiw	r26, 0x08	; 8
    1c68:	7c 93       	st	X, r23
    1c6a:	6e 93       	st	-X, r22
    1c6c:	17 97       	sbiw	r26, 0x07	; 7
	i2c_bus->pins.scl_pin=&SCLPIN_TEMP;;
    1c6e:	43 e3       	ldi	r20, 0x33	; 51
    1c70:	50 e0       	ldi	r21, 0x00	; 0
    1c72:	1c 96       	adiw	r26, 0x0c	; 12
    1c74:	5c 93       	st	X, r21
    1c76:	4e 93       	st	-X, r20
    1c78:	1b 97       	sbiw	r26, 0x0b	; 11
	i2c_bus->pins.scl_port=&SCLPORT_TEMP;;
    1c7a:	25 e3       	ldi	r18, 0x35	; 53
    1c7c:	30 e0       	ldi	r19, 0x00	; 0
    1c7e:	1a 96       	adiw	r26, 0x0a	; 10
    1c80:	3c 93       	st	X, r19
    1c82:	2e 93       	st	-X, r18
    1c84:	19 97       	sbiw	r26, 0x09	; 9

	i2c_bus->pins.sda=SDA_TEMP;;
    1c86:	83 e0       	ldi	r24, 0x03	; 3
    1c88:	16 96       	adiw	r26, 0x06	; 6
    1c8a:	8c 93       	st	X, r24
    1c8c:	16 97       	sbiw	r26, 0x06	; 6

	i2c_bus->pins.sda_ddr=&SDADDR_TEMP;;
    1c8e:	11 96       	adiw	r26, 0x01	; 1
    1c90:	7c 93       	st	X, r23
    1c92:	6e 93       	st	-X, r22
	i2c_bus->pins.sda_pin=&SDAPIN_TEMP;;
    1c94:	15 96       	adiw	r26, 0x05	; 5
    1c96:	5c 93       	st	X, r21
    1c98:	4e 93       	st	-X, r20
    1c9a:	14 97       	sbiw	r26, 0x04	; 4
	i2c_bus->pins.sda_port=&SDAPORT_TEMP;;
    1c9c:	13 96       	adiw	r26, 0x03	; 3
    1c9e:	3c 93       	st	X, r19
    1ca0:	2e 93       	st	-X, r18
    1ca2:	12 97       	sbiw	r26, 0x02	; 2

	I2C_SDA_OUT;// set SDA as output
    1ca4:	41 e0       	ldi	r20, 0x01	; 1
    1ca6:	50 e0       	ldi	r21, 0x00	; 0
    1ca8:	a3 9a       	sbi	0x14, 3	; 20
	I2C_SCL_OUT;// set SCL as output
    1caa:	17 96       	adiw	r26, 0x07	; 7
    1cac:	ed 91       	ld	r30, X+
    1cae:	fc 91       	ld	r31, X
    1cb0:	18 97       	sbiw	r26, 0x08	; 8
    1cb2:	20 81       	ld	r18, Z
    1cb4:	1d 96       	adiw	r26, 0x0d	; 13
    1cb6:	8c 91       	ld	r24, X
    1cb8:	1d 97       	sbiw	r26, 0x0d	; 13
    1cba:	ba 01       	movw	r22, r20
    1cbc:	02 c0       	rjmp	.+4      	; 0x1cc2 <i2cTemp+0x6a>
    1cbe:	66 0f       	add	r22, r22
    1cc0:	77 1f       	adc	r23, r23
    1cc2:	8a 95       	dec	r24
    1cc4:	e2 f7       	brpl	.-8      	; 0x1cbe <i2cTemp+0x66>
    1cc6:	26 2b       	or	r18, r22
    1cc8:	20 83       	st	Z, r18

	I2C_SDA_HI;					// set I/O state and pull-ups
    1cca:	12 96       	adiw	r26, 0x02	; 2
    1ccc:	ed 91       	ld	r30, X+
    1cce:	fc 91       	ld	r31, X
    1cd0:	13 97       	sbiw	r26, 0x03	; 3
    1cd2:	20 81       	ld	r18, Z
    1cd4:	ca 01       	movw	r24, r20
    1cd6:	16 96       	adiw	r26, 0x06	; 6
    1cd8:	0c 90       	ld	r0, X
    1cda:	16 97       	sbiw	r26, 0x06	; 6
    1cdc:	02 c0       	rjmp	.+4      	; 0x1ce2 <i2cTemp+0x8a>
    1cde:	88 0f       	add	r24, r24
    1ce0:	99 1f       	adc	r25, r25
    1ce2:	0a 94       	dec	r0
    1ce4:	e2 f7       	brpl	.-8      	; 0x1cde <i2cTemp+0x86>
    1ce6:	28 2b       	or	r18, r24
    1ce8:	20 83       	st	Z, r18
	I2C_SCL_HI;					// set I/O state and pull-ups
    1cea:	19 96       	adiw	r26, 0x09	; 9
    1cec:	ed 91       	ld	r30, X+
    1cee:	fc 91       	ld	r31, X
    1cf0:	1a 97       	sbiw	r26, 0x0a	; 10
    1cf2:	20 81       	ld	r18, Z
    1cf4:	1d 96       	adiw	r26, 0x0d	; 13
    1cf6:	8c 91       	ld	r24, X
    1cf8:	1d 97       	sbiw	r26, 0x0d	; 13
    1cfa:	ba 01       	movw	r22, r20
    1cfc:	02 c0       	rjmp	.+4      	; 0x1d02 <i2cTemp+0xaa>
    1cfe:	66 0f       	add	r22, r22
    1d00:	77 1f       	adc	r23, r23
    1d02:	8a 95       	dec	r24
    1d04:	e2 f7       	brpl	.-8      	; 0x1cfe <i2cTemp+0xa6>
    1d06:	26 2b       	or	r18, r22
    1d08:	20 83       	st	Z, r18
    1d0a:	17 96       	adiw	r26, 0x07	; 7
    1d0c:	ed 91       	ld	r30, X+
    1d0e:	fc 91       	ld	r31, X
    1d10:	18 97       	sbiw	r26, 0x08	; 8
    1d12:	90 81       	ld	r25, Z
    1d14:	1d 96       	adiw	r26, 0x0d	; 13
    1d16:	8c 91       	ld	r24, X
    1d18:	1d 97       	sbiw	r26, 0x0d	; 13
    1d1a:	02 c0       	rjmp	.+4      	; 0x1d20 <i2cTemp+0xc8>
    1d1c:	44 0f       	add	r20, r20
    1d1e:	55 1f       	adc	r21, r21
    1d20:	8a 95       	dec	r24
    1d22:	e2 f7       	brpl	.-8      	; 0x1d1c <i2cTemp+0xc4>
    1d24:	40 95       	com	r20
    1d26:	49 23       	and	r20, r25
    1d28:	40 83       	st	Z, r20
    1d2a:	1b 96       	adiw	r26, 0x0b	; 11
    1d2c:	ed 91       	ld	r30, X+
    1d2e:	fc 91       	ld	r31, X
    1d30:	1c 97       	sbiw	r26, 0x0c	; 12
    1d32:	80 81       	ld	r24, Z
    1d34:	1d 96       	adiw	r26, 0x0d	; 13
    1d36:	2c 91       	ld	r18, X
    1d38:	1d 97       	sbiw	r26, 0x0d	; 13
    1d3a:	90 e0       	ldi	r25, 0x00	; 0
    1d3c:	02 c0       	rjmp	.+4      	; 0x1d42 <i2cTemp+0xea>
    1d3e:	95 95       	asr	r25
    1d40:	87 95       	ror	r24
    1d42:	2a 95       	dec	r18
    1d44:	e2 f7       	brpl	.-8      	; 0x1d3e <i2cTemp+0xe6>
    1d46:	80 ff       	sbrs	r24, 0
    1d48:	f4 cf       	rjmp	.-24     	; 0x1d32 <i2cTemp+0xda>
    1d4a:	17 96       	adiw	r26, 0x07	; 7
    1d4c:	ed 91       	ld	r30, X+
    1d4e:	fc 91       	ld	r31, X
    1d50:	18 97       	sbiw	r26, 0x08	; 8
    1d52:	20 81       	ld	r18, Z
    1d54:	1d 96       	adiw	r26, 0x0d	; 13
    1d56:	3c 91       	ld	r19, X
    1d58:	1d 97       	sbiw	r26, 0x0d	; 13
    1d5a:	81 e0       	ldi	r24, 0x01	; 1
    1d5c:	90 e0       	ldi	r25, 0x00	; 0
    1d5e:	02 c0       	rjmp	.+4      	; 0x1d64 <i2cTemp+0x10c>
    1d60:	88 0f       	add	r24, r24
    1d62:	99 1f       	adc	r25, r25
    1d64:	3a 95       	dec	r19
    1d66:	e2 f7       	brpl	.-8      	; 0x1d60 <i2cTemp+0x108>
    1d68:	28 2b       	or	r18, r24
    1d6a:	20 83       	st	Z, r18

	i2c_bus->I2C_state=I2C_INIT;
    1d6c:	d3 96       	adiw	r26, 0x33	; 51
    1d6e:	1c 92       	st	X, r1


}
    1d70:	08 95       	ret

00001d72 <IPMB0_A_READ>:

	return ret;
}

IPMI_WS* IPMB0_A_READ(I2C_DATA*IPMB)
{
    1d72:	bf 92       	push	r11
    1d74:	cf 92       	push	r12
    1d76:	df 92       	push	r13
    1d78:	ef 92       	push	r14
    1d7a:	ff 92       	push	r15
    1d7c:	0f 93       	push	r16
    1d7e:	1f 93       	push	r17
    1d80:	cf 93       	push	r28
    1d82:	df 93       	push	r29
    1d84:	ec 01       	movw	r28, r24
	cbi(*IPMB->pins.sda_ddr,IPMB->pins.sda);//define as inputs
    1d86:	e8 81       	ld	r30, Y
    1d88:	f9 81       	ldd	r31, Y+1	; 0x01
    1d8a:	40 81       	ld	r20, Z
    1d8c:	21 e0       	ldi	r18, 0x01	; 1
    1d8e:	30 e0       	ldi	r19, 0x00	; 0
    1d90:	c9 01       	movw	r24, r18
    1d92:	0e 80       	ldd	r0, Y+6	; 0x06
    1d94:	02 c0       	rjmp	.+4      	; 0x1d9a <IPMB0_A_READ+0x28>
    1d96:	88 0f       	add	r24, r24
    1d98:	99 1f       	adc	r25, r25
    1d9a:	0a 94       	dec	r0
    1d9c:	e2 f7       	brpl	.-8      	; 0x1d96 <IPMB0_A_READ+0x24>
    1d9e:	80 95       	com	r24
    1da0:	84 23       	and	r24, r20
    1da2:	80 83       	st	Z, r24
	cbi(*IPMB->pins.scl_ddr,IPMB->pins.scl);//define as inputs
    1da4:	ef 81       	ldd	r30, Y+7	; 0x07
    1da6:	f8 85       	ldd	r31, Y+8	; 0x08
    1da8:	90 81       	ld	r25, Z
    1daa:	8d 85       	ldd	r24, Y+13	; 0x0d
    1dac:	02 c0       	rjmp	.+4      	; 0x1db2 <IPMB0_A_READ+0x40>
    1dae:	22 0f       	add	r18, r18
    1db0:	33 1f       	adc	r19, r19
    1db2:	8a 95       	dec	r24
    1db4:	e2 f7       	brpl	.-8      	; 0x1dae <IPMB0_A_READ+0x3c>
    1db6:	20 95       	com	r18
    1db8:	29 23       	and	r18, r25
    1dba:	20 83       	st	Z, r18

	IPMI0_A_ws.i2c_byte=0;
    1dbc:	10 92 82 08 	sts	0x0882, r1
	IPMI0_A_ws.i2c_sda=0;
    1dc0:	10 92 81 08 	sts	0x0881, r1
	IPMI0_A_ws.i2c_bit=0;
    1dc4:	10 92 80 08 	sts	0x0880, r1

	IPMB->I2C_state=I2C_INIT;
    1dc8:	1b aa       	std	Y+51, r1	; 0x33
	 while(1)
		  {
		        toogle_gpio(PORTB,MCH_LED_YEL);
    1dca:	10 e2       	ldi	r17, 0x20	; 32
								sbi(PORTB,MCH_LED_RED);
								IPMI0_A_ws.delivery_attempts=0;
								break;
							}
							IPMI0_A_ws.delivery_attempts++;
							if ((IPMI0_A_ws.delivery_attempts>640000)) IPMB->I2C_state=I2C_TIMEOUT_I2C;
    1dcc:	37 e0       	ldi	r19, 0x07	; 7
    1dce:	e3 2e       	mov	r14, r19
					{
						if ( ((SCLPIN & _BV(SCL_A))!=0) )
						{
							if (((SDAPIN & _BV(SDA_A))==0))
							{
								IPMB->I2C_state=I2C_WAIT_SCL;
    1dd0:	02 e0       	ldi	r16, 0x02	; 2
						{
							if ((( sda_pin )!=0)&&(IPMI0_A_ws.i2c_sda==0))
							{
								cbi(PORTB,MCH_LED_RED);//stop bit;
								//ws_set_state( &ws, WS_ACTIVE_MASTER_READ );
								IPMB->I2C_state=I2C_STOP_BIT;
    1dd2:	24 e0       	ldi	r18, 0x04	; 4
    1dd4:	d2 2e       	mov	r13, r18
						sda_pin=SDAPIN & _BV(SDA_A);
						scl_pin=SCLPIN & _BV(SCL_A);

						if ((scl_pin )==0)
						{
							IPMB->I2C_state=I2C_GET_BIT;
    1dd6:	93 e0       	ldi	r25, 0x03	; 3
    1dd8:	f9 2e       	mov	r15, r25
							if (IPMI0_A_ws.delivery_attempts>15)
							{
								IPMI0_A_ws.i2c_byte=0;
								IPMI0_A_ws.i2c_bit=0;
								IPMI0_A_ws.len_in=0;
								IPMB->I2C_state=I2C_START_BIT;
    1dda:	cc 24       	eor	r12, r12
    1ddc:	c3 94       	inc	r12
								if (IPMI0_A_ws.len_in==0)
								{
									if (IPMI0_A_ws.i2c_byte!=0x20)
									{
										printfr(PSTR("WRG ADDRS\n\r"));
										IPMB->I2C_state=I2C_WRG_ADDR; //not a frame for this machine, go and wait for a new start sign
    1dde:	88 e0       	ldi	r24, 0x08	; 8
    1de0:	b8 2e       	mov	r11, r24
	IPMI0_A_ws.i2c_bit=0;

	IPMB->I2C_state=I2C_INIT;
	 while(1)
		  {
		        toogle_gpio(PORTB,MCH_LED_YEL);
    1de2:	88 b3       	in	r24, 0x18	; 24
    1de4:	81 27       	eor	r24, r17
    1de6:	88 bb       	out	0x18, r24	; 24
	    		switch (IPMB->I2C_state)
    1de8:	9b a9       	ldd	r25, Y+51	; 0x33
    1dea:	93 30       	cpi	r25, 0x03	; 3
    1dec:	b1 f1       	breq	.+108    	; 0x1e5a <IPMB0_A_READ+0xe8>
    1dee:	94 30       	cpi	r25, 0x04	; 4
    1df0:	d8 f4       	brcc	.+54     	; 0x1e28 <IPMB0_A_READ+0xb6>
    1df2:	91 30       	cpi	r25, 0x01	; 1
    1df4:	09 f4       	brne	.+2      	; 0x1df8 <IPMB0_A_READ+0x86>
    1df6:	e0 c0       	rjmp	.+448    	; 0x1fb8 <IPMB0_A_READ+0x246>
    1df8:	92 30       	cpi	r25, 0x02	; 2
    1dfa:	08 f4       	brcc	.+2      	; 0x1dfe <IPMB0_A_READ+0x8c>
    1dfc:	8c c0       	rjmp	.+280    	; 0x1f16 <IPMB0_A_READ+0x1a4>
						//toogle_gpio(PORTB,MCH_LED_YEL);
						break;
					}
					case I2C_WAIT_SCL:
					{
						sda_pin=SDAPIN & _BV(SDA_A);
    1dfe:	99 b3       	in	r25, 0x19	; 25
    1e00:	94 70       	andi	r25, 0x04	; 4
    1e02:	90 93 e3 07 	sts	0x07E3, r25
						scl_pin=SCLPIN & _BV(SCL_A);
    1e06:	80 91 63 00 	lds	r24, 0x0063
    1e0a:	84 70       	andi	r24, 0x04	; 4
    1e0c:	80 93 59 08 	sts	0x0859, r24

						if ((scl_pin )==0)
    1e10:	88 23       	and	r24, r24
    1e12:	09 f4       	brne	.+2      	; 0x1e16 <IPMB0_A_READ+0xa4>
    1e14:	03 c1       	rjmp	.+518    	; 0x201c <IPMB0_A_READ+0x2aa>
							break;
						}

						if ((scl_pin)!=0)
						{
							if ((( sda_pin )!=0)&&(IPMI0_A_ws.i2c_sda==0))
    1e16:	99 23       	and	r25, r25
    1e18:	21 f3       	breq	.-56     	; 0x1de2 <IPMB0_A_READ+0x70>
    1e1a:	80 91 81 08 	lds	r24, 0x0881
    1e1e:	88 23       	and	r24, r24
    1e20:	01 f7       	brne	.-64     	; 0x1de2 <IPMB0_A_READ+0x70>
							{
								cbi(PORTB,MCH_LED_RED);//stop bit;
    1e22:	c4 98       	cbi	0x18, 4	; 24
								//ws_set_state( &ws, WS_ACTIVE_MASTER_READ );
								IPMB->I2C_state=I2C_STOP_BIT;
    1e24:	db aa       	std	Y+51, r13	; 0x33
    1e26:	dd cf       	rjmp	.-70     	; 0x1de2 <IPMB0_A_READ+0x70>

	IPMB->I2C_state=I2C_INIT;
	 while(1)
		  {
		        toogle_gpio(PORTB,MCH_LED_YEL);
	    		switch (IPMB->I2C_state)
    1e28:	97 30       	cpi	r25, 0x07	; 7
    1e2a:	09 f4       	brne	.+2      	; 0x1e2e <IPMB0_A_READ+0xbc>
    1e2c:	af c0       	rjmp	.+350    	; 0x1f8c <IPMB0_A_READ+0x21a>
    1e2e:	98 30       	cpi	r25, 0x08	; 8
    1e30:	08 f4       	brcc	.+2      	; 0x1e34 <IPMB0_A_READ+0xc2>
    1e32:	68 c0       	rjmp	.+208    	; 0x1f04 <IPMB0_A_READ+0x192>
    1e34:	98 30       	cpi	r25, 0x08	; 8
    1e36:	09 f4       	brne	.+2      	; 0x1e3a <IPMB0_A_READ+0xc8>
    1e38:	9c c0       	rjmp	.+312    	; 0x1f72 <IPMB0_A_READ+0x200>
    1e3a:	99 30       	cpi	r25, 0x09	; 9
    1e3c:	09 f0       	breq	.+2      	; 0x1e40 <IPMB0_A_READ+0xce>
    1e3e:	65 c0       	rjmp	.+202    	; 0x1f0a <IPMB0_A_READ+0x198>
						IPMI0_A_ws.delivery_attempts=0;
						return 0;
						break;

	i2c_timeout_stop: case I2C_TIMEOUT_STOP:
						printfr(PSTR("timeout stop"));
    1e40:	89 e2       	ldi	r24, 0x29	; 41
    1e42:	91 e0       	ldi	r25, 0x01	; 1
    1e44:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
						IPMI0_A_ws.sclbit_timeout=0;
    1e48:	10 92 98 08 	sts	0x0898, r1
						IPMB->I2C_state=I2C_INIT;
    1e4c:	1b aa       	std	Y+51, r1	; 0x33
	IPMI0_A_ws.i2c_bit=0;

	IPMB->I2C_state=I2C_INIT;
	 while(1)
		  {
		        toogle_gpio(PORTB,MCH_LED_YEL);
    1e4e:	88 b3       	in	r24, 0x18	; 24
    1e50:	81 27       	eor	r24, r17
    1e52:	88 bb       	out	0x18, r24	; 24
	    		switch (IPMB->I2C_state)
    1e54:	9b a9       	ldd	r25, Y+51	; 0x33
    1e56:	93 30       	cpi	r25, 0x03	; 3
    1e58:	51 f6       	brne	.-108    	; 0x1dee <IPMB0_A_READ+0x7c>
						//toogle_gpio(PORTB,MCH_LED_YEL);
						break;
					}
					case I2C_GET_BIT:
					{
						if ((SCLPIN & _BV(SCL_A))!=0)
    1e5a:	80 91 63 00 	lds	r24, 0x0063
    1e5e:	82 ff       	sbrs	r24, 2
    1e60:	c0 cf       	rjmp	.-128    	; 0x1de2 <IPMB0_A_READ+0x70>
						{
							//toogle_gpio(PORTB,MCH_LED_YEL);
							IPMI0_A_ws.i2c_sda = (SDAPIN) & _BV(SDA_A);
    1e62:	89 b3       	in	r24, 0x19	; 25
    1e64:	84 70       	andi	r24, 0x04	; 4
    1e66:	80 93 81 08 	sts	0x0881, r24

							IPMI0_A_ws.i2c_byte <<= 1;
    1e6a:	90 91 82 08 	lds	r25, 0x0882
    1e6e:	99 0f       	add	r25, r25
    1e70:	90 93 82 08 	sts	0x0882, r25
							if(IPMI0_A_ws.i2c_sda) IPMI0_A_ws.i2c_byte |=0x01;
    1e74:	88 23       	and	r24, r24
    1e76:	19 f0       	breq	.+6      	; 0x1e7e <IPMB0_A_READ+0x10c>
    1e78:	91 60       	ori	r25, 0x01	; 1
    1e7a:	90 93 82 08 	sts	0x0882, r25
							IPMI0_A_ws.i2c_bit++;
    1e7e:	80 91 80 08 	lds	r24, 0x0880
    1e82:	8f 5f       	subi	r24, 0xFF	; 255
    1e84:	80 93 80 08 	sts	0x0880, r24

							if (IPMI0_A_ws.i2c_bit>7)
    1e88:	88 30       	cpi	r24, 0x08	; 8
    1e8a:	08 f4       	brcc	.+2      	; 0x1e8e <IPMB0_A_READ+0x11c>
    1e8c:	c9 c0       	rjmp	.+402    	; 0x2020 <IPMB0_A_READ+0x2ae>
							{
								IPMB->I2C_state=I2C_WAIT_SCL;
    1e8e:	0b ab       	std	Y+51, r16	; 0x33
								IPMI0_A_ws.pkt_in[IPMI0_A_ws.len_in++]=IPMI0_A_ws.i2c_byte;
    1e90:	80 91 7e 08 	lds	r24, 0x087E
    1e94:	90 91 82 08 	lds	r25, 0x0882
    1e98:	e8 2f       	mov	r30, r24
    1e9a:	f0 e0       	ldi	r31, 0x00	; 0
    1e9c:	e6 58       	subi	r30, 0x86	; 134
    1e9e:	f7 4f       	sbci	r31, 0xF7	; 247
    1ea0:	94 ab       	std	Z+52, r25	; 0x34
    1ea2:	8f 5f       	subi	r24, 0xFF	; 255
    1ea4:	80 93 7e 08 	sts	0x087E, r24

								if (IPMI0_A_ws.len_in==0)
    1ea8:	88 23       	and	r24, r24
    1eaa:	09 f4       	brne	.+2      	; 0x1eae <IPMB0_A_READ+0x13c>
    1eac:	bb c0       	rjmp	.+374    	; 0x2024 <IPMB0_A_READ+0x2b2>
									}
								}


							//send ack during the next SCL cycle
								IPMI0_A_ws.sclbit_timeout=0;
    1eae:	10 92 98 08 	sts	0x0898, r1
								while(((SCLPIN & _BV(SCL_A)))!=0)
    1eb2:	80 91 63 00 	lds	r24, 0x0063
    1eb6:	82 ff       	sbrs	r24, 2
    1eb8:	08 c0       	rjmp	.+16     	; 0x1eca <IPMB0_A_READ+0x158>
    1eba:	90 e0       	ldi	r25, 0x00	; 0
    1ebc:	9f 5f       	subi	r25, 0xFF	; 255
    1ebe:	80 91 63 00 	lds	r24, 0x0063
    1ec2:	82 fd       	sbrc	r24, 2
    1ec4:	fb cf       	rjmp	.-10     	; 0x1ebc <IPMB0_A_READ+0x14a>
    1ec6:	90 93 98 08 	sts	0x0898, r25
										IPMB->I2C_state=I2C_TIMEOUT_STOP;
										goto i2c_timeout_stop;
									}
								};

								sbi(SDADDR, SDA_A);//define as output
    1eca:	d2 9a       	sbi	0x1a, 2	; 26
								cbi(SDAPORT,SDA_A); //Send ACK
    1ecc:	da 98       	cbi	0x1b, 2	; 27
								IPMI0_A_ws.sclbit_timeout=0;
    1ece:	10 92 98 08 	sts	0x0898, r1

								while(((SCLPIN & _BV(SCL_A)))==0)
    1ed2:	80 91 63 00 	lds	r24, 0x0063
    1ed6:	82 ff       	sbrs	r24, 2
    1ed8:	fc cf       	rjmp	.-8      	; 0x1ed2 <IPMB0_A_READ+0x160>
										IPMB->I2C_state=I2C_TIMEOUT_STOP;
										goto i2c_timeout_stop;
									}
								};// wait for next down edge

								IPMI0_A_ws.sclbit_timeout=0;
    1eda:	10 92 98 08 	sts	0x0898, r1
								while(((SCLPIN & _BV(SCL_A)))!=0)
    1ede:	80 91 63 00 	lds	r24, 0x0063
    1ee2:	82 ff       	sbrs	r24, 2
    1ee4:	08 c0       	rjmp	.+16     	; 0x1ef6 <IPMB0_A_READ+0x184>
    1ee6:	90 e0       	ldi	r25, 0x00	; 0
    1ee8:	9f 5f       	subi	r25, 0xFF	; 255
    1eea:	80 91 63 00 	lds	r24, 0x0063
    1eee:	82 fd       	sbrc	r24, 2
    1ef0:	fb cf       	rjmp	.-10     	; 0x1ee8 <IPMB0_A_READ+0x176>
    1ef2:	90 93 98 08 	sts	0x0898, r25
										IPMB->I2C_state=I2C_TIMEOUT_STOP;
										goto i2c_timeout_stop;
									}
								};// wait for next up edge

								cbi(SDADDR, SDA_A);//define as inputs
    1ef6:	d2 98       	cbi	0x1a, 2	; 26
								sbi(SDAPORT,SDA_A);
    1ef8:	da 9a       	sbi	0x1b, 2	; 27

								IPMI0_A_ws.i2c_byte=0;
    1efa:	10 92 82 08 	sts	0x0882, r1
								IPMI0_A_ws.i2c_bit=0;
    1efe:	10 92 80 08 	sts	0x0880, r1
    1f02:	6f cf       	rjmp	.-290    	; 0x1de2 <IPMB0_A_READ+0x70>

	IPMB->I2C_state=I2C_INIT;
	 while(1)
		  {
		        toogle_gpio(PORTB,MCH_LED_YEL);
	    		switch (IPMB->I2C_state)
    1f04:	94 30       	cpi	r25, 0x04	; 4
    1f06:	09 f4       	brne	.+2      	; 0x1f0a <IPMB0_A_READ+0x198>
    1f08:	50 c0       	rjmp	.+160    	; 0x1faa <IPMB0_A_READ+0x238>
						return &IPMI0_A_ws;

						break;
					default:
					{
						printfr(PSTR("Default"));
    1f0a:	88 e1       	ldi	r24, 0x18	; 24
    1f0c:	91 e0       	ldi	r25, 0x01	; 1
    1f0e:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
						IPMB->I2C_state=I2C_INIT;
    1f12:	1b aa       	std	Y+51, r1	; 0x33
    1f14:	66 cf       	rjmp	.-308    	; 0x1de2 <IPMB0_A_READ+0x70>
		        toogle_gpio(PORTB,MCH_LED_YEL);
	    		switch (IPMB->I2C_state)
					{
					case I2C_INIT://is everything up? for some time
					{
						if ( ((SDAPIN & _BV(SDA_A))!=0) && ((SCLPIN & _BV(SCL_A))!=0))
    1f16:	ca 9b       	sbis	0x19, 2	; 25
    1f18:	64 cf       	rjmp	.-312    	; 0x1de2 <IPMB0_A_READ+0x70>
    1f1a:	80 91 63 00 	lds	r24, 0x0063
    1f1e:	82 ff       	sbrs	r24, 2
    1f20:	60 cf       	rjmp	.-320    	; 0x1de2 <IPMB0_A_READ+0x70>
						{
							IPMI0_A_ws.delivery_attempts++;
    1f22:	80 91 94 08 	lds	r24, 0x0894
    1f26:	90 91 95 08 	lds	r25, 0x0895
    1f2a:	a0 91 96 08 	lds	r26, 0x0896
    1f2e:	b0 91 97 08 	lds	r27, 0x0897
    1f32:	01 96       	adiw	r24, 0x01	; 1
    1f34:	a1 1d       	adc	r26, r1
    1f36:	b1 1d       	adc	r27, r1
    1f38:	80 93 94 08 	sts	0x0894, r24
    1f3c:	90 93 95 08 	sts	0x0895, r25
    1f40:	a0 93 96 08 	sts	0x0896, r26
    1f44:	b0 93 97 08 	sts	0x0897, r27
							if (IPMI0_A_ws.delivery_attempts>15)
    1f48:	40 97       	sbiw	r24, 0x10	; 16
    1f4a:	a1 05       	cpc	r26, r1
    1f4c:	b1 05       	cpc	r27, r1
    1f4e:	08 f4       	brcc	.+2      	; 0x1f52 <IPMB0_A_READ+0x1e0>
    1f50:	48 cf       	rjmp	.-368    	; 0x1de2 <IPMB0_A_READ+0x70>
							{
								IPMI0_A_ws.i2c_byte=0;
    1f52:	10 92 82 08 	sts	0x0882, r1
								IPMI0_A_ws.i2c_bit=0;
    1f56:	10 92 80 08 	sts	0x0880, r1
								IPMI0_A_ws.len_in=0;
    1f5a:	10 92 7e 08 	sts	0x087E, r1
								IPMB->I2C_state=I2C_START_BIT;
    1f5e:	cb aa       	std	Y+51, r12	; 0x33
								IPMI0_A_ws.delivery_attempts=0;
    1f60:	10 92 94 08 	sts	0x0894, r1
    1f64:	10 92 95 08 	sts	0x0895, r1
    1f68:	10 92 96 08 	sts	0x0896, r1
    1f6c:	10 92 97 08 	sts	0x0897, r1
    1f70:	38 cf       	rjmp	.-400    	; 0x1de2 <IPMB0_A_READ+0x70>

						break;
					default:
					{
						printfr(PSTR("Default"));
						IPMB->I2C_state=I2C_INIT;
    1f72:	20 e0       	ldi	r18, 0x00	; 0
    1f74:	30 e0       	ldi	r19, 0x00	; 0

			}

	 return &IPMI0_A_ws;

}
    1f76:	c9 01       	movw	r24, r18
    1f78:	df 91       	pop	r29
    1f7a:	cf 91       	pop	r28
    1f7c:	1f 91       	pop	r17
    1f7e:	0f 91       	pop	r16
    1f80:	ff 90       	pop	r15
    1f82:	ef 90       	pop	r14
    1f84:	df 90       	pop	r13
    1f86:	cf 90       	pop	r12
    1f88:	bf 90       	pop	r11
    1f8a:	08 95       	ret
					//	toogle_gpio(PORTB,MCH_LED_YEL);
					}
						break;

		           case I2C_TIMEOUT_I2C:
		        	   printfr(PSTR("timeout"));
    1f8c:	86 e3       	ldi	r24, 0x36	; 54
    1f8e:	91 e0       	ldi	r25, 0x01	; 1
    1f90:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
						IPMI0_A_ws.delivery_attempts=0;
    1f94:	10 92 94 08 	sts	0x0894, r1
    1f98:	10 92 95 08 	sts	0x0895, r1
    1f9c:	10 92 96 08 	sts	0x0896, r1
    1fa0:	10 92 97 08 	sts	0x0897, r1
    1fa4:	20 e0       	ldi	r18, 0x00	; 0
    1fa6:	30 e0       	ldi	r19, 0x00	; 0
    1fa8:	e6 cf       	rjmp	.-52     	; 0x1f76 <IPMB0_A_READ+0x204>

					case I2C_WRG_ADDR:
						return 0;
						break;
					case I2C_STOP_BIT:
						printfr(PSTR("stop_bit"));
    1faa:	80 e2       	ldi	r24, 0x20	; 32
    1fac:	91 e0       	ldi	r25, 0x01	; 1
    1fae:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
    1fb2:	2a e7       	ldi	r18, 0x7A	; 122
    1fb4:	38 e0       	ldi	r19, 0x08	; 8
    1fb6:	df cf       	rjmp	.-66     	; 0x1f76 <IPMB0_A_READ+0x204>
						break;
					}

					case I2C_START_BIT: //START BIT
					{
						if ( ((SCLPIN & _BV(SCL_A))!=0) )
    1fb8:	80 91 63 00 	lds	r24, 0x0063
    1fbc:	82 ff       	sbrs	r24, 2
    1fbe:	28 c0       	rjmp	.+80     	; 0x2010 <IPMB0_A_READ+0x29e>
						{
							if (((SDAPIN & _BV(SDA_A))==0))
    1fc0:	ca 99       	sbic	0x19, 2	; 25
    1fc2:	0d c0       	rjmp	.+26     	; 0x1fde <IPMB0_A_READ+0x26c>
							{
								IPMB->I2C_state=I2C_WAIT_SCL;
    1fc4:	0b ab       	std	Y+51, r16	; 0x33
								IPMI0_A_ws.incoming_protocol=IPMI_CH_PROTOCOL_IPMB;
    1fc6:	90 93 8c 08 	sts	0x088C, r25
								sbi(PORTB,MCH_LED_RED);
    1fca:	c4 9a       	sbi	0x18, 4	; 24
								IPMI0_A_ws.delivery_attempts=0;
    1fcc:	10 92 94 08 	sts	0x0894, r1
    1fd0:	10 92 95 08 	sts	0x0895, r1
    1fd4:	10 92 96 08 	sts	0x0896, r1
    1fd8:	10 92 97 08 	sts	0x0897, r1
    1fdc:	02 cf       	rjmp	.-508    	; 0x1de2 <IPMB0_A_READ+0x70>
								break;
							}
							IPMI0_A_ws.delivery_attempts++;
    1fde:	80 91 94 08 	lds	r24, 0x0894
    1fe2:	90 91 95 08 	lds	r25, 0x0895
    1fe6:	a0 91 96 08 	lds	r26, 0x0896
    1fea:	b0 91 97 08 	lds	r27, 0x0897
    1fee:	01 96       	adiw	r24, 0x01	; 1
    1ff0:	a1 1d       	adc	r26, r1
    1ff2:	b1 1d       	adc	r27, r1
    1ff4:	80 93 94 08 	sts	0x0894, r24
    1ff8:	90 93 95 08 	sts	0x0895, r25
    1ffc:	a0 93 96 08 	sts	0x0896, r26
    2000:	b0 93 97 08 	sts	0x0897, r27
							if ((IPMI0_A_ws.delivery_attempts>640000)) IPMB->I2C_state=I2C_TIMEOUT_I2C;
    2004:	81 50       	subi	r24, 0x01	; 1
    2006:	94 4c       	sbci	r25, 0xC4	; 196
    2008:	a9 40       	sbci	r26, 0x09	; 9
    200a:	b0 40       	sbci	r27, 0x00	; 0
    200c:	08 f0       	brcs	.+2      	; 0x2010 <IPMB0_A_READ+0x29e>
    200e:	eb aa       	std	Y+51, r14	; 0x33
						}
						if ((SCLPIN & _BV(SCL_A))==0)
    2010:	80 91 63 00 	lds	r24, 0x0063
    2014:	82 fd       	sbrc	r24, 2
    2016:	e5 ce       	rjmp	.-566    	; 0x1de2 <IPMB0_A_READ+0x70>
						break;

	i2c_timeout_stop: case I2C_TIMEOUT_STOP:
						printfr(PSTR("timeout stop"));
						IPMI0_A_ws.sclbit_timeout=0;
						IPMB->I2C_state=I2C_INIT;
    2018:	1b aa       	std	Y+51, r1	; 0x33
    201a:	19 cf       	rjmp	.-462    	; 0x1e4e <IPMB0_A_READ+0xdc>
						sda_pin=SDAPIN & _BV(SDA_A);
						scl_pin=SCLPIN & _BV(SCL_A);

						if ((scl_pin )==0)
						{
							IPMB->I2C_state=I2C_GET_BIT;
    201c:	fb aa       	std	Y+51, r15	; 0x33
    201e:	e1 ce       	rjmp	.-574    	; 0x1de2 <IPMB0_A_READ+0x70>

							}
							else
							{

								IPMB->I2C_state=I2C_WAIT_SCL;
    2020:	0b ab       	std	Y+51, r16	; 0x33
    2022:	df ce       	rjmp	.-578    	; 0x1de2 <IPMB0_A_READ+0x70>
								IPMB->I2C_state=I2C_WAIT_SCL;
								IPMI0_A_ws.pkt_in[IPMI0_A_ws.len_in++]=IPMI0_A_ws.i2c_byte;

								if (IPMI0_A_ws.len_in==0)
								{
									if (IPMI0_A_ws.i2c_byte!=0x20)
    2024:	90 32       	cpi	r25, 0x20	; 32
    2026:	09 f4       	brne	.+2      	; 0x202a <IPMB0_A_READ+0x2b8>
    2028:	42 cf       	rjmp	.-380    	; 0x1eae <IPMB0_A_READ+0x13c>
									{
										printfr(PSTR("WRG ADDRS\n\r"));
    202a:	8e e3       	ldi	r24, 0x3E	; 62
    202c:	91 e0       	ldi	r25, 0x01	; 1
    202e:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
										IPMB->I2C_state=I2C_WRG_ADDR; //not a frame for this machine, go and wait for a new start sign
    2032:	bb aa       	std	Y+51, r11	; 0x33
    2034:	3c cf       	rjmp	.-392    	; 0x1eae <IPMB0_A_READ+0x13c>

00002036 <i2c_bus_init>:
	i2c_bus->I2C_state=I2C_INIT;
}

void i2cTemp(I2C_DATA* i2c_bus)
{
	i2c_bus->pins.scl=SCL_TEMP;
    2036:	82 e0       	ldi	r24, 0x02	; 2
    2038:	80 93 2d 06 	sts	0x062D, r24

	i2c_bus->pins.scl_ddr=&SCLDDR_TEMP;
    203c:	64 e3       	ldi	r22, 0x34	; 52
    203e:	70 e0       	ldi	r23, 0x00	; 0
    2040:	70 93 28 06 	sts	0x0628, r23
    2044:	60 93 27 06 	sts	0x0627, r22
	i2c_bus->pins.scl_pin=&SCLPIN_TEMP;;
    2048:	43 e3       	ldi	r20, 0x33	; 51
    204a:	50 e0       	ldi	r21, 0x00	; 0
    204c:	50 93 2c 06 	sts	0x062C, r21
    2050:	40 93 2b 06 	sts	0x062B, r20
	i2c_bus->pins.scl_port=&SCLPORT_TEMP;;
    2054:	25 e3       	ldi	r18, 0x35	; 53
    2056:	30 e0       	ldi	r19, 0x00	; 0
    2058:	30 93 2a 06 	sts	0x062A, r19
    205c:	20 93 29 06 	sts	0x0629, r18

	i2c_bus->pins.sda=SDA_TEMP;;
    2060:	83 e0       	ldi	r24, 0x03	; 3
    2062:	80 93 26 06 	sts	0x0626, r24

	i2c_bus->pins.sda_ddr=&SDADDR_TEMP;;
    2066:	70 93 21 06 	sts	0x0621, r23
    206a:	60 93 20 06 	sts	0x0620, r22
	i2c_bus->pins.sda_pin=&SDAPIN_TEMP;;
    206e:	50 93 25 06 	sts	0x0625, r21
    2072:	40 93 24 06 	sts	0x0624, r20
	i2c_bus->pins.sda_port=&SDAPORT_TEMP;;
    2076:	30 93 23 06 	sts	0x0623, r19
    207a:	20 93 22 06 	sts	0x0622, r18

	I2C_SDA_OUT;// set SDA as output
    207e:	a3 9a       	sbi	0x14, 3	; 20
	I2C_SCL_OUT;// set SCL as output
    2080:	44 b3       	in	r20, 0x14	; 20
    2082:	80 91 2d 06 	lds	r24, 0x062D
    2086:	21 e0       	ldi	r18, 0x01	; 1
    2088:	30 e0       	ldi	r19, 0x00	; 0
    208a:	b9 01       	movw	r22, r18
    208c:	02 c0       	rjmp	.+4      	; 0x2092 <i2c_bus_init+0x5c>
    208e:	66 0f       	add	r22, r22
    2090:	77 1f       	adc	r23, r23
    2092:	8a 95       	dec	r24
    2094:	e2 f7       	brpl	.-8      	; 0x208e <i2c_bus_init+0x58>
    2096:	46 2b       	or	r20, r22
    2098:	44 bb       	out	0x14, r20	; 20

	I2C_SDA_HI;					// set I/O state and pull-ups
    209a:	ab 9a       	sbi	0x15, 3	; 21
	I2C_SCL_HI;					// set I/O state and pull-ups
    209c:	45 b3       	in	r20, 0x15	; 21
    209e:	80 91 2d 06 	lds	r24, 0x062D
    20a2:	b9 01       	movw	r22, r18
    20a4:	02 c0       	rjmp	.+4      	; 0x20aa <i2c_bus_init+0x74>
    20a6:	66 0f       	add	r22, r22
    20a8:	77 1f       	adc	r23, r23
    20aa:	8a 95       	dec	r24
    20ac:	e2 f7       	brpl	.-8      	; 0x20a6 <i2c_bus_init+0x70>
    20ae:	46 2b       	or	r20, r22
    20b0:	45 bb       	out	0x15, r20	; 21
    20b2:	94 b3       	in	r25, 0x14	; 20
    20b4:	80 91 2d 06 	lds	r24, 0x062D
    20b8:	02 c0       	rjmp	.+4      	; 0x20be <i2c_bus_init+0x88>
    20ba:	22 0f       	add	r18, r18
    20bc:	33 1f       	adc	r19, r19
    20be:	8a 95       	dec	r24
    20c0:	e2 f7       	brpl	.-8      	; 0x20ba <i2c_bus_init+0x84>
    20c2:	20 95       	com	r18
    20c4:	29 23       	and	r18, r25
    20c6:	24 bb       	out	0x14, r18	; 20
    20c8:	83 b3       	in	r24, 0x13	; 19
    20ca:	20 91 2d 06 	lds	r18, 0x062D
    20ce:	90 e0       	ldi	r25, 0x00	; 0
    20d0:	02 c0       	rjmp	.+4      	; 0x20d6 <i2c_bus_init+0xa0>
    20d2:	95 95       	asr	r25
    20d4:	87 95       	ror	r24
    20d6:	2a 95       	dec	r18
    20d8:	e2 f7       	brpl	.-8      	; 0x20d2 <i2c_bus_init+0x9c>
    20da:	80 ff       	sbrs	r24, 0
    20dc:	f5 cf       	rjmp	.-22     	; 0x20c8 <i2c_bus_init+0x92>
    20de:	24 b3       	in	r18, 0x14	; 20
    20e0:	80 91 2d 06 	lds	r24, 0x062D
    20e4:	41 e0       	ldi	r20, 0x01	; 1
    20e6:	50 e0       	ldi	r21, 0x00	; 0
    20e8:	ba 01       	movw	r22, r20
    20ea:	02 c0       	rjmp	.+4      	; 0x20f0 <i2c_bus_init+0xba>
    20ec:	66 0f       	add	r22, r22
    20ee:	77 1f       	adc	r23, r23
    20f0:	8a 95       	dec	r24
    20f2:	e2 f7       	brpl	.-8      	; 0x20ec <i2c_bus_init+0xb6>
    20f4:	26 2b       	or	r18, r22
    20f6:	24 bb       	out	0x14, r18	; 20

	i2c_bus->I2C_state=I2C_INIT;
    20f8:	10 92 53 06 	sts	0x0653, r1
}

//
void i2cInitA(I2C_DATA* i2c_bus)
{
	i2c_bus->pins.scl=SCL_A;
    20fc:	22 e0       	ldi	r18, 0x02	; 2
    20fe:	20 93 61 06 	sts	0x0661, r18

	i2c_bus->pins.scl_ddr=&SCLDDR_A;
    2102:	84 e6       	ldi	r24, 0x64	; 100
    2104:	90 e0       	ldi	r25, 0x00	; 0
    2106:	90 93 5c 06 	sts	0x065C, r25
    210a:	80 93 5b 06 	sts	0x065B, r24
	i2c_bus->pins.scl_pin=&SCLPIN_A;
    210e:	83 e6       	ldi	r24, 0x63	; 99
    2110:	90 e0       	ldi	r25, 0x00	; 0
    2112:	90 93 60 06 	sts	0x0660, r25
    2116:	80 93 5f 06 	sts	0x065F, r24
	i2c_bus->pins.scl_port=&SCLPORT_A;
    211a:	85 e6       	ldi	r24, 0x65	; 101
    211c:	90 e0       	ldi	r25, 0x00	; 0
    211e:	90 93 5e 06 	sts	0x065E, r25
    2122:	80 93 5d 06 	sts	0x065D, r24

	i2c_bus->pins.sda=SDA_A;
    2126:	20 93 5a 06 	sts	0x065A, r18

	i2c_bus->pins.sda_ddr=&SDADDR_A;
    212a:	8a e3       	ldi	r24, 0x3A	; 58
    212c:	90 e0       	ldi	r25, 0x00	; 0
    212e:	90 93 55 06 	sts	0x0655, r25
    2132:	80 93 54 06 	sts	0x0654, r24
	i2c_bus->pins.sda_pin=&SDAPIN_A;
    2136:	89 e3       	ldi	r24, 0x39	; 57
    2138:	90 e0       	ldi	r25, 0x00	; 0
    213a:	90 93 59 06 	sts	0x0659, r25
    213e:	80 93 58 06 	sts	0x0658, r24
	i2c_bus->pins.sda_port=&SDAPORT_A;
    2142:	8b e3       	ldi	r24, 0x3B	; 59
    2144:	90 e0       	ldi	r25, 0x00	; 0
    2146:	90 93 57 06 	sts	0x0657, r25
    214a:	80 93 56 06 	sts	0x0656, r24

	I2C_SDA_OUT;// set SDA as output
    214e:	d2 9a       	sbi	0x1a, 2	; 26
	I2C_SCL_OUT;// set SCL as output
    2150:	20 91 64 00 	lds	r18, 0x0064
    2154:	80 91 61 06 	lds	r24, 0x0661
    2158:	ba 01       	movw	r22, r20
    215a:	02 c0       	rjmp	.+4      	; 0x2160 <i2c_bus_init+0x12a>
    215c:	66 0f       	add	r22, r22
    215e:	77 1f       	adc	r23, r23
    2160:	8a 95       	dec	r24
    2162:	e2 f7       	brpl	.-8      	; 0x215c <i2c_bus_init+0x126>
    2164:	26 2b       	or	r18, r22
    2166:	20 93 64 00 	sts	0x0064, r18

	I2C_SDA_HI;					// set I/O state and pull-ups
    216a:	da 9a       	sbi	0x1b, 2	; 27
	I2C_SCL_HI;					// set I/O state and pull-ups
    216c:	20 91 65 00 	lds	r18, 0x0065
    2170:	80 91 61 06 	lds	r24, 0x0661
    2174:	ba 01       	movw	r22, r20
    2176:	02 c0       	rjmp	.+4      	; 0x217c <i2c_bus_init+0x146>
    2178:	66 0f       	add	r22, r22
    217a:	77 1f       	adc	r23, r23
    217c:	8a 95       	dec	r24
    217e:	e2 f7       	brpl	.-8      	; 0x2178 <i2c_bus_init+0x142>
    2180:	26 2b       	or	r18, r22
    2182:	20 93 65 00 	sts	0x0065, r18
    2186:	90 91 64 00 	lds	r25, 0x0064
    218a:	80 91 61 06 	lds	r24, 0x0661
    218e:	02 c0       	rjmp	.+4      	; 0x2194 <i2c_bus_init+0x15e>
    2190:	44 0f       	add	r20, r20
    2192:	55 1f       	adc	r21, r21
    2194:	8a 95       	dec	r24
    2196:	e2 f7       	brpl	.-8      	; 0x2190 <i2c_bus_init+0x15a>
    2198:	40 95       	com	r20
    219a:	49 23       	and	r20, r25
    219c:	40 93 64 00 	sts	0x0064, r20
    21a0:	80 91 63 00 	lds	r24, 0x0063
    21a4:	20 91 61 06 	lds	r18, 0x0661
    21a8:	90 e0       	ldi	r25, 0x00	; 0
    21aa:	02 c0       	rjmp	.+4      	; 0x21b0 <i2c_bus_init+0x17a>
    21ac:	95 95       	asr	r25
    21ae:	87 95       	ror	r24
    21b0:	2a 95       	dec	r18
    21b2:	e2 f7       	brpl	.-8      	; 0x21ac <i2c_bus_init+0x176>
    21b4:	80 ff       	sbrs	r24, 0
    21b6:	f4 cf       	rjmp	.-24     	; 0x21a0 <i2c_bus_init+0x16a>
    21b8:	20 91 64 00 	lds	r18, 0x0064
    21bc:	80 91 61 06 	lds	r24, 0x0661
    21c0:	41 e0       	ldi	r20, 0x01	; 1
    21c2:	50 e0       	ldi	r21, 0x00	; 0
    21c4:	ba 01       	movw	r22, r20
    21c6:	02 c0       	rjmp	.+4      	; 0x21cc <i2c_bus_init+0x196>
    21c8:	66 0f       	add	r22, r22
    21ca:	77 1f       	adc	r23, r23
    21cc:	8a 95       	dec	r24
    21ce:	e2 f7       	brpl	.-8      	; 0x21c8 <i2c_bus_init+0x192>
    21d0:	26 2b       	or	r18, r22
    21d2:	20 93 64 00 	sts	0x0064, r18

	i2c_bus->I2C_state=I2C_INIT;
    21d6:	10 92 87 06 	sts	0x0687, r1
}
void i2cInitB(I2C_DATA* i2c_bus)
{
	i2c_bus->pins.scl=SCL_B;
    21da:	81 e0       	ldi	r24, 0x01	; 1
    21dc:	80 93 95 06 	sts	0x0695, r24

	i2c_bus->pins.scl_ddr=&SCLDDR_B;
    21e0:	6a e3       	ldi	r22, 0x3A	; 58
    21e2:	70 e0       	ldi	r23, 0x00	; 0
    21e4:	70 93 90 06 	sts	0x0690, r23
    21e8:	60 93 8f 06 	sts	0x068F, r22
	i2c_bus->pins.scl_pin=&SCLPIN_B;
    21ec:	29 e3       	ldi	r18, 0x39	; 57
    21ee:	30 e0       	ldi	r19, 0x00	; 0
    21f0:	30 93 94 06 	sts	0x0694, r19
    21f4:	20 93 93 06 	sts	0x0693, r18
	i2c_bus->pins.scl_port=&SCLPORT_B;
    21f8:	8b e3       	ldi	r24, 0x3B	; 59
    21fa:	90 e0       	ldi	r25, 0x00	; 0
    21fc:	90 93 92 06 	sts	0x0692, r25
    2200:	80 93 91 06 	sts	0x0691, r24

	i2c_bus->pins.sda=SDA_B;
    2204:	10 92 8e 06 	sts	0x068E, r1

	i2c_bus->pins.sda_ddr=&SDADDR_B;
    2208:	70 93 89 06 	sts	0x0689, r23
    220c:	60 93 88 06 	sts	0x0688, r22
	i2c_bus->pins.sda_pin=&SDAPIN_B;
    2210:	30 93 8d 06 	sts	0x068D, r19
    2214:	20 93 8c 06 	sts	0x068C, r18
	i2c_bus->pins.sda_port=&SDAPORT_B;
    2218:	90 93 8b 06 	sts	0x068B, r25
    221c:	80 93 8a 06 	sts	0x068A, r24

	I2C_SDA_OUT;// set SDA as output
    2220:	d0 9a       	sbi	0x1a, 0	; 26
	I2C_SCL_OUT;// set SCL as output
    2222:	2a b3       	in	r18, 0x1a	; 26
    2224:	80 91 95 06 	lds	r24, 0x0695
    2228:	ba 01       	movw	r22, r20
    222a:	02 c0       	rjmp	.+4      	; 0x2230 <i2c_bus_init+0x1fa>
    222c:	66 0f       	add	r22, r22
    222e:	77 1f       	adc	r23, r23
    2230:	8a 95       	dec	r24
    2232:	e2 f7       	brpl	.-8      	; 0x222c <i2c_bus_init+0x1f6>
    2234:	26 2b       	or	r18, r22
    2236:	2a bb       	out	0x1a, r18	; 26

	I2C_SDA_HI;					// set I/O state and pull-ups
    2238:	d8 9a       	sbi	0x1b, 0	; 27
	I2C_SCL_HI;					// set I/O state and pull-ups
    223a:	2b b3       	in	r18, 0x1b	; 27
    223c:	80 91 95 06 	lds	r24, 0x0695
    2240:	ba 01       	movw	r22, r20
    2242:	02 c0       	rjmp	.+4      	; 0x2248 <i2c_bus_init+0x212>
    2244:	66 0f       	add	r22, r22
    2246:	77 1f       	adc	r23, r23
    2248:	8a 95       	dec	r24
    224a:	e2 f7       	brpl	.-8      	; 0x2244 <i2c_bus_init+0x20e>
    224c:	26 2b       	or	r18, r22
    224e:	2b bb       	out	0x1b, r18	; 27
    2250:	9a b3       	in	r25, 0x1a	; 26
    2252:	80 91 95 06 	lds	r24, 0x0695
    2256:	02 c0       	rjmp	.+4      	; 0x225c <i2c_bus_init+0x226>
    2258:	44 0f       	add	r20, r20
    225a:	55 1f       	adc	r21, r21
    225c:	8a 95       	dec	r24
    225e:	e2 f7       	brpl	.-8      	; 0x2258 <i2c_bus_init+0x222>
    2260:	40 95       	com	r20
    2262:	49 23       	and	r20, r25
    2264:	4a bb       	out	0x1a, r20	; 26
    2266:	89 b3       	in	r24, 0x19	; 25
    2268:	20 91 95 06 	lds	r18, 0x0695
    226c:	90 e0       	ldi	r25, 0x00	; 0
    226e:	02 c0       	rjmp	.+4      	; 0x2274 <i2c_bus_init+0x23e>
    2270:	95 95       	asr	r25
    2272:	87 95       	ror	r24
    2274:	2a 95       	dec	r18
    2276:	e2 f7       	brpl	.-8      	; 0x2270 <i2c_bus_init+0x23a>
    2278:	80 ff       	sbrs	r24, 0
    227a:	f5 cf       	rjmp	.-22     	; 0x2266 <i2c_bus_init+0x230>
    227c:	8a b3       	in	r24, 0x1a	; 26
    227e:	90 91 95 06 	lds	r25, 0x0695
    2282:	21 e0       	ldi	r18, 0x01	; 1
    2284:	30 e0       	ldi	r19, 0x00	; 0
    2286:	02 c0       	rjmp	.+4      	; 0x228c <i2c_bus_init+0x256>
    2288:	22 0f       	add	r18, r18
    228a:	33 1f       	adc	r19, r19
    228c:	9a 95       	dec	r25
    228e:	e2 f7       	brpl	.-8      	; 0x2288 <i2c_bus_init+0x252>
    2290:	82 2b       	or	r24, r18
    2292:	8a bb       	out	0x1a, r24	; 26

	i2c_bus->I2C_state=I2C_INIT;
    2294:	10 92 bb 06 	sts	0x06BB, r1
void i2c_bus_init(void)
{
	i2cTemp(&i2c_context[I2C_TEMP]);
	i2cInitA(&i2c_context[I2C_IPMB0_A]);
	i2cInitB(&i2c_context[I2C_IPMB0_B]);
}
    2298:	08 95       	ret

0000229a <i2c_Send>:
	return ret;

}

uint8_t i2c_Send(I2C_DATA* i2c_bus,uint8_t slave_addr, uint8_t wr_len, uint8_t* wr_data)
{
    229a:	8f 92       	push	r8
    229c:	9f 92       	push	r9
    229e:	af 92       	push	r10
    22a0:	bf 92       	push	r11
    22a2:	cf 92       	push	r12
    22a4:	df 92       	push	r13
    22a6:	ef 92       	push	r14
    22a8:	ff 92       	push	r15
    22aa:	0f 93       	push	r16
    22ac:	1f 93       	push	r17
    22ae:	cf 93       	push	r28
    22b0:	df 93       	push	r29
    22b2:	ec 01       	movw	r28, r24
    22b4:	c4 2e       	mov	r12, r20
    22b6:	59 01       	movw	r10, r18
	uint8_t ret,i;
	printf("\n\ri2c_Send\n\raddr %X LEN: 0x%02X - ",slave_addr,wr_len);
    22b8:	86 2e       	mov	r8, r22
    22ba:	99 24       	eor	r9, r9
    22bc:	00 d0       	rcall	.+0      	; 0x22be <i2c_Send+0x24>
    22be:	00 d0       	rcall	.+0      	; 0x22c0 <i2c_Send+0x26>
    22c0:	00 d0       	rcall	.+0      	; 0x22c2 <i2c_Send+0x28>
    22c2:	ed b7       	in	r30, 0x3d	; 61
    22c4:	fe b7       	in	r31, 0x3e	; 62
    22c6:	31 96       	adiw	r30, 0x01	; 1
    22c8:	89 e7       	ldi	r24, 0x79	; 121
    22ca:	92 e0       	ldi	r25, 0x02	; 2
    22cc:	ad b7       	in	r26, 0x3d	; 61
    22ce:	be b7       	in	r27, 0x3e	; 62
    22d0:	12 96       	adiw	r26, 0x02	; 2
    22d2:	9c 93       	st	X, r25
    22d4:	8e 93       	st	-X, r24
    22d6:	11 97       	sbiw	r26, 0x01	; 1
    22d8:	93 82       	std	Z+3, r9	; 0x03
    22da:	82 82       	std	Z+2, r8	; 0x02
    22dc:	44 83       	std	Z+4, r20	; 0x04
    22de:	15 82       	std	Z+5, r1	; 0x05
    22e0:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
	for(i=0;i<wr_len;i++)
    22e4:	ed b7       	in	r30, 0x3d	; 61
    22e6:	fe b7       	in	r31, 0x3e	; 62
    22e8:	36 96       	adiw	r30, 0x06	; 6
    22ea:	0f b6       	in	r0, 0x3f	; 63
    22ec:	f8 94       	cli
    22ee:	fe bf       	out	0x3e, r31	; 62
    22f0:	0f be       	out	0x3f, r0	; 63
    22f2:	ed bf       	out	0x3d, r30	; 61
    22f4:	cc 20       	and	r12, r12
    22f6:	01 f1       	breq	.+64     	; 0x2338 <i2c_Send+0x9e>
    22f8:	da 2c       	mov	r13, r10
    22fa:	85 01       	movw	r16, r10
    22fc:	4c e9       	ldi	r20, 0x9C	; 156
    22fe:	e4 2e       	mov	r14, r20
    2300:	42 e0       	ldi	r20, 0x02	; 2
    2302:	f4 2e       	mov	r15, r20
	{
		 printf(" 0x%02X ",wr_data[i]);
    2304:	00 d0       	rcall	.+0      	; 0x2306 <i2c_Send+0x6c>
    2306:	00 d0       	rcall	.+0      	; 0x2308 <i2c_Send+0x6e>
    2308:	ed b7       	in	r30, 0x3d	; 61
    230a:	fe b7       	in	r31, 0x3e	; 62
    230c:	31 96       	adiw	r30, 0x01	; 1
    230e:	ad b7       	in	r26, 0x3d	; 61
    2310:	be b7       	in	r27, 0x3e	; 62
    2312:	12 96       	adiw	r26, 0x02	; 2
    2314:	fc 92       	st	X, r15
    2316:	ee 92       	st	-X, r14
    2318:	11 97       	sbiw	r26, 0x01	; 1
    231a:	d8 01       	movw	r26, r16
    231c:	8d 91       	ld	r24, X+
    231e:	8d 01       	movw	r16, r26
    2320:	82 83       	std	Z+2, r24	; 0x02
    2322:	13 82       	std	Z+3, r1	; 0x03
    2324:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>

uint8_t i2c_Send(I2C_DATA* i2c_bus,uint8_t slave_addr, uint8_t wr_len, uint8_t* wr_data)
{
	uint8_t ret,i;
	printf("\n\ri2c_Send\n\raddr %X LEN: 0x%02X - ",slave_addr,wr_len);
	for(i=0;i<wr_len;i++)
    2328:	80 2f       	mov	r24, r16
    232a:	8d 19       	sub	r24, r13
    232c:	0f 90       	pop	r0
    232e:	0f 90       	pop	r0
    2330:	0f 90       	pop	r0
    2332:	0f 90       	pop	r0
    2334:	8c 15       	cp	r24, r12
    2336:	30 f3       	brcs	.-52     	; 0x2304 <i2c_Send+0x6a>
	{
		 printf(" 0x%02X ",wr_data[i]);
	}
	 printf("\n\r");
    2338:	00 d0       	rcall	.+0      	; 0x233a <i2c_Send+0xa0>
    233a:	85 ea       	ldi	r24, 0xA5	; 165
    233c:	92 e0       	ldi	r25, 0x02	; 2
    233e:	ed b7       	in	r30, 0x3d	; 61
    2340:	fe b7       	in	r31, 0x3e	; 62
    2342:	92 83       	std	Z+2, r25	; 0x02
    2344:	81 83       	std	Z+1, r24	; 0x01
    2346:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>


	I2C_SDA_OUT;
    234a:	e8 81       	ld	r30, Y
    234c:	f9 81       	ldd	r31, Y+1	; 0x01
    234e:	40 81       	ld	r20, Z
    2350:	21 e0       	ldi	r18, 0x01	; 1
    2352:	30 e0       	ldi	r19, 0x00	; 0
    2354:	c9 01       	movw	r24, r18
    2356:	0e 80       	ldd	r0, Y+6	; 0x06
    2358:	02 c0       	rjmp	.+4      	; 0x235e <i2c_Send+0xc4>
    235a:	88 0f       	add	r24, r24
    235c:	99 1f       	adc	r25, r25
    235e:	0a 94       	dec	r0
    2360:	e2 f7       	brpl	.-8      	; 0x235a <i2c_Send+0xc0>
    2362:	48 2b       	or	r20, r24
    2364:	40 83       	st	Z, r20
	I2C_SCL_OUT;
    2366:	ef 81       	ldd	r30, Y+7	; 0x07
    2368:	f8 85       	ldd	r31, Y+8	; 0x08
    236a:	40 81       	ld	r20, Z
    236c:	8d 85       	ldd	r24, Y+13	; 0x0d
    236e:	79 01       	movw	r14, r18
    2370:	02 c0       	rjmp	.+4      	; 0x2376 <i2c_Send+0xdc>
    2372:	ee 0c       	add	r14, r14
    2374:	ff 1c       	adc	r15, r15
    2376:	8a 95       	dec	r24
    2378:	e2 f7       	brpl	.-8      	; 0x2372 <i2c_Send+0xd8>
    237a:	4e 29       	or	r20, r14
    237c:	40 83       	st	Z, r20
	I2C_START;					// do start transition
    237e:	e9 85       	ldd	r30, Y+9	; 0x09
    2380:	fa 85       	ldd	r31, Y+10	; 0x0a
    2382:	40 81       	ld	r20, Z
    2384:	8d 85       	ldd	r24, Y+13	; 0x0d
    2386:	89 01       	movw	r16, r18
    2388:	02 c0       	rjmp	.+4      	; 0x238e <i2c_Send+0xf4>
    238a:	00 0f       	add	r16, r16
    238c:	11 1f       	adc	r17, r17
    238e:	8a 95       	dec	r24
    2390:	e2 f7       	brpl	.-8      	; 0x238a <i2c_Send+0xf0>
    2392:	40 2b       	or	r20, r16
    2394:	40 83       	st	Z, r20
    2396:	ef 81       	ldd	r30, Y+7	; 0x07
    2398:	f8 85       	ldd	r31, Y+8	; 0x08
    239a:	90 81       	ld	r25, Z
    239c:	8d 85       	ldd	r24, Y+13	; 0x0d
    239e:	02 c0       	rjmp	.+4      	; 0x23a4 <i2c_Send+0x10a>
    23a0:	22 0f       	add	r18, r18
    23a2:	33 1f       	adc	r19, r19
    23a4:	8a 95       	dec	r24
    23a6:	e2 f7       	brpl	.-8      	; 0x23a0 <i2c_Send+0x106>
    23a8:	20 95       	com	r18
    23aa:	29 23       	and	r18, r25
    23ac:	20 83       	st	Z, r18
    23ae:	eb 85       	ldd	r30, Y+11	; 0x0b
    23b0:	fc 85       	ldd	r31, Y+12	; 0x0c
    23b2:	0f 90       	pop	r0
    23b4:	0f 90       	pop	r0
    23b6:	80 81       	ld	r24, Z
    23b8:	2d 85       	ldd	r18, Y+13	; 0x0d
    23ba:	90 e0       	ldi	r25, 0x00	; 0
    23bc:	02 c0       	rjmp	.+4      	; 0x23c2 <i2c_Send+0x128>
    23be:	95 95       	asr	r25
    23c0:	87 95       	ror	r24
    23c2:	2a 95       	dec	r18
    23c4:	e2 f7       	brpl	.-8      	; 0x23be <i2c_Send+0x124>
    23c6:	80 ff       	sbrs	r24, 0
    23c8:	f6 cf       	rjmp	.-20     	; 0x23b6 <i2c_Send+0x11c>
    23ca:	ef 81       	ldd	r30, Y+7	; 0x07
    23cc:	f8 85       	ldd	r31, Y+8	; 0x08
    23ce:	20 81       	ld	r18, Z
    23d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    23d2:	41 e0       	ldi	r20, 0x01	; 1
    23d4:	50 e0       	ldi	r21, 0x00	; 0
    23d6:	ba 01       	movw	r22, r20
    23d8:	02 c0       	rjmp	.+4      	; 0x23de <i2c_Send+0x144>
    23da:	66 0f       	add	r22, r22
    23dc:	77 1f       	adc	r23, r23
    23de:	8a 95       	dec	r24
    23e0:	e2 f7       	brpl	.-8      	; 0x23da <i2c_Send+0x140>
    23e2:	26 2b       	or	r18, r22
    23e4:	20 83       	st	Z, r18
    23e6:	ea 81       	ldd	r30, Y+2	; 0x02
    23e8:	fb 81       	ldd	r31, Y+3	; 0x03
    23ea:	20 81       	ld	r18, Z
    23ec:	ca 01       	movw	r24, r20
    23ee:	0e 80       	ldd	r0, Y+6	; 0x06
    23f0:	02 c0       	rjmp	.+4      	; 0x23f6 <i2c_Send+0x15c>
    23f2:	88 0f       	add	r24, r24
    23f4:	99 1f       	adc	r25, r25
    23f6:	0a 94       	dec	r0
    23f8:	e2 f7       	brpl	.-8      	; 0x23f2 <i2c_Send+0x158>
    23fa:	28 2b       	or	r18, r24
    23fc:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    23fe:	00 00       	nop
    2400:	00 00       	nop
    2402:	00 00       	nop
    2404:	00 00       	nop
    2406:	00 00       	nop
	 printf("\n\r");


	I2C_SDA_OUT;
	I2C_SCL_OUT;
	I2C_START;					// do start transition
    2408:	ea 81       	ldd	r30, Y+2	; 0x02
    240a:	fb 81       	ldd	r31, Y+3	; 0x03
    240c:	20 81       	ld	r18, Z
    240e:	ca 01       	movw	r24, r20
    2410:	0e 80       	ldd	r0, Y+6	; 0x06
    2412:	02 c0       	rjmp	.+4      	; 0x2418 <i2c_Send+0x17e>
    2414:	88 0f       	add	r24, r24
    2416:	99 1f       	adc	r25, r25
    2418:	0a 94       	dec	r0
    241a:	e2 f7       	brpl	.-8      	; 0x2414 <i2c_Send+0x17a>
    241c:	80 95       	com	r24
    241e:	82 23       	and	r24, r18
    2420:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2422:	00 00       	nop
    2424:	00 00       	nop
    2426:	00 00       	nop
    2428:	00 00       	nop
    242a:	00 00       	nop
	 printf("\n\r");


	I2C_SDA_OUT;
	I2C_SCL_OUT;
	I2C_START;					// do start transition
    242c:	e9 85       	ldd	r30, Y+9	; 0x09
    242e:	fa 85       	ldd	r31, Y+10	; 0x0a
    2430:	90 81       	ld	r25, Z
    2432:	8d 85       	ldd	r24, Y+13	; 0x0d
    2434:	02 c0       	rjmp	.+4      	; 0x243a <i2c_Send+0x1a0>
    2436:	44 0f       	add	r20, r20
    2438:	55 1f       	adc	r21, r21
    243a:	8a 95       	dec	r24
    243c:	e2 f7       	brpl	.-8      	; 0x2436 <i2c_Send+0x19c>
    243e:	40 95       	com	r20
    2440:	49 23       	and	r20, r25
    2442:	40 83       	st	Z, r20
    2444:	47 e0       	ldi	r20, 0x07	; 7
    2446:	50 e0       	ldi	r21, 0x00	; 0
		{
			I2C_SDA_HI;
		}
		else
		{
			I2C_SDA_LO;			// address bit
    2448:	61 e0       	ldi	r22, 0x01	; 1
    244a:	70 e0       	ldi	r23, 0x00	; 0
{
	int8_t i;

	for (i=7;i>=0;i--)
	{
		if ( ((b) & (1<<i)) )
    244c:	c4 01       	movw	r24, r8
    244e:	04 2e       	mov	r0, r20
    2450:	02 c0       	rjmp	.+4      	; 0x2456 <i2c_Send+0x1bc>
    2452:	95 95       	asr	r25
    2454:	87 95       	ror	r24
    2456:	0a 94       	dec	r0
    2458:	e2 f7       	brpl	.-8      	; 0x2452 <i2c_Send+0x1b8>
    245a:	80 ff       	sbrs	r24, 0
    245c:	69 c1       	rjmp	.+722    	; 0x2730 <i2c_Send+0x496>
		{
			I2C_SDA_HI;
    245e:	ea 81       	ldd	r30, Y+2	; 0x02
    2460:	fb 81       	ldd	r31, Y+3	; 0x03
    2462:	20 81       	ld	r18, Z
    2464:	cb 01       	movw	r24, r22
    2466:	0e 80       	ldd	r0, Y+6	; 0x06
    2468:	02 c0       	rjmp	.+4      	; 0x246e <i2c_Send+0x1d4>
    246a:	88 0f       	add	r24, r24
    246c:	99 1f       	adc	r25, r25
    246e:	0a 94       	dec	r0
    2470:	e2 f7       	brpl	.-8      	; 0x246a <i2c_Send+0x1d0>
    2472:	28 2b       	or	r18, r24
    2474:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2476:	00 00       	nop
    2478:	00 00       	nop
    247a:	00 00       	nop
    247c:	00 00       	nop
    247e:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    2480:	e9 85       	ldd	r30, Y+9	; 0x09
    2482:	fa 85       	ldd	r31, Y+10	; 0x0a
    2484:	20 81       	ld	r18, Z
    2486:	8d 85       	ldd	r24, Y+13	; 0x0d
    2488:	db 01       	movw	r26, r22
    248a:	02 c0       	rjmp	.+4      	; 0x2490 <i2c_Send+0x1f6>
    248c:	aa 0f       	add	r26, r26
    248e:	bb 1f       	adc	r27, r27
    2490:	8a 95       	dec	r24
    2492:	e2 f7       	brpl	.-8      	; 0x248c <i2c_Send+0x1f2>
    2494:	2a 2b       	or	r18, r26
    2496:	20 83       	st	Z, r18
    2498:	ef 81       	ldd	r30, Y+7	; 0x07
    249a:	f8 85       	ldd	r31, Y+8	; 0x08
    249c:	20 81       	ld	r18, Z
    249e:	8d 85       	ldd	r24, Y+13	; 0x0d
    24a0:	7b 01       	movw	r14, r22
    24a2:	02 c0       	rjmp	.+4      	; 0x24a8 <i2c_Send+0x20e>
    24a4:	ee 0c       	add	r14, r14
    24a6:	ff 1c       	adc	r15, r15
    24a8:	8a 95       	dec	r24
    24aa:	e2 f7       	brpl	.-8      	; 0x24a4 <i2c_Send+0x20a>
    24ac:	c7 01       	movw	r24, r14
    24ae:	80 95       	com	r24
    24b0:	82 23       	and	r24, r18
    24b2:	80 83       	st	Z, r24
    24b4:	eb 85       	ldd	r30, Y+11	; 0x0b
    24b6:	fc 85       	ldd	r31, Y+12	; 0x0c
    24b8:	80 81       	ld	r24, Z
    24ba:	2d 85       	ldd	r18, Y+13	; 0x0d
    24bc:	90 e0       	ldi	r25, 0x00	; 0
    24be:	02 c0       	rjmp	.+4      	; 0x24c4 <i2c_Send+0x22a>
    24c0:	95 95       	asr	r25
    24c2:	87 95       	ror	r24
    24c4:	2a 95       	dec	r18
    24c6:	e2 f7       	brpl	.-8      	; 0x24c0 <i2c_Send+0x226>
    24c8:	80 ff       	sbrs	r24, 0
    24ca:	f6 cf       	rjmp	.-20     	; 0x24b8 <i2c_Send+0x21e>
    24cc:	ef 81       	ldd	r30, Y+7	; 0x07
    24ce:	f8 85       	ldd	r31, Y+8	; 0x08
    24d0:	20 81       	ld	r18, Z
    24d2:	8d 85       	ldd	r24, Y+13	; 0x0d
    24d4:	a1 e0       	ldi	r26, 0x01	; 1
    24d6:	b0 e0       	ldi	r27, 0x00	; 0
    24d8:	8b 01       	movw	r16, r22
    24da:	02 c0       	rjmp	.+4      	; 0x24e0 <i2c_Send+0x246>
    24dc:	00 0f       	add	r16, r16
    24de:	11 1f       	adc	r17, r17
    24e0:	8a 95       	dec	r24
    24e2:	e2 f7       	brpl	.-8      	; 0x24dc <i2c_Send+0x242>
    24e4:	20 2b       	or	r18, r16
    24e6:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    24e8:	00 00       	nop
    24ea:	00 00       	nop
    24ec:	00 00       	nop
    24ee:	00 00       	nop
    24f0:	00 00       	nop
    24f2:	00 00       	nop
    24f4:	00 00       	nop
    24f6:	00 00       	nop
    24f8:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    24fa:	e9 85       	ldd	r30, Y+9	; 0x09
    24fc:	fa 85       	ldd	r31, Y+10	; 0x0a
    24fe:	20 81       	ld	r18, Z
    2500:	8d 85       	ldd	r24, Y+13	; 0x0d
    2502:	7b 01       	movw	r14, r22
    2504:	02 c0       	rjmp	.+4      	; 0x250a <i2c_Send+0x270>
    2506:	ee 0c       	add	r14, r14
    2508:	ff 1c       	adc	r15, r15
    250a:	8a 95       	dec	r24
    250c:	e2 f7       	brpl	.-8      	; 0x2506 <i2c_Send+0x26c>
    250e:	c7 01       	movw	r24, r14
    2510:	80 95       	com	r24
    2512:	82 23       	and	r24, r18
    2514:	80 83       	st	Z, r24
    2516:	41 50       	subi	r20, 0x01	; 1
    2518:	50 40       	sbci	r21, 0x00	; 0

uint8_t i2cPutbyte(I2C_DATA* i2c_bus,uint8_t b)
{
	int8_t i;

	for (i=7;i>=0;i--)
    251a:	0f ef       	ldi	r16, 0xFF	; 255
    251c:	4f 3f       	cpi	r20, 0xFF	; 255
    251e:	50 07       	cpc	r21, r16
    2520:	09 f0       	breq	.+2      	; 0x2524 <i2c_Send+0x28a>
    2522:	94 cf       	rjmp	.-216    	; 0x244c <i2c_Send+0x1b2>
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
	}
	I2C_SDA_LO;					// leave SDA HI
    2524:	ea 81       	ldd	r30, Y+2	; 0x02
    2526:	fb 81       	ldd	r31, Y+3	; 0x03
    2528:	20 81       	ld	r18, Z
    252a:	cd 01       	movw	r24, r26
    252c:	0e 80       	ldd	r0, Y+6	; 0x06
    252e:	02 c0       	rjmp	.+4      	; 0x2534 <i2c_Send+0x29a>
    2530:	88 0f       	add	r24, r24
    2532:	99 1f       	adc	r25, r25
    2534:	0a 94       	dec	r0
    2536:	e2 f7       	brpl	.-8      	; 0x2530 <i2c_Send+0x296>
    2538:	80 95       	com	r24
    253a:	82 23       	and	r24, r18
    253c:	80 83       	st	Z, r24
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)
    253e:	e8 81       	ld	r30, Y
    2540:	f9 81       	ldd	r31, Y+1	; 0x01
    2542:	20 81       	ld	r18, Z
    2544:	cd 01       	movw	r24, r26
    2546:	0e 80       	ldd	r0, Y+6	; 0x06
    2548:	02 c0       	rjmp	.+4      	; 0x254e <i2c_Send+0x2b4>
    254a:	88 0f       	add	r24, r24
    254c:	99 1f       	adc	r25, r25
    254e:	0a 94       	dec	r0
    2550:	e2 f7       	brpl	.-8      	; 0x254a <i2c_Send+0x2b0>
    2552:	80 95       	com	r24
    2554:	82 23       	and	r24, r18
    2556:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2558:	00 00       	nop
    255a:	00 00       	nop
    255c:	00 00       	nop
    255e:	00 00       	nop
    2560:	00 00       	nop
    2562:	00 00       	nop
    2564:	00 00       	nop
    2566:	00 00       	nop
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)

	clk_delay(8);

	I2C_SCL_HI;					// clock back up
    2568:	e9 85       	ldd	r30, Y+9	; 0x09
    256a:	fa 85       	ldd	r31, Y+10	; 0x0a
    256c:	20 81       	ld	r18, Z
    256e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2570:	ad 01       	movw	r20, r26
    2572:	02 c0       	rjmp	.+4      	; 0x2578 <i2c_Send+0x2de>
    2574:	44 0f       	add	r20, r20
    2576:	55 1f       	adc	r21, r21
    2578:	8a 95       	dec	r24
    257a:	e2 f7       	brpl	.-8      	; 0x2574 <i2c_Send+0x2da>
    257c:	24 2b       	or	r18, r20
    257e:	20 83       	st	Z, r18
    2580:	ef 81       	ldd	r30, Y+7	; 0x07
    2582:	f8 85       	ldd	r31, Y+8	; 0x08
    2584:	90 81       	ld	r25, Z
    2586:	8d 85       	ldd	r24, Y+13	; 0x0d
    2588:	02 c0       	rjmp	.+4      	; 0x258e <i2c_Send+0x2f4>
    258a:	aa 0f       	add	r26, r26
    258c:	bb 1f       	adc	r27, r27
    258e:	8a 95       	dec	r24
    2590:	e2 f7       	brpl	.-8      	; 0x258a <i2c_Send+0x2f0>
    2592:	8a 2f       	mov	r24, r26
    2594:	80 95       	com	r24
    2596:	89 23       	and	r24, r25
    2598:	80 83       	st	Z, r24
    259a:	eb 85       	ldd	r30, Y+11	; 0x0b
    259c:	fc 85       	ldd	r31, Y+12	; 0x0c
    259e:	80 81       	ld	r24, Z
    25a0:	2d 85       	ldd	r18, Y+13	; 0x0d
    25a2:	90 e0       	ldi	r25, 0x00	; 0
    25a4:	02 c0       	rjmp	.+4      	; 0x25aa <i2c_Send+0x310>
    25a6:	95 95       	asr	r25
    25a8:	87 95       	ror	r24
    25aa:	2a 95       	dec	r18
    25ac:	e2 f7       	brpl	.-8      	; 0x25a6 <i2c_Send+0x30c>
    25ae:	80 ff       	sbrs	r24, 0
    25b0:	f6 cf       	rjmp	.-20     	; 0x259e <i2c_Send+0x304>
    25b2:	ef 81       	ldd	r30, Y+7	; 0x07
    25b4:	f8 85       	ldd	r31, Y+8	; 0x08
    25b6:	20 81       	ld	r18, Z
    25b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    25ba:	61 e0       	ldi	r22, 0x01	; 1
    25bc:	70 e0       	ldi	r23, 0x00	; 0
    25be:	db 01       	movw	r26, r22
    25c0:	02 c0       	rjmp	.+4      	; 0x25c6 <i2c_Send+0x32c>
    25c2:	aa 0f       	add	r26, r26
    25c4:	bb 1f       	adc	r27, r27
    25c6:	8a 95       	dec	r24
    25c8:	e2 f7       	brpl	.-8      	; 0x25c2 <i2c_Send+0x328>
    25ca:	2a 2b       	or	r18, r26
    25cc:	20 83       	st	Z, r18
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit
    25ce:	ec 81       	ldd	r30, Y+4	; 0x04
    25d0:	fd 81       	ldd	r31, Y+5	; 0x05
    25d2:	30 81       	ld	r19, Z
    25d4:	4e 81       	ldd	r20, Y+6	; 0x06


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    25d6:	00 00       	nop
    25d8:	00 00       	nop
    25da:	00 00       	nop
    25dc:	00 00       	nop
    25de:	00 00       	nop
    25e0:	00 00       	nop
    25e2:	00 00       	nop
    25e4:	00 00       	nop
    25e6:	00 00       	nop

	I2C_SCL_HI;					// clock back up
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit

	HDEL;
	I2C_SCL_LO;					// not really ??
    25e8:	e9 85       	ldd	r30, Y+9	; 0x09
    25ea:	fa 85       	ldd	r31, Y+10	; 0x0a
    25ec:	20 81       	ld	r18, Z
    25ee:	8d 85       	ldd	r24, Y+13	; 0x0d
    25f0:	7b 01       	movw	r14, r22
    25f2:	02 c0       	rjmp	.+4      	; 0x25f8 <i2c_Send+0x35e>
    25f4:	ee 0c       	add	r14, r14
    25f6:	ff 1c       	adc	r15, r15
    25f8:	8a 95       	dec	r24
    25fa:	e2 f7       	brpl	.-8      	; 0x25f4 <i2c_Send+0x35a>
    25fc:	c7 01       	movw	r24, r14
    25fe:	80 95       	com	r24
    2600:	82 23       	and	r24, r18
    2602:	80 83       	st	Z, r24
	I2C_SDA_OUT;		// change direction back to output
    2604:	e8 81       	ld	r30, Y
    2606:	f9 81       	ldd	r31, Y+1	; 0x01
    2608:	20 81       	ld	r18, Z
    260a:	cb 01       	movw	r24, r22
    260c:	0e 80       	ldd	r0, Y+6	; 0x06
    260e:	02 c0       	rjmp	.+4      	; 0x2614 <i2c_Send+0x37a>
    2610:	88 0f       	add	r24, r24
    2612:	99 1f       	adc	r25, r25
    2614:	0a 94       	dec	r0
    2616:	e2 f7       	brpl	.-8      	; 0x2610 <i2c_Send+0x376>
    2618:	28 2b       	or	r18, r24
    261a:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    261c:	00 00       	nop
    261e:	00 00       	nop
    2620:	00 00       	nop
    2622:	00 00       	nop
    2624:	00 00       	nop

	I2C_SDA_OUT;
	I2C_SCL_OUT;
	I2C_START;					// do start transition
	ret=i2cPutbyte(i2c_bus,slave_addr);			// send DEVICE address
	if (ret==0)
    2626:	8b 01       	movw	r16, r22
    2628:	02 c0       	rjmp	.+4      	; 0x262e <i2c_Send+0x394>
    262a:	00 0f       	add	r16, r16
    262c:	11 1f       	adc	r17, r17
    262e:	4a 95       	dec	r20
    2630:	e2 f7       	brpl	.-8      	; 0x262a <i2c_Send+0x390>
    2632:	30 23       	and	r19, r16
    2634:	09 f4       	brne	.+2      	; 0x2638 <i2c_Send+0x39e>
    2636:	8a c0       	rjmp	.+276    	; 0x274c <i2c_Send+0x4b2>
	{
		//not acknowledged
		I2C_SDA_LO;					// clear data line and
    2638:	ea 81       	ldd	r30, Y+2	; 0x02
    263a:	fb 81       	ldd	r31, Y+3	; 0x03
    263c:	20 81       	ld	r18, Z
    263e:	cb 01       	movw	r24, r22
    2640:	0e 80       	ldd	r0, Y+6	; 0x06
    2642:	02 c0       	rjmp	.+4      	; 0x2648 <i2c_Send+0x3ae>
    2644:	88 0f       	add	r24, r24
    2646:	99 1f       	adc	r25, r25
    2648:	0a 94       	dec	r0
    264a:	e2 f7       	brpl	.-8      	; 0x2644 <i2c_Send+0x3aa>
    264c:	80 95       	com	r24
    264e:	82 23       	and	r24, r18
    2650:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2652:	00 00       	nop
    2654:	00 00       	nop
    2656:	00 00       	nop
    2658:	00 00       	nop
    265a:	00 00       	nop
    265c:	00 00       	nop
    265e:	00 00       	nop
    2660:	00 00       	nop
    2662:	00 00       	nop
	ret=i2cPutbyte(i2c_bus,slave_addr);			// send DEVICE address
	if (ret==0)
	{
		//not acknowledged
		I2C_SDA_LO;					// clear data line and
		I2C_STOP;					// send STOP transition
    2664:	e9 85       	ldd	r30, Y+9	; 0x09
    2666:	fa 85       	ldd	r31, Y+10	; 0x0a
    2668:	20 81       	ld	r18, Z
    266a:	8d 85       	ldd	r24, Y+13	; 0x0d
    266c:	ab 01       	movw	r20, r22
    266e:	02 c0       	rjmp	.+4      	; 0x2674 <i2c_Send+0x3da>
    2670:	44 0f       	add	r20, r20
    2672:	55 1f       	adc	r21, r21
    2674:	8a 95       	dec	r24
    2676:	e2 f7       	brpl	.-8      	; 0x2670 <i2c_Send+0x3d6>
    2678:	24 2b       	or	r18, r20
    267a:	20 83       	st	Z, r18
    267c:	ef 81       	ldd	r30, Y+7	; 0x07
    267e:	f8 85       	ldd	r31, Y+8	; 0x08
    2680:	90 81       	ld	r25, Z
    2682:	8d 85       	ldd	r24, Y+13	; 0x0d
    2684:	02 c0       	rjmp	.+4      	; 0x268a <i2c_Send+0x3f0>
    2686:	66 0f       	add	r22, r22
    2688:	77 1f       	adc	r23, r23
    268a:	8a 95       	dec	r24
    268c:	e2 f7       	brpl	.-8      	; 0x2686 <i2c_Send+0x3ec>
    268e:	86 2f       	mov	r24, r22
    2690:	80 95       	com	r24
    2692:	89 23       	and	r24, r25
    2694:	80 83       	st	Z, r24
    2696:	eb 85       	ldd	r30, Y+11	; 0x0b
    2698:	fc 85       	ldd	r31, Y+12	; 0x0c
    269a:	80 81       	ld	r24, Z
    269c:	2d 85       	ldd	r18, Y+13	; 0x0d
    269e:	90 e0       	ldi	r25, 0x00	; 0
    26a0:	02 c0       	rjmp	.+4      	; 0x26a6 <i2c_Send+0x40c>
    26a2:	95 95       	asr	r25
    26a4:	87 95       	ror	r24
    26a6:	2a 95       	dec	r18
    26a8:	e2 f7       	brpl	.-8      	; 0x26a2 <i2c_Send+0x408>
    26aa:	80 ff       	sbrs	r24, 0
    26ac:	f6 cf       	rjmp	.-20     	; 0x269a <i2c_Send+0x400>
    26ae:	ef 81       	ldd	r30, Y+7	; 0x07
    26b0:	f8 85       	ldd	r31, Y+8	; 0x08
    26b2:	20 81       	ld	r18, Z
    26b4:	8d 85       	ldd	r24, Y+13	; 0x0d
    26b6:	41 e0       	ldi	r20, 0x01	; 1
    26b8:	50 e0       	ldi	r21, 0x00	; 0
    26ba:	ba 01       	movw	r22, r20
    26bc:	02 c0       	rjmp	.+4      	; 0x26c2 <i2c_Send+0x428>
    26be:	66 0f       	add	r22, r22
    26c0:	77 1f       	adc	r23, r23
    26c2:	8a 95       	dec	r24
    26c4:	e2 f7       	brpl	.-8      	; 0x26be <i2c_Send+0x424>
    26c6:	26 2b       	or	r18, r22
    26c8:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    26ca:	00 00       	nop
    26cc:	00 00       	nop
    26ce:	00 00       	nop
    26d0:	00 00       	nop
    26d2:	00 00       	nop
	ret=i2cPutbyte(i2c_bus,slave_addr);			// send DEVICE address
	if (ret==0)
	{
		//not acknowledged
		I2C_SDA_LO;					// clear data line and
		I2C_STOP;					// send STOP transition
    26d4:	ea 81       	ldd	r30, Y+2	; 0x02
    26d6:	fb 81       	ldd	r31, Y+3	; 0x03
    26d8:	80 81       	ld	r24, Z
    26da:	0e 80       	ldd	r0, Y+6	; 0x06
    26dc:	02 c0       	rjmp	.+4      	; 0x26e2 <i2c_Send+0x448>
    26de:	44 0f       	add	r20, r20
    26e0:	55 1f       	adc	r21, r21
    26e2:	0a 94       	dec	r0
    26e4:	e2 f7       	brpl	.-8      	; 0x26de <i2c_Send+0x444>
    26e6:	84 2b       	or	r24, r20
    26e8:	80 83       	st	Z, r24

		printf("Error NACK 1 slave_addr %02X",slave_addr);
    26ea:	00 d0       	rcall	.+0      	; 0x26ec <i2c_Send+0x452>
    26ec:	00 d0       	rcall	.+0      	; 0x26ee <i2c_Send+0x454>
    26ee:	88 ea       	ldi	r24, 0xA8	; 168
    26f0:	92 e0       	ldi	r25, 0x02	; 2
    26f2:	ad b7       	in	r26, 0x3d	; 61
    26f4:	be b7       	in	r27, 0x3e	; 62
    26f6:	12 96       	adiw	r26, 0x02	; 2
    26f8:	9c 93       	st	X, r25
    26fa:	8e 93       	st	-X, r24
    26fc:	11 97       	sbiw	r26, 0x01	; 1
    26fe:	14 96       	adiw	r26, 0x04	; 4
    2700:	9c 92       	st	X, r9
    2702:	8e 92       	st	-X, r8
    2704:	13 97       	sbiw	r26, 0x03	; 3
    2706:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    270a:	ff 24       	eor	r15, r15
    270c:	0f 90       	pop	r0
    270e:	0f 90       	pop	r0
    2710:	0f 90       	pop	r0
    2712:	0f 90       	pop	r0

	I2C_SDA_LO;					// clear data line and
	I2C_STOP;					// send STOP transition

	return ret;
}
    2714:	8f 2d       	mov	r24, r15
    2716:	df 91       	pop	r29
    2718:	cf 91       	pop	r28
    271a:	1f 91       	pop	r17
    271c:	0f 91       	pop	r16
    271e:	ff 90       	pop	r15
    2720:	ef 90       	pop	r14
    2722:	df 90       	pop	r13
    2724:	cf 90       	pop	r12
    2726:	bf 90       	pop	r11
    2728:	af 90       	pop	r10
    272a:	9f 90       	pop	r9
    272c:	8f 90       	pop	r8
    272e:	08 95       	ret
		{
			I2C_SDA_HI;
		}
		else
		{
			I2C_SDA_LO;			// address bit
    2730:	ea 81       	ldd	r30, Y+2	; 0x02
    2732:	fb 81       	ldd	r31, Y+3	; 0x03
    2734:	20 81       	ld	r18, Z
    2736:	cb 01       	movw	r24, r22
    2738:	0e 80       	ldd	r0, Y+6	; 0x06
    273a:	02 c0       	rjmp	.+4      	; 0x2740 <i2c_Send+0x4a6>
    273c:	88 0f       	add	r24, r24
    273e:	99 1f       	adc	r25, r25
    2740:	0a 94       	dec	r0
    2742:	e2 f7       	brpl	.-8      	; 0x273c <i2c_Send+0x4a2>
    2744:	80 95       	com	r24
    2746:	82 23       	and	r24, r18
    2748:	80 83       	st	Z, r24
    274a:	95 ce       	rjmp	.-726    	; 0x2476 <i2c_Send+0x1dc>
		if (ret==0)
		{
    			I2C_SDA_LO;					// clear data line and
				I2C_STOP;					// send STOP transition
				printf("Error NACK Data slave_addr %02X",slave_addr);
				return ret;
    274c:	ff 24       	eor	r15, r15
    274e:	f3 94       	inc	r15
		{
			I2C_SDA_HI;
		}
		else
		{
			I2C_SDA_LO;			// address bit
    2750:	61 e0       	ldi	r22, 0x01	; 1
    2752:	70 e0       	ldi	r23, 0x00	; 0
    2754:	01 e0       	ldi	r16, 0x01	; 1
    2756:	10 e0       	ldi	r17, 0x00	; 0

		printf("Error NACK 1 slave_addr %02X",slave_addr);
		return ret;
	}

	while (wr_len--)
    2758:	cc 20       	and	r12, r12
    275a:	09 f4       	brne	.+2      	; 0x275e <i2c_Send+0x4c4>
    275c:	05 c1       	rjmp	.+522    	; 0x2968 <i2c_Send+0x6ce>
		//not acknowledged
		I2C_SDA_LO;					// clear data line and
		I2C_STOP;					// send STOP transition

		printf("Error NACK 1 slave_addr %02X",slave_addr);
		return ret;
    275e:	f5 01       	movw	r30, r10
    2760:	80 81       	ld	r24, Z
    2762:	a8 2f       	mov	r26, r24
    2764:	b0 e0       	ldi	r27, 0x00	; 0
    2766:	47 e0       	ldi	r20, 0x07	; 7
    2768:	50 e0       	ldi	r21, 0x00	; 0
{
	int8_t i;

	for (i=7;i>=0;i--)
	{
		if ( ((b) & (1<<i)) )
    276a:	cd 01       	movw	r24, r26
    276c:	04 2e       	mov	r0, r20
    276e:	02 c0       	rjmp	.+4      	; 0x2774 <i2c_Send+0x4da>
    2770:	95 95       	asr	r25
    2772:	87 95       	ror	r24
    2774:	0a 94       	dec	r0
    2776:	e2 f7       	brpl	.-8      	; 0x2770 <i2c_Send+0x4d6>
    2778:	80 ff       	sbrs	r24, 0
    277a:	51 c1       	rjmp	.+674    	; 0x2a1e <i2c_Send+0x784>
		{
			I2C_SDA_HI;
    277c:	ea 81       	ldd	r30, Y+2	; 0x02
    277e:	fb 81       	ldd	r31, Y+3	; 0x03
    2780:	20 81       	ld	r18, Z
    2782:	cb 01       	movw	r24, r22
    2784:	0e 80       	ldd	r0, Y+6	; 0x06
    2786:	02 c0       	rjmp	.+4      	; 0x278c <i2c_Send+0x4f2>
    2788:	88 0f       	add	r24, r24
    278a:	99 1f       	adc	r25, r25
    278c:	0a 94       	dec	r0
    278e:	e2 f7       	brpl	.-8      	; 0x2788 <i2c_Send+0x4ee>
    2790:	28 2b       	or	r18, r24
    2792:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2794:	00 00       	nop
    2796:	00 00       	nop
    2798:	00 00       	nop
    279a:	00 00       	nop
    279c:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    279e:	e9 85       	ldd	r30, Y+9	; 0x09
    27a0:	fa 85       	ldd	r31, Y+10	; 0x0a
    27a2:	20 81       	ld	r18, Z
    27a4:	8d 85       	ldd	r24, Y+13	; 0x0d
    27a6:	7b 01       	movw	r14, r22
    27a8:	02 c0       	rjmp	.+4      	; 0x27ae <i2c_Send+0x514>
    27aa:	ee 0c       	add	r14, r14
    27ac:	ff 1c       	adc	r15, r15
    27ae:	8a 95       	dec	r24
    27b0:	e2 f7       	brpl	.-8      	; 0x27aa <i2c_Send+0x510>
    27b2:	2e 29       	or	r18, r14
    27b4:	20 83       	st	Z, r18
    27b6:	ef 81       	ldd	r30, Y+7	; 0x07
    27b8:	f8 85       	ldd	r31, Y+8	; 0x08
    27ba:	20 81       	ld	r18, Z
    27bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    27be:	7b 01       	movw	r14, r22
    27c0:	02 c0       	rjmp	.+4      	; 0x27c6 <i2c_Send+0x52c>
    27c2:	ee 0c       	add	r14, r14
    27c4:	ff 1c       	adc	r15, r15
    27c6:	8a 95       	dec	r24
    27c8:	e2 f7       	brpl	.-8      	; 0x27c2 <i2c_Send+0x528>
    27ca:	c7 01       	movw	r24, r14
    27cc:	80 95       	com	r24
    27ce:	82 23       	and	r24, r18
    27d0:	80 83       	st	Z, r24
    27d2:	eb 85       	ldd	r30, Y+11	; 0x0b
    27d4:	fc 85       	ldd	r31, Y+12	; 0x0c
    27d6:	80 81       	ld	r24, Z
    27d8:	2d 85       	ldd	r18, Y+13	; 0x0d
    27da:	90 e0       	ldi	r25, 0x00	; 0
    27dc:	02 c0       	rjmp	.+4      	; 0x27e2 <i2c_Send+0x548>
    27de:	95 95       	asr	r25
    27e0:	87 95       	ror	r24
    27e2:	2a 95       	dec	r18
    27e4:	e2 f7       	brpl	.-8      	; 0x27de <i2c_Send+0x544>
    27e6:	80 ff       	sbrs	r24, 0
    27e8:	f6 cf       	rjmp	.-20     	; 0x27d6 <i2c_Send+0x53c>
    27ea:	ef 81       	ldd	r30, Y+7	; 0x07
    27ec:	f8 85       	ldd	r31, Y+8	; 0x08
    27ee:	20 81       	ld	r18, Z
    27f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    27f2:	7b 01       	movw	r14, r22
    27f4:	02 c0       	rjmp	.+4      	; 0x27fa <i2c_Send+0x560>
    27f6:	ee 0c       	add	r14, r14
    27f8:	ff 1c       	adc	r15, r15
    27fa:	8a 95       	dec	r24
    27fc:	e2 f7       	brpl	.-8      	; 0x27f6 <i2c_Send+0x55c>
    27fe:	2e 29       	or	r18, r14
    2800:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2802:	00 00       	nop
    2804:	00 00       	nop
    2806:	00 00       	nop
    2808:	00 00       	nop
    280a:	00 00       	nop
    280c:	00 00       	nop
    280e:	00 00       	nop
    2810:	00 00       	nop
    2812:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    2814:	e9 85       	ldd	r30, Y+9	; 0x09
    2816:	fa 85       	ldd	r31, Y+10	; 0x0a
    2818:	20 81       	ld	r18, Z
    281a:	8d 85       	ldd	r24, Y+13	; 0x0d
    281c:	7b 01       	movw	r14, r22
    281e:	02 c0       	rjmp	.+4      	; 0x2824 <i2c_Send+0x58a>
    2820:	ee 0c       	add	r14, r14
    2822:	ff 1c       	adc	r15, r15
    2824:	8a 95       	dec	r24
    2826:	e2 f7       	brpl	.-8      	; 0x2820 <i2c_Send+0x586>
    2828:	c7 01       	movw	r24, r14
    282a:	80 95       	com	r24
    282c:	82 23       	and	r24, r18
    282e:	80 83       	st	Z, r24
    2830:	41 50       	subi	r20, 0x01	; 1
    2832:	50 40       	sbci	r21, 0x00	; 0

uint8_t i2cPutbyte(I2C_DATA* i2c_bus,uint8_t b)
{
	int8_t i;

	for (i=7;i>=0;i--)
    2834:	8f ef       	ldi	r24, 0xFF	; 255
    2836:	4f 3f       	cpi	r20, 0xFF	; 255
    2838:	58 07       	cpc	r21, r24
    283a:	09 f0       	breq	.+2      	; 0x283e <i2c_Send+0x5a4>
    283c:	96 cf       	rjmp	.-212    	; 0x276a <i2c_Send+0x4d0>
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
	}
	I2C_SDA_LO;					// leave SDA HI
    283e:	ea 81       	ldd	r30, Y+2	; 0x02
    2840:	fb 81       	ldd	r31, Y+3	; 0x03
    2842:	20 81       	ld	r18, Z
    2844:	c8 01       	movw	r24, r16
    2846:	0e 80       	ldd	r0, Y+6	; 0x06
    2848:	02 c0       	rjmp	.+4      	; 0x284e <i2c_Send+0x5b4>
    284a:	88 0f       	add	r24, r24
    284c:	99 1f       	adc	r25, r25
    284e:	0a 94       	dec	r0
    2850:	e2 f7       	brpl	.-8      	; 0x284a <i2c_Send+0x5b0>
    2852:	80 95       	com	r24
    2854:	82 23       	and	r24, r18
    2856:	80 83       	st	Z, r24
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)
    2858:	e8 81       	ld	r30, Y
    285a:	f9 81       	ldd	r31, Y+1	; 0x01
    285c:	20 81       	ld	r18, Z
    285e:	c8 01       	movw	r24, r16
    2860:	0e 80       	ldd	r0, Y+6	; 0x06
    2862:	02 c0       	rjmp	.+4      	; 0x2868 <i2c_Send+0x5ce>
    2864:	88 0f       	add	r24, r24
    2866:	99 1f       	adc	r25, r25
    2868:	0a 94       	dec	r0
    286a:	e2 f7       	brpl	.-8      	; 0x2864 <i2c_Send+0x5ca>
    286c:	80 95       	com	r24
    286e:	82 23       	and	r24, r18
    2870:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2872:	00 00       	nop
    2874:	00 00       	nop
    2876:	00 00       	nop
    2878:	00 00       	nop
    287a:	00 00       	nop
    287c:	00 00       	nop
    287e:	00 00       	nop
    2880:	00 00       	nop
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)

	clk_delay(8);

	I2C_SCL_HI;					// clock back up
    2882:	e9 85       	ldd	r30, Y+9	; 0x09
    2884:	fa 85       	ldd	r31, Y+10	; 0x0a
    2886:	20 81       	ld	r18, Z
    2888:	8d 85       	ldd	r24, Y+13	; 0x0d
    288a:	d8 01       	movw	r26, r16
    288c:	02 c0       	rjmp	.+4      	; 0x2892 <i2c_Send+0x5f8>
    288e:	aa 0f       	add	r26, r26
    2890:	bb 1f       	adc	r27, r27
    2892:	8a 95       	dec	r24
    2894:	e2 f7       	brpl	.-8      	; 0x288e <i2c_Send+0x5f4>
    2896:	2a 2b       	or	r18, r26
    2898:	20 83       	st	Z, r18
    289a:	ef 81       	ldd	r30, Y+7	; 0x07
    289c:	f8 85       	ldd	r31, Y+8	; 0x08
    289e:	20 81       	ld	r18, Z
    28a0:	8d 85       	ldd	r24, Y+13	; 0x0d
    28a2:	78 01       	movw	r14, r16
    28a4:	02 c0       	rjmp	.+4      	; 0x28aa <i2c_Send+0x610>
    28a6:	ee 0c       	add	r14, r14
    28a8:	ff 1c       	adc	r15, r15
    28aa:	8a 95       	dec	r24
    28ac:	e2 f7       	brpl	.-8      	; 0x28a6 <i2c_Send+0x60c>
    28ae:	c7 01       	movw	r24, r14
    28b0:	80 95       	com	r24
    28b2:	82 23       	and	r24, r18
    28b4:	80 83       	st	Z, r24
    28b6:	eb 85       	ldd	r30, Y+11	; 0x0b
    28b8:	fc 85       	ldd	r31, Y+12	; 0x0c
    28ba:	80 81       	ld	r24, Z
    28bc:	2d 85       	ldd	r18, Y+13	; 0x0d
    28be:	90 e0       	ldi	r25, 0x00	; 0
    28c0:	02 c0       	rjmp	.+4      	; 0x28c6 <i2c_Send+0x62c>
    28c2:	95 95       	asr	r25
    28c4:	87 95       	ror	r24
    28c6:	2a 95       	dec	r18
    28c8:	e2 f7       	brpl	.-8      	; 0x28c2 <i2c_Send+0x628>
    28ca:	80 ff       	sbrs	r24, 0
    28cc:	f6 cf       	rjmp	.-20     	; 0x28ba <i2c_Send+0x620>
    28ce:	ef 81       	ldd	r30, Y+7	; 0x07
    28d0:	f8 85       	ldd	r31, Y+8	; 0x08
    28d2:	20 81       	ld	r18, Z
    28d4:	8d 85       	ldd	r24, Y+13	; 0x0d
    28d6:	ab 01       	movw	r20, r22
    28d8:	02 c0       	rjmp	.+4      	; 0x28de <i2c_Send+0x644>
    28da:	44 0f       	add	r20, r20
    28dc:	55 1f       	adc	r21, r21
    28de:	8a 95       	dec	r24
    28e0:	e2 f7       	brpl	.-8      	; 0x28da <i2c_Send+0x640>
    28e2:	24 2b       	or	r18, r20
    28e4:	20 83       	st	Z, r18
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit
    28e6:	ec 81       	ldd	r30, Y+4	; 0x04
    28e8:	fd 81       	ldd	r31, Y+5	; 0x05
    28ea:	30 81       	ld	r19, Z
    28ec:	4e 81       	ldd	r20, Y+6	; 0x06


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    28ee:	00 00       	nop
    28f0:	00 00       	nop
    28f2:	00 00       	nop
    28f4:	00 00       	nop
    28f6:	00 00       	nop
    28f8:	00 00       	nop
    28fa:	00 00       	nop
    28fc:	00 00       	nop
    28fe:	00 00       	nop

	I2C_SCL_HI;					// clock back up
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit

	HDEL;
	I2C_SCL_LO;					// not really ??
    2900:	e9 85       	ldd	r30, Y+9	; 0x09
    2902:	fa 85       	ldd	r31, Y+10	; 0x0a
    2904:	20 81       	ld	r18, Z
    2906:	8d 85       	ldd	r24, Y+13	; 0x0d
    2908:	db 01       	movw	r26, r22
    290a:	02 c0       	rjmp	.+4      	; 0x2910 <i2c_Send+0x676>
    290c:	aa 0f       	add	r26, r26
    290e:	bb 1f       	adc	r27, r27
    2910:	8a 95       	dec	r24
    2912:	e2 f7       	brpl	.-8      	; 0x290c <i2c_Send+0x672>
    2914:	cd 01       	movw	r24, r26
    2916:	80 95       	com	r24
    2918:	82 23       	and	r24, r18
    291a:	80 83       	st	Z, r24
	I2C_SDA_OUT;		// change direction back to output
    291c:	e8 81       	ld	r30, Y
    291e:	f9 81       	ldd	r31, Y+1	; 0x01
    2920:	20 81       	ld	r18, Z
    2922:	cb 01       	movw	r24, r22
    2924:	0e 80       	ldd	r0, Y+6	; 0x06
    2926:	02 c0       	rjmp	.+4      	; 0x292c <i2c_Send+0x692>
    2928:	88 0f       	add	r24, r24
    292a:	99 1f       	adc	r25, r25
    292c:	0a 94       	dec	r0
    292e:	e2 f7       	brpl	.-8      	; 0x2928 <i2c_Send+0x68e>
    2930:	28 2b       	or	r18, r24
    2932:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2934:	00 00       	nop
    2936:	00 00       	nop
    2938:	00 00       	nop
    293a:	00 00       	nop
    293c:	00 00       	nop

	HDEL;
	I2C_SCL_LO;					// not really ??
	I2C_SDA_OUT;		// change direction back to output
	QDEL;
	return (b == 0);			// return ACK value
    293e:	ff 24       	eor	r15, r15
    2940:	fb 01       	movw	r30, r22
    2942:	02 c0       	rjmp	.+4      	; 0x2948 <i2c_Send+0x6ae>
    2944:	ee 0f       	add	r30, r30
    2946:	ff 1f       	adc	r31, r31
    2948:	4a 95       	dec	r20
    294a:	e2 f7       	brpl	.-8      	; 0x2944 <i2c_Send+0x6aa>
    294c:	3e 23       	and	r19, r30
    294e:	11 f4       	brne	.+4      	; 0x2954 <i2c_Send+0x6ba>
    2950:	ff 24       	eor	r15, r15
    2952:	f3 94       	inc	r15
    2954:	ca 94       	dec	r12

	while (wr_len--)
	{
		ret=i2cPutbyte(i2c_bus,*wr_data++);
		//not acknowledged
		if (ret==0)
    2956:	ff 20       	and	r15, r15
    2958:	09 f4       	brne	.+2      	; 0x295c <i2c_Send+0x6c2>
    295a:	6f c0       	rjmp	.+222    	; 0x2a3a <i2c_Send+0x7a0>
		return ret;
	}

	while (wr_len--)
	{
		ret=i2cPutbyte(i2c_bus,*wr_data++);
    295c:	08 94       	sec
    295e:	a1 1c       	adc	r10, r1
    2960:	b1 1c       	adc	r11, r1

		printf("Error NACK 1 slave_addr %02X",slave_addr);
		return ret;
	}

	while (wr_len--)
    2962:	cc 20       	and	r12, r12
    2964:	09 f0       	breq	.+2      	; 0x2968 <i2c_Send+0x6ce>
    2966:	fb ce       	rjmp	.-522    	; 0x275e <i2c_Send+0x4c4>
				printf("Error NACK Data slave_addr %02X",slave_addr);
				return ret;
		}
	}

	I2C_SDA_LO;					// clear data line and
    2968:	ea 81       	ldd	r30, Y+2	; 0x02
    296a:	fb 81       	ldd	r31, Y+3	; 0x03
    296c:	40 81       	ld	r20, Z
    296e:	21 e0       	ldi	r18, 0x01	; 1
    2970:	30 e0       	ldi	r19, 0x00	; 0
    2972:	c9 01       	movw	r24, r18
    2974:	0e 80       	ldd	r0, Y+6	; 0x06
    2976:	02 c0       	rjmp	.+4      	; 0x297c <i2c_Send+0x6e2>
    2978:	88 0f       	add	r24, r24
    297a:	99 1f       	adc	r25, r25
    297c:	0a 94       	dec	r0
    297e:	e2 f7       	brpl	.-8      	; 0x2978 <i2c_Send+0x6de>
    2980:	80 95       	com	r24
    2982:	84 23       	and	r24, r20
    2984:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2986:	00 00       	nop
    2988:	00 00       	nop
    298a:	00 00       	nop
    298c:	00 00       	nop
    298e:	00 00       	nop
    2990:	00 00       	nop
    2992:	00 00       	nop
    2994:	00 00       	nop
    2996:	00 00       	nop
				return ret;
		}
	}

	I2C_SDA_LO;					// clear data line and
	I2C_STOP;					// send STOP transition
    2998:	e9 85       	ldd	r30, Y+9	; 0x09
    299a:	fa 85       	ldd	r31, Y+10	; 0x0a
    299c:	40 81       	ld	r20, Z
    299e:	8d 85       	ldd	r24, Y+13	; 0x0d
    29a0:	89 01       	movw	r16, r18
    29a2:	02 c0       	rjmp	.+4      	; 0x29a8 <i2c_Send+0x70e>
    29a4:	00 0f       	add	r16, r16
    29a6:	11 1f       	adc	r17, r17
    29a8:	8a 95       	dec	r24
    29aa:	e2 f7       	brpl	.-8      	; 0x29a4 <i2c_Send+0x70a>
    29ac:	40 2b       	or	r20, r16
    29ae:	40 83       	st	Z, r20
    29b0:	ef 81       	ldd	r30, Y+7	; 0x07
    29b2:	f8 85       	ldd	r31, Y+8	; 0x08
    29b4:	90 81       	ld	r25, Z
    29b6:	8d 85       	ldd	r24, Y+13	; 0x0d
    29b8:	02 c0       	rjmp	.+4      	; 0x29be <i2c_Send+0x724>
    29ba:	22 0f       	add	r18, r18
    29bc:	33 1f       	adc	r19, r19
    29be:	8a 95       	dec	r24
    29c0:	e2 f7       	brpl	.-8      	; 0x29ba <i2c_Send+0x720>
    29c2:	20 95       	com	r18
    29c4:	29 23       	and	r18, r25
    29c6:	20 83       	st	Z, r18
    29c8:	eb 85       	ldd	r30, Y+11	; 0x0b
    29ca:	fc 85       	ldd	r31, Y+12	; 0x0c
    29cc:	80 81       	ld	r24, Z
    29ce:	2d 85       	ldd	r18, Y+13	; 0x0d
    29d0:	90 e0       	ldi	r25, 0x00	; 0
    29d2:	02 c0       	rjmp	.+4      	; 0x29d8 <i2c_Send+0x73e>
    29d4:	95 95       	asr	r25
    29d6:	87 95       	ror	r24
    29d8:	2a 95       	dec	r18
    29da:	e2 f7       	brpl	.-8      	; 0x29d4 <i2c_Send+0x73a>
    29dc:	80 ff       	sbrs	r24, 0
    29de:	f6 cf       	rjmp	.-20     	; 0x29cc <i2c_Send+0x732>
    29e0:	ef 81       	ldd	r30, Y+7	; 0x07
    29e2:	f8 85       	ldd	r31, Y+8	; 0x08
    29e4:	20 81       	ld	r18, Z
    29e6:	8d 85       	ldd	r24, Y+13	; 0x0d
    29e8:	41 e0       	ldi	r20, 0x01	; 1
    29ea:	50 e0       	ldi	r21, 0x00	; 0
    29ec:	ba 01       	movw	r22, r20
    29ee:	02 c0       	rjmp	.+4      	; 0x29f4 <i2c_Send+0x75a>
    29f0:	66 0f       	add	r22, r22
    29f2:	77 1f       	adc	r23, r23
    29f4:	8a 95       	dec	r24
    29f6:	e2 f7       	brpl	.-8      	; 0x29f0 <i2c_Send+0x756>
    29f8:	26 2b       	or	r18, r22
    29fa:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    29fc:	00 00       	nop
    29fe:	00 00       	nop
    2a00:	00 00       	nop
    2a02:	00 00       	nop
    2a04:	00 00       	nop
				return ret;
		}
	}

	I2C_SDA_LO;					// clear data line and
	I2C_STOP;					// send STOP transition
    2a06:	ea 81       	ldd	r30, Y+2	; 0x02
    2a08:	fb 81       	ldd	r31, Y+3	; 0x03
    2a0a:	80 81       	ld	r24, Z
    2a0c:	0e 80       	ldd	r0, Y+6	; 0x06
    2a0e:	02 c0       	rjmp	.+4      	; 0x2a14 <i2c_Send+0x77a>
    2a10:	44 0f       	add	r20, r20
    2a12:	55 1f       	adc	r21, r21
    2a14:	0a 94       	dec	r0
    2a16:	e2 f7       	brpl	.-8      	; 0x2a10 <i2c_Send+0x776>
    2a18:	84 2b       	or	r24, r20
    2a1a:	80 83       	st	Z, r24
    2a1c:	7b ce       	rjmp	.-778    	; 0x2714 <i2c_Send+0x47a>
		{
			I2C_SDA_HI;
		}
		else
		{
			I2C_SDA_LO;			// address bit
    2a1e:	ea 81       	ldd	r30, Y+2	; 0x02
    2a20:	fb 81       	ldd	r31, Y+3	; 0x03
    2a22:	20 81       	ld	r18, Z
    2a24:	cb 01       	movw	r24, r22
    2a26:	0e 80       	ldd	r0, Y+6	; 0x06
    2a28:	02 c0       	rjmp	.+4      	; 0x2a2e <i2c_Send+0x794>
    2a2a:	88 0f       	add	r24, r24
    2a2c:	99 1f       	adc	r25, r25
    2a2e:	0a 94       	dec	r0
    2a30:	e2 f7       	brpl	.-8      	; 0x2a2a <i2c_Send+0x790>
    2a32:	80 95       	com	r24
    2a34:	82 23       	and	r24, r18
    2a36:	80 83       	st	Z, r24
    2a38:	ad ce       	rjmp	.-678    	; 0x2794 <i2c_Send+0x4fa>
	{
		ret=i2cPutbyte(i2c_bus,*wr_data++);
		//not acknowledged
		if (ret==0)
		{
    			I2C_SDA_LO;					// clear data line and
    2a3a:	ea 81       	ldd	r30, Y+2	; 0x02
    2a3c:	fb 81       	ldd	r31, Y+3	; 0x03
    2a3e:	40 81       	ld	r20, Z
    2a40:	21 e0       	ldi	r18, 0x01	; 1
    2a42:	30 e0       	ldi	r19, 0x00	; 0
    2a44:	c9 01       	movw	r24, r18
    2a46:	0e 80       	ldd	r0, Y+6	; 0x06
    2a48:	02 c0       	rjmp	.+4      	; 0x2a4e <i2c_Send+0x7b4>
    2a4a:	88 0f       	add	r24, r24
    2a4c:	99 1f       	adc	r25, r25
    2a4e:	0a 94       	dec	r0
    2a50:	e2 f7       	brpl	.-8      	; 0x2a4a <i2c_Send+0x7b0>
    2a52:	80 95       	com	r24
    2a54:	84 23       	and	r24, r20
    2a56:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2a58:	00 00       	nop
    2a5a:	00 00       	nop
    2a5c:	00 00       	nop
    2a5e:	00 00       	nop
    2a60:	00 00       	nop
    2a62:	00 00       	nop
    2a64:	00 00       	nop
    2a66:	00 00       	nop
    2a68:	00 00       	nop
		ret=i2cPutbyte(i2c_bus,*wr_data++);
		//not acknowledged
		if (ret==0)
		{
    			I2C_SDA_LO;					// clear data line and
				I2C_STOP;					// send STOP transition
    2a6a:	e9 85       	ldd	r30, Y+9	; 0x09
    2a6c:	fa 85       	ldd	r31, Y+10	; 0x0a
    2a6e:	40 81       	ld	r20, Z
    2a70:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a72:	89 01       	movw	r16, r18
    2a74:	02 c0       	rjmp	.+4      	; 0x2a7a <i2c_Send+0x7e0>
    2a76:	00 0f       	add	r16, r16
    2a78:	11 1f       	adc	r17, r17
    2a7a:	8a 95       	dec	r24
    2a7c:	e2 f7       	brpl	.-8      	; 0x2a76 <i2c_Send+0x7dc>
    2a7e:	40 2b       	or	r20, r16
    2a80:	40 83       	st	Z, r20
    2a82:	ef 81       	ldd	r30, Y+7	; 0x07
    2a84:	f8 85       	ldd	r31, Y+8	; 0x08
    2a86:	90 81       	ld	r25, Z
    2a88:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a8a:	02 c0       	rjmp	.+4      	; 0x2a90 <i2c_Send+0x7f6>
    2a8c:	22 0f       	add	r18, r18
    2a8e:	33 1f       	adc	r19, r19
    2a90:	8a 95       	dec	r24
    2a92:	e2 f7       	brpl	.-8      	; 0x2a8c <i2c_Send+0x7f2>
    2a94:	20 95       	com	r18
    2a96:	29 23       	and	r18, r25
    2a98:	20 83       	st	Z, r18
    2a9a:	eb 85       	ldd	r30, Y+11	; 0x0b
    2a9c:	fc 85       	ldd	r31, Y+12	; 0x0c
    2a9e:	80 81       	ld	r24, Z
    2aa0:	2d 85       	ldd	r18, Y+13	; 0x0d
    2aa2:	90 e0       	ldi	r25, 0x00	; 0
    2aa4:	02 c0       	rjmp	.+4      	; 0x2aaa <i2c_Send+0x810>
    2aa6:	95 95       	asr	r25
    2aa8:	87 95       	ror	r24
    2aaa:	2a 95       	dec	r18
    2aac:	e2 f7       	brpl	.-8      	; 0x2aa6 <i2c_Send+0x80c>
    2aae:	80 ff       	sbrs	r24, 0
    2ab0:	f6 cf       	rjmp	.-20     	; 0x2a9e <i2c_Send+0x804>
    2ab2:	ef 81       	ldd	r30, Y+7	; 0x07
    2ab4:	f8 85       	ldd	r31, Y+8	; 0x08
    2ab6:	20 81       	ld	r18, Z
    2ab8:	8d 85       	ldd	r24, Y+13	; 0x0d
    2aba:	41 e0       	ldi	r20, 0x01	; 1
    2abc:	50 e0       	ldi	r21, 0x00	; 0
    2abe:	ba 01       	movw	r22, r20
    2ac0:	02 c0       	rjmp	.+4      	; 0x2ac6 <i2c_Send+0x82c>
    2ac2:	66 0f       	add	r22, r22
    2ac4:	77 1f       	adc	r23, r23
    2ac6:	8a 95       	dec	r24
    2ac8:	e2 f7       	brpl	.-8      	; 0x2ac2 <i2c_Send+0x828>
    2aca:	26 2b       	or	r18, r22
    2acc:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2ace:	00 00       	nop
    2ad0:	00 00       	nop
    2ad2:	00 00       	nop
    2ad4:	00 00       	nop
    2ad6:	00 00       	nop
		ret=i2cPutbyte(i2c_bus,*wr_data++);
		//not acknowledged
		if (ret==0)
		{
    			I2C_SDA_LO;					// clear data line and
				I2C_STOP;					// send STOP transition
    2ad8:	ea 81       	ldd	r30, Y+2	; 0x02
    2ada:	fb 81       	ldd	r31, Y+3	; 0x03
    2adc:	80 81       	ld	r24, Z
    2ade:	0e 80       	ldd	r0, Y+6	; 0x06
    2ae0:	02 c0       	rjmp	.+4      	; 0x2ae6 <i2c_Send+0x84c>
    2ae2:	44 0f       	add	r20, r20
    2ae4:	55 1f       	adc	r21, r21
    2ae6:	0a 94       	dec	r0
    2ae8:	e2 f7       	brpl	.-8      	; 0x2ae2 <i2c_Send+0x848>
    2aea:	84 2b       	or	r24, r20
    2aec:	80 83       	st	Z, r24
				printf("Error NACK Data slave_addr %02X",slave_addr);
    2aee:	00 d0       	rcall	.+0      	; 0x2af0 <i2c_Send+0x856>
    2af0:	00 d0       	rcall	.+0      	; 0x2af2 <i2c_Send+0x858>
    2af2:	85 ec       	ldi	r24, 0xC5	; 197
    2af4:	92 e0       	ldi	r25, 0x02	; 2
    2af6:	ad b7       	in	r26, 0x3d	; 61
    2af8:	be b7       	in	r27, 0x3e	; 62
    2afa:	12 96       	adiw	r26, 0x02	; 2
    2afc:	9c 93       	st	X, r25
    2afe:	8e 93       	st	-X, r24
    2b00:	11 97       	sbiw	r26, 0x01	; 1
    2b02:	14 96       	adiw	r26, 0x04	; 4
    2b04:	9c 92       	st	X, r9
    2b06:	8e 92       	st	-X, r8
    2b08:	13 97       	sbiw	r26, 0x03	; 3
    2b0a:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    2b0e:	0f 90       	pop	r0
    2b10:	0f 90       	pop	r0
    2b12:	0f 90       	pop	r0
    2b14:	0f 90       	pop	r0
    2b16:	fe cd       	rjmp	.-1028   	; 0x2714 <i2c_Send+0x47a>

00002b18 <i2c_master_write>:
 * i2c_master_write()
 * 	Gets called by ws_process_work_list() when we find a ws with state
 * 	WS_ACTIVE_MASTER_WRITE_PENDING in the work list.
 */
void i2c_master_write( IPMI_WS *ws )
{
    2b18:	cf 93       	push	r28
    2b1a:	df 93       	push	r29
    2b1c:	ec 01       	movw	r28, r24
	uint8_t ret;
	ret=i2c_Send((I2C_DATA*)ws->I2C_BUS,ws->pkt_out[0],ws->len_out, &ws->pkt_out[1]);
    2b1e:	fc 01       	movw	r30, r24
    2b20:	ec 5a       	subi	r30, 0xAC	; 172
    2b22:	ff 4f       	sbci	r31, 0xFF	; 255
    2b24:	9c 01       	movw	r18, r24
    2b26:	2b 5a       	subi	r18, 0xAB	; 171
    2b28:	3f 4f       	sbci	r19, 0xFF	; 255
    2b2a:	8f 89       	ldd	r24, Y+23	; 0x17
    2b2c:	98 8d       	ldd	r25, Y+24	; 0x18
    2b2e:	60 81       	ld	r22, Z
    2b30:	4d 81       	ldd	r20, Y+5	; 0x05
    2b32:	0e 94 4d 11 	call	0x229a	; 0x229a <i2c_Send>
	if (ret==0)
    2b36:	88 23       	and	r24, r24
    2b38:	41 f0       	breq	.+16     	; 0x2b4a <i2c_master_write+0x32>
	{
		ws->delivery_attempts++;
		ws_set_state( ws, WS_ACTIVE_MASTER_WRITE);
	}
	else
		ws_set_state( ws, WS_ACTIVE_IN);
    2b3a:	ce 01       	movw	r24, r28
    2b3c:	63 e0       	ldi	r22, 0x03	; 3
    2b3e:	70 e0       	ldi	r23, 0x00	; 0
    2b40:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>

}
    2b44:	df 91       	pop	r29
    2b46:	cf 91       	pop	r28
    2b48:	08 95       	ret
{
	uint8_t ret;
	ret=i2c_Send((I2C_DATA*)ws->I2C_BUS,ws->pkt_out[0],ws->len_out, &ws->pkt_out[1]);
	if (ret==0)
	{
		ws->delivery_attempts++;
    2b4a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2b4c:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2b4e:	ac 8d       	ldd	r26, Y+28	; 0x1c
    2b50:	bd 8d       	ldd	r27, Y+29	; 0x1d
    2b52:	01 96       	adiw	r24, 0x01	; 1
    2b54:	a1 1d       	adc	r26, r1
    2b56:	b1 1d       	adc	r27, r1
    2b58:	8a 8f       	std	Y+26, r24	; 0x1a
    2b5a:	9b 8f       	std	Y+27, r25	; 0x1b
    2b5c:	ac 8f       	std	Y+28, r26	; 0x1c
    2b5e:	bd 8f       	std	Y+29, r27	; 0x1d
		ws_set_state( ws, WS_ACTIVE_MASTER_WRITE);
    2b60:	ce 01       	movw	r24, r28
    2b62:	65 e0       	ldi	r22, 0x05	; 5
    2b64:	70 e0       	ldi	r23, 0x00	; 0
    2b66:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>
	}
	else
		ws_set_state( ws, WS_ACTIVE_IN);

}
    2b6a:	df 91       	pop	r29
    2b6c:	cf 91       	pop	r28
    2b6e:	08 95       	ret

00002b70 <i2c_Read>:

	return ret;
}

uint8_t i2c_Read(I2C_DATA* i2c_bus,uint8_t slave_addr, uint8_t rd_len, uint8_t* rd_data)
{
    2b70:	8f 92       	push	r8
    2b72:	9f 92       	push	r9
    2b74:	af 92       	push	r10
    2b76:	bf 92       	push	r11
    2b78:	cf 92       	push	r12
    2b7a:	df 92       	push	r13
    2b7c:	ef 92       	push	r14
    2b7e:	ff 92       	push	r15
    2b80:	0f 93       	push	r16
    2b82:	1f 93       	push	r17
    2b84:	cf 93       	push	r28
    2b86:	df 93       	push	r29
    2b88:	ec 01       	movw	r28, r24
    2b8a:	f6 2e       	mov	r15, r22
    2b8c:	e2 2e       	mov	r14, r18
    2b8e:	a3 2e       	mov	r10, r19
	uint8_t ret;
	int j = rd_len;
    2b90:	c4 2e       	mov	r12, r20
    2b92:	dd 24       	eor	r13, r13
	uint8_t *p = rd_data;

	printf("\n\ri2c_Read\n\raddr %X LEN: 0x%02X - \n\r",slave_addr,rd_len);
    2b94:	00 d0       	rcall	.+0      	; 0x2b96 <i2c_Read+0x26>
    2b96:	00 d0       	rcall	.+0      	; 0x2b98 <i2c_Read+0x28>
    2b98:	00 d0       	rcall	.+0      	; 0x2b9a <i2c_Read+0x2a>
    2b9a:	ed b7       	in	r30, 0x3d	; 61
    2b9c:	fe b7       	in	r31, 0x3e	; 62
    2b9e:	31 96       	adiw	r30, 0x01	; 1
    2ba0:	85 ee       	ldi	r24, 0xE5	; 229
    2ba2:	92 e0       	ldi	r25, 0x02	; 2
    2ba4:	ad b7       	in	r26, 0x3d	; 61
    2ba6:	be b7       	in	r27, 0x3e	; 62
    2ba8:	12 96       	adiw	r26, 0x02	; 2
    2baa:	9c 93       	st	X, r25
    2bac:	8e 93       	st	-X, r24
    2bae:	11 97       	sbiw	r26, 0x01	; 1
    2bb0:	62 83       	std	Z+2, r22	; 0x02
    2bb2:	13 82       	std	Z+3, r1	; 0x03
    2bb4:	d5 82       	std	Z+5, r13	; 0x05
    2bb6:	c4 82       	std	Z+4, r12	; 0x04
    2bb8:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>

	I2C_SDA_OUT;
    2bbc:	e8 81       	ld	r30, Y
    2bbe:	f9 81       	ldd	r31, Y+1	; 0x01
    2bc0:	40 81       	ld	r20, Z
    2bc2:	21 e0       	ldi	r18, 0x01	; 1
    2bc4:	30 e0       	ldi	r19, 0x00	; 0
    2bc6:	c9 01       	movw	r24, r18
    2bc8:	0e 80       	ldd	r0, Y+6	; 0x06
    2bca:	02 c0       	rjmp	.+4      	; 0x2bd0 <i2c_Read+0x60>
    2bcc:	88 0f       	add	r24, r24
    2bce:	99 1f       	adc	r25, r25
    2bd0:	0a 94       	dec	r0
    2bd2:	e2 f7       	brpl	.-8      	; 0x2bcc <i2c_Read+0x5c>
    2bd4:	48 2b       	or	r20, r24
    2bd6:	40 83       	st	Z, r20
	I2C_SCL_OUT;
    2bd8:	ef 81       	ldd	r30, Y+7	; 0x07
    2bda:	f8 85       	ldd	r31, Y+8	; 0x08
    2bdc:	40 81       	ld	r20, Z
    2bde:	8d 85       	ldd	r24, Y+13	; 0x0d
    2be0:	49 01       	movw	r8, r18
    2be2:	02 c0       	rjmp	.+4      	; 0x2be8 <i2c_Read+0x78>
    2be4:	88 0c       	add	r8, r8
    2be6:	99 1c       	adc	r9, r9
    2be8:	8a 95       	dec	r24
    2bea:	e2 f7       	brpl	.-8      	; 0x2be4 <i2c_Read+0x74>
    2bec:	48 29       	or	r20, r8
    2bee:	40 83       	st	Z, r20

	I2C_START;					// do start transition
    2bf0:	e9 85       	ldd	r30, Y+9	; 0x09
    2bf2:	fa 85       	ldd	r31, Y+10	; 0x0a
    2bf4:	40 81       	ld	r20, Z
    2bf6:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bf8:	b9 01       	movw	r22, r18
    2bfa:	02 c0       	rjmp	.+4      	; 0x2c00 <i2c_Read+0x90>
    2bfc:	66 0f       	add	r22, r22
    2bfe:	77 1f       	adc	r23, r23
    2c00:	8a 95       	dec	r24
    2c02:	e2 f7       	brpl	.-8      	; 0x2bfc <i2c_Read+0x8c>
    2c04:	46 2b       	or	r20, r22
    2c06:	40 83       	st	Z, r20
    2c08:	ef 81       	ldd	r30, Y+7	; 0x07
    2c0a:	f8 85       	ldd	r31, Y+8	; 0x08
    2c0c:	90 81       	ld	r25, Z
    2c0e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c10:	02 c0       	rjmp	.+4      	; 0x2c16 <i2c_Read+0xa6>
    2c12:	22 0f       	add	r18, r18
    2c14:	33 1f       	adc	r19, r19
    2c16:	8a 95       	dec	r24
    2c18:	e2 f7       	brpl	.-8      	; 0x2c12 <i2c_Read+0xa2>
    2c1a:	20 95       	com	r18
    2c1c:	29 23       	and	r18, r25
    2c1e:	20 83       	st	Z, r18
    2c20:	eb 85       	ldd	r30, Y+11	; 0x0b
    2c22:	fc 85       	ldd	r31, Y+12	; 0x0c
    2c24:	8d b7       	in	r24, 0x3d	; 61
    2c26:	9e b7       	in	r25, 0x3e	; 62
    2c28:	06 96       	adiw	r24, 0x06	; 6
    2c2a:	0f b6       	in	r0, 0x3f	; 63
    2c2c:	f8 94       	cli
    2c2e:	9e bf       	out	0x3e, r25	; 62
    2c30:	0f be       	out	0x3f, r0	; 63
    2c32:	8d bf       	out	0x3d, r24	; 61
    2c34:	80 81       	ld	r24, Z
    2c36:	2d 85       	ldd	r18, Y+13	; 0x0d
    2c38:	90 e0       	ldi	r25, 0x00	; 0
    2c3a:	02 c0       	rjmp	.+4      	; 0x2c40 <i2c_Read+0xd0>
    2c3c:	95 95       	asr	r25
    2c3e:	87 95       	ror	r24
    2c40:	2a 95       	dec	r18
    2c42:	e2 f7       	brpl	.-8      	; 0x2c3c <i2c_Read+0xcc>
    2c44:	80 ff       	sbrs	r24, 0
    2c46:	f6 cf       	rjmp	.-20     	; 0x2c34 <i2c_Read+0xc4>
    2c48:	ef 81       	ldd	r30, Y+7	; 0x07
    2c4a:	f8 85       	ldd	r31, Y+8	; 0x08
    2c4c:	20 81       	ld	r18, Z
    2c4e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c50:	41 e0       	ldi	r20, 0x01	; 1
    2c52:	50 e0       	ldi	r21, 0x00	; 0
    2c54:	da 01       	movw	r26, r20
    2c56:	02 c0       	rjmp	.+4      	; 0x2c5c <i2c_Read+0xec>
    2c58:	aa 0f       	add	r26, r26
    2c5a:	bb 1f       	adc	r27, r27
    2c5c:	8a 95       	dec	r24
    2c5e:	e2 f7       	brpl	.-8      	; 0x2c58 <i2c_Read+0xe8>
    2c60:	2a 2b       	or	r18, r26
    2c62:	20 83       	st	Z, r18
    2c64:	ea 81       	ldd	r30, Y+2	; 0x02
    2c66:	fb 81       	ldd	r31, Y+3	; 0x03
    2c68:	20 81       	ld	r18, Z
    2c6a:	ca 01       	movw	r24, r20
    2c6c:	0e 80       	ldd	r0, Y+6	; 0x06
    2c6e:	02 c0       	rjmp	.+4      	; 0x2c74 <i2c_Read+0x104>
    2c70:	88 0f       	add	r24, r24
    2c72:	99 1f       	adc	r25, r25
    2c74:	0a 94       	dec	r0
    2c76:	e2 f7       	brpl	.-8      	; 0x2c70 <i2c_Read+0x100>
    2c78:	28 2b       	or	r18, r24
    2c7a:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2c7c:	00 00       	nop
    2c7e:	00 00       	nop
    2c80:	00 00       	nop
    2c82:	00 00       	nop
    2c84:	00 00       	nop
	printf("\n\ri2c_Read\n\raddr %X LEN: 0x%02X - \n\r",slave_addr,rd_len);

	I2C_SDA_OUT;
	I2C_SCL_OUT;

	I2C_START;					// do start transition
    2c86:	ea 81       	ldd	r30, Y+2	; 0x02
    2c88:	fb 81       	ldd	r31, Y+3	; 0x03
    2c8a:	20 81       	ld	r18, Z
    2c8c:	ca 01       	movw	r24, r20
    2c8e:	0e 80       	ldd	r0, Y+6	; 0x06
    2c90:	02 c0       	rjmp	.+4      	; 0x2c96 <i2c_Read+0x126>
    2c92:	88 0f       	add	r24, r24
    2c94:	99 1f       	adc	r25, r25
    2c96:	0a 94       	dec	r0
    2c98:	e2 f7       	brpl	.-8      	; 0x2c92 <i2c_Read+0x122>
    2c9a:	80 95       	com	r24
    2c9c:	82 23       	and	r24, r18
    2c9e:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2ca0:	00 00       	nop
    2ca2:	00 00       	nop
    2ca4:	00 00       	nop
    2ca6:	00 00       	nop
    2ca8:	00 00       	nop
	printf("\n\ri2c_Read\n\raddr %X LEN: 0x%02X - \n\r",slave_addr,rd_len);

	I2C_SDA_OUT;
	I2C_SCL_OUT;

	I2C_START;					// do start transition
    2caa:	e9 85       	ldd	r30, Y+9	; 0x09
    2cac:	fa 85       	ldd	r31, Y+10	; 0x0a
    2cae:	90 81       	ld	r25, Z
    2cb0:	8d 85       	ldd	r24, Y+13	; 0x0d
    2cb2:	02 c0       	rjmp	.+4      	; 0x2cb8 <i2c_Read+0x148>
    2cb4:	44 0f       	add	r20, r20
    2cb6:	55 1f       	adc	r21, r21
    2cb8:	8a 95       	dec	r24
    2cba:	e2 f7       	brpl	.-8      	; 0x2cb4 <i2c_Read+0x144>
    2cbc:	40 95       	com	r20
    2cbe:	49 23       	and	r20, r25
    2cc0:	40 83       	st	Z, r20
    2cc2:	8f 2d       	mov	r24, r15
    2cc4:	81 60       	ori	r24, 0x01	; 1
    2cc6:	08 2f       	mov	r16, r24
    2cc8:	10 e0       	ldi	r17, 0x00	; 0
    2cca:	47 e0       	ldi	r20, 0x07	; 7
    2ccc:	50 e0       	ldi	r21, 0x00	; 0
		{
			I2C_SDA_HI;
		}
		else
		{
			I2C_SDA_LO;			// address bit
    2cce:	61 e0       	ldi	r22, 0x01	; 1
    2cd0:	70 e0       	ldi	r23, 0x00	; 0
{
	int8_t i;

	for (i=7;i>=0;i--)
	{
		if ( ((b) & (1<<i)) )
    2cd2:	c8 01       	movw	r24, r16
    2cd4:	04 2e       	mov	r0, r20
    2cd6:	02 c0       	rjmp	.+4      	; 0x2cdc <i2c_Read+0x16c>
    2cd8:	95 95       	asr	r25
    2cda:	87 95       	ror	r24
    2cdc:	0a 94       	dec	r0
    2cde:	e2 f7       	brpl	.-8      	; 0x2cd8 <i2c_Read+0x168>
    2ce0:	80 ff       	sbrs	r24, 0
    2ce2:	01 c2       	rjmp	.+1026   	; 0x30e6 <i2c_Read+0x576>
		{
			I2C_SDA_HI;
    2ce4:	ea 81       	ldd	r30, Y+2	; 0x02
    2ce6:	fb 81       	ldd	r31, Y+3	; 0x03
    2ce8:	20 81       	ld	r18, Z
    2cea:	cb 01       	movw	r24, r22
    2cec:	0e 80       	ldd	r0, Y+6	; 0x06
    2cee:	02 c0       	rjmp	.+4      	; 0x2cf4 <i2c_Read+0x184>
    2cf0:	88 0f       	add	r24, r24
    2cf2:	99 1f       	adc	r25, r25
    2cf4:	0a 94       	dec	r0
    2cf6:	e2 f7       	brpl	.-8      	; 0x2cf0 <i2c_Read+0x180>
    2cf8:	28 2b       	or	r18, r24
    2cfa:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2cfc:	00 00       	nop
    2cfe:	00 00       	nop
    2d00:	00 00       	nop
    2d02:	00 00       	nop
    2d04:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    2d06:	e9 85       	ldd	r30, Y+9	; 0x09
    2d08:	fa 85       	ldd	r31, Y+10	; 0x0a
    2d0a:	20 81       	ld	r18, Z
    2d0c:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d0e:	4b 01       	movw	r8, r22
    2d10:	02 c0       	rjmp	.+4      	; 0x2d16 <i2c_Read+0x1a6>
    2d12:	88 0c       	add	r8, r8
    2d14:	99 1c       	adc	r9, r9
    2d16:	8a 95       	dec	r24
    2d18:	e2 f7       	brpl	.-8      	; 0x2d12 <i2c_Read+0x1a2>
    2d1a:	28 29       	or	r18, r8
    2d1c:	20 83       	st	Z, r18
    2d1e:	ef 81       	ldd	r30, Y+7	; 0x07
    2d20:	f8 85       	ldd	r31, Y+8	; 0x08
    2d22:	20 81       	ld	r18, Z
    2d24:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d26:	db 01       	movw	r26, r22
    2d28:	02 c0       	rjmp	.+4      	; 0x2d2e <i2c_Read+0x1be>
    2d2a:	aa 0f       	add	r26, r26
    2d2c:	bb 1f       	adc	r27, r27
    2d2e:	8a 95       	dec	r24
    2d30:	e2 f7       	brpl	.-8      	; 0x2d2a <i2c_Read+0x1ba>
    2d32:	cd 01       	movw	r24, r26
    2d34:	80 95       	com	r24
    2d36:	82 23       	and	r24, r18
    2d38:	80 83       	st	Z, r24
    2d3a:	eb 85       	ldd	r30, Y+11	; 0x0b
    2d3c:	fc 85       	ldd	r31, Y+12	; 0x0c
    2d3e:	80 81       	ld	r24, Z
    2d40:	2d 85       	ldd	r18, Y+13	; 0x0d
    2d42:	90 e0       	ldi	r25, 0x00	; 0
    2d44:	02 c0       	rjmp	.+4      	; 0x2d4a <i2c_Read+0x1da>
    2d46:	95 95       	asr	r25
    2d48:	87 95       	ror	r24
    2d4a:	2a 95       	dec	r18
    2d4c:	e2 f7       	brpl	.-8      	; 0x2d46 <i2c_Read+0x1d6>
    2d4e:	80 ff       	sbrs	r24, 0
    2d50:	f6 cf       	rjmp	.-20     	; 0x2d3e <i2c_Read+0x1ce>
    2d52:	ef 81       	ldd	r30, Y+7	; 0x07
    2d54:	f8 85       	ldd	r31, Y+8	; 0x08
    2d56:	20 81       	ld	r18, Z
    2d58:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d5a:	a1 e0       	ldi	r26, 0x01	; 1
    2d5c:	b0 e0       	ldi	r27, 0x00	; 0
    2d5e:	4b 01       	movw	r8, r22
    2d60:	02 c0       	rjmp	.+4      	; 0x2d66 <i2c_Read+0x1f6>
    2d62:	88 0c       	add	r8, r8
    2d64:	99 1c       	adc	r9, r9
    2d66:	8a 95       	dec	r24
    2d68:	e2 f7       	brpl	.-8      	; 0x2d62 <i2c_Read+0x1f2>
    2d6a:	28 29       	or	r18, r8
    2d6c:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2d6e:	00 00       	nop
    2d70:	00 00       	nop
    2d72:	00 00       	nop
    2d74:	00 00       	nop
    2d76:	00 00       	nop
    2d78:	00 00       	nop
    2d7a:	00 00       	nop
    2d7c:	00 00       	nop
    2d7e:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    2d80:	e9 85       	ldd	r30, Y+9	; 0x09
    2d82:	fa 85       	ldd	r31, Y+10	; 0x0a
    2d84:	20 81       	ld	r18, Z
    2d86:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d88:	4b 01       	movw	r8, r22
    2d8a:	02 c0       	rjmp	.+4      	; 0x2d90 <i2c_Read+0x220>
    2d8c:	88 0c       	add	r8, r8
    2d8e:	99 1c       	adc	r9, r9
    2d90:	8a 95       	dec	r24
    2d92:	e2 f7       	brpl	.-8      	; 0x2d8c <i2c_Read+0x21c>
    2d94:	c4 01       	movw	r24, r8
    2d96:	80 95       	com	r24
    2d98:	82 23       	and	r24, r18
    2d9a:	80 83       	st	Z, r24
    2d9c:	41 50       	subi	r20, 0x01	; 1
    2d9e:	50 40       	sbci	r21, 0x00	; 0

uint8_t i2cPutbyte(I2C_DATA* i2c_bus,uint8_t b)
{
	int8_t i;

	for (i=7;i>=0;i--)
    2da0:	8f ef       	ldi	r24, 0xFF	; 255
    2da2:	4f 3f       	cpi	r20, 0xFF	; 255
    2da4:	58 07       	cpc	r21, r24
    2da6:	09 f0       	breq	.+2      	; 0x2daa <i2c_Read+0x23a>
    2da8:	94 cf       	rjmp	.-216    	; 0x2cd2 <i2c_Read+0x162>
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
	}
	I2C_SDA_LO;					// leave SDA HI
    2daa:	ea 81       	ldd	r30, Y+2	; 0x02
    2dac:	fb 81       	ldd	r31, Y+3	; 0x03
    2dae:	20 81       	ld	r18, Z
    2db0:	cd 01       	movw	r24, r26
    2db2:	0e 80       	ldd	r0, Y+6	; 0x06
    2db4:	02 c0       	rjmp	.+4      	; 0x2dba <i2c_Read+0x24a>
    2db6:	88 0f       	add	r24, r24
    2db8:	99 1f       	adc	r25, r25
    2dba:	0a 94       	dec	r0
    2dbc:	e2 f7       	brpl	.-8      	; 0x2db6 <i2c_Read+0x246>
    2dbe:	80 95       	com	r24
    2dc0:	82 23       	and	r24, r18
    2dc2:	80 83       	st	Z, r24
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)
    2dc4:	e8 81       	ld	r30, Y
    2dc6:	f9 81       	ldd	r31, Y+1	; 0x01
    2dc8:	20 81       	ld	r18, Z
    2dca:	cd 01       	movw	r24, r26
    2dcc:	0e 80       	ldd	r0, Y+6	; 0x06
    2dce:	02 c0       	rjmp	.+4      	; 0x2dd4 <i2c_Read+0x264>
    2dd0:	88 0f       	add	r24, r24
    2dd2:	99 1f       	adc	r25, r25
    2dd4:	0a 94       	dec	r0
    2dd6:	e2 f7       	brpl	.-8      	; 0x2dd0 <i2c_Read+0x260>
    2dd8:	80 95       	com	r24
    2dda:	82 23       	and	r24, r18
    2ddc:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2dde:	00 00       	nop
    2de0:	00 00       	nop
    2de2:	00 00       	nop
    2de4:	00 00       	nop
    2de6:	00 00       	nop
    2de8:	00 00       	nop
    2dea:	00 00       	nop
    2dec:	00 00       	nop
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)

	clk_delay(8);

	I2C_SCL_HI;					// clock back up
    2dee:	e9 85       	ldd	r30, Y+9	; 0x09
    2df0:	fa 85       	ldd	r31, Y+10	; 0x0a
    2df2:	20 81       	ld	r18, Z
    2df4:	8d 85       	ldd	r24, Y+13	; 0x0d
    2df6:	4d 01       	movw	r8, r26
    2df8:	02 c0       	rjmp	.+4      	; 0x2dfe <i2c_Read+0x28e>
    2dfa:	88 0c       	add	r8, r8
    2dfc:	99 1c       	adc	r9, r9
    2dfe:	8a 95       	dec	r24
    2e00:	e2 f7       	brpl	.-8      	; 0x2dfa <i2c_Read+0x28a>
    2e02:	28 29       	or	r18, r8
    2e04:	20 83       	st	Z, r18
    2e06:	ef 81       	ldd	r30, Y+7	; 0x07
    2e08:	f8 85       	ldd	r31, Y+8	; 0x08
    2e0a:	90 81       	ld	r25, Z
    2e0c:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e0e:	02 c0       	rjmp	.+4      	; 0x2e14 <i2c_Read+0x2a4>
    2e10:	aa 0f       	add	r26, r26
    2e12:	bb 1f       	adc	r27, r27
    2e14:	8a 95       	dec	r24
    2e16:	e2 f7       	brpl	.-8      	; 0x2e10 <i2c_Read+0x2a0>
    2e18:	8a 2f       	mov	r24, r26
    2e1a:	80 95       	com	r24
    2e1c:	89 23       	and	r24, r25
    2e1e:	80 83       	st	Z, r24
    2e20:	eb 85       	ldd	r30, Y+11	; 0x0b
    2e22:	fc 85       	ldd	r31, Y+12	; 0x0c
    2e24:	80 81       	ld	r24, Z
    2e26:	2d 85       	ldd	r18, Y+13	; 0x0d
    2e28:	90 e0       	ldi	r25, 0x00	; 0
    2e2a:	02 c0       	rjmp	.+4      	; 0x2e30 <i2c_Read+0x2c0>
    2e2c:	95 95       	asr	r25
    2e2e:	87 95       	ror	r24
    2e30:	2a 95       	dec	r18
    2e32:	e2 f7       	brpl	.-8      	; 0x2e2c <i2c_Read+0x2bc>
    2e34:	80 ff       	sbrs	r24, 0
    2e36:	f6 cf       	rjmp	.-20     	; 0x2e24 <i2c_Read+0x2b4>
    2e38:	ef 81       	ldd	r30, Y+7	; 0x07
    2e3a:	f8 85       	ldd	r31, Y+8	; 0x08
    2e3c:	20 81       	ld	r18, Z
    2e3e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e40:	61 e0       	ldi	r22, 0x01	; 1
    2e42:	70 e0       	ldi	r23, 0x00	; 0
    2e44:	ab 01       	movw	r20, r22
    2e46:	02 c0       	rjmp	.+4      	; 0x2e4c <i2c_Read+0x2dc>
    2e48:	44 0f       	add	r20, r20
    2e4a:	55 1f       	adc	r21, r21
    2e4c:	8a 95       	dec	r24
    2e4e:	e2 f7       	brpl	.-8      	; 0x2e48 <i2c_Read+0x2d8>
    2e50:	24 2b       	or	r18, r20
    2e52:	20 83       	st	Z, r18
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit
    2e54:	ec 81       	ldd	r30, Y+4	; 0x04
    2e56:	fd 81       	ldd	r31, Y+5	; 0x05
    2e58:	30 81       	ld	r19, Z
    2e5a:	4e 81       	ldd	r20, Y+6	; 0x06


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2e5c:	00 00       	nop
    2e5e:	00 00       	nop
    2e60:	00 00       	nop
    2e62:	00 00       	nop
    2e64:	00 00       	nop
    2e66:	00 00       	nop
    2e68:	00 00       	nop
    2e6a:	00 00       	nop
    2e6c:	00 00       	nop

	I2C_SCL_HI;					// clock back up
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit

	HDEL;
	I2C_SCL_LO;					// not really ??
    2e6e:	e9 85       	ldd	r30, Y+9	; 0x09
    2e70:	fa 85       	ldd	r31, Y+10	; 0x0a
    2e72:	20 81       	ld	r18, Z
    2e74:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e76:	db 01       	movw	r26, r22
    2e78:	02 c0       	rjmp	.+4      	; 0x2e7e <i2c_Read+0x30e>
    2e7a:	aa 0f       	add	r26, r26
    2e7c:	bb 1f       	adc	r27, r27
    2e7e:	8a 95       	dec	r24
    2e80:	e2 f7       	brpl	.-8      	; 0x2e7a <i2c_Read+0x30a>
    2e82:	cd 01       	movw	r24, r26
    2e84:	80 95       	com	r24
    2e86:	82 23       	and	r24, r18
    2e88:	80 83       	st	Z, r24
	I2C_SDA_OUT;		// change direction back to output
    2e8a:	e8 81       	ld	r30, Y
    2e8c:	f9 81       	ldd	r31, Y+1	; 0x01
    2e8e:	20 81       	ld	r18, Z
    2e90:	cb 01       	movw	r24, r22
    2e92:	0e 80       	ldd	r0, Y+6	; 0x06
    2e94:	02 c0       	rjmp	.+4      	; 0x2e9a <i2c_Read+0x32a>
    2e96:	88 0f       	add	r24, r24
    2e98:	99 1f       	adc	r25, r25
    2e9a:	0a 94       	dec	r0
    2e9c:	e2 f7       	brpl	.-8      	; 0x2e96 <i2c_Read+0x326>
    2e9e:	28 2b       	or	r18, r24
    2ea0:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2ea2:	00 00       	nop
    2ea4:	00 00       	nop
    2ea6:	00 00       	nop
    2ea8:	00 00       	nop
    2eaa:	00 00       	nop

	HDEL;
	I2C_SCL_LO;					// not really ??
	I2C_SDA_OUT;		// change direction back to output
	QDEL;
	return (b == 0);			// return ACK value
    2eac:	bb 24       	eor	r11, r11
    2eae:	4b 01       	movw	r8, r22
    2eb0:	02 c0       	rjmp	.+4      	; 0x2eb6 <i2c_Read+0x346>
    2eb2:	88 0c       	add	r8, r8
    2eb4:	99 1c       	adc	r9, r9
    2eb6:	4a 95       	dec	r20
    2eb8:	e2 f7       	brpl	.-8      	; 0x2eb2 <i2c_Read+0x342>
    2eba:	38 21       	and	r19, r8
    2ebc:	09 f0       	breq	.+2      	; 0x2ec0 <i2c_Read+0x350>
    2ebe:	2f c1       	rjmp	.+606    	; 0x311e <i2c_Read+0x5ae>
    2ec0:	bb 24       	eor	r11, r11
    2ec2:	b3 94       	inc	r11
		printf("Error NACK 1 slave_addr %02X",slave_addr);
		return ret;
	}

// receive data bytes
	while (j--)
    2ec4:	c1 14       	cp	r12, r1
    2ec6:	d1 04       	cpc	r13, r1
    2ec8:	09 f4       	brne	.+2      	; 0x2ecc <i2c_Read+0x35c>
    2eca:	a5 c1       	rjmp	.+842    	; 0x3216 <i2c_Read+0x6a6>
		//not acknowledged
		I2C_SDA_LO;					// clear data line and
		I2C_STOP;					// send STOP transition

		printf("Error NACK 1 slave_addr %02X",slave_addr);
		return ret;
    2ecc:	8e 2d       	mov	r24, r14
    2ece:	9a 2d       	mov	r25, r10
    2ed0:	dc 01       	movw	r26, r24
uint8_t i2cGetbyte(I2C_DATA* i2c_bus,uint8_t last)
{
	int8_t i;
	int8_t c,b = 0;

	I2C_SDA_HI;		// make sure pullups are ativated
    2ed2:	61 e0       	ldi	r22, 0x01	; 1
    2ed4:	70 e0       	ldi	r23, 0x00	; 0
	I2C_SDA_IN;		// change direction to input on SDA line (may not be needed)

	for(i=7;i>=0;i--)
	{
		HDEL;
		I2C_SCL_HI;				// clock HI
    2ed6:	01 e0       	ldi	r16, 0x01	; 1
    2ed8:	10 e0       	ldi	r17, 0x00	; 0
    	I2C_SCL_LO;				// clock LO
	}

	I2C_SDA_OUT;		// change direction to output on SDA line

	if (last)
    2eda:	7d 01       	movw	r14, r26
    2edc:	ec 0c       	add	r14, r12
    2ede:	fd 1c       	adc	r15, r13
    2ee0:	08 94       	sec
    2ee2:	e1 08       	sbc	r14, r1
    2ee4:	f1 08       	sbc	r15, r1
		printf("Error NACK 1 slave_addr %02X",slave_addr);
		return ret;
	}

// receive data bytes
	while (j--)
    2ee6:	08 94       	sec
    2ee8:	c1 08       	sbc	r12, r1
    2eea:	d1 08       	sbc	r13, r1
    2eec:	ca 0e       	add	r12, r26
    2eee:	db 1e       	adc	r13, r27
uint8_t i2cGetbyte(I2C_DATA* i2c_bus,uint8_t last)
{
	int8_t i;
	int8_t c,b = 0;

	I2C_SDA_HI;		// make sure pullups are ativated
    2ef0:	ea 81       	ldd	r30, Y+2	; 0x02
    2ef2:	fb 81       	ldd	r31, Y+3	; 0x03
    2ef4:	20 81       	ld	r18, Z
    2ef6:	cb 01       	movw	r24, r22
    2ef8:	0e 80       	ldd	r0, Y+6	; 0x06
    2efa:	02 c0       	rjmp	.+4      	; 0x2f00 <i2c_Read+0x390>
    2efc:	88 0f       	add	r24, r24
    2efe:	99 1f       	adc	r25, r25
    2f00:	0a 94       	dec	r0
    2f02:	e2 f7       	brpl	.-8      	; 0x2efc <i2c_Read+0x38c>
    2f04:	28 2b       	or	r18, r24
    2f06:	20 83       	st	Z, r18
	I2C_SDA_IN;		// change direction to input on SDA line (may not be needed)
    2f08:	e8 81       	ld	r30, Y
    2f0a:	f9 81       	ldd	r31, Y+1	; 0x01
    2f0c:	20 81       	ld	r18, Z
    2f0e:	cb 01       	movw	r24, r22
    2f10:	0e 80       	ldd	r0, Y+6	; 0x06
    2f12:	02 c0       	rjmp	.+4      	; 0x2f18 <i2c_Read+0x3a8>
    2f14:	88 0f       	add	r24, r24
    2f16:	99 1f       	adc	r25, r25
    2f18:	0a 94       	dec	r0
    2f1a:	e2 f7       	brpl	.-8      	; 0x2f14 <i2c_Read+0x3a4>
    2f1c:	80 95       	com	r24
    2f1e:	82 23       	and	r24, r18
    2f20:	80 83       	st	Z, r24
    2f22:	50 e0       	ldi	r21, 0x00	; 0
    2f24:	37 e0       	ldi	r19, 0x07	; 7


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2f26:	00 00       	nop
    2f28:	00 00       	nop
    2f2a:	00 00       	nop
    2f2c:	00 00       	nop
    2f2e:	00 00       	nop
    2f30:	00 00       	nop
    2f32:	00 00       	nop
    2f34:	00 00       	nop
    2f36:	00 00       	nop
	I2C_SDA_IN;		// change direction to input on SDA line (may not be needed)

	for(i=7;i>=0;i--)
	{
		HDEL;
		I2C_SCL_HI;				// clock HI
    2f38:	e9 85       	ldd	r30, Y+9	; 0x09
    2f3a:	fa 85       	ldd	r31, Y+10	; 0x0a
    2f3c:	20 81       	ld	r18, Z
    2f3e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f40:	4b 01       	movw	r8, r22
    2f42:	02 c0       	rjmp	.+4      	; 0x2f48 <i2c_Read+0x3d8>
    2f44:	88 0c       	add	r8, r8
    2f46:	99 1c       	adc	r9, r9
    2f48:	8a 95       	dec	r24
    2f4a:	e2 f7       	brpl	.-8      	; 0x2f44 <i2c_Read+0x3d4>
    2f4c:	28 29       	or	r18, r8
    2f4e:	20 83       	st	Z, r18
    2f50:	ef 81       	ldd	r30, Y+7	; 0x07
    2f52:	f8 85       	ldd	r31, Y+8	; 0x08
    2f54:	20 81       	ld	r18, Z
    2f56:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f58:	4b 01       	movw	r8, r22
    2f5a:	02 c0       	rjmp	.+4      	; 0x2f60 <i2c_Read+0x3f0>
    2f5c:	88 0c       	add	r8, r8
    2f5e:	99 1c       	adc	r9, r9
    2f60:	8a 95       	dec	r24
    2f62:	e2 f7       	brpl	.-8      	; 0x2f5c <i2c_Read+0x3ec>
    2f64:	c4 01       	movw	r24, r8
    2f66:	80 95       	com	r24
    2f68:	82 23       	and	r24, r18
    2f6a:	80 83       	st	Z, r24
    2f6c:	eb 85       	ldd	r30, Y+11	; 0x0b
    2f6e:	fc 85       	ldd	r31, Y+12	; 0x0c
    2f70:	80 81       	ld	r24, Z
    2f72:	2d 85       	ldd	r18, Y+13	; 0x0d
    2f74:	90 e0       	ldi	r25, 0x00	; 0
    2f76:	02 c0       	rjmp	.+4      	; 0x2f7c <i2c_Read+0x40c>
    2f78:	95 95       	asr	r25
    2f7a:	87 95       	ror	r24
    2f7c:	2a 95       	dec	r18
    2f7e:	e2 f7       	brpl	.-8      	; 0x2f78 <i2c_Read+0x408>
    2f80:	80 ff       	sbrs	r24, 0
    2f82:	f6 cf       	rjmp	.-20     	; 0x2f70 <i2c_Read+0x400>
    2f84:	ef 81       	ldd	r30, Y+7	; 0x07
    2f86:	f8 85       	ldd	r31, Y+8	; 0x08
    2f88:	20 81       	ld	r18, Z
    2f8a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f8c:	4b 01       	movw	r8, r22
    2f8e:	02 c0       	rjmp	.+4      	; 0x2f94 <i2c_Read+0x424>
    2f90:	88 0c       	add	r8, r8
    2f92:	99 1c       	adc	r9, r9
    2f94:	8a 95       	dec	r24
    2f96:	e2 f7       	brpl	.-8      	; 0x2f90 <i2c_Read+0x420>
    2f98:	28 29       	or	r18, r8
    2f9a:	20 83       	st	Z, r18
	  	c = (*i2c_bus->pins.sda_pin) & (_BV(i2c_bus->pins.sda));
    2f9c:	ec 81       	ldd	r30, Y+4	; 0x04
    2f9e:	fd 81       	ldd	r31, Y+5	; 0x05
    2fa0:	20 81       	ld	r18, Z
		b <<= 1;
    2fa2:	55 0f       	add	r21, r21
		if(c) b |= 1;
    2fa4:	cb 01       	movw	r24, r22
    2fa6:	0e 80       	ldd	r0, Y+6	; 0x06
    2fa8:	02 c0       	rjmp	.+4      	; 0x2fae <i2c_Read+0x43e>
    2faa:	88 0f       	add	r24, r24
    2fac:	99 1f       	adc	r25, r25
    2fae:	0a 94       	dec	r0
    2fb0:	e2 f7       	brpl	.-8      	; 0x2faa <i2c_Read+0x43a>
    2fb2:	28 23       	and	r18, r24
    2fb4:	09 f0       	breq	.+2      	; 0x2fb8 <i2c_Read+0x448>
    2fb6:	51 60       	ori	r21, 0x01	; 1


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    2fb8:	00 00       	nop
    2fba:	00 00       	nop
    2fbc:	00 00       	nop
    2fbe:	00 00       	nop
    2fc0:	00 00       	nop
    2fc2:	00 00       	nop
    2fc4:	00 00       	nop
    2fc6:	00 00       	nop
    2fc8:	00 00       	nop
		I2C_SCL_HI;				// clock HI
	  	c = (*i2c_bus->pins.sda_pin) & (_BV(i2c_bus->pins.sda));
		b <<= 1;
		if(c) b |= 1;
		HDEL;
    	I2C_SCL_LO;				// clock LO
    2fca:	e9 85       	ldd	r30, Y+9	; 0x09
    2fcc:	fa 85       	ldd	r31, Y+10	; 0x0a
    2fce:	20 81       	ld	r18, Z
    2fd0:	8d 85       	ldd	r24, Y+13	; 0x0d
    2fd2:	4b 01       	movw	r8, r22
    2fd4:	02 c0       	rjmp	.+4      	; 0x2fda <i2c_Read+0x46a>
    2fd6:	88 0c       	add	r8, r8
    2fd8:	99 1c       	adc	r9, r9
    2fda:	8a 95       	dec	r24
    2fdc:	e2 f7       	brpl	.-8      	; 0x2fd6 <i2c_Read+0x466>
    2fde:	c4 01       	movw	r24, r8
    2fe0:	80 95       	com	r24
    2fe2:	82 23       	and	r24, r18
    2fe4:	80 83       	st	Z, r24
    2fe6:	31 50       	subi	r19, 0x01	; 1
    2fe8:	08 f0       	brcs	.+2      	; 0x2fec <i2c_Read+0x47c>
    2fea:	9d cf       	rjmp	.-198    	; 0x2f26 <i2c_Read+0x3b6>
	}

	I2C_SDA_OUT;		// change direction to output on SDA line
    2fec:	e8 81       	ld	r30, Y
    2fee:	f9 81       	ldd	r31, Y+1	; 0x01
    2ff0:	20 81       	ld	r18, Z
    2ff2:	c8 01       	movw	r24, r16
    2ff4:	0e 80       	ldd	r0, Y+6	; 0x06
    2ff6:	02 c0       	rjmp	.+4      	; 0x2ffc <i2c_Read+0x48c>
    2ff8:	88 0f       	add	r24, r24
    2ffa:	99 1f       	adc	r25, r25
    2ffc:	0a 94       	dec	r0
    2ffe:	e2 f7       	brpl	.-8      	; 0x2ff8 <i2c_Read+0x488>
    3000:	28 2b       	or	r18, r24
    3002:	20 83       	st	Z, r18

	if (last)
    3004:	ae 15       	cp	r26, r14
    3006:	bf 05       	cpc	r27, r15
    3008:	09 f0       	breq	.+2      	; 0x300c <i2c_Read+0x49c>
    300a:	7b c0       	rjmp	.+246    	; 0x3102 <i2c_Read+0x592>
		I2C_SDA_HI;				// set NAK
    300c:	ea 81       	ldd	r30, Y+2	; 0x02
    300e:	fb 81       	ldd	r31, Y+3	; 0x03
    3010:	20 81       	ld	r18, Z
    3012:	c8 01       	movw	r24, r16
    3014:	0e 80       	ldd	r0, Y+6	; 0x06
    3016:	02 c0       	rjmp	.+4      	; 0x301c <i2c_Read+0x4ac>
    3018:	88 0f       	add	r24, r24
    301a:	99 1f       	adc	r25, r25
    301c:	0a 94       	dec	r0
    301e:	e2 f7       	brpl	.-8      	; 0x3018 <i2c_Read+0x4a8>
    3020:	28 2b       	or	r18, r24
    3022:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3024:	00 00       	nop
    3026:	00 00       	nop
    3028:	00 00       	nop
    302a:	00 00       	nop
    302c:	00 00       	nop
	if (last)
		I2C_SDA_HI;				// set NAK
	else
		I2C_SDA_LO;				// set ACK

	I2C_SCL_TOGGLE;				// clock pulse
    302e:	e9 85       	ldd	r30, Y+9	; 0x09
    3030:	fa 85       	ldd	r31, Y+10	; 0x0a
    3032:	20 81       	ld	r18, Z
    3034:	8d 85       	ldd	r24, Y+13	; 0x0d
    3036:	4b 01       	movw	r8, r22
    3038:	02 c0       	rjmp	.+4      	; 0x303e <i2c_Read+0x4ce>
    303a:	88 0c       	add	r8, r8
    303c:	99 1c       	adc	r9, r9
    303e:	8a 95       	dec	r24
    3040:	e2 f7       	brpl	.-8      	; 0x303a <i2c_Read+0x4ca>
    3042:	28 29       	or	r18, r8
    3044:	20 83       	st	Z, r18
    3046:	ef 81       	ldd	r30, Y+7	; 0x07
    3048:	f8 85       	ldd	r31, Y+8	; 0x08
    304a:	20 81       	ld	r18, Z
    304c:	8d 85       	ldd	r24, Y+13	; 0x0d
    304e:	4b 01       	movw	r8, r22
    3050:	02 c0       	rjmp	.+4      	; 0x3056 <i2c_Read+0x4e6>
    3052:	88 0c       	add	r8, r8
    3054:	99 1c       	adc	r9, r9
    3056:	8a 95       	dec	r24
    3058:	e2 f7       	brpl	.-8      	; 0x3052 <i2c_Read+0x4e2>
    305a:	c4 01       	movw	r24, r8
    305c:	80 95       	com	r24
    305e:	82 23       	and	r24, r18
    3060:	80 83       	st	Z, r24
    3062:	eb 85       	ldd	r30, Y+11	; 0x0b
    3064:	fc 85       	ldd	r31, Y+12	; 0x0c
    3066:	80 81       	ld	r24, Z
    3068:	2d 85       	ldd	r18, Y+13	; 0x0d
    306a:	90 e0       	ldi	r25, 0x00	; 0
    306c:	02 c0       	rjmp	.+4      	; 0x3072 <i2c_Read+0x502>
    306e:	95 95       	asr	r25
    3070:	87 95       	ror	r24
    3072:	2a 95       	dec	r18
    3074:	e2 f7       	brpl	.-8      	; 0x306e <i2c_Read+0x4fe>
    3076:	80 ff       	sbrs	r24, 0
    3078:	f6 cf       	rjmp	.-20     	; 0x3066 <i2c_Read+0x4f6>
    307a:	ef 81       	ldd	r30, Y+7	; 0x07
    307c:	f8 85       	ldd	r31, Y+8	; 0x08
    307e:	20 81       	ld	r18, Z
    3080:	8d 85       	ldd	r24, Y+13	; 0x0d
    3082:	4b 01       	movw	r8, r22
    3084:	02 c0       	rjmp	.+4      	; 0x308a <i2c_Read+0x51a>
    3086:	88 0c       	add	r8, r8
    3088:	99 1c       	adc	r9, r9
    308a:	8a 95       	dec	r24
    308c:	e2 f7       	brpl	.-8      	; 0x3086 <i2c_Read+0x516>
    308e:	28 29       	or	r18, r8
    3090:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3092:	00 00       	nop
    3094:	00 00       	nop
    3096:	00 00       	nop
    3098:	00 00       	nop
    309a:	00 00       	nop
    309c:	00 00       	nop
    309e:	00 00       	nop
    30a0:	00 00       	nop
    30a2:	00 00       	nop
	if (last)
		I2C_SDA_HI;				// set NAK
	else
		I2C_SDA_LO;				// set ACK

	I2C_SCL_TOGGLE;				// clock pulse
    30a4:	e9 85       	ldd	r30, Y+9	; 0x09
    30a6:	fa 85       	ldd	r31, Y+10	; 0x0a
    30a8:	20 81       	ld	r18, Z
    30aa:	8d 85       	ldd	r24, Y+13	; 0x0d
    30ac:	4b 01       	movw	r8, r22
    30ae:	02 c0       	rjmp	.+4      	; 0x30b4 <i2c_Read+0x544>
    30b0:	88 0c       	add	r8, r8
    30b2:	99 1c       	adc	r9, r9
    30b4:	8a 95       	dec	r24
    30b6:	e2 f7       	brpl	.-8      	; 0x30b0 <i2c_Read+0x540>
    30b8:	c4 01       	movw	r24, r8
    30ba:	80 95       	com	r24
    30bc:	82 23       	and	r24, r18
    30be:	80 83       	st	Z, r24
	I2C_SDA_HI;					// leave with SDA HI
    30c0:	ea 81       	ldd	r30, Y+2	; 0x02
    30c2:	fb 81       	ldd	r31, Y+3	; 0x03
    30c4:	20 81       	ld	r18, Z
    30c6:	cb 01       	movw	r24, r22
    30c8:	0e 80       	ldd	r0, Y+6	; 0x06
    30ca:	02 c0       	rjmp	.+4      	; 0x30d0 <i2c_Read+0x560>
    30cc:	88 0f       	add	r24, r24
    30ce:	99 1f       	adc	r25, r25
    30d0:	0a 94       	dec	r0
    30d2:	e2 f7       	brpl	.-8      	; 0x30cc <i2c_Read+0x55c>
    30d4:	28 2b       	or	r18, r24
    30d6:	20 83       	st	Z, r18
	}

// receive data bytes
	while (j--)
	{
		*p++ = i2cGetbyte(i2c_bus,j == 0);
    30d8:	5c 93       	st	X, r21
		printf("Error NACK 1 slave_addr %02X",slave_addr);
		return ret;
	}

// receive data bytes
	while (j--)
    30da:	ac 15       	cp	r26, r12
    30dc:	bd 05       	cpc	r27, r13
    30de:	09 f4       	brne	.+2      	; 0x30e2 <i2c_Read+0x572>
    30e0:	9a c0       	rjmp	.+308    	; 0x3216 <i2c_Read+0x6a6>
	{
		*p++ = i2cGetbyte(i2c_bus,j == 0);
    30e2:	11 96       	adiw	r26, 0x01	; 1
    30e4:	05 cf       	rjmp	.-502    	; 0x2ef0 <i2c_Read+0x380>
		{
			I2C_SDA_HI;
		}
		else
		{
			I2C_SDA_LO;			// address bit
    30e6:	ea 81       	ldd	r30, Y+2	; 0x02
    30e8:	fb 81       	ldd	r31, Y+3	; 0x03
    30ea:	20 81       	ld	r18, Z
    30ec:	cb 01       	movw	r24, r22
    30ee:	0e 80       	ldd	r0, Y+6	; 0x06
    30f0:	02 c0       	rjmp	.+4      	; 0x30f6 <i2c_Read+0x586>
    30f2:	88 0f       	add	r24, r24
    30f4:	99 1f       	adc	r25, r25
    30f6:	0a 94       	dec	r0
    30f8:	e2 f7       	brpl	.-8      	; 0x30f2 <i2c_Read+0x582>
    30fa:	80 95       	com	r24
    30fc:	82 23       	and	r24, r18
    30fe:	80 83       	st	Z, r24
    3100:	fd cd       	rjmp	.-1030   	; 0x2cfc <i2c_Read+0x18c>
	I2C_SDA_OUT;		// change direction to output on SDA line

	if (last)
		I2C_SDA_HI;				// set NAK
	else
		I2C_SDA_LO;				// set ACK
    3102:	ea 81       	ldd	r30, Y+2	; 0x02
    3104:	fb 81       	ldd	r31, Y+3	; 0x03
    3106:	20 81       	ld	r18, Z
    3108:	c8 01       	movw	r24, r16
    310a:	0e 80       	ldd	r0, Y+6	; 0x06
    310c:	02 c0       	rjmp	.+4      	; 0x3112 <i2c_Read+0x5a2>
    310e:	88 0f       	add	r24, r24
    3110:	99 1f       	adc	r25, r25
    3112:	0a 94       	dec	r0
    3114:	e2 f7       	brpl	.-8      	; 0x310e <i2c_Read+0x59e>
    3116:	80 95       	com	r24
    3118:	82 23       	and	r24, r18
    311a:	80 83       	st	Z, r24
    311c:	83 cf       	rjmp	.-250    	; 0x3024 <i2c_Read+0x4b4>
	I2C_START;					// do start transition
	ret=i2cPutbyte(i2c_bus,slave_addr | READ);			// send DEVICE address
	if (ret==0)
	{
		//not acknowledged
		I2C_SDA_LO;					// clear data line and
    311e:	ea 81       	ldd	r30, Y+2	; 0x02
    3120:	fb 81       	ldd	r31, Y+3	; 0x03
    3122:	20 81       	ld	r18, Z
    3124:	cb 01       	movw	r24, r22
    3126:	0e 80       	ldd	r0, Y+6	; 0x06
    3128:	02 c0       	rjmp	.+4      	; 0x312e <i2c_Read+0x5be>
    312a:	88 0f       	add	r24, r24
    312c:	99 1f       	adc	r25, r25
    312e:	0a 94       	dec	r0
    3130:	e2 f7       	brpl	.-8      	; 0x312a <i2c_Read+0x5ba>
    3132:	80 95       	com	r24
    3134:	82 23       	and	r24, r18
    3136:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3138:	00 00       	nop
    313a:	00 00       	nop
    313c:	00 00       	nop
    313e:	00 00       	nop
    3140:	00 00       	nop
    3142:	00 00       	nop
    3144:	00 00       	nop
    3146:	00 00       	nop
    3148:	00 00       	nop
	ret=i2cPutbyte(i2c_bus,slave_addr | READ);			// send DEVICE address
	if (ret==0)
	{
		//not acknowledged
		I2C_SDA_LO;					// clear data line and
		I2C_STOP;					// send STOP transition
    314a:	e9 85       	ldd	r30, Y+9	; 0x09
    314c:	fa 85       	ldd	r31, Y+10	; 0x0a
    314e:	20 81       	ld	r18, Z
    3150:	8d 85       	ldd	r24, Y+13	; 0x0d
    3152:	ab 01       	movw	r20, r22
    3154:	02 c0       	rjmp	.+4      	; 0x315a <i2c_Read+0x5ea>
    3156:	44 0f       	add	r20, r20
    3158:	55 1f       	adc	r21, r21
    315a:	8a 95       	dec	r24
    315c:	e2 f7       	brpl	.-8      	; 0x3156 <i2c_Read+0x5e6>
    315e:	24 2b       	or	r18, r20
    3160:	20 83       	st	Z, r18
    3162:	ef 81       	ldd	r30, Y+7	; 0x07
    3164:	f8 85       	ldd	r31, Y+8	; 0x08
    3166:	90 81       	ld	r25, Z
    3168:	8d 85       	ldd	r24, Y+13	; 0x0d
    316a:	02 c0       	rjmp	.+4      	; 0x3170 <i2c_Read+0x600>
    316c:	66 0f       	add	r22, r22
    316e:	77 1f       	adc	r23, r23
    3170:	8a 95       	dec	r24
    3172:	e2 f7       	brpl	.-8      	; 0x316c <i2c_Read+0x5fc>
    3174:	86 2f       	mov	r24, r22
    3176:	80 95       	com	r24
    3178:	89 23       	and	r24, r25
    317a:	80 83       	st	Z, r24
    317c:	eb 85       	ldd	r30, Y+11	; 0x0b
    317e:	fc 85       	ldd	r31, Y+12	; 0x0c
    3180:	80 81       	ld	r24, Z
    3182:	2d 85       	ldd	r18, Y+13	; 0x0d
    3184:	90 e0       	ldi	r25, 0x00	; 0
    3186:	02 c0       	rjmp	.+4      	; 0x318c <i2c_Read+0x61c>
    3188:	95 95       	asr	r25
    318a:	87 95       	ror	r24
    318c:	2a 95       	dec	r18
    318e:	e2 f7       	brpl	.-8      	; 0x3188 <i2c_Read+0x618>
    3190:	80 ff       	sbrs	r24, 0
    3192:	f6 cf       	rjmp	.-20     	; 0x3180 <i2c_Read+0x610>
    3194:	ef 81       	ldd	r30, Y+7	; 0x07
    3196:	f8 85       	ldd	r31, Y+8	; 0x08
    3198:	20 81       	ld	r18, Z
    319a:	8d 85       	ldd	r24, Y+13	; 0x0d
    319c:	41 e0       	ldi	r20, 0x01	; 1
    319e:	50 e0       	ldi	r21, 0x00	; 0
    31a0:	ba 01       	movw	r22, r20
    31a2:	02 c0       	rjmp	.+4      	; 0x31a8 <i2c_Read+0x638>
    31a4:	66 0f       	add	r22, r22
    31a6:	77 1f       	adc	r23, r23
    31a8:	8a 95       	dec	r24
    31aa:	e2 f7       	brpl	.-8      	; 0x31a4 <i2c_Read+0x634>
    31ac:	26 2b       	or	r18, r22
    31ae:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    31b0:	00 00       	nop
    31b2:	00 00       	nop
    31b4:	00 00       	nop
    31b6:	00 00       	nop
    31b8:	00 00       	nop
	ret=i2cPutbyte(i2c_bus,slave_addr | READ);			// send DEVICE address
	if (ret==0)
	{
		//not acknowledged
		I2C_SDA_LO;					// clear data line and
		I2C_STOP;					// send STOP transition
    31ba:	ea 81       	ldd	r30, Y+2	; 0x02
    31bc:	fb 81       	ldd	r31, Y+3	; 0x03
    31be:	80 81       	ld	r24, Z
    31c0:	0e 80       	ldd	r0, Y+6	; 0x06
    31c2:	02 c0       	rjmp	.+4      	; 0x31c8 <i2c_Read+0x658>
    31c4:	44 0f       	add	r20, r20
    31c6:	55 1f       	adc	r21, r21
    31c8:	0a 94       	dec	r0
    31ca:	e2 f7       	brpl	.-8      	; 0x31c4 <i2c_Read+0x654>
    31cc:	84 2b       	or	r24, r20
    31ce:	80 83       	st	Z, r24

		printf("Error NACK 1 slave_addr %02X",slave_addr);
    31d0:	00 d0       	rcall	.+0      	; 0x31d2 <i2c_Read+0x662>
    31d2:	00 d0       	rcall	.+0      	; 0x31d4 <i2c_Read+0x664>
    31d4:	ed b7       	in	r30, 0x3d	; 61
    31d6:	fe b7       	in	r31, 0x3e	; 62
    31d8:	31 96       	adiw	r30, 0x01	; 1
    31da:	88 ea       	ldi	r24, 0xA8	; 168
    31dc:	92 e0       	ldi	r25, 0x02	; 2
    31de:	ad b7       	in	r26, 0x3d	; 61
    31e0:	be b7       	in	r27, 0x3e	; 62
    31e2:	12 96       	adiw	r26, 0x02	; 2
    31e4:	9c 93       	st	X, r25
    31e6:	8e 93       	st	-X, r24
    31e8:	11 97       	sbiw	r26, 0x01	; 1
    31ea:	f2 82       	std	Z+2, r15	; 0x02
    31ec:	13 82       	std	Z+3, r1	; 0x03
    31ee:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    31f2:	0f 90       	pop	r0
    31f4:	0f 90       	pop	r0
    31f6:	0f 90       	pop	r0
    31f8:	0f 90       	pop	r0

	I2C_SDA_LO;					// clear data line and
	I2C_STOP;					// send STOP transition

	return ret;
}
    31fa:	8b 2d       	mov	r24, r11
    31fc:	df 91       	pop	r29
    31fe:	cf 91       	pop	r28
    3200:	1f 91       	pop	r17
    3202:	0f 91       	pop	r16
    3204:	ff 90       	pop	r15
    3206:	ef 90       	pop	r14
    3208:	df 90       	pop	r13
    320a:	cf 90       	pop	r12
    320c:	bf 90       	pop	r11
    320e:	af 90       	pop	r10
    3210:	9f 90       	pop	r9
    3212:	8f 90       	pop	r8
    3214:	08 95       	ret
	while (j--)
	{
		*p++ = i2cGetbyte(i2c_bus,j == 0);
	}

	I2C_SDA_LO;					// clear data line and
    3216:	ea 81       	ldd	r30, Y+2	; 0x02
    3218:	fb 81       	ldd	r31, Y+3	; 0x03
    321a:	40 81       	ld	r20, Z
    321c:	21 e0       	ldi	r18, 0x01	; 1
    321e:	30 e0       	ldi	r19, 0x00	; 0
    3220:	c9 01       	movw	r24, r18
    3222:	0e 80       	ldd	r0, Y+6	; 0x06
    3224:	02 c0       	rjmp	.+4      	; 0x322a <i2c_Read+0x6ba>
    3226:	88 0f       	add	r24, r24
    3228:	99 1f       	adc	r25, r25
    322a:	0a 94       	dec	r0
    322c:	e2 f7       	brpl	.-8      	; 0x3226 <i2c_Read+0x6b6>
    322e:	80 95       	com	r24
    3230:	84 23       	and	r24, r20
    3232:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3234:	00 00       	nop
    3236:	00 00       	nop
    3238:	00 00       	nop
    323a:	00 00       	nop
    323c:	00 00       	nop
    323e:	00 00       	nop
    3240:	00 00       	nop
    3242:	00 00       	nop
    3244:	00 00       	nop
	{
		*p++ = i2cGetbyte(i2c_bus,j == 0);
	}

	I2C_SDA_LO;					// clear data line and
	I2C_STOP;					// send STOP transition
    3246:	e9 85       	ldd	r30, Y+9	; 0x09
    3248:	fa 85       	ldd	r31, Y+10	; 0x0a
    324a:	40 81       	ld	r20, Z
    324c:	8d 85       	ldd	r24, Y+13	; 0x0d
    324e:	b9 01       	movw	r22, r18
    3250:	02 c0       	rjmp	.+4      	; 0x3256 <i2c_Read+0x6e6>
    3252:	66 0f       	add	r22, r22
    3254:	77 1f       	adc	r23, r23
    3256:	8a 95       	dec	r24
    3258:	e2 f7       	brpl	.-8      	; 0x3252 <i2c_Read+0x6e2>
    325a:	46 2b       	or	r20, r22
    325c:	40 83       	st	Z, r20
    325e:	ef 81       	ldd	r30, Y+7	; 0x07
    3260:	f8 85       	ldd	r31, Y+8	; 0x08
    3262:	90 81       	ld	r25, Z
    3264:	8d 85       	ldd	r24, Y+13	; 0x0d
    3266:	02 c0       	rjmp	.+4      	; 0x326c <i2c_Read+0x6fc>
    3268:	22 0f       	add	r18, r18
    326a:	33 1f       	adc	r19, r19
    326c:	8a 95       	dec	r24
    326e:	e2 f7       	brpl	.-8      	; 0x3268 <i2c_Read+0x6f8>
    3270:	20 95       	com	r18
    3272:	29 23       	and	r18, r25
    3274:	20 83       	st	Z, r18
    3276:	eb 85       	ldd	r30, Y+11	; 0x0b
    3278:	fc 85       	ldd	r31, Y+12	; 0x0c
    327a:	80 81       	ld	r24, Z
    327c:	2d 85       	ldd	r18, Y+13	; 0x0d
    327e:	90 e0       	ldi	r25, 0x00	; 0
    3280:	02 c0       	rjmp	.+4      	; 0x3286 <i2c_Read+0x716>
    3282:	95 95       	asr	r25
    3284:	87 95       	ror	r24
    3286:	2a 95       	dec	r18
    3288:	e2 f7       	brpl	.-8      	; 0x3282 <i2c_Read+0x712>
    328a:	80 ff       	sbrs	r24, 0
    328c:	f6 cf       	rjmp	.-20     	; 0x327a <i2c_Read+0x70a>
    328e:	ef 81       	ldd	r30, Y+7	; 0x07
    3290:	f8 85       	ldd	r31, Y+8	; 0x08
    3292:	20 81       	ld	r18, Z
    3294:	8d 85       	ldd	r24, Y+13	; 0x0d
    3296:	41 e0       	ldi	r20, 0x01	; 1
    3298:	50 e0       	ldi	r21, 0x00	; 0
    329a:	da 01       	movw	r26, r20
    329c:	02 c0       	rjmp	.+4      	; 0x32a2 <i2c_Read+0x732>
    329e:	aa 0f       	add	r26, r26
    32a0:	bb 1f       	adc	r27, r27
    32a2:	8a 95       	dec	r24
    32a4:	e2 f7       	brpl	.-8      	; 0x329e <i2c_Read+0x72e>
    32a6:	2a 2b       	or	r18, r26
    32a8:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    32aa:	00 00       	nop
    32ac:	00 00       	nop
    32ae:	00 00       	nop
    32b0:	00 00       	nop
    32b2:	00 00       	nop
	{
		*p++ = i2cGetbyte(i2c_bus,j == 0);
	}

	I2C_SDA_LO;					// clear data line and
	I2C_STOP;					// send STOP transition
    32b4:	ea 81       	ldd	r30, Y+2	; 0x02
    32b6:	fb 81       	ldd	r31, Y+3	; 0x03
    32b8:	80 81       	ld	r24, Z
    32ba:	0e 80       	ldd	r0, Y+6	; 0x06
    32bc:	02 c0       	rjmp	.+4      	; 0x32c2 <i2c_Read+0x752>
    32be:	44 0f       	add	r20, r20
    32c0:	55 1f       	adc	r21, r21
    32c2:	0a 94       	dec	r0
    32c4:	e2 f7       	brpl	.-8      	; 0x32be <i2c_Read+0x74e>
    32c6:	84 2b       	or	r24, r20
    32c8:	80 83       	st	Z, r24
    32ca:	97 cf       	rjmp	.-210    	; 0x31fa <i2c_Read+0x68a>

000032cc <i2c_master_read>:

}


void i2c_master_read( IPMI_WS *ws )
{
    32cc:	ef 92       	push	r14
    32ce:	ff 92       	push	r15
    32d0:	1f 93       	push	r17
    32d2:	cf 93       	push	r28
    32d4:	df 93       	push	r29
    32d6:	ec 01       	movw	r28, r24
    uint8_t ret,i;
    uint8_t data_wr[0];
    data_wr[0]=0x00;


	ret=i2c_Read((I2C_DATA*)ws->I2C_BUS,ws->addr_out,ws->len_rcv, &ws->pkt_in[0]);
    32d8:	9c 01       	movw	r18, r24
    32da:	2c 5c       	subi	r18, 0xCC	; 204
    32dc:	3f 4f       	sbci	r19, 0xFF	; 255
    32de:	8f 89       	ldd	r24, Y+23	; 0x17
    32e0:	98 8d       	ldd	r25, Y+24	; 0x18
    32e2:	6f 85       	ldd	r22, Y+15	; 0x0f
    32e4:	4a 81       	ldd	r20, Y+2	; 0x02
    32e6:	0e 94 b8 15 	call	0x2b70	; 0x2b70 <i2c_Read>
	//ret=i2cMasterReceive((I2C_DATA*)ws->I2C_BUS,ws->addr_out,1, data_wr,ws->len_rcv, &ws->pkt_in[0]);

	if (ret==0)
    32ea:	88 23       	and	r24, r24
    32ec:	09 f4       	brne	.+2      	; 0x32f0 <i2c_master_read+0x24>
    32ee:	4b c0       	rjmp	.+150    	; 0x3386 <i2c_master_read+0xba>
		ws->delivery_attempts++;
		ws_set_state( ws, WS_ACTIVE_MASTER_READ);
	}
	else
	{
		printf("ws->pkt_in ");
    32f0:	00 d0       	rcall	.+0      	; 0x32f2 <i2c_master_read+0x26>
    32f2:	88 e1       	ldi	r24, 0x18	; 24
    32f4:	93 e0       	ldi	r25, 0x03	; 3
    32f6:	ed b7       	in	r30, 0x3d	; 61
    32f8:	fe b7       	in	r31, 0x3e	; 62
    32fa:	92 83       	std	Z+2, r25	; 0x02
    32fc:	81 83       	std	Z+1, r24	; 0x01
    32fe:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
		for(i=0;i<ws->len_rcv;i++)
    3302:	0f 90       	pop	r0
    3304:	0f 90       	pop	r0
    3306:	8a 81       	ldd	r24, Y+2	; 0x02
    3308:	9b 81       	ldd	r25, Y+3	; 0x03
    330a:	89 2b       	or	r24, r25
    330c:	31 f1       	breq	.+76     	; 0x335a <i2c_master_read+0x8e>
    330e:	10 e0       	ldi	r17, 0x00	; 0
    3310:	5c e9       	ldi	r21, 0x9C	; 156
    3312:	e5 2e       	mov	r14, r21
    3314:	52 e0       	ldi	r21, 0x02	; 2
    3316:	f5 2e       	mov	r15, r21
    3318:	a0 e0       	ldi	r26, 0x00	; 0
    331a:	b0 e0       	ldi	r27, 0x00	; 0
		{
				 printf(" 0x%02X ",ws->pkt_in[i]);
    331c:	00 d0       	rcall	.+0      	; 0x331e <i2c_master_read+0x52>
    331e:	00 d0       	rcall	.+0      	; 0x3320 <i2c_master_read+0x54>
    3320:	2d b7       	in	r18, 0x3d	; 61
    3322:	3e b7       	in	r19, 0x3e	; 62
    3324:	2f 5f       	subi	r18, 0xFF	; 255
    3326:	3f 4f       	sbci	r19, 0xFF	; 255
    3328:	ed b7       	in	r30, 0x3d	; 61
    332a:	fe b7       	in	r31, 0x3e	; 62
    332c:	f2 82       	std	Z+2, r15	; 0x02
    332e:	e1 82       	std	Z+1, r14	; 0x01
    3330:	ac 0f       	add	r26, r28
    3332:	bd 1f       	adc	r27, r29
    3334:	d4 96       	adiw	r26, 0x34	; 52
    3336:	8c 91       	ld	r24, X
    3338:	f9 01       	movw	r30, r18
    333a:	82 83       	std	Z+2, r24	; 0x02
    333c:	13 82       	std	Z+3, r1	; 0x03
    333e:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
		ws_set_state( ws, WS_ACTIVE_MASTER_READ);
	}
	else
	{
		printf("ws->pkt_in ");
		for(i=0;i<ws->len_rcv;i++)
    3342:	1f 5f       	subi	r17, 0xFF	; 255
    3344:	a1 2f       	mov	r26, r17
    3346:	b0 e0       	ldi	r27, 0x00	; 0
    3348:	0f 90       	pop	r0
    334a:	0f 90       	pop	r0
    334c:	0f 90       	pop	r0
    334e:	0f 90       	pop	r0
    3350:	8a 81       	ldd	r24, Y+2	; 0x02
    3352:	9b 81       	ldd	r25, Y+3	; 0x03
    3354:	a8 17       	cp	r26, r24
    3356:	b9 07       	cpc	r27, r25
    3358:	08 f3       	brcs	.-62     	; 0x331c <i2c_master_read+0x50>
		{
				 printf(" 0x%02X ",ws->pkt_in[i]);
		}
		printf("\n\r");
    335a:	00 d0       	rcall	.+0      	; 0x335c <i2c_master_read+0x90>
    335c:	85 ea       	ldi	r24, 0xA5	; 165
    335e:	92 e0       	ldi	r25, 0x02	; 2
    3360:	ed b7       	in	r30, 0x3d	; 61
    3362:	fe b7       	in	r31, 0x3e	; 62
    3364:	92 83       	std	Z+2, r25	; 0x02
    3366:	81 83       	std	Z+1, r24	; 0x01
    3368:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>

		ws_set_state( ws, WS_ACTIVE_IN);
    336c:	0f 90       	pop	r0
    336e:	0f 90       	pop	r0
    3370:	ce 01       	movw	r24, r28
    3372:	63 e0       	ldi	r22, 0x03	; 3
    3374:	70 e0       	ldi	r23, 0x00	; 0
    3376:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>
	}

}
    337a:	df 91       	pop	r29
    337c:	cf 91       	pop	r28
    337e:	1f 91       	pop	r17
    3380:	ff 90       	pop	r15
    3382:	ef 90       	pop	r14
    3384:	08 95       	ret
	ret=i2c_Read((I2C_DATA*)ws->I2C_BUS,ws->addr_out,ws->len_rcv, &ws->pkt_in[0]);
	//ret=i2cMasterReceive((I2C_DATA*)ws->I2C_BUS,ws->addr_out,1, data_wr,ws->len_rcv, &ws->pkt_in[0]);

	if (ret==0)
	{
		printf("retry again\n\r");
    3386:	00 d0       	rcall	.+0      	; 0x3388 <i2c_master_read+0xbc>
    3388:	8a e0       	ldi	r24, 0x0A	; 10
    338a:	93 e0       	ldi	r25, 0x03	; 3
    338c:	ed b7       	in	r30, 0x3d	; 61
    338e:	fe b7       	in	r31, 0x3e	; 62
    3390:	92 83       	std	Z+2, r25	; 0x02
    3392:	81 83       	std	Z+1, r24	; 0x01
    3394:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
		ws->delivery_attempts++;
    3398:	8a 8d       	ldd	r24, Y+26	; 0x1a
    339a:	9b 8d       	ldd	r25, Y+27	; 0x1b
    339c:	ac 8d       	ldd	r26, Y+28	; 0x1c
    339e:	bd 8d       	ldd	r27, Y+29	; 0x1d
    33a0:	01 96       	adiw	r24, 0x01	; 1
    33a2:	a1 1d       	adc	r26, r1
    33a4:	b1 1d       	adc	r27, r1
    33a6:	8a 8f       	std	Y+26, r24	; 0x1a
    33a8:	9b 8f       	std	Y+27, r25	; 0x1b
    33aa:	ac 8f       	std	Y+28, r26	; 0x1c
    33ac:	bd 8f       	std	Y+29, r27	; 0x1d
		ws_set_state( ws, WS_ACTIVE_MASTER_READ);
    33ae:	0f 90       	pop	r0
    33b0:	0f 90       	pop	r0
    33b2:	ce 01       	movw	r24, r28
    33b4:	68 e0       	ldi	r22, 0x08	; 8
    33b6:	70 e0       	ldi	r23, 0x00	; 0
    33b8:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>
		printf("\n\r");

		ws_set_state( ws, WS_ACTIVE_IN);
	}

}
    33bc:	df 91       	pop	r29
    33be:	cf 91       	pop	r28
    33c0:	1f 91       	pop	r17
    33c2:	ff 90       	pop	r15
    33c4:	ef 90       	pop	r14
    33c6:	08 95       	ret

000033c8 <i2cMasterReceive>:


}

uint8_t i2cMasterReceive(I2C_DATA* i2c_bus,uint8_t slave_addr,uint8_t wr_len, uint8_t* wr_data,uint8_t rd_len, uint8_t* rd_data)
{
    33c8:	6f 92       	push	r6
    33ca:	7f 92       	push	r7
    33cc:	8f 92       	push	r8
    33ce:	9f 92       	push	r9
    33d0:	af 92       	push	r10
    33d2:	bf 92       	push	r11
    33d4:	cf 92       	push	r12
    33d6:	df 92       	push	r13
    33d8:	ef 92       	push	r14
    33da:	ff 92       	push	r15
    33dc:	0f 93       	push	r16
    33de:	1f 93       	push	r17
    33e0:	cf 93       	push	r28
    33e2:	df 93       	push	r29
    33e4:	dc 01       	movw	r26, r24
    33e6:	96 2e       	mov	r9, r22
    33e8:	b4 2e       	mov	r11, r20
    33ea:	69 01       	movw	r12, r18
    33ec:	80 2e       	mov	r8, r16
	uint8_t ret;
	int j = rd_len;
	uint8_t *p = rd_data;

	I2C_START;					// do start transition
    33ee:	19 96       	adiw	r26, 0x09	; 9
    33f0:	ed 91       	ld	r30, X+
    33f2:	fc 91       	ld	r31, X
    33f4:	1a 97       	sbiw	r26, 0x0a	; 10
    33f6:	40 81       	ld	r20, Z
    33f8:	1d 96       	adiw	r26, 0x0d	; 13
    33fa:	2c 91       	ld	r18, X
    33fc:	1d 97       	sbiw	r26, 0x0d	; 13
    33fe:	81 e0       	ldi	r24, 0x01	; 1
    3400:	90 e0       	ldi	r25, 0x00	; 0
    3402:	3c 01       	movw	r6, r24
    3404:	02 c0       	rjmp	.+4      	; 0x340a <i2cMasterReceive+0x42>
    3406:	66 0c       	add	r6, r6
    3408:	77 1c       	adc	r7, r7
    340a:	2a 95       	dec	r18
    340c:	e2 f7       	brpl	.-8      	; 0x3406 <i2cMasterReceive+0x3e>
    340e:	46 29       	or	r20, r6
    3410:	40 83       	st	Z, r20
    3412:	17 96       	adiw	r26, 0x07	; 7
    3414:	ed 91       	ld	r30, X+
    3416:	fc 91       	ld	r31, X
    3418:	18 97       	sbiw	r26, 0x08	; 8
    341a:	30 81       	ld	r19, Z
    341c:	1d 96       	adiw	r26, 0x0d	; 13
    341e:	2c 91       	ld	r18, X
    3420:	1d 97       	sbiw	r26, 0x0d	; 13
    3422:	02 c0       	rjmp	.+4      	; 0x3428 <i2cMasterReceive+0x60>
    3424:	88 0f       	add	r24, r24
    3426:	99 1f       	adc	r25, r25
    3428:	2a 95       	dec	r18
    342a:	e2 f7       	brpl	.-8      	; 0x3424 <i2cMasterReceive+0x5c>
    342c:	80 95       	com	r24
    342e:	83 23       	and	r24, r19
    3430:	80 83       	st	Z, r24
    3432:	1b 96       	adiw	r26, 0x0b	; 11
    3434:	ed 91       	ld	r30, X+
    3436:	fc 91       	ld	r31, X
    3438:	1c 97       	sbiw	r26, 0x0c	; 12
    343a:	80 81       	ld	r24, Z
    343c:	1d 96       	adiw	r26, 0x0d	; 13
    343e:	2c 91       	ld	r18, X
    3440:	1d 97       	sbiw	r26, 0x0d	; 13
    3442:	90 e0       	ldi	r25, 0x00	; 0
    3444:	02 c0       	rjmp	.+4      	; 0x344a <i2cMasterReceive+0x82>
    3446:	95 95       	asr	r25
    3448:	87 95       	ror	r24
    344a:	2a 95       	dec	r18
    344c:	e2 f7       	brpl	.-8      	; 0x3446 <i2cMasterReceive+0x7e>
    344e:	80 ff       	sbrs	r24, 0
    3450:	f4 cf       	rjmp	.-24     	; 0x343a <i2cMasterReceive+0x72>
    3452:	17 96       	adiw	r26, 0x07	; 7
    3454:	ed 91       	ld	r30, X+
    3456:	fc 91       	ld	r31, X
    3458:	18 97       	sbiw	r26, 0x08	; 8
    345a:	20 81       	ld	r18, Z
    345c:	1d 96       	adiw	r26, 0x0d	; 13
    345e:	8c 91       	ld	r24, X
    3460:	1d 97       	sbiw	r26, 0x0d	; 13
    3462:	41 e0       	ldi	r20, 0x01	; 1
    3464:	50 e0       	ldi	r21, 0x00	; 0
    3466:	8a 01       	movw	r16, r20
    3468:	02 c0       	rjmp	.+4      	; 0x346e <i2cMasterReceive+0xa6>
    346a:	00 0f       	add	r16, r16
    346c:	11 1f       	adc	r17, r17
    346e:	8a 95       	dec	r24
    3470:	e2 f7       	brpl	.-8      	; 0x346a <i2cMasterReceive+0xa2>
    3472:	20 2b       	or	r18, r16
    3474:	20 83       	st	Z, r18
    3476:	12 96       	adiw	r26, 0x02	; 2
    3478:	ed 91       	ld	r30, X+
    347a:	fc 91       	ld	r31, X
    347c:	13 97       	sbiw	r26, 0x03	; 3
    347e:	20 81       	ld	r18, Z
    3480:	ca 01       	movw	r24, r20
    3482:	16 96       	adiw	r26, 0x06	; 6
    3484:	0c 90       	ld	r0, X
    3486:	16 97       	sbiw	r26, 0x06	; 6
    3488:	02 c0       	rjmp	.+4      	; 0x348e <i2cMasterReceive+0xc6>
    348a:	88 0f       	add	r24, r24
    348c:	99 1f       	adc	r25, r25
    348e:	0a 94       	dec	r0
    3490:	e2 f7       	brpl	.-8      	; 0x348a <i2cMasterReceive+0xc2>
    3492:	28 2b       	or	r18, r24
    3494:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3496:	00 00       	nop
    3498:	00 00       	nop
    349a:	00 00       	nop
    349c:	00 00       	nop
    349e:	00 00       	nop
{
	uint8_t ret;
	int j = rd_len;
	uint8_t *p = rd_data;

	I2C_START;					// do start transition
    34a0:	12 96       	adiw	r26, 0x02	; 2
    34a2:	ed 91       	ld	r30, X+
    34a4:	fc 91       	ld	r31, X
    34a6:	13 97       	sbiw	r26, 0x03	; 3
    34a8:	20 81       	ld	r18, Z
    34aa:	ca 01       	movw	r24, r20
    34ac:	16 96       	adiw	r26, 0x06	; 6
    34ae:	0c 90       	ld	r0, X
    34b0:	16 97       	sbiw	r26, 0x06	; 6
    34b2:	02 c0       	rjmp	.+4      	; 0x34b8 <i2cMasterReceive+0xf0>
    34b4:	88 0f       	add	r24, r24
    34b6:	99 1f       	adc	r25, r25
    34b8:	0a 94       	dec	r0
    34ba:	e2 f7       	brpl	.-8      	; 0x34b4 <i2cMasterReceive+0xec>
    34bc:	80 95       	com	r24
    34be:	82 23       	and	r24, r18
    34c0:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    34c2:	00 00       	nop
    34c4:	00 00       	nop
    34c6:	00 00       	nop
    34c8:	00 00       	nop
    34ca:	00 00       	nop
{
	uint8_t ret;
	int j = rd_len;
	uint8_t *p = rd_data;

	I2C_START;					// do start transition
    34cc:	19 96       	adiw	r26, 0x09	; 9
    34ce:	ed 91       	ld	r30, X+
    34d0:	fc 91       	ld	r31, X
    34d2:	1a 97       	sbiw	r26, 0x0a	; 10
    34d4:	90 81       	ld	r25, Z
    34d6:	1d 96       	adiw	r26, 0x0d	; 13
    34d8:	8c 91       	ld	r24, X
    34da:	1d 97       	sbiw	r26, 0x0d	; 13
    34dc:	02 c0       	rjmp	.+4      	; 0x34e2 <i2cMasterReceive+0x11a>
    34de:	44 0f       	add	r20, r20
    34e0:	55 1f       	adc	r21, r21
    34e2:	8a 95       	dec	r24
    34e4:	e2 f7       	brpl	.-8      	; 0x34de <i2cMasterReceive+0x116>
    34e6:	40 95       	com	r20
    34e8:	49 23       	and	r20, r25
    34ea:	40 83       	st	Z, r20
    34ec:	89 2d       	mov	r24, r9
    34ee:	8e 7f       	andi	r24, 0xFE	; 254
    34f0:	08 2f       	mov	r16, r24
    34f2:	10 e0       	ldi	r17, 0x00	; 0
    34f4:	47 e0       	ldi	r20, 0x07	; 7
    34f6:	50 e0       	ldi	r21, 0x00	; 0
		{
			I2C_SDA_HI;
		}
		else
		{
			I2C_SDA_LO;			// address bit
    34f8:	c1 e0       	ldi	r28, 0x01	; 1
    34fa:	d0 e0       	ldi	r29, 0x00	; 0
{
	int8_t i;

	for (i=7;i>=0;i--)
	{
		if ( ((b) & (1<<i)) )
    34fc:	c8 01       	movw	r24, r16
    34fe:	04 2e       	mov	r0, r20
    3500:	02 c0       	rjmp	.+4      	; 0x3506 <i2cMasterReceive+0x13e>
    3502:	95 95       	asr	r25
    3504:	87 95       	ror	r24
    3506:	0a 94       	dec	r0
    3508:	e2 f7       	brpl	.-8      	; 0x3502 <i2cMasterReceive+0x13a>
    350a:	80 ff       	sbrs	r24, 0
    350c:	b2 c5       	rjmp	.+2916   	; 0x4072 <i2cMasterReceive+0xcaa>
		{
			I2C_SDA_HI;
    350e:	12 96       	adiw	r26, 0x02	; 2
    3510:	ed 91       	ld	r30, X+
    3512:	fc 91       	ld	r31, X
    3514:	13 97       	sbiw	r26, 0x03	; 3
    3516:	20 81       	ld	r18, Z
    3518:	ce 01       	movw	r24, r28
    351a:	16 96       	adiw	r26, 0x06	; 6
    351c:	0c 90       	ld	r0, X
    351e:	16 97       	sbiw	r26, 0x06	; 6
    3520:	02 c0       	rjmp	.+4      	; 0x3526 <i2cMasterReceive+0x15e>
    3522:	88 0f       	add	r24, r24
    3524:	99 1f       	adc	r25, r25
    3526:	0a 94       	dec	r0
    3528:	e2 f7       	brpl	.-8      	; 0x3522 <i2cMasterReceive+0x15a>
    352a:	28 2b       	or	r18, r24
    352c:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    352e:	00 00       	nop
    3530:	00 00       	nop
    3532:	00 00       	nop
    3534:	00 00       	nop
    3536:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    3538:	19 96       	adiw	r26, 0x09	; 9
    353a:	ed 91       	ld	r30, X+
    353c:	fc 91       	ld	r31, X
    353e:	1a 97       	sbiw	r26, 0x0a	; 10
    3540:	20 81       	ld	r18, Z
    3542:	1d 96       	adiw	r26, 0x0d	; 13
    3544:	8c 91       	ld	r24, X
    3546:	1d 97       	sbiw	r26, 0x0d	; 13
    3548:	be 01       	movw	r22, r28
    354a:	02 c0       	rjmp	.+4      	; 0x3550 <i2cMasterReceive+0x188>
    354c:	66 0f       	add	r22, r22
    354e:	77 1f       	adc	r23, r23
    3550:	8a 95       	dec	r24
    3552:	e2 f7       	brpl	.-8      	; 0x354c <i2cMasterReceive+0x184>
    3554:	26 2b       	or	r18, r22
    3556:	20 83       	st	Z, r18
    3558:	17 96       	adiw	r26, 0x07	; 7
    355a:	ed 91       	ld	r30, X+
    355c:	fc 91       	ld	r31, X
    355e:	18 97       	sbiw	r26, 0x08	; 8
    3560:	20 81       	ld	r18, Z
    3562:	1d 96       	adiw	r26, 0x0d	; 13
    3564:	8c 91       	ld	r24, X
    3566:	1d 97       	sbiw	r26, 0x0d	; 13
    3568:	3e 01       	movw	r6, r28
    356a:	02 c0       	rjmp	.+4      	; 0x3570 <i2cMasterReceive+0x1a8>
    356c:	66 0c       	add	r6, r6
    356e:	77 1c       	adc	r7, r7
    3570:	8a 95       	dec	r24
    3572:	e2 f7       	brpl	.-8      	; 0x356c <i2cMasterReceive+0x1a4>
    3574:	c3 01       	movw	r24, r6
    3576:	80 95       	com	r24
    3578:	82 23       	and	r24, r18
    357a:	80 83       	st	Z, r24
    357c:	1b 96       	adiw	r26, 0x0b	; 11
    357e:	ed 91       	ld	r30, X+
    3580:	fc 91       	ld	r31, X
    3582:	1c 97       	sbiw	r26, 0x0c	; 12
    3584:	80 81       	ld	r24, Z
    3586:	1d 96       	adiw	r26, 0x0d	; 13
    3588:	2c 91       	ld	r18, X
    358a:	1d 97       	sbiw	r26, 0x0d	; 13
    358c:	90 e0       	ldi	r25, 0x00	; 0
    358e:	02 c0       	rjmp	.+4      	; 0x3594 <i2cMasterReceive+0x1cc>
    3590:	95 95       	asr	r25
    3592:	87 95       	ror	r24
    3594:	2a 95       	dec	r18
    3596:	e2 f7       	brpl	.-8      	; 0x3590 <i2cMasterReceive+0x1c8>
    3598:	80 ff       	sbrs	r24, 0
    359a:	f4 cf       	rjmp	.-24     	; 0x3584 <i2cMasterReceive+0x1bc>
    359c:	17 96       	adiw	r26, 0x07	; 7
    359e:	ed 91       	ld	r30, X+
    35a0:	fc 91       	ld	r31, X
    35a2:	18 97       	sbiw	r26, 0x08	; 8
    35a4:	20 81       	ld	r18, Z
    35a6:	1d 96       	adiw	r26, 0x0d	; 13
    35a8:	8c 91       	ld	r24, X
    35aa:	1d 97       	sbiw	r26, 0x0d	; 13
    35ac:	61 e0       	ldi	r22, 0x01	; 1
    35ae:	70 e0       	ldi	r23, 0x00	; 0
    35b0:	3e 01       	movw	r6, r28
    35b2:	02 c0       	rjmp	.+4      	; 0x35b8 <i2cMasterReceive+0x1f0>
    35b4:	66 0c       	add	r6, r6
    35b6:	77 1c       	adc	r7, r7
    35b8:	8a 95       	dec	r24
    35ba:	e2 f7       	brpl	.-8      	; 0x35b4 <i2cMasterReceive+0x1ec>
    35bc:	26 29       	or	r18, r6
    35be:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    35c0:	00 00       	nop
    35c2:	00 00       	nop
    35c4:	00 00       	nop
    35c6:	00 00       	nop
    35c8:	00 00       	nop
    35ca:	00 00       	nop
    35cc:	00 00       	nop
    35ce:	00 00       	nop
    35d0:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    35d2:	19 96       	adiw	r26, 0x09	; 9
    35d4:	ed 91       	ld	r30, X+
    35d6:	fc 91       	ld	r31, X
    35d8:	1a 97       	sbiw	r26, 0x0a	; 10
    35da:	20 81       	ld	r18, Z
    35dc:	1d 96       	adiw	r26, 0x0d	; 13
    35de:	8c 91       	ld	r24, X
    35e0:	1d 97       	sbiw	r26, 0x0d	; 13
    35e2:	3e 01       	movw	r6, r28
    35e4:	02 c0       	rjmp	.+4      	; 0x35ea <i2cMasterReceive+0x222>
    35e6:	66 0c       	add	r6, r6
    35e8:	77 1c       	adc	r7, r7
    35ea:	8a 95       	dec	r24
    35ec:	e2 f7       	brpl	.-8      	; 0x35e6 <i2cMasterReceive+0x21e>
    35ee:	c3 01       	movw	r24, r6
    35f0:	80 95       	com	r24
    35f2:	82 23       	and	r24, r18
    35f4:	80 83       	st	Z, r24
    35f6:	41 50       	subi	r20, 0x01	; 1
    35f8:	50 40       	sbci	r21, 0x00	; 0

uint8_t i2cPutbyte(I2C_DATA* i2c_bus,uint8_t b)
{
	int8_t i;

	for (i=7;i>=0;i--)
    35fa:	2f ef       	ldi	r18, 0xFF	; 255
    35fc:	4f 3f       	cpi	r20, 0xFF	; 255
    35fe:	52 07       	cpc	r21, r18
    3600:	09 f0       	breq	.+2      	; 0x3604 <i2cMasterReceive+0x23c>
    3602:	7c cf       	rjmp	.-264    	; 0x34fc <i2cMasterReceive+0x134>
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
	}
	I2C_SDA_LO;					// leave SDA HI
    3604:	12 96       	adiw	r26, 0x02	; 2
    3606:	ed 91       	ld	r30, X+
    3608:	fc 91       	ld	r31, X
    360a:	13 97       	sbiw	r26, 0x03	; 3
    360c:	20 81       	ld	r18, Z
    360e:	cb 01       	movw	r24, r22
    3610:	16 96       	adiw	r26, 0x06	; 6
    3612:	0c 90       	ld	r0, X
    3614:	16 97       	sbiw	r26, 0x06	; 6
    3616:	02 c0       	rjmp	.+4      	; 0x361c <i2cMasterReceive+0x254>
    3618:	88 0f       	add	r24, r24
    361a:	99 1f       	adc	r25, r25
    361c:	0a 94       	dec	r0
    361e:	e2 f7       	brpl	.-8      	; 0x3618 <i2cMasterReceive+0x250>
    3620:	80 95       	com	r24
    3622:	82 23       	and	r24, r18
    3624:	80 83       	st	Z, r24
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)
    3626:	ed 91       	ld	r30, X+
    3628:	fc 91       	ld	r31, X
    362a:	11 97       	sbiw	r26, 0x01	; 1
    362c:	20 81       	ld	r18, Z
    362e:	cb 01       	movw	r24, r22
    3630:	16 96       	adiw	r26, 0x06	; 6
    3632:	0c 90       	ld	r0, X
    3634:	16 97       	sbiw	r26, 0x06	; 6
    3636:	02 c0       	rjmp	.+4      	; 0x363c <i2cMasterReceive+0x274>
    3638:	88 0f       	add	r24, r24
    363a:	99 1f       	adc	r25, r25
    363c:	0a 94       	dec	r0
    363e:	e2 f7       	brpl	.-8      	; 0x3638 <i2cMasterReceive+0x270>
    3640:	80 95       	com	r24
    3642:	82 23       	and	r24, r18
    3644:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3646:	00 00       	nop
    3648:	00 00       	nop
    364a:	00 00       	nop
    364c:	00 00       	nop
    364e:	00 00       	nop
    3650:	00 00       	nop
    3652:	00 00       	nop
    3654:	00 00       	nop
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)

	clk_delay(8);

	I2C_SCL_HI;					// clock back up
    3656:	19 96       	adiw	r26, 0x09	; 9
    3658:	ed 91       	ld	r30, X+
    365a:	fc 91       	ld	r31, X
    365c:	1a 97       	sbiw	r26, 0x0a	; 10
    365e:	20 81       	ld	r18, Z
    3660:	1d 96       	adiw	r26, 0x0d	; 13
    3662:	8c 91       	ld	r24, X
    3664:	1d 97       	sbiw	r26, 0x0d	; 13
    3666:	ab 01       	movw	r20, r22
    3668:	02 c0       	rjmp	.+4      	; 0x366e <i2cMasterReceive+0x2a6>
    366a:	44 0f       	add	r20, r20
    366c:	55 1f       	adc	r21, r21
    366e:	8a 95       	dec	r24
    3670:	e2 f7       	brpl	.-8      	; 0x366a <i2cMasterReceive+0x2a2>
    3672:	24 2b       	or	r18, r20
    3674:	20 83       	st	Z, r18
    3676:	17 96       	adiw	r26, 0x07	; 7
    3678:	ed 91       	ld	r30, X+
    367a:	fc 91       	ld	r31, X
    367c:	18 97       	sbiw	r26, 0x08	; 8
    367e:	90 81       	ld	r25, Z
    3680:	1d 96       	adiw	r26, 0x0d	; 13
    3682:	8c 91       	ld	r24, X
    3684:	1d 97       	sbiw	r26, 0x0d	; 13
    3686:	02 c0       	rjmp	.+4      	; 0x368c <i2cMasterReceive+0x2c4>
    3688:	66 0f       	add	r22, r22
    368a:	77 1f       	adc	r23, r23
    368c:	8a 95       	dec	r24
    368e:	e2 f7       	brpl	.-8      	; 0x3688 <i2cMasterReceive+0x2c0>
    3690:	86 2f       	mov	r24, r22
    3692:	80 95       	com	r24
    3694:	89 23       	and	r24, r25
    3696:	80 83       	st	Z, r24
    3698:	1b 96       	adiw	r26, 0x0b	; 11
    369a:	ed 91       	ld	r30, X+
    369c:	fc 91       	ld	r31, X
    369e:	1c 97       	sbiw	r26, 0x0c	; 12
    36a0:	80 81       	ld	r24, Z
    36a2:	1d 96       	adiw	r26, 0x0d	; 13
    36a4:	2c 91       	ld	r18, X
    36a6:	1d 97       	sbiw	r26, 0x0d	; 13
    36a8:	90 e0       	ldi	r25, 0x00	; 0
    36aa:	02 c0       	rjmp	.+4      	; 0x36b0 <i2cMasterReceive+0x2e8>
    36ac:	95 95       	asr	r25
    36ae:	87 95       	ror	r24
    36b0:	2a 95       	dec	r18
    36b2:	e2 f7       	brpl	.-8      	; 0x36ac <i2cMasterReceive+0x2e4>
    36b4:	80 ff       	sbrs	r24, 0
    36b6:	f4 cf       	rjmp	.-24     	; 0x36a0 <i2cMasterReceive+0x2d8>
    36b8:	17 96       	adiw	r26, 0x07	; 7
    36ba:	ed 91       	ld	r30, X+
    36bc:	fc 91       	ld	r31, X
    36be:	18 97       	sbiw	r26, 0x08	; 8
    36c0:	20 81       	ld	r18, Z
    36c2:	1d 96       	adiw	r26, 0x0d	; 13
    36c4:	8c 91       	ld	r24, X
    36c6:	1d 97       	sbiw	r26, 0x0d	; 13
    36c8:	c1 e0       	ldi	r28, 0x01	; 1
    36ca:	d0 e0       	ldi	r29, 0x00	; 0
    36cc:	be 01       	movw	r22, r28
    36ce:	02 c0       	rjmp	.+4      	; 0x36d4 <i2cMasterReceive+0x30c>
    36d0:	66 0f       	add	r22, r22
    36d2:	77 1f       	adc	r23, r23
    36d4:	8a 95       	dec	r24
    36d6:	e2 f7       	brpl	.-8      	; 0x36d0 <i2cMasterReceive+0x308>
    36d8:	26 2b       	or	r18, r22
    36da:	20 83       	st	Z, r18
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit
    36dc:	14 96       	adiw	r26, 0x04	; 4
    36de:	ed 91       	ld	r30, X+
    36e0:	fc 91       	ld	r31, X
    36e2:	15 97       	sbiw	r26, 0x05	; 5
    36e4:	30 81       	ld	r19, Z
    36e6:	16 96       	adiw	r26, 0x06	; 6
    36e8:	4c 91       	ld	r20, X
    36ea:	16 97       	sbiw	r26, 0x06	; 6


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    36ec:	00 00       	nop
    36ee:	00 00       	nop
    36f0:	00 00       	nop
    36f2:	00 00       	nop
    36f4:	00 00       	nop
    36f6:	00 00       	nop
    36f8:	00 00       	nop
    36fa:	00 00       	nop
    36fc:	00 00       	nop

	I2C_SCL_HI;					// clock back up
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit

	HDEL;
	I2C_SCL_LO;					// not really ??
    36fe:	19 96       	adiw	r26, 0x09	; 9
    3700:	ed 91       	ld	r30, X+
    3702:	fc 91       	ld	r31, X
    3704:	1a 97       	sbiw	r26, 0x0a	; 10
    3706:	20 81       	ld	r18, Z
    3708:	1d 96       	adiw	r26, 0x0d	; 13
    370a:	8c 91       	ld	r24, X
    370c:	1d 97       	sbiw	r26, 0x0d	; 13
    370e:	3e 01       	movw	r6, r28
    3710:	02 c0       	rjmp	.+4      	; 0x3716 <i2cMasterReceive+0x34e>
    3712:	66 0c       	add	r6, r6
    3714:	77 1c       	adc	r7, r7
    3716:	8a 95       	dec	r24
    3718:	e2 f7       	brpl	.-8      	; 0x3712 <i2cMasterReceive+0x34a>
    371a:	c3 01       	movw	r24, r6
    371c:	80 95       	com	r24
    371e:	82 23       	and	r24, r18
    3720:	80 83       	st	Z, r24
	I2C_SDA_OUT;		// change direction back to output
    3722:	ed 91       	ld	r30, X+
    3724:	fc 91       	ld	r31, X
    3726:	11 97       	sbiw	r26, 0x01	; 1
    3728:	20 81       	ld	r18, Z
    372a:	ce 01       	movw	r24, r28
    372c:	16 96       	adiw	r26, 0x06	; 6
    372e:	0c 90       	ld	r0, X
    3730:	16 97       	sbiw	r26, 0x06	; 6
    3732:	02 c0       	rjmp	.+4      	; 0x3738 <i2cMasterReceive+0x370>
    3734:	88 0f       	add	r24, r24
    3736:	99 1f       	adc	r25, r25
    3738:	0a 94       	dec	r0
    373a:	e2 f7       	brpl	.-8      	; 0x3734 <i2cMasterReceive+0x36c>
    373c:	28 2b       	or	r18, r24
    373e:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3740:	00 00       	nop
    3742:	00 00       	nop
    3744:	00 00       	nop
    3746:	00 00       	nop
    3748:	00 00       	nop

	HDEL;
	I2C_SCL_LO;					// not really ??
	I2C_SDA_OUT;		// change direction back to output
	QDEL;
	return (b == 0);			// return ACK value
    374a:	aa 24       	eor	r10, r10
    374c:	8e 01       	movw	r16, r28
    374e:	02 c0       	rjmp	.+4      	; 0x3754 <i2cMasterReceive+0x38c>
    3750:	00 0f       	add	r16, r16
    3752:	11 1f       	adc	r17, r17
    3754:	4a 95       	dec	r20
    3756:	e2 f7       	brpl	.-8      	; 0x3750 <i2cMasterReceive+0x388>
    3758:	30 23       	and	r19, r16
    375a:	09 f0       	breq	.+2      	; 0x375e <i2cMasterReceive+0x396>
    375c:	30 c5       	rjmp	.+2656   	; 0x41be <i2cMasterReceive+0xdf6>
    375e:	aa 24       	eor	r10, r10
    3760:	a3 94       	inc	r10
		{
			I2C_SDA_HI;
		}
		else
		{
			I2C_SDA_LO;			// address bit
    3762:	61 e0       	ldi	r22, 0x01	; 1
    3764:	70 e0       	ldi	r23, 0x00	; 0
    3766:	01 e0       	ldi	r16, 0x01	; 1
    3768:	10 e0       	ldi	r17, 0x00	; 0
			//not acknowledged
			I2C_SDA_LO;					// clear data line and
			I2C_STOP;					// send STOP transition
			return ret;
		}
	while (wr_len--)
    376a:	bb 20       	and	r11, r11
    376c:	09 f4       	brne	.+2      	; 0x3770 <i2cMasterReceive+0x3a8>
    376e:	2d c1       	rjmp	.+602    	; 0x39ca <i2cMasterReceive+0x602>
	if (ret==0)
		{
			//not acknowledged
			I2C_SDA_LO;					// clear data line and
			I2C_STOP;					// send STOP transition
			return ret;
    3770:	f6 01       	movw	r30, r12
    3772:	80 81       	ld	r24, Z
    3774:	c8 2f       	mov	r28, r24
    3776:	d0 e0       	ldi	r29, 0x00	; 0
    3778:	47 e0       	ldi	r20, 0x07	; 7
    377a:	50 e0       	ldi	r21, 0x00	; 0
{
	int8_t i;

	for (i=7;i>=0;i--)
	{
		if ( ((b) & (1<<i)) )
    377c:	ce 01       	movw	r24, r28
    377e:	04 2e       	mov	r0, r20
    3780:	02 c0       	rjmp	.+4      	; 0x3786 <i2cMasterReceive+0x3be>
    3782:	95 95       	asr	r25
    3784:	87 95       	ror	r24
    3786:	0a 94       	dec	r0
    3788:	e2 f7       	brpl	.-8      	; 0x3782 <i2cMasterReceive+0x3ba>
    378a:	80 ff       	sbrs	r24, 0
    378c:	60 c4       	rjmp	.+2240   	; 0x404e <i2cMasterReceive+0xc86>
		{
			I2C_SDA_HI;
    378e:	12 96       	adiw	r26, 0x02	; 2
    3790:	ed 91       	ld	r30, X+
    3792:	fc 91       	ld	r31, X
    3794:	13 97       	sbiw	r26, 0x03	; 3
    3796:	20 81       	ld	r18, Z
    3798:	cb 01       	movw	r24, r22
    379a:	16 96       	adiw	r26, 0x06	; 6
    379c:	0c 90       	ld	r0, X
    379e:	16 97       	sbiw	r26, 0x06	; 6
    37a0:	02 c0       	rjmp	.+4      	; 0x37a6 <i2cMasterReceive+0x3de>
    37a2:	88 0f       	add	r24, r24
    37a4:	99 1f       	adc	r25, r25
    37a6:	0a 94       	dec	r0
    37a8:	e2 f7       	brpl	.-8      	; 0x37a2 <i2cMasterReceive+0x3da>
    37aa:	28 2b       	or	r18, r24
    37ac:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    37ae:	00 00       	nop
    37b0:	00 00       	nop
    37b2:	00 00       	nop
    37b4:	00 00       	nop
    37b6:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    37b8:	19 96       	adiw	r26, 0x09	; 9
    37ba:	ed 91       	ld	r30, X+
    37bc:	fc 91       	ld	r31, X
    37be:	1a 97       	sbiw	r26, 0x0a	; 10
    37c0:	20 81       	ld	r18, Z
    37c2:	1d 96       	adiw	r26, 0x0d	; 13
    37c4:	8c 91       	ld	r24, X
    37c6:	1d 97       	sbiw	r26, 0x0d	; 13
    37c8:	3b 01       	movw	r6, r22
    37ca:	02 c0       	rjmp	.+4      	; 0x37d0 <i2cMasterReceive+0x408>
    37cc:	66 0c       	add	r6, r6
    37ce:	77 1c       	adc	r7, r7
    37d0:	8a 95       	dec	r24
    37d2:	e2 f7       	brpl	.-8      	; 0x37cc <i2cMasterReceive+0x404>
    37d4:	26 29       	or	r18, r6
    37d6:	20 83       	st	Z, r18
    37d8:	17 96       	adiw	r26, 0x07	; 7
    37da:	ed 91       	ld	r30, X+
    37dc:	fc 91       	ld	r31, X
    37de:	18 97       	sbiw	r26, 0x08	; 8
    37e0:	20 81       	ld	r18, Z
    37e2:	1d 96       	adiw	r26, 0x0d	; 13
    37e4:	8c 91       	ld	r24, X
    37e6:	1d 97       	sbiw	r26, 0x0d	; 13
    37e8:	3b 01       	movw	r6, r22
    37ea:	02 c0       	rjmp	.+4      	; 0x37f0 <i2cMasterReceive+0x428>
    37ec:	66 0c       	add	r6, r6
    37ee:	77 1c       	adc	r7, r7
    37f0:	8a 95       	dec	r24
    37f2:	e2 f7       	brpl	.-8      	; 0x37ec <i2cMasterReceive+0x424>
    37f4:	c3 01       	movw	r24, r6
    37f6:	80 95       	com	r24
    37f8:	82 23       	and	r24, r18
    37fa:	80 83       	st	Z, r24
    37fc:	1b 96       	adiw	r26, 0x0b	; 11
    37fe:	ed 91       	ld	r30, X+
    3800:	fc 91       	ld	r31, X
    3802:	1c 97       	sbiw	r26, 0x0c	; 12
    3804:	80 81       	ld	r24, Z
    3806:	1d 96       	adiw	r26, 0x0d	; 13
    3808:	2c 91       	ld	r18, X
    380a:	1d 97       	sbiw	r26, 0x0d	; 13
    380c:	90 e0       	ldi	r25, 0x00	; 0
    380e:	02 c0       	rjmp	.+4      	; 0x3814 <i2cMasterReceive+0x44c>
    3810:	95 95       	asr	r25
    3812:	87 95       	ror	r24
    3814:	2a 95       	dec	r18
    3816:	e2 f7       	brpl	.-8      	; 0x3810 <i2cMasterReceive+0x448>
    3818:	80 ff       	sbrs	r24, 0
    381a:	f4 cf       	rjmp	.-24     	; 0x3804 <i2cMasterReceive+0x43c>
    381c:	17 96       	adiw	r26, 0x07	; 7
    381e:	ed 91       	ld	r30, X+
    3820:	fc 91       	ld	r31, X
    3822:	18 97       	sbiw	r26, 0x08	; 8
    3824:	20 81       	ld	r18, Z
    3826:	1d 96       	adiw	r26, 0x0d	; 13
    3828:	8c 91       	ld	r24, X
    382a:	1d 97       	sbiw	r26, 0x0d	; 13
    382c:	3b 01       	movw	r6, r22
    382e:	02 c0       	rjmp	.+4      	; 0x3834 <i2cMasterReceive+0x46c>
    3830:	66 0c       	add	r6, r6
    3832:	77 1c       	adc	r7, r7
    3834:	8a 95       	dec	r24
    3836:	e2 f7       	brpl	.-8      	; 0x3830 <i2cMasterReceive+0x468>
    3838:	26 29       	or	r18, r6
    383a:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    383c:	00 00       	nop
    383e:	00 00       	nop
    3840:	00 00       	nop
    3842:	00 00       	nop
    3844:	00 00       	nop
    3846:	00 00       	nop
    3848:	00 00       	nop
    384a:	00 00       	nop
    384c:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    384e:	19 96       	adiw	r26, 0x09	; 9
    3850:	ed 91       	ld	r30, X+
    3852:	fc 91       	ld	r31, X
    3854:	1a 97       	sbiw	r26, 0x0a	; 10
    3856:	20 81       	ld	r18, Z
    3858:	1d 96       	adiw	r26, 0x0d	; 13
    385a:	8c 91       	ld	r24, X
    385c:	1d 97       	sbiw	r26, 0x0d	; 13
    385e:	3b 01       	movw	r6, r22
    3860:	02 c0       	rjmp	.+4      	; 0x3866 <i2cMasterReceive+0x49e>
    3862:	66 0c       	add	r6, r6
    3864:	77 1c       	adc	r7, r7
    3866:	8a 95       	dec	r24
    3868:	e2 f7       	brpl	.-8      	; 0x3862 <i2cMasterReceive+0x49a>
    386a:	c3 01       	movw	r24, r6
    386c:	80 95       	com	r24
    386e:	82 23       	and	r24, r18
    3870:	80 83       	st	Z, r24
    3872:	41 50       	subi	r20, 0x01	; 1
    3874:	50 40       	sbci	r21, 0x00	; 0

uint8_t i2cPutbyte(I2C_DATA* i2c_bus,uint8_t b)
{
	int8_t i;

	for (i=7;i>=0;i--)
    3876:	2f ef       	ldi	r18, 0xFF	; 255
    3878:	4f 3f       	cpi	r20, 0xFF	; 255
    387a:	52 07       	cpc	r21, r18
    387c:	09 f0       	breq	.+2      	; 0x3880 <i2cMasterReceive+0x4b8>
    387e:	7e cf       	rjmp	.-260    	; 0x377c <i2cMasterReceive+0x3b4>
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
	}
	I2C_SDA_LO;					// leave SDA HI
    3880:	12 96       	adiw	r26, 0x02	; 2
    3882:	ed 91       	ld	r30, X+
    3884:	fc 91       	ld	r31, X
    3886:	13 97       	sbiw	r26, 0x03	; 3
    3888:	20 81       	ld	r18, Z
    388a:	c8 01       	movw	r24, r16
    388c:	16 96       	adiw	r26, 0x06	; 6
    388e:	0c 90       	ld	r0, X
    3890:	16 97       	sbiw	r26, 0x06	; 6
    3892:	02 c0       	rjmp	.+4      	; 0x3898 <i2cMasterReceive+0x4d0>
    3894:	88 0f       	add	r24, r24
    3896:	99 1f       	adc	r25, r25
    3898:	0a 94       	dec	r0
    389a:	e2 f7       	brpl	.-8      	; 0x3894 <i2cMasterReceive+0x4cc>
    389c:	80 95       	com	r24
    389e:	82 23       	and	r24, r18
    38a0:	80 83       	st	Z, r24
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)
    38a2:	ed 91       	ld	r30, X+
    38a4:	fc 91       	ld	r31, X
    38a6:	11 97       	sbiw	r26, 0x01	; 1
    38a8:	20 81       	ld	r18, Z
    38aa:	c8 01       	movw	r24, r16
    38ac:	16 96       	adiw	r26, 0x06	; 6
    38ae:	0c 90       	ld	r0, X
    38b0:	16 97       	sbiw	r26, 0x06	; 6
    38b2:	02 c0       	rjmp	.+4      	; 0x38b8 <i2cMasterReceive+0x4f0>
    38b4:	88 0f       	add	r24, r24
    38b6:	99 1f       	adc	r25, r25
    38b8:	0a 94       	dec	r0
    38ba:	e2 f7       	brpl	.-8      	; 0x38b4 <i2cMasterReceive+0x4ec>
    38bc:	80 95       	com	r24
    38be:	82 23       	and	r24, r18
    38c0:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    38c2:	00 00       	nop
    38c4:	00 00       	nop
    38c6:	00 00       	nop
    38c8:	00 00       	nop
    38ca:	00 00       	nop
    38cc:	00 00       	nop
    38ce:	00 00       	nop
    38d0:	00 00       	nop
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)

	clk_delay(8);

	I2C_SCL_HI;					// clock back up
    38d2:	19 96       	adiw	r26, 0x09	; 9
    38d4:	ed 91       	ld	r30, X+
    38d6:	fc 91       	ld	r31, X
    38d8:	1a 97       	sbiw	r26, 0x0a	; 10
    38da:	20 81       	ld	r18, Z
    38dc:	1d 96       	adiw	r26, 0x0d	; 13
    38de:	8c 91       	ld	r24, X
    38e0:	1d 97       	sbiw	r26, 0x0d	; 13
    38e2:	a8 01       	movw	r20, r16
    38e4:	02 c0       	rjmp	.+4      	; 0x38ea <i2cMasterReceive+0x522>
    38e6:	44 0f       	add	r20, r20
    38e8:	55 1f       	adc	r21, r21
    38ea:	8a 95       	dec	r24
    38ec:	e2 f7       	brpl	.-8      	; 0x38e6 <i2cMasterReceive+0x51e>
    38ee:	24 2b       	or	r18, r20
    38f0:	20 83       	st	Z, r18
    38f2:	17 96       	adiw	r26, 0x07	; 7
    38f4:	ed 91       	ld	r30, X+
    38f6:	fc 91       	ld	r31, X
    38f8:	18 97       	sbiw	r26, 0x08	; 8
    38fa:	20 81       	ld	r18, Z
    38fc:	1d 96       	adiw	r26, 0x0d	; 13
    38fe:	8c 91       	ld	r24, X
    3900:	1d 97       	sbiw	r26, 0x0d	; 13
    3902:	38 01       	movw	r6, r16
    3904:	02 c0       	rjmp	.+4      	; 0x390a <i2cMasterReceive+0x542>
    3906:	66 0c       	add	r6, r6
    3908:	77 1c       	adc	r7, r7
    390a:	8a 95       	dec	r24
    390c:	e2 f7       	brpl	.-8      	; 0x3906 <i2cMasterReceive+0x53e>
    390e:	c3 01       	movw	r24, r6
    3910:	80 95       	com	r24
    3912:	82 23       	and	r24, r18
    3914:	80 83       	st	Z, r24
    3916:	1b 96       	adiw	r26, 0x0b	; 11
    3918:	ed 91       	ld	r30, X+
    391a:	fc 91       	ld	r31, X
    391c:	1c 97       	sbiw	r26, 0x0c	; 12
    391e:	80 81       	ld	r24, Z
    3920:	1d 96       	adiw	r26, 0x0d	; 13
    3922:	2c 91       	ld	r18, X
    3924:	1d 97       	sbiw	r26, 0x0d	; 13
    3926:	90 e0       	ldi	r25, 0x00	; 0
    3928:	02 c0       	rjmp	.+4      	; 0x392e <i2cMasterReceive+0x566>
    392a:	95 95       	asr	r25
    392c:	87 95       	ror	r24
    392e:	2a 95       	dec	r18
    3930:	e2 f7       	brpl	.-8      	; 0x392a <i2cMasterReceive+0x562>
    3932:	80 ff       	sbrs	r24, 0
    3934:	f4 cf       	rjmp	.-24     	; 0x391e <i2cMasterReceive+0x556>
    3936:	17 96       	adiw	r26, 0x07	; 7
    3938:	ed 91       	ld	r30, X+
    393a:	fc 91       	ld	r31, X
    393c:	18 97       	sbiw	r26, 0x08	; 8
    393e:	20 81       	ld	r18, Z
    3940:	1d 96       	adiw	r26, 0x0d	; 13
    3942:	8c 91       	ld	r24, X
    3944:	1d 97       	sbiw	r26, 0x0d	; 13
    3946:	ab 01       	movw	r20, r22
    3948:	02 c0       	rjmp	.+4      	; 0x394e <i2cMasterReceive+0x586>
    394a:	44 0f       	add	r20, r20
    394c:	55 1f       	adc	r21, r21
    394e:	8a 95       	dec	r24
    3950:	e2 f7       	brpl	.-8      	; 0x394a <i2cMasterReceive+0x582>
    3952:	24 2b       	or	r18, r20
    3954:	20 83       	st	Z, r18
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit
    3956:	14 96       	adiw	r26, 0x04	; 4
    3958:	ed 91       	ld	r30, X+
    395a:	fc 91       	ld	r31, X
    395c:	15 97       	sbiw	r26, 0x05	; 5
    395e:	e0 81       	ld	r30, Z


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3960:	00 00       	nop
    3962:	00 00       	nop
    3964:	00 00       	nop
    3966:	00 00       	nop
    3968:	00 00       	nop
    396a:	00 00       	nop
    396c:	00 00       	nop
    396e:	00 00       	nop
    3970:	00 00       	nop

	I2C_SCL_HI;					// clock back up
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit

	HDEL;
	I2C_SCL_LO;					// not really ??
    3972:	19 96       	adiw	r26, 0x09	; 9
    3974:	ed 91       	ld	r30, X+
    3976:	fc 91       	ld	r31, X
    3978:	1a 97       	sbiw	r26, 0x0a	; 10
    397a:	20 81       	ld	r18, Z
    397c:	1d 96       	adiw	r26, 0x0d	; 13
    397e:	8c 91       	ld	r24, X
    3980:	1d 97       	sbiw	r26, 0x0d	; 13
    3982:	3b 01       	movw	r6, r22
    3984:	02 c0       	rjmp	.+4      	; 0x398a <i2cMasterReceive+0x5c2>
    3986:	66 0c       	add	r6, r6
    3988:	77 1c       	adc	r7, r7
    398a:	8a 95       	dec	r24
    398c:	e2 f7       	brpl	.-8      	; 0x3986 <i2cMasterReceive+0x5be>
    398e:	c3 01       	movw	r24, r6
    3990:	80 95       	com	r24
    3992:	82 23       	and	r24, r18
    3994:	80 83       	st	Z, r24
	I2C_SDA_OUT;		// change direction back to output
    3996:	ed 91       	ld	r30, X+
    3998:	fc 91       	ld	r31, X
    399a:	11 97       	sbiw	r26, 0x01	; 1
    399c:	20 81       	ld	r18, Z
    399e:	cb 01       	movw	r24, r22
    39a0:	16 96       	adiw	r26, 0x06	; 6
    39a2:	0c 90       	ld	r0, X
    39a4:	16 97       	sbiw	r26, 0x06	; 6
    39a6:	02 c0       	rjmp	.+4      	; 0x39ac <i2cMasterReceive+0x5e4>
    39a8:	88 0f       	add	r24, r24
    39aa:	99 1f       	adc	r25, r25
    39ac:	0a 94       	dec	r0
    39ae:	e2 f7       	brpl	.-8      	; 0x39a8 <i2cMasterReceive+0x5e0>
    39b0:	28 2b       	or	r18, r24
    39b2:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    39b4:	00 00       	nop
    39b6:	00 00       	nop
    39b8:	00 00       	nop
    39ba:	00 00       	nop
    39bc:	00 00       	nop
			I2C_SDA_LO;					// clear data line and
			I2C_STOP;					// send STOP transition
			return ret;
		}
	while (wr_len--)
			i2cPutbyte(i2c_bus,*wr_data++);
    39be:	08 94       	sec
    39c0:	c1 1c       	adc	r12, r1
    39c2:	d1 1c       	adc	r13, r1
    39c4:	ba 94       	dec	r11
			//not acknowledged
			I2C_SDA_LO;					// clear data line and
			I2C_STOP;					// send STOP transition
			return ret;
		}
	while (wr_len--)
    39c6:	09 f0       	breq	.+2      	; 0x39ca <i2cMasterReceive+0x602>
    39c8:	d3 ce       	rjmp	.-602    	; 0x3770 <i2cMasterReceive+0x3a8>


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    39ca:	00 00       	nop
    39cc:	00 00       	nop
    39ce:	00 00       	nop
    39d0:	00 00       	nop
    39d2:	00 00       	nop
    39d4:	00 00       	nop
    39d6:	00 00       	nop
    39d8:	00 00       	nop
    39da:	00 00       	nop
		}
	while (wr_len--)
			i2cPutbyte(i2c_bus,*wr_data++);

	HDEL;
	I2C_SCL_HI;      			// do a repeated START
    39dc:	19 96       	adiw	r26, 0x09	; 9
    39de:	ed 91       	ld	r30, X+
    39e0:	fc 91       	ld	r31, X
    39e2:	1a 97       	sbiw	r26, 0x0a	; 10
    39e4:	40 81       	ld	r20, Z
    39e6:	1d 96       	adiw	r26, 0x0d	; 13
    39e8:	2c 91       	ld	r18, X
    39ea:	1d 97       	sbiw	r26, 0x0d	; 13
    39ec:	81 e0       	ldi	r24, 0x01	; 1
    39ee:	90 e0       	ldi	r25, 0x00	; 0
    39f0:	8c 01       	movw	r16, r24
    39f2:	02 c0       	rjmp	.+4      	; 0x39f8 <i2cMasterReceive+0x630>
    39f4:	00 0f       	add	r16, r16
    39f6:	11 1f       	adc	r17, r17
    39f8:	2a 95       	dec	r18
    39fa:	e2 f7       	brpl	.-8      	; 0x39f4 <i2cMasterReceive+0x62c>
    39fc:	40 2b       	or	r20, r16
    39fe:	40 83       	st	Z, r20
    3a00:	17 96       	adiw	r26, 0x07	; 7
    3a02:	ed 91       	ld	r30, X+
    3a04:	fc 91       	ld	r31, X
    3a06:	18 97       	sbiw	r26, 0x08	; 8
    3a08:	30 81       	ld	r19, Z
    3a0a:	1d 96       	adiw	r26, 0x0d	; 13
    3a0c:	2c 91       	ld	r18, X
    3a0e:	1d 97       	sbiw	r26, 0x0d	; 13
    3a10:	02 c0       	rjmp	.+4      	; 0x3a16 <i2cMasterReceive+0x64e>
    3a12:	88 0f       	add	r24, r24
    3a14:	99 1f       	adc	r25, r25
    3a16:	2a 95       	dec	r18
    3a18:	e2 f7       	brpl	.-8      	; 0x3a12 <i2cMasterReceive+0x64a>
    3a1a:	80 95       	com	r24
    3a1c:	83 23       	and	r24, r19
    3a1e:	80 83       	st	Z, r24
    3a20:	1b 96       	adiw	r26, 0x0b	; 11
    3a22:	ed 91       	ld	r30, X+
    3a24:	fc 91       	ld	r31, X
    3a26:	1c 97       	sbiw	r26, 0x0c	; 12
    3a28:	80 81       	ld	r24, Z
    3a2a:	1d 96       	adiw	r26, 0x0d	; 13
    3a2c:	2c 91       	ld	r18, X
    3a2e:	1d 97       	sbiw	r26, 0x0d	; 13
    3a30:	90 e0       	ldi	r25, 0x00	; 0
    3a32:	02 c0       	rjmp	.+4      	; 0x3a38 <i2cMasterReceive+0x670>
    3a34:	95 95       	asr	r25
    3a36:	87 95       	ror	r24
    3a38:	2a 95       	dec	r18
    3a3a:	e2 f7       	brpl	.-8      	; 0x3a34 <i2cMasterReceive+0x66c>
    3a3c:	80 ff       	sbrs	r24, 0
    3a3e:	f4 cf       	rjmp	.-24     	; 0x3a28 <i2cMasterReceive+0x660>
    3a40:	17 96       	adiw	r26, 0x07	; 7
    3a42:	ed 91       	ld	r30, X+
    3a44:	fc 91       	ld	r31, X
    3a46:	18 97       	sbiw	r26, 0x08	; 8
    3a48:	40 81       	ld	r20, Z
    3a4a:	1d 96       	adiw	r26, 0x0d	; 13
    3a4c:	8c 91       	ld	r24, X
    3a4e:	1d 97       	sbiw	r26, 0x0d	; 13
    3a50:	21 e0       	ldi	r18, 0x01	; 1
    3a52:	30 e0       	ldi	r19, 0x00	; 0
    3a54:	b9 01       	movw	r22, r18
    3a56:	02 c0       	rjmp	.+4      	; 0x3a5c <i2cMasterReceive+0x694>
    3a58:	66 0f       	add	r22, r22
    3a5a:	77 1f       	adc	r23, r23
    3a5c:	8a 95       	dec	r24
    3a5e:	e2 f7       	brpl	.-8      	; 0x3a58 <i2cMasterReceive+0x690>
    3a60:	46 2b       	or	r20, r22
    3a62:	40 83       	st	Z, r20
	I2C_START;					// transition
    3a64:	19 96       	adiw	r26, 0x09	; 9
    3a66:	ed 91       	ld	r30, X+
    3a68:	fc 91       	ld	r31, X
    3a6a:	1a 97       	sbiw	r26, 0x0a	; 10
    3a6c:	40 81       	ld	r20, Z
    3a6e:	1d 96       	adiw	r26, 0x0d	; 13
    3a70:	8c 91       	ld	r24, X
    3a72:	1d 97       	sbiw	r26, 0x0d	; 13
    3a74:	39 01       	movw	r6, r18
    3a76:	02 c0       	rjmp	.+4      	; 0x3a7c <i2cMasterReceive+0x6b4>
    3a78:	66 0c       	add	r6, r6
    3a7a:	77 1c       	adc	r7, r7
    3a7c:	8a 95       	dec	r24
    3a7e:	e2 f7       	brpl	.-8      	; 0x3a78 <i2cMasterReceive+0x6b0>
    3a80:	46 29       	or	r20, r6
    3a82:	40 83       	st	Z, r20
    3a84:	17 96       	adiw	r26, 0x07	; 7
    3a86:	ed 91       	ld	r30, X+
    3a88:	fc 91       	ld	r31, X
    3a8a:	18 97       	sbiw	r26, 0x08	; 8
    3a8c:	90 81       	ld	r25, Z
    3a8e:	1d 96       	adiw	r26, 0x0d	; 13
    3a90:	8c 91       	ld	r24, X
    3a92:	1d 97       	sbiw	r26, 0x0d	; 13
    3a94:	02 c0       	rjmp	.+4      	; 0x3a9a <i2cMasterReceive+0x6d2>
    3a96:	22 0f       	add	r18, r18
    3a98:	33 1f       	adc	r19, r19
    3a9a:	8a 95       	dec	r24
    3a9c:	e2 f7       	brpl	.-8      	; 0x3a96 <i2cMasterReceive+0x6ce>
    3a9e:	20 95       	com	r18
    3aa0:	29 23       	and	r18, r25
    3aa2:	20 83       	st	Z, r18
    3aa4:	1b 96       	adiw	r26, 0x0b	; 11
    3aa6:	ed 91       	ld	r30, X+
    3aa8:	fc 91       	ld	r31, X
    3aaa:	1c 97       	sbiw	r26, 0x0c	; 12
    3aac:	80 81       	ld	r24, Z
    3aae:	1d 96       	adiw	r26, 0x0d	; 13
    3ab0:	2c 91       	ld	r18, X
    3ab2:	1d 97       	sbiw	r26, 0x0d	; 13
    3ab4:	90 e0       	ldi	r25, 0x00	; 0
    3ab6:	02 c0       	rjmp	.+4      	; 0x3abc <i2cMasterReceive+0x6f4>
    3ab8:	95 95       	asr	r25
    3aba:	87 95       	ror	r24
    3abc:	2a 95       	dec	r18
    3abe:	e2 f7       	brpl	.-8      	; 0x3ab8 <i2cMasterReceive+0x6f0>
    3ac0:	80 ff       	sbrs	r24, 0
    3ac2:	f4 cf       	rjmp	.-24     	; 0x3aac <i2cMasterReceive+0x6e4>
    3ac4:	17 96       	adiw	r26, 0x07	; 7
    3ac6:	ed 91       	ld	r30, X+
    3ac8:	fc 91       	ld	r31, X
    3aca:	18 97       	sbiw	r26, 0x08	; 8
    3acc:	20 81       	ld	r18, Z
    3ace:	1d 96       	adiw	r26, 0x0d	; 13
    3ad0:	8c 91       	ld	r24, X
    3ad2:	1d 97       	sbiw	r26, 0x0d	; 13
    3ad4:	41 e0       	ldi	r20, 0x01	; 1
    3ad6:	50 e0       	ldi	r21, 0x00	; 0
    3ad8:	8a 01       	movw	r16, r20
    3ada:	02 c0       	rjmp	.+4      	; 0x3ae0 <i2cMasterReceive+0x718>
    3adc:	00 0f       	add	r16, r16
    3ade:	11 1f       	adc	r17, r17
    3ae0:	8a 95       	dec	r24
    3ae2:	e2 f7       	brpl	.-8      	; 0x3adc <i2cMasterReceive+0x714>
    3ae4:	20 2b       	or	r18, r16
    3ae6:	20 83       	st	Z, r18
    3ae8:	12 96       	adiw	r26, 0x02	; 2
    3aea:	ed 91       	ld	r30, X+
    3aec:	fc 91       	ld	r31, X
    3aee:	13 97       	sbiw	r26, 0x03	; 3
    3af0:	20 81       	ld	r18, Z
    3af2:	ca 01       	movw	r24, r20
    3af4:	16 96       	adiw	r26, 0x06	; 6
    3af6:	0c 90       	ld	r0, X
    3af8:	16 97       	sbiw	r26, 0x06	; 6
    3afa:	02 c0       	rjmp	.+4      	; 0x3b00 <i2cMasterReceive+0x738>
    3afc:	88 0f       	add	r24, r24
    3afe:	99 1f       	adc	r25, r25
    3b00:	0a 94       	dec	r0
    3b02:	e2 f7       	brpl	.-8      	; 0x3afc <i2cMasterReceive+0x734>
    3b04:	28 2b       	or	r18, r24
    3b06:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3b08:	00 00       	nop
    3b0a:	00 00       	nop
    3b0c:	00 00       	nop
    3b0e:	00 00       	nop
    3b10:	00 00       	nop
	while (wr_len--)
			i2cPutbyte(i2c_bus,*wr_data++);

	HDEL;
	I2C_SCL_HI;      			// do a repeated START
	I2C_START;					// transition
    3b12:	12 96       	adiw	r26, 0x02	; 2
    3b14:	ed 91       	ld	r30, X+
    3b16:	fc 91       	ld	r31, X
    3b18:	13 97       	sbiw	r26, 0x03	; 3
    3b1a:	20 81       	ld	r18, Z
    3b1c:	ca 01       	movw	r24, r20
    3b1e:	16 96       	adiw	r26, 0x06	; 6
    3b20:	0c 90       	ld	r0, X
    3b22:	16 97       	sbiw	r26, 0x06	; 6
    3b24:	02 c0       	rjmp	.+4      	; 0x3b2a <i2cMasterReceive+0x762>
    3b26:	88 0f       	add	r24, r24
    3b28:	99 1f       	adc	r25, r25
    3b2a:	0a 94       	dec	r0
    3b2c:	e2 f7       	brpl	.-8      	; 0x3b26 <i2cMasterReceive+0x75e>
    3b2e:	80 95       	com	r24
    3b30:	82 23       	and	r24, r18
    3b32:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3b34:	00 00       	nop
    3b36:	00 00       	nop
    3b38:	00 00       	nop
    3b3a:	00 00       	nop
    3b3c:	00 00       	nop
	while (wr_len--)
			i2cPutbyte(i2c_bus,*wr_data++);

	HDEL;
	I2C_SCL_HI;      			// do a repeated START
	I2C_START;					// transition
    3b3e:	19 96       	adiw	r26, 0x09	; 9
    3b40:	ed 91       	ld	r30, X+
    3b42:	fc 91       	ld	r31, X
    3b44:	1a 97       	sbiw	r26, 0x0a	; 10
    3b46:	90 81       	ld	r25, Z
    3b48:	1d 96       	adiw	r26, 0x0d	; 13
    3b4a:	8c 91       	ld	r24, X
    3b4c:	1d 97       	sbiw	r26, 0x0d	; 13
    3b4e:	02 c0       	rjmp	.+4      	; 0x3b54 <i2cMasterReceive+0x78c>
    3b50:	44 0f       	add	r20, r20
    3b52:	55 1f       	adc	r21, r21
    3b54:	8a 95       	dec	r24
    3b56:	e2 f7       	brpl	.-8      	; 0x3b50 <i2cMasterReceive+0x788>
    3b58:	40 95       	com	r20
    3b5a:	49 23       	and	r20, r25
    3b5c:	40 83       	st	Z, r20
    3b5e:	11 e0       	ldi	r17, 0x01	; 1
    3b60:	91 2a       	or	r9, r17
    3b62:	c9 2c       	mov	r12, r9
    3b64:	dd 24       	eor	r13, r13
    3b66:	47 e0       	ldi	r20, 0x07	; 7
    3b68:	50 e0       	ldi	r21, 0x00	; 0
		{
			I2C_SDA_HI;
		}
		else
		{
			I2C_SDA_LO;			// address bit
    3b6a:	c1 e0       	ldi	r28, 0x01	; 1
    3b6c:	d0 e0       	ldi	r29, 0x00	; 0
{
	int8_t i;

	for (i=7;i>=0;i--)
	{
		if ( ((b) & (1<<i)) )
    3b6e:	c6 01       	movw	r24, r12
    3b70:	04 2e       	mov	r0, r20
    3b72:	02 c0       	rjmp	.+4      	; 0x3b78 <i2cMasterReceive+0x7b0>
    3b74:	95 95       	asr	r25
    3b76:	87 95       	ror	r24
    3b78:	0a 94       	dec	r0
    3b7a:	e2 f7       	brpl	.-8      	; 0x3b74 <i2cMasterReceive+0x7ac>
    3b7c:	80 ff       	sbrs	r24, 0
    3b7e:	0d c3       	rjmp	.+1562   	; 0x419a <i2cMasterReceive+0xdd2>
		{
			I2C_SDA_HI;
    3b80:	12 96       	adiw	r26, 0x02	; 2
    3b82:	ed 91       	ld	r30, X+
    3b84:	fc 91       	ld	r31, X
    3b86:	13 97       	sbiw	r26, 0x03	; 3
    3b88:	20 81       	ld	r18, Z
    3b8a:	ce 01       	movw	r24, r28
    3b8c:	16 96       	adiw	r26, 0x06	; 6
    3b8e:	0c 90       	ld	r0, X
    3b90:	16 97       	sbiw	r26, 0x06	; 6
    3b92:	02 c0       	rjmp	.+4      	; 0x3b98 <i2cMasterReceive+0x7d0>
    3b94:	88 0f       	add	r24, r24
    3b96:	99 1f       	adc	r25, r25
    3b98:	0a 94       	dec	r0
    3b9a:	e2 f7       	brpl	.-8      	; 0x3b94 <i2cMasterReceive+0x7cc>
    3b9c:	28 2b       	or	r18, r24
    3b9e:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3ba0:	00 00       	nop
    3ba2:	00 00       	nop
    3ba4:	00 00       	nop
    3ba6:	00 00       	nop
    3ba8:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    3baa:	19 96       	adiw	r26, 0x09	; 9
    3bac:	ed 91       	ld	r30, X+
    3bae:	fc 91       	ld	r31, X
    3bb0:	1a 97       	sbiw	r26, 0x0a	; 10
    3bb2:	20 81       	ld	r18, Z
    3bb4:	1d 96       	adiw	r26, 0x0d	; 13
    3bb6:	8c 91       	ld	r24, X
    3bb8:	1d 97       	sbiw	r26, 0x0d	; 13
    3bba:	be 01       	movw	r22, r28
    3bbc:	02 c0       	rjmp	.+4      	; 0x3bc2 <i2cMasterReceive+0x7fa>
    3bbe:	66 0f       	add	r22, r22
    3bc0:	77 1f       	adc	r23, r23
    3bc2:	8a 95       	dec	r24
    3bc4:	e2 f7       	brpl	.-8      	; 0x3bbe <i2cMasterReceive+0x7f6>
    3bc6:	26 2b       	or	r18, r22
    3bc8:	20 83       	st	Z, r18
    3bca:	17 96       	adiw	r26, 0x07	; 7
    3bcc:	ed 91       	ld	r30, X+
    3bce:	fc 91       	ld	r31, X
    3bd0:	18 97       	sbiw	r26, 0x08	; 8
    3bd2:	20 81       	ld	r18, Z
    3bd4:	1d 96       	adiw	r26, 0x0d	; 13
    3bd6:	8c 91       	ld	r24, X
    3bd8:	1d 97       	sbiw	r26, 0x0d	; 13
    3bda:	3e 01       	movw	r6, r28
    3bdc:	02 c0       	rjmp	.+4      	; 0x3be2 <i2cMasterReceive+0x81a>
    3bde:	66 0c       	add	r6, r6
    3be0:	77 1c       	adc	r7, r7
    3be2:	8a 95       	dec	r24
    3be4:	e2 f7       	brpl	.-8      	; 0x3bde <i2cMasterReceive+0x816>
    3be6:	c3 01       	movw	r24, r6
    3be8:	80 95       	com	r24
    3bea:	82 23       	and	r24, r18
    3bec:	80 83       	st	Z, r24
    3bee:	1b 96       	adiw	r26, 0x0b	; 11
    3bf0:	ed 91       	ld	r30, X+
    3bf2:	fc 91       	ld	r31, X
    3bf4:	1c 97       	sbiw	r26, 0x0c	; 12
    3bf6:	80 81       	ld	r24, Z
    3bf8:	1d 96       	adiw	r26, 0x0d	; 13
    3bfa:	2c 91       	ld	r18, X
    3bfc:	1d 97       	sbiw	r26, 0x0d	; 13
    3bfe:	90 e0       	ldi	r25, 0x00	; 0
    3c00:	02 c0       	rjmp	.+4      	; 0x3c06 <i2cMasterReceive+0x83e>
    3c02:	95 95       	asr	r25
    3c04:	87 95       	ror	r24
    3c06:	2a 95       	dec	r18
    3c08:	e2 f7       	brpl	.-8      	; 0x3c02 <i2cMasterReceive+0x83a>
    3c0a:	80 ff       	sbrs	r24, 0
    3c0c:	f4 cf       	rjmp	.-24     	; 0x3bf6 <i2cMasterReceive+0x82e>
    3c0e:	17 96       	adiw	r26, 0x07	; 7
    3c10:	ed 91       	ld	r30, X+
    3c12:	fc 91       	ld	r31, X
    3c14:	18 97       	sbiw	r26, 0x08	; 8
    3c16:	20 81       	ld	r18, Z
    3c18:	1d 96       	adiw	r26, 0x0d	; 13
    3c1a:	8c 91       	ld	r24, X
    3c1c:	1d 97       	sbiw	r26, 0x0d	; 13
    3c1e:	61 e0       	ldi	r22, 0x01	; 1
    3c20:	70 e0       	ldi	r23, 0x00	; 0
    3c22:	8e 01       	movw	r16, r28
    3c24:	02 c0       	rjmp	.+4      	; 0x3c2a <i2cMasterReceive+0x862>
    3c26:	00 0f       	add	r16, r16
    3c28:	11 1f       	adc	r17, r17
    3c2a:	8a 95       	dec	r24
    3c2c:	e2 f7       	brpl	.-8      	; 0x3c26 <i2cMasterReceive+0x85e>
    3c2e:	20 2b       	or	r18, r16
    3c30:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3c32:	00 00       	nop
    3c34:	00 00       	nop
    3c36:	00 00       	nop
    3c38:	00 00       	nop
    3c3a:	00 00       	nop
    3c3c:	00 00       	nop
    3c3e:	00 00       	nop
    3c40:	00 00       	nop
    3c42:	00 00       	nop
		else
		{
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
    3c44:	19 96       	adiw	r26, 0x09	; 9
    3c46:	ed 91       	ld	r30, X+
    3c48:	fc 91       	ld	r31, X
    3c4a:	1a 97       	sbiw	r26, 0x0a	; 10
    3c4c:	20 81       	ld	r18, Z
    3c4e:	1d 96       	adiw	r26, 0x0d	; 13
    3c50:	8c 91       	ld	r24, X
    3c52:	1d 97       	sbiw	r26, 0x0d	; 13
    3c54:	3e 01       	movw	r6, r28
    3c56:	02 c0       	rjmp	.+4      	; 0x3c5c <i2cMasterReceive+0x894>
    3c58:	66 0c       	add	r6, r6
    3c5a:	77 1c       	adc	r7, r7
    3c5c:	8a 95       	dec	r24
    3c5e:	e2 f7       	brpl	.-8      	; 0x3c58 <i2cMasterReceive+0x890>
    3c60:	c3 01       	movw	r24, r6
    3c62:	80 95       	com	r24
    3c64:	82 23       	and	r24, r18
    3c66:	80 83       	st	Z, r24
    3c68:	41 50       	subi	r20, 0x01	; 1
    3c6a:	50 40       	sbci	r21, 0x00	; 0

uint8_t i2cPutbyte(I2C_DATA* i2c_bus,uint8_t b)
{
	int8_t i;

	for (i=7;i>=0;i--)
    3c6c:	0f ef       	ldi	r16, 0xFF	; 255
    3c6e:	4f 3f       	cpi	r20, 0xFF	; 255
    3c70:	50 07       	cpc	r21, r16
    3c72:	09 f0       	breq	.+2      	; 0x3c76 <i2cMasterReceive+0x8ae>
    3c74:	7c cf       	rjmp	.-264    	; 0x3b6e <i2cMasterReceive+0x7a6>
			I2C_SDA_LO;			// address bit
		}

		I2C_SCL_TOGGLE;		// clock HI, delay, then LO
	}
	I2C_SDA_LO;					// leave SDA HI
    3c76:	12 96       	adiw	r26, 0x02	; 2
    3c78:	ed 91       	ld	r30, X+
    3c7a:	fc 91       	ld	r31, X
    3c7c:	13 97       	sbiw	r26, 0x03	; 3
    3c7e:	20 81       	ld	r18, Z
    3c80:	cb 01       	movw	r24, r22
    3c82:	16 96       	adiw	r26, 0x06	; 6
    3c84:	0c 90       	ld	r0, X
    3c86:	16 97       	sbiw	r26, 0x06	; 6
    3c88:	02 c0       	rjmp	.+4      	; 0x3c8e <i2cMasterReceive+0x8c6>
    3c8a:	88 0f       	add	r24, r24
    3c8c:	99 1f       	adc	r25, r25
    3c8e:	0a 94       	dec	r0
    3c90:	e2 f7       	brpl	.-8      	; 0x3c8a <i2cMasterReceive+0x8c2>
    3c92:	80 95       	com	r24
    3c94:	82 23       	and	r24, r18
    3c96:	80 83       	st	Z, r24
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)
    3c98:	ed 91       	ld	r30, X+
    3c9a:	fc 91       	ld	r31, X
    3c9c:	11 97       	sbiw	r26, 0x01	; 1
    3c9e:	20 81       	ld	r18, Z
    3ca0:	cb 01       	movw	r24, r22
    3ca2:	16 96       	adiw	r26, 0x06	; 6
    3ca4:	0c 90       	ld	r0, X
    3ca6:	16 97       	sbiw	r26, 0x06	; 6
    3ca8:	02 c0       	rjmp	.+4      	; 0x3cae <i2cMasterReceive+0x8e6>
    3caa:	88 0f       	add	r24, r24
    3cac:	99 1f       	adc	r25, r25
    3cae:	0a 94       	dec	r0
    3cb0:	e2 f7       	brpl	.-8      	; 0x3caa <i2cMasterReceive+0x8e2>
    3cb2:	80 95       	com	r24
    3cb4:	82 23       	and	r24, r18
    3cb6:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3cb8:	00 00       	nop
    3cba:	00 00       	nop
    3cbc:	00 00       	nop
    3cbe:	00 00       	nop
    3cc0:	00 00       	nop
    3cc2:	00 00       	nop
    3cc4:	00 00       	nop
    3cc6:	00 00       	nop
	//Get Ack from slave
	I2C_SDA_IN;			// change direction to input on SDA line (may not be needed)

	clk_delay(8);

	I2C_SCL_HI;					// clock back up
    3cc8:	19 96       	adiw	r26, 0x09	; 9
    3cca:	ed 91       	ld	r30, X+
    3ccc:	fc 91       	ld	r31, X
    3cce:	1a 97       	sbiw	r26, 0x0a	; 10
    3cd0:	20 81       	ld	r18, Z
    3cd2:	1d 96       	adiw	r26, 0x0d	; 13
    3cd4:	8c 91       	ld	r24, X
    3cd6:	1d 97       	sbiw	r26, 0x0d	; 13
    3cd8:	ab 01       	movw	r20, r22
    3cda:	02 c0       	rjmp	.+4      	; 0x3ce0 <i2cMasterReceive+0x918>
    3cdc:	44 0f       	add	r20, r20
    3cde:	55 1f       	adc	r21, r21
    3ce0:	8a 95       	dec	r24
    3ce2:	e2 f7       	brpl	.-8      	; 0x3cdc <i2cMasterReceive+0x914>
    3ce4:	24 2b       	or	r18, r20
    3ce6:	20 83       	st	Z, r18
    3ce8:	17 96       	adiw	r26, 0x07	; 7
    3cea:	ed 91       	ld	r30, X+
    3cec:	fc 91       	ld	r31, X
    3cee:	18 97       	sbiw	r26, 0x08	; 8
    3cf0:	90 81       	ld	r25, Z
    3cf2:	1d 96       	adiw	r26, 0x0d	; 13
    3cf4:	8c 91       	ld	r24, X
    3cf6:	1d 97       	sbiw	r26, 0x0d	; 13
    3cf8:	02 c0       	rjmp	.+4      	; 0x3cfe <i2cMasterReceive+0x936>
    3cfa:	66 0f       	add	r22, r22
    3cfc:	77 1f       	adc	r23, r23
    3cfe:	8a 95       	dec	r24
    3d00:	e2 f7       	brpl	.-8      	; 0x3cfa <i2cMasterReceive+0x932>
    3d02:	86 2f       	mov	r24, r22
    3d04:	80 95       	com	r24
    3d06:	89 23       	and	r24, r25
    3d08:	80 83       	st	Z, r24
    3d0a:	1b 96       	adiw	r26, 0x0b	; 11
    3d0c:	ed 91       	ld	r30, X+
    3d0e:	fc 91       	ld	r31, X
    3d10:	1c 97       	sbiw	r26, 0x0c	; 12
    3d12:	80 81       	ld	r24, Z
    3d14:	1d 96       	adiw	r26, 0x0d	; 13
    3d16:	2c 91       	ld	r18, X
    3d18:	1d 97       	sbiw	r26, 0x0d	; 13
    3d1a:	90 e0       	ldi	r25, 0x00	; 0
    3d1c:	02 c0       	rjmp	.+4      	; 0x3d22 <i2cMasterReceive+0x95a>
    3d1e:	95 95       	asr	r25
    3d20:	87 95       	ror	r24
    3d22:	2a 95       	dec	r18
    3d24:	e2 f7       	brpl	.-8      	; 0x3d1e <i2cMasterReceive+0x956>
    3d26:	80 ff       	sbrs	r24, 0
    3d28:	f4 cf       	rjmp	.-24     	; 0x3d12 <i2cMasterReceive+0x94a>
    3d2a:	17 96       	adiw	r26, 0x07	; 7
    3d2c:	ed 91       	ld	r30, X+
    3d2e:	fc 91       	ld	r31, X
    3d30:	18 97       	sbiw	r26, 0x08	; 8
    3d32:	20 81       	ld	r18, Z
    3d34:	1d 96       	adiw	r26, 0x0d	; 13
    3d36:	8c 91       	ld	r24, X
    3d38:	1d 97       	sbiw	r26, 0x0d	; 13
    3d3a:	41 e0       	ldi	r20, 0x01	; 1
    3d3c:	50 e0       	ldi	r21, 0x00	; 0
    3d3e:	ba 01       	movw	r22, r20
    3d40:	02 c0       	rjmp	.+4      	; 0x3d46 <i2cMasterReceive+0x97e>
    3d42:	66 0f       	add	r22, r22
    3d44:	77 1f       	adc	r23, r23
    3d46:	8a 95       	dec	r24
    3d48:	e2 f7       	brpl	.-8      	; 0x3d42 <i2cMasterReceive+0x97a>
    3d4a:	26 2b       	or	r18, r22
    3d4c:	20 83       	st	Z, r18
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit
    3d4e:	14 96       	adiw	r26, 0x04	; 4
    3d50:	ed 91       	ld	r30, X+
    3d52:	fc 91       	ld	r31, X
    3d54:	15 97       	sbiw	r26, 0x05	; 5
    3d56:	e0 81       	ld	r30, Z


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3d58:	00 00       	nop
    3d5a:	00 00       	nop
    3d5c:	00 00       	nop
    3d5e:	00 00       	nop
    3d60:	00 00       	nop
    3d62:	00 00       	nop
    3d64:	00 00       	nop
    3d66:	00 00       	nop
    3d68:	00 00       	nop

	I2C_SCL_HI;					// clock back up
  	b = (*i2c_bus->pins.sda_pin) & (1<<i2c_bus->pins.sda);	// get the ACK bit

	HDEL;
	I2C_SCL_LO;					// not really ??
    3d6a:	19 96       	adiw	r26, 0x09	; 9
    3d6c:	ed 91       	ld	r30, X+
    3d6e:	fc 91       	ld	r31, X
    3d70:	1a 97       	sbiw	r26, 0x0a	; 10
    3d72:	20 81       	ld	r18, Z
    3d74:	1d 96       	adiw	r26, 0x0d	; 13
    3d76:	8c 91       	ld	r24, X
    3d78:	1d 97       	sbiw	r26, 0x0d	; 13
    3d7a:	3a 01       	movw	r6, r20
    3d7c:	02 c0       	rjmp	.+4      	; 0x3d82 <i2cMasterReceive+0x9ba>
    3d7e:	66 0c       	add	r6, r6
    3d80:	77 1c       	adc	r7, r7
    3d82:	8a 95       	dec	r24
    3d84:	e2 f7       	brpl	.-8      	; 0x3d7e <i2cMasterReceive+0x9b6>
    3d86:	c3 01       	movw	r24, r6
    3d88:	80 95       	com	r24
    3d8a:	82 23       	and	r24, r18
    3d8c:	80 83       	st	Z, r24
	I2C_SDA_OUT;		// change direction back to output
    3d8e:	ed 91       	ld	r30, X+
    3d90:	fc 91       	ld	r31, X
    3d92:	11 97       	sbiw	r26, 0x01	; 1
    3d94:	80 81       	ld	r24, Z
    3d96:	16 96       	adiw	r26, 0x06	; 6
    3d98:	0c 90       	ld	r0, X
    3d9a:	16 97       	sbiw	r26, 0x06	; 6
    3d9c:	02 c0       	rjmp	.+4      	; 0x3da2 <i2cMasterReceive+0x9da>
    3d9e:	44 0f       	add	r20, r20
    3da0:	55 1f       	adc	r21, r21
    3da2:	0a 94       	dec	r0
    3da4:	e2 f7       	brpl	.-8      	; 0x3d9e <i2cMasterReceive+0x9d6>
    3da6:	84 2b       	or	r24, r20
    3da8:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3daa:	00 00       	nop
    3dac:	00 00       	nop
    3dae:	00 00       	nop
    3db0:	00 00       	nop
    3db2:	00 00       	nop
	I2C_START;					// transition

	i2cPutbyte(i2c_bus,slave_addr | READ);	// resend DEVICE, with READ bit set

	// receive data bytes
	while (j--)
    3db4:	88 20       	and	r8, r8
    3db6:	09 f4       	brne	.+2      	; 0x3dba <i2cMasterReceive+0x9f2>
    3db8:	6e c1       	rjmp	.+732    	; 0x4096 <i2cMasterReceive+0xcce>
    3dba:	e7 01       	movw	r28, r14
    3dbc:	88 2d       	mov	r24, r8
    3dbe:	90 e0       	ldi	r25, 0x00	; 0
uint8_t i2cGetbyte(I2C_DATA* i2c_bus,uint8_t last)
{
	int8_t i;
	int8_t c,b = 0;

	I2C_SDA_HI;		// make sure pullups are ativated
    3dc0:	41 e0       	ldi	r20, 0x01	; 1
    3dc2:	50 e0       	ldi	r21, 0x00	; 0
	I2C_SDA_IN;		// change direction to input on SDA line (may not be needed)

	for(i=7;i>=0;i--)
	{
		HDEL;
		I2C_SCL_HI;				// clock HI
    3dc4:	01 e0       	ldi	r16, 0x01	; 1
    3dc6:	10 e0       	ldi	r17, 0x00	; 0
    	I2C_SCL_LO;				// clock LO
	}

	I2C_SDA_OUT;		// change direction to output on SDA line

	if (last)
    3dc8:	e8 0e       	add	r14, r24
    3dca:	f9 1e       	adc	r15, r25
    3dcc:	08 94       	sec
    3dce:	e1 08       	sbc	r14, r1
    3dd0:	f1 08       	sbc	r15, r1
	I2C_START;					// transition

	i2cPutbyte(i2c_bus,slave_addr | READ);	// resend DEVICE, with READ bit set

	// receive data bytes
	while (j--)
    3dd2:	6c 01       	movw	r12, r24
    3dd4:	08 94       	sec
    3dd6:	c1 08       	sbc	r12, r1
    3dd8:	d1 08       	sbc	r13, r1
    3dda:	cc 0e       	add	r12, r28
    3ddc:	dd 1e       	adc	r13, r29
uint8_t i2cGetbyte(I2C_DATA* i2c_bus,uint8_t last)
{
	int8_t i;
	int8_t c,b = 0;

	I2C_SDA_HI;		// make sure pullups are ativated
    3dde:	12 96       	adiw	r26, 0x02	; 2
    3de0:	ed 91       	ld	r30, X+
    3de2:	fc 91       	ld	r31, X
    3de4:	13 97       	sbiw	r26, 0x03	; 3
    3de6:	20 81       	ld	r18, Z
    3de8:	ca 01       	movw	r24, r20
    3dea:	16 96       	adiw	r26, 0x06	; 6
    3dec:	0c 90       	ld	r0, X
    3dee:	16 97       	sbiw	r26, 0x06	; 6
    3df0:	02 c0       	rjmp	.+4      	; 0x3df6 <i2cMasterReceive+0xa2e>
    3df2:	88 0f       	add	r24, r24
    3df4:	99 1f       	adc	r25, r25
    3df6:	0a 94       	dec	r0
    3df8:	e2 f7       	brpl	.-8      	; 0x3df2 <i2cMasterReceive+0xa2a>
    3dfa:	28 2b       	or	r18, r24
    3dfc:	20 83       	st	Z, r18
	I2C_SDA_IN;		// change direction to input on SDA line (may not be needed)
    3dfe:	ed 91       	ld	r30, X+
    3e00:	fc 91       	ld	r31, X
    3e02:	11 97       	sbiw	r26, 0x01	; 1
    3e04:	20 81       	ld	r18, Z
    3e06:	ca 01       	movw	r24, r20
    3e08:	16 96       	adiw	r26, 0x06	; 6
    3e0a:	0c 90       	ld	r0, X
    3e0c:	16 97       	sbiw	r26, 0x06	; 6
    3e0e:	02 c0       	rjmp	.+4      	; 0x3e14 <i2cMasterReceive+0xa4c>
    3e10:	88 0f       	add	r24, r24
    3e12:	99 1f       	adc	r25, r25
    3e14:	0a 94       	dec	r0
    3e16:	e2 f7       	brpl	.-8      	; 0x3e10 <i2cMasterReceive+0xa48>
    3e18:	80 95       	com	r24
    3e1a:	82 23       	and	r24, r18
    3e1c:	80 83       	st	Z, r24
    3e1e:	60 e0       	ldi	r22, 0x00	; 0
    3e20:	37 e0       	ldi	r19, 0x07	; 7


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3e22:	00 00       	nop
    3e24:	00 00       	nop
    3e26:	00 00       	nop
    3e28:	00 00       	nop
    3e2a:	00 00       	nop
    3e2c:	00 00       	nop
    3e2e:	00 00       	nop
    3e30:	00 00       	nop
    3e32:	00 00       	nop
	I2C_SDA_IN;		// change direction to input on SDA line (may not be needed)

	for(i=7;i>=0;i--)
	{
		HDEL;
		I2C_SCL_HI;				// clock HI
    3e34:	19 96       	adiw	r26, 0x09	; 9
    3e36:	ed 91       	ld	r30, X+
    3e38:	fc 91       	ld	r31, X
    3e3a:	1a 97       	sbiw	r26, 0x0a	; 10
    3e3c:	20 81       	ld	r18, Z
    3e3e:	1d 96       	adiw	r26, 0x0d	; 13
    3e40:	8c 91       	ld	r24, X
    3e42:	1d 97       	sbiw	r26, 0x0d	; 13
    3e44:	4a 01       	movw	r8, r20
    3e46:	02 c0       	rjmp	.+4      	; 0x3e4c <i2cMasterReceive+0xa84>
    3e48:	88 0c       	add	r8, r8
    3e4a:	99 1c       	adc	r9, r9
    3e4c:	8a 95       	dec	r24
    3e4e:	e2 f7       	brpl	.-8      	; 0x3e48 <i2cMasterReceive+0xa80>
    3e50:	28 29       	or	r18, r8
    3e52:	20 83       	st	Z, r18
    3e54:	17 96       	adiw	r26, 0x07	; 7
    3e56:	ed 91       	ld	r30, X+
    3e58:	fc 91       	ld	r31, X
    3e5a:	18 97       	sbiw	r26, 0x08	; 8
    3e5c:	20 81       	ld	r18, Z
    3e5e:	1d 96       	adiw	r26, 0x0d	; 13
    3e60:	8c 91       	ld	r24, X
    3e62:	1d 97       	sbiw	r26, 0x0d	; 13
    3e64:	3a 01       	movw	r6, r20
    3e66:	02 c0       	rjmp	.+4      	; 0x3e6c <i2cMasterReceive+0xaa4>
    3e68:	66 0c       	add	r6, r6
    3e6a:	77 1c       	adc	r7, r7
    3e6c:	8a 95       	dec	r24
    3e6e:	e2 f7       	brpl	.-8      	; 0x3e68 <i2cMasterReceive+0xaa0>
    3e70:	c3 01       	movw	r24, r6
    3e72:	80 95       	com	r24
    3e74:	82 23       	and	r24, r18
    3e76:	80 83       	st	Z, r24
    3e78:	1b 96       	adiw	r26, 0x0b	; 11
    3e7a:	ed 91       	ld	r30, X+
    3e7c:	fc 91       	ld	r31, X
    3e7e:	1c 97       	sbiw	r26, 0x0c	; 12
    3e80:	80 81       	ld	r24, Z
    3e82:	1d 96       	adiw	r26, 0x0d	; 13
    3e84:	2c 91       	ld	r18, X
    3e86:	1d 97       	sbiw	r26, 0x0d	; 13
    3e88:	90 e0       	ldi	r25, 0x00	; 0
    3e8a:	02 c0       	rjmp	.+4      	; 0x3e90 <i2cMasterReceive+0xac8>
    3e8c:	95 95       	asr	r25
    3e8e:	87 95       	ror	r24
    3e90:	2a 95       	dec	r18
    3e92:	e2 f7       	brpl	.-8      	; 0x3e8c <i2cMasterReceive+0xac4>
    3e94:	80 ff       	sbrs	r24, 0
    3e96:	f4 cf       	rjmp	.-24     	; 0x3e80 <i2cMasterReceive+0xab8>
    3e98:	17 96       	adiw	r26, 0x07	; 7
    3e9a:	ed 91       	ld	r30, X+
    3e9c:	fc 91       	ld	r31, X
    3e9e:	18 97       	sbiw	r26, 0x08	; 8
    3ea0:	20 81       	ld	r18, Z
    3ea2:	1d 96       	adiw	r26, 0x0d	; 13
    3ea4:	8c 91       	ld	r24, X
    3ea6:	1d 97       	sbiw	r26, 0x0d	; 13
    3ea8:	4a 01       	movw	r8, r20
    3eaa:	02 c0       	rjmp	.+4      	; 0x3eb0 <i2cMasterReceive+0xae8>
    3eac:	88 0c       	add	r8, r8
    3eae:	99 1c       	adc	r9, r9
    3eb0:	8a 95       	dec	r24
    3eb2:	e2 f7       	brpl	.-8      	; 0x3eac <i2cMasterReceive+0xae4>
    3eb4:	28 29       	or	r18, r8
    3eb6:	20 83       	st	Z, r18
	  	c = (*i2c_bus->pins.sda_pin) & (_BV(i2c_bus->pins.sda));
    3eb8:	14 96       	adiw	r26, 0x04	; 4
    3eba:	ed 91       	ld	r30, X+
    3ebc:	fc 91       	ld	r31, X
    3ebe:	15 97       	sbiw	r26, 0x05	; 5
    3ec0:	20 81       	ld	r18, Z
		b <<= 1;
    3ec2:	66 0f       	add	r22, r22
		if(c) b |= 1;
    3ec4:	ca 01       	movw	r24, r20
    3ec6:	16 96       	adiw	r26, 0x06	; 6
    3ec8:	0c 90       	ld	r0, X
    3eca:	16 97       	sbiw	r26, 0x06	; 6
    3ecc:	02 c0       	rjmp	.+4      	; 0x3ed2 <i2cMasterReceive+0xb0a>
    3ece:	88 0f       	add	r24, r24
    3ed0:	99 1f       	adc	r25, r25
    3ed2:	0a 94       	dec	r0
    3ed4:	e2 f7       	brpl	.-8      	; 0x3ece <i2cMasterReceive+0xb06>
    3ed6:	28 23       	and	r18, r24
    3ed8:	09 f0       	breq	.+2      	; 0x3edc <i2cMasterReceive+0xb14>
    3eda:	61 60       	ori	r22, 0x01	; 1


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3edc:	00 00       	nop
    3ede:	00 00       	nop
    3ee0:	00 00       	nop
    3ee2:	00 00       	nop
    3ee4:	00 00       	nop
    3ee6:	00 00       	nop
    3ee8:	00 00       	nop
    3eea:	00 00       	nop
    3eec:	00 00       	nop
		I2C_SCL_HI;				// clock HI
	  	c = (*i2c_bus->pins.sda_pin) & (_BV(i2c_bus->pins.sda));
		b <<= 1;
		if(c) b |= 1;
		HDEL;
    	I2C_SCL_LO;				// clock LO
    3eee:	19 96       	adiw	r26, 0x09	; 9
    3ef0:	ed 91       	ld	r30, X+
    3ef2:	fc 91       	ld	r31, X
    3ef4:	1a 97       	sbiw	r26, 0x0a	; 10
    3ef6:	20 81       	ld	r18, Z
    3ef8:	1d 96       	adiw	r26, 0x0d	; 13
    3efa:	8c 91       	ld	r24, X
    3efc:	1d 97       	sbiw	r26, 0x0d	; 13
    3efe:	3a 01       	movw	r6, r20
    3f00:	02 c0       	rjmp	.+4      	; 0x3f06 <i2cMasterReceive+0xb3e>
    3f02:	66 0c       	add	r6, r6
    3f04:	77 1c       	adc	r7, r7
    3f06:	8a 95       	dec	r24
    3f08:	e2 f7       	brpl	.-8      	; 0x3f02 <i2cMasterReceive+0xb3a>
    3f0a:	c3 01       	movw	r24, r6
    3f0c:	80 95       	com	r24
    3f0e:	82 23       	and	r24, r18
    3f10:	80 83       	st	Z, r24
    3f12:	31 50       	subi	r19, 0x01	; 1
    3f14:	08 f0       	brcs	.+2      	; 0x3f18 <i2cMasterReceive+0xb50>
    3f16:	85 cf       	rjmp	.-246    	; 0x3e22 <i2cMasterReceive+0xa5a>
	}

	I2C_SDA_OUT;		// change direction to output on SDA line
    3f18:	ed 91       	ld	r30, X+
    3f1a:	fc 91       	ld	r31, X
    3f1c:	11 97       	sbiw	r26, 0x01	; 1
    3f1e:	20 81       	ld	r18, Z
    3f20:	c8 01       	movw	r24, r16
    3f22:	16 96       	adiw	r26, 0x06	; 6
    3f24:	0c 90       	ld	r0, X
    3f26:	16 97       	sbiw	r26, 0x06	; 6
    3f28:	02 c0       	rjmp	.+4      	; 0x3f2e <i2cMasterReceive+0xb66>
    3f2a:	88 0f       	add	r24, r24
    3f2c:	99 1f       	adc	r25, r25
    3f2e:	0a 94       	dec	r0
    3f30:	e2 f7       	brpl	.-8      	; 0x3f2a <i2cMasterReceive+0xb62>
    3f32:	28 2b       	or	r18, r24
    3f34:	20 83       	st	Z, r18

	if (last)
    3f36:	ce 15       	cp	r28, r14
    3f38:	df 05       	cpc	r29, r15
    3f3a:	09 f0       	breq	.+2      	; 0x3f3e <i2cMasterReceive+0xb76>
    3f3c:	9e c1       	rjmp	.+828    	; 0x427a <i2cMasterReceive+0xeb2>
		I2C_SDA_HI;				// set NAK
    3f3e:	12 96       	adiw	r26, 0x02	; 2
    3f40:	ed 91       	ld	r30, X+
    3f42:	fc 91       	ld	r31, X
    3f44:	13 97       	sbiw	r26, 0x03	; 3
    3f46:	20 81       	ld	r18, Z
    3f48:	c8 01       	movw	r24, r16
    3f4a:	16 96       	adiw	r26, 0x06	; 6
    3f4c:	0c 90       	ld	r0, X
    3f4e:	16 97       	sbiw	r26, 0x06	; 6
    3f50:	02 c0       	rjmp	.+4      	; 0x3f56 <i2cMasterReceive+0xb8e>
    3f52:	88 0f       	add	r24, r24
    3f54:	99 1f       	adc	r25, r25
    3f56:	0a 94       	dec	r0
    3f58:	e2 f7       	brpl	.-8      	; 0x3f52 <i2cMasterReceive+0xb8a>
    3f5a:	28 2b       	or	r18, r24
    3f5c:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3f5e:	00 00       	nop
    3f60:	00 00       	nop
    3f62:	00 00       	nop
    3f64:	00 00       	nop
    3f66:	00 00       	nop
	if (last)
		I2C_SDA_HI;				// set NAK
	else
		I2C_SDA_LO;				// set ACK

	I2C_SCL_TOGGLE;				// clock pulse
    3f68:	19 96       	adiw	r26, 0x09	; 9
    3f6a:	ed 91       	ld	r30, X+
    3f6c:	fc 91       	ld	r31, X
    3f6e:	1a 97       	sbiw	r26, 0x0a	; 10
    3f70:	20 81       	ld	r18, Z
    3f72:	1d 96       	adiw	r26, 0x0d	; 13
    3f74:	8c 91       	ld	r24, X
    3f76:	1d 97       	sbiw	r26, 0x0d	; 13
    3f78:	4a 01       	movw	r8, r20
    3f7a:	02 c0       	rjmp	.+4      	; 0x3f80 <i2cMasterReceive+0xbb8>
    3f7c:	88 0c       	add	r8, r8
    3f7e:	99 1c       	adc	r9, r9
    3f80:	8a 95       	dec	r24
    3f82:	e2 f7       	brpl	.-8      	; 0x3f7c <i2cMasterReceive+0xbb4>
    3f84:	28 29       	or	r18, r8
    3f86:	20 83       	st	Z, r18
    3f88:	17 96       	adiw	r26, 0x07	; 7
    3f8a:	ed 91       	ld	r30, X+
    3f8c:	fc 91       	ld	r31, X
    3f8e:	18 97       	sbiw	r26, 0x08	; 8
    3f90:	20 81       	ld	r18, Z
    3f92:	1d 96       	adiw	r26, 0x0d	; 13
    3f94:	8c 91       	ld	r24, X
    3f96:	1d 97       	sbiw	r26, 0x0d	; 13
    3f98:	3a 01       	movw	r6, r20
    3f9a:	02 c0       	rjmp	.+4      	; 0x3fa0 <i2cMasterReceive+0xbd8>
    3f9c:	66 0c       	add	r6, r6
    3f9e:	77 1c       	adc	r7, r7
    3fa0:	8a 95       	dec	r24
    3fa2:	e2 f7       	brpl	.-8      	; 0x3f9c <i2cMasterReceive+0xbd4>
    3fa4:	c3 01       	movw	r24, r6
    3fa6:	80 95       	com	r24
    3fa8:	82 23       	and	r24, r18
    3faa:	80 83       	st	Z, r24
    3fac:	1b 96       	adiw	r26, 0x0b	; 11
    3fae:	ed 91       	ld	r30, X+
    3fb0:	fc 91       	ld	r31, X
    3fb2:	1c 97       	sbiw	r26, 0x0c	; 12
    3fb4:	80 81       	ld	r24, Z
    3fb6:	1d 96       	adiw	r26, 0x0d	; 13
    3fb8:	2c 91       	ld	r18, X
    3fba:	1d 97       	sbiw	r26, 0x0d	; 13
    3fbc:	90 e0       	ldi	r25, 0x00	; 0
    3fbe:	02 c0       	rjmp	.+4      	; 0x3fc4 <i2cMasterReceive+0xbfc>
    3fc0:	95 95       	asr	r25
    3fc2:	87 95       	ror	r24
    3fc4:	2a 95       	dec	r18
    3fc6:	e2 f7       	brpl	.-8      	; 0x3fc0 <i2cMasterReceive+0xbf8>
    3fc8:	80 ff       	sbrs	r24, 0
    3fca:	f4 cf       	rjmp	.-24     	; 0x3fb4 <i2cMasterReceive+0xbec>
    3fcc:	17 96       	adiw	r26, 0x07	; 7
    3fce:	ed 91       	ld	r30, X+
    3fd0:	fc 91       	ld	r31, X
    3fd2:	18 97       	sbiw	r26, 0x08	; 8
    3fd4:	20 81       	ld	r18, Z
    3fd6:	1d 96       	adiw	r26, 0x0d	; 13
    3fd8:	8c 91       	ld	r24, X
    3fda:	1d 97       	sbiw	r26, 0x0d	; 13
    3fdc:	4a 01       	movw	r8, r20
    3fde:	02 c0       	rjmp	.+4      	; 0x3fe4 <i2cMasterReceive+0xc1c>
    3fe0:	88 0c       	add	r8, r8
    3fe2:	99 1c       	adc	r9, r9
    3fe4:	8a 95       	dec	r24
    3fe6:	e2 f7       	brpl	.-8      	; 0x3fe0 <i2cMasterReceive+0xc18>
    3fe8:	28 29       	or	r18, r8
    3fea:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    3fec:	00 00       	nop
    3fee:	00 00       	nop
    3ff0:	00 00       	nop
    3ff2:	00 00       	nop
    3ff4:	00 00       	nop
    3ff6:	00 00       	nop
    3ff8:	00 00       	nop
    3ffa:	00 00       	nop
    3ffc:	00 00       	nop
	if (last)
		I2C_SDA_HI;				// set NAK
	else
		I2C_SDA_LO;				// set ACK

	I2C_SCL_TOGGLE;				// clock pulse
    3ffe:	19 96       	adiw	r26, 0x09	; 9
    4000:	ed 91       	ld	r30, X+
    4002:	fc 91       	ld	r31, X
    4004:	1a 97       	sbiw	r26, 0x0a	; 10
    4006:	20 81       	ld	r18, Z
    4008:	1d 96       	adiw	r26, 0x0d	; 13
    400a:	8c 91       	ld	r24, X
    400c:	1d 97       	sbiw	r26, 0x0d	; 13
    400e:	3a 01       	movw	r6, r20
    4010:	02 c0       	rjmp	.+4      	; 0x4016 <i2cMasterReceive+0xc4e>
    4012:	66 0c       	add	r6, r6
    4014:	77 1c       	adc	r7, r7
    4016:	8a 95       	dec	r24
    4018:	e2 f7       	brpl	.-8      	; 0x4012 <i2cMasterReceive+0xc4a>
    401a:	c3 01       	movw	r24, r6
    401c:	80 95       	com	r24
    401e:	82 23       	and	r24, r18
    4020:	80 83       	st	Z, r24
	I2C_SDA_HI;					// leave with SDA HI
    4022:	12 96       	adiw	r26, 0x02	; 2
    4024:	ed 91       	ld	r30, X+
    4026:	fc 91       	ld	r31, X
    4028:	13 97       	sbiw	r26, 0x03	; 3
    402a:	20 81       	ld	r18, Z
    402c:	ca 01       	movw	r24, r20
    402e:	16 96       	adiw	r26, 0x06	; 6
    4030:	0c 90       	ld	r0, X
    4032:	16 97       	sbiw	r26, 0x06	; 6
    4034:	02 c0       	rjmp	.+4      	; 0x403a <i2cMasterReceive+0xc72>
    4036:	88 0f       	add	r24, r24
    4038:	99 1f       	adc	r25, r25
    403a:	0a 94       	dec	r0
    403c:	e2 f7       	brpl	.-8      	; 0x4036 <i2cMasterReceive+0xc6e>
    403e:	28 2b       	or	r18, r24
    4040:	20 83       	st	Z, r18

	i2cPutbyte(i2c_bus,slave_addr | READ);	// resend DEVICE, with READ bit set

	// receive data bytes
	while (j--)
		*p++ = i2cGetbyte(i2c_bus,j == 0);
    4042:	68 83       	st	Y, r22
	I2C_START;					// transition

	i2cPutbyte(i2c_bus,slave_addr | READ);	// resend DEVICE, with READ bit set

	// receive data bytes
	while (j--)
    4044:	cc 15       	cp	r28, r12
    4046:	dd 05       	cpc	r29, r13
    4048:	31 f1       	breq	.+76     	; 0x4096 <i2cMasterReceive+0xcce>
		*p++ = i2cGetbyte(i2c_bus,j == 0);
    404a:	21 96       	adiw	r28, 0x01	; 1
    404c:	c8 ce       	rjmp	.-624    	; 0x3dde <i2cMasterReceive+0xa16>
		{
			I2C_SDA_HI;
		}
		else
		{
			I2C_SDA_LO;			// address bit
    404e:	12 96       	adiw	r26, 0x02	; 2
    4050:	ed 91       	ld	r30, X+
    4052:	fc 91       	ld	r31, X
    4054:	13 97       	sbiw	r26, 0x03	; 3
    4056:	20 81       	ld	r18, Z
    4058:	cb 01       	movw	r24, r22
    405a:	16 96       	adiw	r26, 0x06	; 6
    405c:	0c 90       	ld	r0, X
    405e:	16 97       	sbiw	r26, 0x06	; 6
    4060:	02 c0       	rjmp	.+4      	; 0x4066 <i2cMasterReceive+0xc9e>
    4062:	88 0f       	add	r24, r24
    4064:	99 1f       	adc	r25, r25
    4066:	0a 94       	dec	r0
    4068:	e2 f7       	brpl	.-8      	; 0x4062 <i2cMasterReceive+0xc9a>
    406a:	80 95       	com	r24
    406c:	82 23       	and	r24, r18
    406e:	80 83       	st	Z, r24
    4070:	9e cb       	rjmp	.-2244   	; 0x37ae <i2cMasterReceive+0x3e6>
    4072:	12 96       	adiw	r26, 0x02	; 2
    4074:	ed 91       	ld	r30, X+
    4076:	fc 91       	ld	r31, X
    4078:	13 97       	sbiw	r26, 0x03	; 3
    407a:	20 81       	ld	r18, Z
    407c:	ce 01       	movw	r24, r28
    407e:	16 96       	adiw	r26, 0x06	; 6
    4080:	0c 90       	ld	r0, X
    4082:	16 97       	sbiw	r26, 0x06	; 6
    4084:	02 c0       	rjmp	.+4      	; 0x408a <i2cMasterReceive+0xcc2>
    4086:	88 0f       	add	r24, r24
    4088:	99 1f       	adc	r25, r25
    408a:	0a 94       	dec	r0
    408c:	e2 f7       	brpl	.-8      	; 0x4086 <i2cMasterReceive+0xcbe>
    408e:	80 95       	com	r24
    4090:	82 23       	and	r24, r18
    4092:	80 83       	st	Z, r24
    4094:	4c ca       	rjmp	.-2920   	; 0x352e <i2cMasterReceive+0x166>

	// receive data bytes
	while (j--)
		*p++ = i2cGetbyte(i2c_bus,j == 0);

	I2C_SDA_LO;					// clear data line and
    4096:	12 96       	adiw	r26, 0x02	; 2
    4098:	ed 91       	ld	r30, X+
    409a:	fc 91       	ld	r31, X
    409c:	13 97       	sbiw	r26, 0x03	; 3
    409e:	40 81       	ld	r20, Z
    40a0:	21 e0       	ldi	r18, 0x01	; 1
    40a2:	30 e0       	ldi	r19, 0x00	; 0
    40a4:	c9 01       	movw	r24, r18
    40a6:	16 96       	adiw	r26, 0x06	; 6
    40a8:	0c 90       	ld	r0, X
    40aa:	16 97       	sbiw	r26, 0x06	; 6
    40ac:	02 c0       	rjmp	.+4      	; 0x40b2 <i2cMasterReceive+0xcea>
    40ae:	88 0f       	add	r24, r24
    40b0:	99 1f       	adc	r25, r25
    40b2:	0a 94       	dec	r0
    40b4:	e2 f7       	brpl	.-8      	; 0x40ae <i2cMasterReceive+0xce6>
    40b6:	80 95       	com	r24
    40b8:	84 23       	and	r24, r20
    40ba:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    40bc:	00 00       	nop
    40be:	00 00       	nop
    40c0:	00 00       	nop
    40c2:	00 00       	nop
    40c4:	00 00       	nop
    40c6:	00 00       	nop
    40c8:	00 00       	nop
    40ca:	00 00       	nop
    40cc:	00 00       	nop
	// receive data bytes
	while (j--)
		*p++ = i2cGetbyte(i2c_bus,j == 0);

	I2C_SDA_LO;					// clear data line and
	I2C_STOP;					// send STOP transition
    40ce:	19 96       	adiw	r26, 0x09	; 9
    40d0:	ed 91       	ld	r30, X+
    40d2:	fc 91       	ld	r31, X
    40d4:	1a 97       	sbiw	r26, 0x0a	; 10
    40d6:	40 81       	ld	r20, Z
    40d8:	1d 96       	adiw	r26, 0x0d	; 13
    40da:	8c 91       	ld	r24, X
    40dc:	1d 97       	sbiw	r26, 0x0d	; 13
    40de:	49 01       	movw	r8, r18
    40e0:	02 c0       	rjmp	.+4      	; 0x40e6 <i2cMasterReceive+0xd1e>
    40e2:	88 0c       	add	r8, r8
    40e4:	99 1c       	adc	r9, r9
    40e6:	8a 95       	dec	r24
    40e8:	e2 f7       	brpl	.-8      	; 0x40e2 <i2cMasterReceive+0xd1a>
    40ea:	48 29       	or	r20, r8
    40ec:	40 83       	st	Z, r20
    40ee:	17 96       	adiw	r26, 0x07	; 7
    40f0:	ed 91       	ld	r30, X+
    40f2:	fc 91       	ld	r31, X
    40f4:	18 97       	sbiw	r26, 0x08	; 8
    40f6:	90 81       	ld	r25, Z
    40f8:	1d 96       	adiw	r26, 0x0d	; 13
    40fa:	8c 91       	ld	r24, X
    40fc:	1d 97       	sbiw	r26, 0x0d	; 13
    40fe:	02 c0       	rjmp	.+4      	; 0x4104 <i2cMasterReceive+0xd3c>
    4100:	22 0f       	add	r18, r18
    4102:	33 1f       	adc	r19, r19
    4104:	8a 95       	dec	r24
    4106:	e2 f7       	brpl	.-8      	; 0x4100 <i2cMasterReceive+0xd38>
    4108:	20 95       	com	r18
    410a:	29 23       	and	r18, r25
    410c:	20 83       	st	Z, r18
    410e:	1b 96       	adiw	r26, 0x0b	; 11
    4110:	ed 91       	ld	r30, X+
    4112:	fc 91       	ld	r31, X
    4114:	1c 97       	sbiw	r26, 0x0c	; 12
    4116:	80 81       	ld	r24, Z
    4118:	1d 96       	adiw	r26, 0x0d	; 13
    411a:	2c 91       	ld	r18, X
    411c:	1d 97       	sbiw	r26, 0x0d	; 13
    411e:	90 e0       	ldi	r25, 0x00	; 0
    4120:	02 c0       	rjmp	.+4      	; 0x4126 <i2cMasterReceive+0xd5e>
    4122:	95 95       	asr	r25
    4124:	87 95       	ror	r24
    4126:	2a 95       	dec	r18
    4128:	e2 f7       	brpl	.-8      	; 0x4122 <i2cMasterReceive+0xd5a>
    412a:	80 ff       	sbrs	r24, 0
    412c:	f4 cf       	rjmp	.-24     	; 0x4116 <i2cMasterReceive+0xd4e>
    412e:	17 96       	adiw	r26, 0x07	; 7
    4130:	ed 91       	ld	r30, X+
    4132:	fc 91       	ld	r31, X
    4134:	18 97       	sbiw	r26, 0x08	; 8
    4136:	20 81       	ld	r18, Z
    4138:	1d 96       	adiw	r26, 0x0d	; 13
    413a:	8c 91       	ld	r24, X
    413c:	1d 97       	sbiw	r26, 0x0d	; 13
    413e:	41 e0       	ldi	r20, 0x01	; 1
    4140:	50 e0       	ldi	r21, 0x00	; 0
    4142:	8a 01       	movw	r16, r20
    4144:	02 c0       	rjmp	.+4      	; 0x414a <i2cMasterReceive+0xd82>
    4146:	00 0f       	add	r16, r16
    4148:	11 1f       	adc	r17, r17
    414a:	8a 95       	dec	r24
    414c:	e2 f7       	brpl	.-8      	; 0x4146 <i2cMasterReceive+0xd7e>
    414e:	c8 01       	movw	r24, r16
    4150:	28 2b       	or	r18, r24
    4152:	20 83       	st	Z, r18


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    4154:	00 00       	nop
    4156:	00 00       	nop
    4158:	00 00       	nop
    415a:	00 00       	nop
    415c:	00 00       	nop
	// receive data bytes
	while (j--)
		*p++ = i2cGetbyte(i2c_bus,j == 0);

	I2C_SDA_LO;					// clear data line and
	I2C_STOP;					// send STOP transition
    415e:	12 96       	adiw	r26, 0x02	; 2
    4160:	ed 91       	ld	r30, X+
    4162:	fc 91       	ld	r31, X
    4164:	13 97       	sbiw	r26, 0x03	; 3
    4166:	80 81       	ld	r24, Z
    4168:	16 96       	adiw	r26, 0x06	; 6
    416a:	0c 90       	ld	r0, X
    416c:	02 c0       	rjmp	.+4      	; 0x4172 <i2cMasterReceive+0xdaa>
    416e:	44 0f       	add	r20, r20
    4170:	55 1f       	adc	r21, r21
    4172:	0a 94       	dec	r0
    4174:	e2 f7       	brpl	.-8      	; 0x416e <i2cMasterReceive+0xda6>
    4176:	84 2b       	or	r24, r20
    4178:	80 83       	st	Z, r24

	return ret;

}
    417a:	8a 2d       	mov	r24, r10
    417c:	df 91       	pop	r29
    417e:	cf 91       	pop	r28
    4180:	1f 91       	pop	r17
    4182:	0f 91       	pop	r16
    4184:	ff 90       	pop	r15
    4186:	ef 90       	pop	r14
    4188:	df 90       	pop	r13
    418a:	cf 90       	pop	r12
    418c:	bf 90       	pop	r11
    418e:	af 90       	pop	r10
    4190:	9f 90       	pop	r9
    4192:	8f 90       	pop	r8
    4194:	7f 90       	pop	r7
    4196:	6f 90       	pop	r6
    4198:	08 95       	ret
		{
			I2C_SDA_HI;
		}
		else
		{
			I2C_SDA_LO;			// address bit
    419a:	12 96       	adiw	r26, 0x02	; 2
    419c:	ed 91       	ld	r30, X+
    419e:	fc 91       	ld	r31, X
    41a0:	13 97       	sbiw	r26, 0x03	; 3
    41a2:	20 81       	ld	r18, Z
    41a4:	ce 01       	movw	r24, r28
    41a6:	16 96       	adiw	r26, 0x06	; 6
    41a8:	0c 90       	ld	r0, X
    41aa:	16 97       	sbiw	r26, 0x06	; 6
    41ac:	02 c0       	rjmp	.+4      	; 0x41b2 <i2cMasterReceive+0xdea>
    41ae:	88 0f       	add	r24, r24
    41b0:	99 1f       	adc	r25, r25
    41b2:	0a 94       	dec	r0
    41b4:	e2 f7       	brpl	.-8      	; 0x41ae <i2cMasterReceive+0xde6>
    41b6:	80 95       	com	r24
    41b8:	82 23       	and	r24, r18
    41ba:	80 83       	st	Z, r24
    41bc:	f1 cc       	rjmp	.-1566   	; 0x3ba0 <i2cMasterReceive+0x7d8>
	I2C_START;					// do start transition
	ret=i2cPutbyte(i2c_bus,slave_addr & 0xFE);			// send DEVICE address
	if (ret==0)
		{
			//not acknowledged
			I2C_SDA_LO;					// clear data line and
    41be:	12 96       	adiw	r26, 0x02	; 2
    41c0:	ed 91       	ld	r30, X+
    41c2:	fc 91       	ld	r31, X
    41c4:	13 97       	sbiw	r26, 0x03	; 3
    41c6:	20 81       	ld	r18, Z
    41c8:	ce 01       	movw	r24, r28
    41ca:	16 96       	adiw	r26, 0x06	; 6
    41cc:	0c 90       	ld	r0, X
    41ce:	16 97       	sbiw	r26, 0x06	; 6
    41d0:	02 c0       	rjmp	.+4      	; 0x41d6 <i2cMasterReceive+0xe0e>
    41d2:	88 0f       	add	r24, r24
    41d4:	99 1f       	adc	r25, r25
    41d6:	0a 94       	dec	r0
    41d8:	e2 f7       	brpl	.-8      	; 0x41d2 <i2cMasterReceive+0xe0a>
    41da:	80 95       	com	r24
    41dc:	82 23       	and	r24, r18
    41de:	80 83       	st	Z, r24


inline __attribute__((gnu_inline)) void clk_delay(uint8_t delay)
{
	while(delay--)
		asm volatile("nop");
    41e0:	00 00       	nop
    41e2:	00 00       	nop
    41e4:	00 00       	nop
    41e6:	00 00       	nop
    41e8:	00 00       	nop
    41ea:	00 00       	nop
    41ec:	00 00       	nop
    41ee:	00 00       	nop
    41f0:	00 00       	nop
	ret=i2cPutbyte(i2c_bus,slave_addr & 0xFE);			// send DEVICE address
	if (ret==0)
		{
			//not acknowledged
			I2C_SDA_LO;					// clear data line and
			I2C_STOP;					// send STOP transition
    41f2:	19 96       	adiw	r26, 0x09	; 9
    41f4:	ed 91       	ld	r30, X+
    41f6:	fc 91       	ld	r31, X
    41f8:	1a 97       	sbiw	r26, 0x0a	; 10
    41fa:	20 81       	ld	r18, Z
    41fc:	1d 96       	adiw	r26, 0x0d	; 13
    41fe:	8c 91       	ld	r24, X
    4200:	1d 97       	sbiw	r26, 0x0d	; 13
    4202:	ae 01       	movw	r20, r28
    4204:	02 c0       	rjmp	.+4      	; 0x420a <i2cMasterReceive+0xe42>
    4206:	44 0f       	add	r20, r20
    4208:	55 1f       	adc	r21, r21
    420a:	8a 95       	dec	r24
    420c:	e2 f7       	brpl	.-8      	; 0x4206 <i2cMasterReceive+0xe3e>
    420e:	24 2b       	or	r18, r20
    4210:	20 83       	st	Z, r18
    4212:	17 96       	adiw	r26, 0x07	; 7
    4214:	ed 91       	ld	r30, X+
    4216:	fc 91       	ld	r31, X
    4218:	18 97       	sbiw	r26, 0x08	; 8
    421a:	90 81       	ld	r25, Z
    421c:	1d 96       	adiw	r26, 0x0d	; 13
    421e:	8c 91       	ld	r24, X
    4220:	1d 97       	sbiw	r26, 0x0d	; 13
    4222:	02 c0       	rjmp	.+4      	; 0x4228 <i2cMasterReceive+0xe60>
    4224:	cc 0f       	add	r28, r28
    4226:	dd 1f       	adc	r29, r29
    4228:	8a 95       	dec	r24
    422a:	e2 f7       	brpl	.-8      	; 0x4224 <i2cMasterReceive+0xe5c>
    422c:	be 01       	movw	r22, r28
    422e:	60 95       	com	r22
    4230:	86 2f       	mov	r24, r22
    4232:	89 23       	and	r24, r25
    4234:	80 83       	st	Z, r24
    4236:	1b 96       	adiw	r26, 0x0b	; 11
    4238:	ed 91       	ld	r30, X+
    423a:	fc 91       	ld	r31, X
    423c:	1c 97       	sbiw	r26, 0x0c	; 12
    423e:	80 81       	ld	r24, Z
    4240:	1d 96       	adiw	r26, 0x0d	; 13
    4242:	2c 91       	ld	r18, X
    4244:	1d 97       	sbiw	r26, 0x0d	; 13
    4246:	90 e0       	ldi	r25, 0x00	; 0
    4248:	02 c0       	rjmp	.+4      	; 0x424e <i2cMasterReceive+0xe86>
    424a:	95 95       	asr	r25
    424c:	87 95       	ror	r24
    424e:	2a 95       	dec	r18
    4250:	e2 f7       	brpl	.-8      	; 0x424a <i2cMasterReceive+0xe82>
    4252:	80 ff       	sbrs	r24, 0
    4254:	f4 cf       	rjmp	.-24     	; 0x423e <i2cMasterReceive+0xe76>
    4256:	17 96       	adiw	r26, 0x07	; 7
    4258:	ed 91       	ld	r30, X+
    425a:	fc 91       	ld	r31, X
    425c:	18 97       	sbiw	r26, 0x08	; 8
    425e:	20 81       	ld	r18, Z
    4260:	1d 96       	adiw	r26, 0x0d	; 13
    4262:	8c 91       	ld	r24, X
    4264:	1d 97       	sbiw	r26, 0x0d	; 13
    4266:	41 e0       	ldi	r20, 0x01	; 1
    4268:	50 e0       	ldi	r21, 0x00	; 0
    426a:	3a 01       	movw	r6, r20
    426c:	02 c0       	rjmp	.+4      	; 0x4272 <i2cMasterReceive+0xeaa>
    426e:	66 0c       	add	r6, r6
    4270:	77 1c       	adc	r7, r7
    4272:	8a 95       	dec	r24
    4274:	e2 f7       	brpl	.-8      	; 0x426e <i2cMasterReceive+0xea6>
    4276:	c3 01       	movw	r24, r6
    4278:	6b cf       	rjmp	.-298    	; 0x4150 <i2cMasterReceive+0xd88>
	I2C_SDA_OUT;		// change direction to output on SDA line

	if (last)
		I2C_SDA_HI;				// set NAK
	else
		I2C_SDA_LO;				// set ACK
    427a:	12 96       	adiw	r26, 0x02	; 2
    427c:	ed 91       	ld	r30, X+
    427e:	fc 91       	ld	r31, X
    4280:	13 97       	sbiw	r26, 0x03	; 3
    4282:	20 81       	ld	r18, Z
    4284:	c8 01       	movw	r24, r16
    4286:	16 96       	adiw	r26, 0x06	; 6
    4288:	0c 90       	ld	r0, X
    428a:	16 97       	sbiw	r26, 0x06	; 6
    428c:	02 c0       	rjmp	.+4      	; 0x4292 <i2cMasterReceive+0xeca>
    428e:	88 0f       	add	r24, r24
    4290:	99 1f       	adc	r25, r25
    4292:	0a 94       	dec	r0
    4294:	e2 f7       	brpl	.-8      	; 0x428e <i2cMasterReceive+0xec6>
    4296:	80 95       	com	r24
    4298:	82 23       	and	r24, r18
    429a:	80 83       	st	Z, r24
    429c:	60 ce       	rjmp	.-832    	; 0x3f5e <i2cMasterReceive+0xb96>

0000429e <ipmi_calculate_checksum>:
#include "ws.h"
#include "string.h"
#include <stdio.h>

uint8_t ipmi_calculate_checksum( uint8_t *ptr, uint8_t numchar )
{
    429e:	48 2f       	mov	r20, r24
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
    42a0:	66 23       	and	r22, r22
    42a2:	61 f0       	breq	.+24     	; 0x42bc <ipmi_calculate_checksum+0x1e>
    42a4:	9c 01       	movw	r18, r24
    42a6:	f9 01       	movw	r30, r18
    42a8:	90 e0       	ldi	r25, 0x00	; 0
		checksum += *ptr++;
    42aa:	81 91       	ld	r24, Z+
    42ac:	98 0f       	add	r25, r24
uint8_t ipmi_calculate_checksum( uint8_t *ptr, uint8_t numchar )
{
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
    42ae:	8e 2f       	mov	r24, r30
    42b0:	84 1b       	sub	r24, r20
    42b2:	86 17       	cp	r24, r22
    42b4:	d0 f3       	brcs	.-12     	; 0x42aa <ipmi_calculate_checksum+0xc>
    42b6:	89 2f       	mov	r24, r25
    42b8:	81 95       	neg	r24
		checksum += *ptr++;
	}
	return  (-checksum);
}
    42ba:	08 95       	ret
uint8_t ipmi_calculate_checksum( uint8_t *ptr, uint8_t numchar )
{
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
    42bc:	80 e0       	ldi	r24, 0x00	; 0
    42be:	08 95       	ret

000042c0 <ipmi_get_next_seq>:
	return  (-checksum);
}
uint8_t seq_array[16] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
/* sequence number generator */
uint8_t ipmi_get_next_seq( uint8_t *seq )
{
    42c0:	dc 01       	movw	r26, r24
	unsigned short i;

	/* return the first free sequence number */
	for( i = 0; i < 16; i++ ) {
		if( !seq_array[i] ) {
    42c2:	80 91 f0 06 	lds	r24, 0x06F0
    42c6:	88 23       	and	r24, r24
    42c8:	09 f4       	brne	.+2      	; 0x42cc <ipmi_get_next_seq+0xc>
    42ca:	4f c0       	rjmp	.+158    	; 0x436a <ipmi_get_next_seq+0xaa>
    42cc:	80 91 f1 06 	lds	r24, 0x06F1
    42d0:	88 23       	and	r24, r24
    42d2:	09 f4       	brne	.+2      	; 0x42d6 <ipmi_get_next_seq+0x16>
    42d4:	4d c0       	rjmp	.+154    	; 0x4370 <ipmi_get_next_seq+0xb0>
    42d6:	80 91 f2 06 	lds	r24, 0x06F2
    42da:	88 23       	and	r24, r24
    42dc:	09 f4       	brne	.+2      	; 0x42e0 <ipmi_get_next_seq+0x20>
    42de:	4b c0       	rjmp	.+150    	; 0x4376 <ipmi_get_next_seq+0xb6>
    42e0:	80 91 f3 06 	lds	r24, 0x06F3
    42e4:	88 23       	and	r24, r24
    42e6:	09 f4       	brne	.+2      	; 0x42ea <ipmi_get_next_seq+0x2a>
    42e8:	49 c0       	rjmp	.+146    	; 0x437c <ipmi_get_next_seq+0xbc>
    42ea:	80 91 f4 06 	lds	r24, 0x06F4
    42ee:	88 23       	and	r24, r24
    42f0:	09 f4       	brne	.+2      	; 0x42f4 <ipmi_get_next_seq+0x34>
    42f2:	47 c0       	rjmp	.+142    	; 0x4382 <ipmi_get_next_seq+0xc2>
    42f4:	80 91 f5 06 	lds	r24, 0x06F5
    42f8:	88 23       	and	r24, r24
    42fa:	09 f4       	brne	.+2      	; 0x42fe <ipmi_get_next_seq+0x3e>
    42fc:	45 c0       	rjmp	.+138    	; 0x4388 <ipmi_get_next_seq+0xc8>
    42fe:	80 91 f6 06 	lds	r24, 0x06F6
    4302:	88 23       	and	r24, r24
    4304:	09 f4       	brne	.+2      	; 0x4308 <ipmi_get_next_seq+0x48>
    4306:	43 c0       	rjmp	.+134    	; 0x438e <ipmi_get_next_seq+0xce>
    4308:	80 91 f7 06 	lds	r24, 0x06F7
    430c:	88 23       	and	r24, r24
    430e:	09 f4       	brne	.+2      	; 0x4312 <ipmi_get_next_seq+0x52>
    4310:	41 c0       	rjmp	.+130    	; 0x4394 <ipmi_get_next_seq+0xd4>
    4312:	80 91 f8 06 	lds	r24, 0x06F8
    4316:	88 23       	and	r24, r24
    4318:	09 f4       	brne	.+2      	; 0x431c <ipmi_get_next_seq+0x5c>
    431a:	3f c0       	rjmp	.+126    	; 0x439a <ipmi_get_next_seq+0xda>
    431c:	80 91 f9 06 	lds	r24, 0x06F9
    4320:	88 23       	and	r24, r24
    4322:	f1 f1       	breq	.+124    	; 0x43a0 <ipmi_get_next_seq+0xe0>
    4324:	80 91 fa 06 	lds	r24, 0x06FA
    4328:	88 23       	and	r24, r24
    432a:	e9 f1       	breq	.+122    	; 0x43a6 <ipmi_get_next_seq+0xe6>
    432c:	80 91 fb 06 	lds	r24, 0x06FB
    4330:	88 23       	and	r24, r24
    4332:	e1 f1       	breq	.+120    	; 0x43ac <ipmi_get_next_seq+0xec>
    4334:	80 91 fc 06 	lds	r24, 0x06FC
    4338:	88 23       	and	r24, r24
    433a:	d9 f1       	breq	.+118    	; 0x43b2 <ipmi_get_next_seq+0xf2>
    433c:	80 91 fd 06 	lds	r24, 0x06FD
    4340:	88 23       	and	r24, r24
    4342:	d1 f1       	breq	.+116    	; 0x43b8 <ipmi_get_next_seq+0xf8>
    4344:	80 91 fe 06 	lds	r24, 0x06FE
    4348:	88 23       	and	r24, r24
    434a:	c9 f1       	breq	.+114    	; 0x43be <ipmi_get_next_seq+0xfe>
    434c:	80 91 ff 06 	lds	r24, 0x06FF
    4350:	88 23       	and	r24, r24
    4352:	11 f0       	breq	.+4      	; 0x4358 <ipmi_get_next_seq+0x98>
    4354:	80 e0       	ldi	r24, 0x00	; 0
    4356:	08 95       	ret
    4358:	2f e0       	ldi	r18, 0x0F	; 15
    435a:	30 e0       	ldi	r19, 0x00	; 0
			seq_array[i] = 1;
    435c:	f9 01       	movw	r30, r18
    435e:	e0 51       	subi	r30, 0x10	; 16
    4360:	f9 4f       	sbci	r31, 0xF9	; 249
    4362:	81 e0       	ldi	r24, 0x01	; 1
    4364:	80 83       	st	Z, r24
			*seq = i;
    4366:	2c 93       	st	X, r18
			return( 1 );
		}
	}
	return( 0 );
}
    4368:	08 95       	ret
{
	unsigned short i;

	/* return the first free sequence number */
	for( i = 0; i < 16; i++ ) {
		if( !seq_array[i] ) {
    436a:	20 e0       	ldi	r18, 0x00	; 0
    436c:	30 e0       	ldi	r19, 0x00	; 0
    436e:	f6 cf       	rjmp	.-20     	; 0x435c <ipmi_get_next_seq+0x9c>
    4370:	21 e0       	ldi	r18, 0x01	; 1
    4372:	30 e0       	ldi	r19, 0x00	; 0
    4374:	f3 cf       	rjmp	.-26     	; 0x435c <ipmi_get_next_seq+0x9c>
    4376:	22 e0       	ldi	r18, 0x02	; 2
    4378:	30 e0       	ldi	r19, 0x00	; 0
    437a:	f0 cf       	rjmp	.-32     	; 0x435c <ipmi_get_next_seq+0x9c>
    437c:	23 e0       	ldi	r18, 0x03	; 3
    437e:	30 e0       	ldi	r19, 0x00	; 0
    4380:	ed cf       	rjmp	.-38     	; 0x435c <ipmi_get_next_seq+0x9c>
    4382:	24 e0       	ldi	r18, 0x04	; 4
    4384:	30 e0       	ldi	r19, 0x00	; 0
    4386:	ea cf       	rjmp	.-44     	; 0x435c <ipmi_get_next_seq+0x9c>
    4388:	25 e0       	ldi	r18, 0x05	; 5
    438a:	30 e0       	ldi	r19, 0x00	; 0
    438c:	e7 cf       	rjmp	.-50     	; 0x435c <ipmi_get_next_seq+0x9c>
    438e:	26 e0       	ldi	r18, 0x06	; 6
    4390:	30 e0       	ldi	r19, 0x00	; 0
    4392:	e4 cf       	rjmp	.-56     	; 0x435c <ipmi_get_next_seq+0x9c>
    4394:	27 e0       	ldi	r18, 0x07	; 7
    4396:	30 e0       	ldi	r19, 0x00	; 0
    4398:	e1 cf       	rjmp	.-62     	; 0x435c <ipmi_get_next_seq+0x9c>
    439a:	28 e0       	ldi	r18, 0x08	; 8
    439c:	30 e0       	ldi	r19, 0x00	; 0
    439e:	de cf       	rjmp	.-68     	; 0x435c <ipmi_get_next_seq+0x9c>
    43a0:	29 e0       	ldi	r18, 0x09	; 9
    43a2:	30 e0       	ldi	r19, 0x00	; 0
    43a4:	db cf       	rjmp	.-74     	; 0x435c <ipmi_get_next_seq+0x9c>
    43a6:	2a e0       	ldi	r18, 0x0A	; 10
    43a8:	30 e0       	ldi	r19, 0x00	; 0
    43aa:	d8 cf       	rjmp	.-80     	; 0x435c <ipmi_get_next_seq+0x9c>
    43ac:	2b e0       	ldi	r18, 0x0B	; 11
    43ae:	30 e0       	ldi	r19, 0x00	; 0
    43b0:	d5 cf       	rjmp	.-86     	; 0x435c <ipmi_get_next_seq+0x9c>
    43b2:	2c e0       	ldi	r18, 0x0C	; 12
    43b4:	30 e0       	ldi	r19, 0x00	; 0
    43b6:	d2 cf       	rjmp	.-92     	; 0x435c <ipmi_get_next_seq+0x9c>
    43b8:	2d e0       	ldi	r18, 0x0D	; 13
    43ba:	30 e0       	ldi	r19, 0x00	; 0
    43bc:	cf cf       	rjmp	.-98     	; 0x435c <ipmi_get_next_seq+0x9c>
    43be:	2e e0       	ldi	r18, 0x0E	; 14
    43c0:	30 e0       	ldi	r19, 0x00	; 0
    43c2:	cc cf       	rjmp	.-104    	; 0x435c <ipmi_get_next_seq+0x9c>

000043c4 <ipmi_default_response>:
	pkt->resp->completion_code = CC_INVALID_CMD;
	pkt->hdr.resp_data_len = 0;
}

void ipmi_default_response( IPMI_PKT *pkt )
{
    43c4:	0f 93       	push	r16
    43c6:	1f 93       	push	r17
    43c8:	8c 01       	movw	r16, r24
	printfr(PSTR("ipmi_default_response: ingress\n"));
    43ca:	85 ef       	ldi	r24, 0xF5	; 245
    43cc:	92 e0       	ldi	r25, 0x02	; 2
    43ce:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
	pkt->resp->completion_code = CC_INVALID_CMD;
    43d2:	d8 01       	movw	r26, r16
    43d4:	1d 96       	adiw	r26, 0x0d	; 13
    43d6:	ed 91       	ld	r30, X+
    43d8:	fc 91       	ld	r31, X
    43da:	1e 97       	sbiw	r26, 0x0e	; 14
    43dc:	81 ec       	ldi	r24, 0xC1	; 193
    43de:	80 83       	st	Z, r24
	pkt->hdr.resp_data_len = 0;
    43e0:	14 96       	adiw	r26, 0x04	; 4
    43e2:	1c 92       	st	X, r1
    43e4:	1e 92       	st	-X, r1
    43e6:	13 97       	sbiw	r26, 0x03	; 3
}
    43e8:	1f 91       	pop	r17
    43ea:	0f 91       	pop	r16
    43ec:	08 95       	ret

000043ee <ipmi_process_fw_req>:
	printfr(PSTR("ipmi_process_pkt: egress\n"));
}

/* firmware transfer request */
void ipmi_process_fw_req( IPMI_PKT *pkt )
{
    43ee:	0f 93       	push	r16
    43f0:	1f 93       	push	r17
    43f2:	8c 01       	movw	r16, r24
	printfr(PSTR("ipmi_process_fw_req: ingress\n"));
    43f4:	85 e1       	ldi	r24, 0x15	; 21
    43f6:	93 e0       	ldi	r25, 0x03	; 3
    43f8:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
	pkt->resp->completion_code = CC_INVALID_CMD;
    43fc:	d8 01       	movw	r26, r16
    43fe:	1d 96       	adiw	r26, 0x0d	; 13
    4400:	ed 91       	ld	r30, X+
    4402:	fc 91       	ld	r31, X
    4404:	1e 97       	sbiw	r26, 0x0e	; 14
    4406:	81 ec       	ldi	r24, 0xC1	; 193
    4408:	80 83       	st	Z, r24
	pkt->hdr.resp_data_len = 0;
    440a:	14 96       	adiw	r26, 0x04	; 4
    440c:	1c 92       	st	X, r1
    440e:	1e 92       	st	-X, r1
    4410:	13 97       	sbiw	r26, 0x03	; 3
}
    4412:	1f 91       	pop	r17
    4414:	0f 91       	pop	r16
    4416:	08 95       	ret

00004418 <ipmi_process_response>:

	printfr(PSTR("ipmi_process_request: egress\n\r"));
}

void ipmi_process_response( IPMI_PKT *pkt, uint8_t completion_code )
{
    4418:	af 92       	push	r10
    441a:	bf 92       	push	r11
    441c:	cf 92       	push	r12
    441e:	df 92       	push	r13
    4420:	ef 92       	push	r14
    4422:	ff 92       	push	r15
    4424:	0f 93       	push	r16
    4426:	1f 93       	push	r17
    4428:	cf 93       	push	r28
    442a:	df 93       	push	r29
    442c:	5c 01       	movw	r10, r24
    442e:	f6 2e       	mov	r15, r22
	IPMI_WS *req_ws = 0,*resp_ws = 0,*target_ws=0;
	uint8_t seq = 0;

	printfr(PSTR("ipmi_process_response: ingress\n\r"));
    4430:	86 ea       	ldi	r24, 0xA6	; 166
    4432:	91 e0       	ldi	r25, 0x01	; 1
    4434:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	resp_ws = ( IPMI_WS * )pkt->hdr.ws;
    4438:	f5 01       	movw	r30, r10
    443a:	c1 84       	ldd	r12, Z+9	; 0x09
    443c:	d2 84       	ldd	r13, Z+10	; 0x0a
	if( resp_ws->incoming_protocol == IPMI_CH_PROTOCOL_IPMB )
    443e:	f6 01       	movw	r30, r12
    4440:	82 89       	ldd	r24, Z+18	; 0x12
    4442:	81 30       	cpi	r24, 0x01	; 1
    4444:	a9 f0       	breq	.+42     	; 0x4470 <ipmi_process_response+0x58>
    4446:	00 e0       	ldi	r16, 0x00	; 0
	}

	if( !target_ws )
	 {
		//call module response handler here
		module_process_response( req_ws, seq, completion_code );
    4448:	80 e0       	ldi	r24, 0x00	; 0
    444a:	90 e0       	ldi	r25, 0x00	; 0
    444c:	60 2f       	mov	r22, r16
    444e:	4f 2d       	mov	r20, r15
    4450:	0e 94 75 28 	call	0x50ea	; 0x50ea <module_process_response>
			putchar( ' ' );
		}
		putstr( "]\n" );
#endif

		ws_free( resp_ws );
    4454:	c6 01       	movw	r24, r12
    4456:	0e 94 6e 2e 	call	0x5cdc	; 0x5cdc <ws_free>
			printfr(PSTR("ipmi_process_pkt: unsupported protocol\n"));
			break;
	}
	ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );
	}
}
    445a:	df 91       	pop	r29
    445c:	cf 91       	pop	r28
    445e:	1f 91       	pop	r17
    4460:	0f 91       	pop	r16
    4462:	ff 90       	pop	r15
    4464:	ef 90       	pop	r14
    4466:	df 90       	pop	r13
    4468:	cf 90       	pop	r12
    446a:	bf 90       	pop	r11
    446c:	af 90       	pop	r10
    446e:	08 95       	ret
	printfr(PSTR("ipmi_process_response: ingress\n\r"));

	resp_ws = ( IPMI_WS * )pkt->hdr.ws;
	if( resp_ws->incoming_protocol == IPMI_CH_PROTOCOL_IPMB )
	{
		seq = ((IPMI_IPMB_REQUEST *)(resp_ws->pkt_in))->req_seq;
    4470:	f6 01       	movw	r30, r12
    4472:	00 ad       	ldd	r16, Z+56	; 0x38
    4474:	06 95       	lsr	r16
    4476:	06 95       	lsr	r16

		/* using the seq#, check to see if there is an outstanding target request ws
		 * corresponding to this response */
		target_ws = ws_get_elem_seq( seq, resp_ws );
    4478:	80 2f       	mov	r24, r16
    447a:	b6 01       	movw	r22, r12
    447c:	0e 94 7f 2e 	call	0x5cfe	; 0x5cfe <ws_get_elem_seq>
    4480:	ec 01       	movw	r28, r24
		/* in instances where seq number is not used then the interface is waiting
		 * for the command to complete and there is a single outstanding ws */
		// target_ws = bridging_ws;
	}

	if( !target_ws )
    4482:	00 97       	sbiw	r24, 0x00	; 0
    4484:	09 f3       	breq	.-62     	; 0x4448 <ipmi_process_response+0x30>
#endif

		ws_free( resp_ws );
		return;
	} else {
		req_ws = target_ws->bridged_ws;
    4486:	ef 8c       	ldd	r14, Y+31	; 0x1f
    4488:	f8 a0       	ldd	r15, Y+32	; 0x20
	}

	if( !req_ws ) {
    448a:	e1 14       	cp	r14, r1
    448c:	f1 04       	cpc	r15, r1
    448e:	09 f4       	brne	.+2      	; 0x4492 <ipmi_process_response+0x7a>
    4490:	71 c0       	rjmp	.+226    	; 0x4574 <ipmi_process_response+0x15c>
		ws_free( resp_ws );
		ws_free( target_ws );
		return;
	}

	printfr(PSTR("response message not found forward to other ports\n\r"));
    4492:	82 e7       	ldi	r24, 0x72	; 114
    4494:	91 e0       	ldi	r25, 0x01	; 1
    4496:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	memcpy( req_ws->pkt.resp, target_ws->pkt.resp, WS_BUF_LEN );
    449a:	f7 01       	movw	r30, r14
    449c:	22 a9       	ldd	r18, Z+50	; 0x32
    449e:	33 a9       	ldd	r19, Z+51	; 0x33
    44a0:	c9 01       	movw	r24, r18
    44a2:	dc 01       	movw	r26, r24
    44a4:	2a a9       	ldd	r18, Y+50	; 0x32
    44a6:	3b a9       	ldd	r19, Y+51	; 0x33
    44a8:	c9 01       	movw	r24, r18
    44aa:	fc 01       	movw	r30, r24
    44ac:	80 e2       	ldi	r24, 0x20	; 32
    44ae:	01 90       	ld	r0, Z+
    44b0:	0d 92       	st	X+, r0
    44b2:	81 50       	subi	r24, 0x01	; 1
    44b4:	e1 f7       	brne	.-8      	; 0x44ae <ipmi_process_response+0x96>
   // TODO: make sure pkt-> pointers are set properly
	req_ws->len_out = target_ws->len_in;
    44b6:	8c 81       	ldd	r24, Y+4	; 0x04
    44b8:	f7 01       	movw	r30, r14
    44ba:	85 83       	std	Z+5, r24	; 0x05

	ws_free( resp_ws );
    44bc:	c6 01       	movw	r24, r12
    44be:	0e 94 6e 2e 	call	0x5cdc	; 0x5cdc <ws_free>
	ws_free( target_ws );
    44c2:	ce 01       	movw	r24, r28
    44c4:	0e 94 6e 2e 	call	0x5cdc	; 0x5cdc <ws_free>

	/* send back response */
	req_ws->outgoing_protocol = req_ws->incoming_protocol;
    44c8:	f7 01       	movw	r30, r14
    44ca:	92 89       	ldd	r25, Z+18	; 0x12
    44cc:	93 8b       	std	Z+19, r25	; 0x13
	req_ws->outgoing_medium = req_ws->incoming_medium;
    44ce:	84 89       	ldd	r24, Z+20	; 0x14
    44d0:	85 8b       	std	Z+21, r24	; 0x15

	switch( req_ws->outgoing_protocol ) {
    44d2:	92 30       	cpi	r25, 0x02	; 2
    44d4:	09 f4       	brne	.+2      	; 0x44d8 <ipmi_process_response+0xc0>
    44d6:	59 c0       	rjmp	.+178    	; 0x458a <ipmi_process_response+0x172>
    44d8:	93 30       	cpi	r25, 0x03	; 3
    44da:	08 f0       	brcs	.+2      	; 0x44de <ipmi_process_response+0xc6>
    44dc:	52 c0       	rjmp	.+164    	; 0x4582 <ipmi_process_response+0x16a>
    44de:	91 30       	cpi	r25, 0x01	; 1
    44e0:	09 f0       	breq	.+2      	; 0x44e4 <ipmi_process_response+0xcc>
    44e2:	bb cf       	rjmp	.-138    	; 0x445a <ipmi_process_response+0x42>
		case IPMI_CH_PROTOCOL_IPMB: {
			IPMI_IPMB_RESPONSE *ipmb_resp = ( IPMI_IPMB_RESPONSE * )&( req_ws->pkt_out );
    44e4:	e7 01       	movw	r28, r14
    44e6:	cc 5a       	subi	r28, 0xAC	; 172
    44e8:	df 4f       	sbci	r29, 0xFF	; 255
			IPMI_IPMB_REQUEST *ipmb_req = ( IPMI_IPMB_REQUEST * )&( req_ws->pkt_in );
    44ea:	87 01       	movw	r16, r14
    44ec:	0c 5c       	subi	r16, 0xCC	; 204
    44ee:	1f 4f       	sbci	r17, 0xFF	; 255

			ipmb_resp->requester_slave_addr = ipmb_req->requester_slave_addr;
    44f0:	f8 01       	movw	r30, r16
    44f2:	23 81       	ldd	r18, Z+3	; 0x03
    44f4:	28 83       	st	Y, r18
			ipmb_resp->netfn = ipmb_req->netfn + 1;
    44f6:	91 81       	ldd	r25, Z+1	; 0x01
    44f8:	9c 7f       	andi	r25, 0xFC	; 252
    44fa:	9c 5f       	subi	r25, 0xFC	; 252
    44fc:	89 81       	ldd	r24, Y+1	; 0x01
    44fe:	83 70       	andi	r24, 0x03	; 3
    4500:	89 2b       	or	r24, r25
    4502:	89 83       	std	Y+1, r24	; 0x01
			ipmb_resp->requester_lun = ipmb_req->requester_lun;
    4504:	94 81       	ldd	r25, Z+4	; 0x04
    4506:	93 70       	andi	r25, 0x03	; 3
    4508:	8c 7f       	andi	r24, 0xFC	; 252
    450a:	89 2b       	or	r24, r25
    450c:	89 83       	std	Y+1, r24	; 0x01
			ipmb_resp->header_checksum =-( ipmb_resp->requester_slave_addr + *(( char * )(ipmb_resp)+1));
    450e:	82 0f       	add	r24, r18
    4510:	81 95       	neg	r24
    4512:	8a 83       	std	Y+2, r24	; 0x02
			ipmb_resp->responder_slave_addr = module_get_i2c_address( I2C_ADDRESS_LOCAL );
    4514:	80 e0       	ldi	r24, 0x00	; 0
    4516:	90 e0       	ldi	r25, 0x00	; 0
    4518:	0e 94 58 27 	call	0x4eb0	; 0x4eb0 <module_get_i2c_address>
    451c:	8b 83       	std	Y+3, r24	; 0x03
			ipmb_resp->req_seq = ipmb_req->req_seq;
    451e:	f8 01       	movw	r30, r16
    4520:	94 81       	ldd	r25, Z+4	; 0x04
    4522:	9c 7f       	andi	r25, 0xFC	; 252
    4524:	8c 81       	ldd	r24, Y+4	; 0x04
    4526:	83 70       	andi	r24, 0x03	; 3
    4528:	89 2b       	or	r24, r25
    452a:	8c 83       	std	Y+4, r24	; 0x04
			ipmb_resp->responder_lun = ipmb_req->responder_lun;
    452c:	91 81       	ldd	r25, Z+1	; 0x01
    452e:	93 70       	andi	r25, 0x03	; 3
    4530:	8c 7f       	andi	r24, 0xFC	; 252
    4532:	89 2b       	or	r24, r25
    4534:	8c 83       	std	Y+4, r24	; 0x04
			ipmb_resp->command = ipmb_req->command;
    4536:	85 81       	ldd	r24, Z+5	; 0x05
    4538:	8d 83       	std	Y+5, r24	; 0x05
			/* The location of data_checksum field is bogus.
			 * It's used as a placeholder to indicate that a checksum follows the data field.
			 * The location of the data_checksum depends on the size of the data preceeding it.*/
			ipmb_resp->data_checksum =
    453a:	f5 01       	movw	r30, r10
    453c:	43 81       	ldd	r20, Z+3	; 0x03
    453e:	4c 5f       	subi	r20, 0xFC	; 252
uint8_t ipmi_calculate_checksum( uint8_t *ptr, uint8_t numchar )
{
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
    4540:	49 f1       	breq	.+82     	; 0x4594 <ipmi_process_response+0x17c>
			ipmb_resp->responder_lun = ipmb_req->responder_lun;
			ipmb_resp->command = ipmb_req->command;
			/* The location of data_checksum field is bogus.
			 * It's used as a placeholder to indicate that a checksum follows the data field.
			 * The location of the data_checksum depends on the size of the data preceeding it.*/
			ipmb_resp->data_checksum =
    4542:	9e 01       	movw	r18, r28
    4544:	2d 5f       	subi	r18, 0xFD	; 253
    4546:	3f 4f       	sbci	r19, 0xFF	; 255
    4548:	f9 01       	movw	r30, r18
    454a:	90 e0       	ldi	r25, 0x00	; 0
{
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
		checksum += *ptr++;
    454c:	81 91       	ld	r24, Z+
    454e:	98 0f       	add	r25, r24
uint8_t ipmi_calculate_checksum( uint8_t *ptr, uint8_t numchar )
{
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
    4550:	8e 2f       	mov	r24, r30
    4552:	82 1b       	sub	r24, r18
    4554:	84 17       	cp	r24, r20
    4556:	d0 f3       	brcs	.-12     	; 0x454c <ipmi_process_response+0x134>
    4558:	89 2f       	mov	r24, r25
    455a:	81 95       	neg	r24
			ipmb_resp->responder_lun = ipmb_req->responder_lun;
			ipmb_resp->command = ipmb_req->command;
			/* The location of data_checksum field is bogus.
			 * It's used as a placeholder to indicate that a checksum follows the data field.
			 * The location of the data_checksum depends on the size of the data preceeding it.*/
			ipmb_resp->data_checksum =
    455c:	8f 8f       	std	Y+31, r24	; 0x1f
				ipmi_calculate_checksum( &ipmb_resp->responder_slave_addr,
					pkt->hdr.resp_data_len + 4 );
			req_ws->len_out = sizeof(IPMI_IPMB_RESPONSE)
    455e:	f5 01       	movw	r30, r10
    4560:	83 81       	ldd	r24, Z+3	; 0x03
    4562:	88 5f       	subi	r24, 0xF8	; 248
    4564:	f7 01       	movw	r30, r14
    4566:	85 83       	std	Z+5, r24	; 0x05
				- IPMB_RESP_MAX_DATA_LEN  +  pkt->hdr.resp_data_len;
			/* Assign the checksum to it's proper location */
			*( (uint8_t *)ipmb_resp + req_ws->len_out) = ipmb_resp->data_checksum;
    4568:	fe 01       	movw	r30, r28
    456a:	e8 0f       	add	r30, r24
    456c:	f1 1d       	adc	r31, r1
    456e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4570:	80 83       	st	Z, r24
    4572:	73 cf       	rjmp	.-282    	; 0x445a <ipmi_process_response+0x42>
	} else {
		req_ws = target_ws->bridged_ws;
	}

	if( !req_ws ) {
		ws_free( resp_ws );
    4574:	c6 01       	movw	r24, r12
    4576:	0e 94 6e 2e 	call	0x5cdc	; 0x5cdc <ws_free>
		ws_free( target_ws );
    457a:	ce 01       	movw	r24, r28
    457c:	0e 94 6e 2e 	call	0x5cdc	; 0x5cdc <ws_free>
    4580:	6c cf       	rjmp	.-296    	; 0x445a <ipmi_process_response+0x42>

	/* send back response */
	req_ws->outgoing_protocol = req_ws->incoming_protocol;
	req_ws->outgoing_medium = req_ws->incoming_medium;

	switch( req_ws->outgoing_protocol ) {
    4582:	94 50       	subi	r25, 0x04	; 4
    4584:	96 30       	cpi	r25, 0x06	; 6
    4586:	08 f0       	brcs	.+2      	; 0x458a <ipmi_process_response+0x172>
    4588:	68 cf       	rjmp	.-304    	; 0x445a <ipmi_process_response+0x42>
		case IPMI_CH_PROTOCOL_KCS:		/* KCS System Interface Format */
		case IPMI_CH_PROTOCOL_SMIC:		/* SMIC System Interface Format */
		case IPMI_CH_PROTOCOL_BT10:		/* BT System Interface Format, IPMI v1.0 */
		case IPMI_CH_PROTOCOL_BT15:		/* BT System Interface Format, IPMI v1.5 */
			/* Unsupported protocol */
			printfr(PSTR("ipmi_process_pkt: unsupported protocol\n"));
    458a:	8a e4       	ldi	r24, 0x4A	; 74
    458c:	91 e0       	ldi	r25, 0x01	; 1
    458e:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
    4592:	63 cf       	rjmp	.-314    	; 0x445a <ipmi_process_response+0x42>
uint8_t ipmi_calculate_checksum( uint8_t *ptr, uint8_t numchar )
{
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
    4594:	80 e0       	ldi	r24, 0x00	; 0
    4596:	e2 cf       	rjmp	.-60     	; 0x455c <ipmi_process_response+0x144>

00004598 <ipmi_process_request>:
	pkt->hdr.resp_data_len = 0;
}


void ipmi_process_request( IPMI_PKT *pkt )
{
    4598:	cf 93       	push	r28
    459a:	df 93       	push	r29
    459c:	ec 01       	movw	r28, r24
	printfr(PSTR("ipmi_process_request: ingress\n\r"));
    459e:	85 ed       	ldi	r24, 0xD5	; 213
    45a0:	92 e0       	ldi	r25, 0x02	; 2
    45a2:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	switch( pkt->hdr.netfn ) {
    45a6:	8f 81       	ldd	r24, Y+7	; 0x07
    45a8:	88 30       	cpi	r24, 0x08	; 8
    45aa:	09 f4       	brne	.+2      	; 0x45ae <ipmi_process_request+0x16>
    45ac:	4e c0       	rjmp	.+156    	; 0x464a <ipmi_process_request+0xb2>
    45ae:	89 30       	cpi	r24, 0x09	; 9
    45b0:	c8 f0       	brcs	.+50     	; 0x45e4 <ipmi_process_request+0x4c>
    45b2:	8a 30       	cpi	r24, 0x0A	; 10
    45b4:	89 f1       	breq	.+98     	; 0x4618 <ipmi_process_request+0x80>
    45b6:	8c 32       	cpi	r24, 0x2C	; 44
    45b8:	21 f1       	breq	.+72     	; 0x4602 <ipmi_process_request+0x6a>
		case NETFN_NVSTORE_REQ:
			printfr(PSTR("ipmi_process_request: NETFN_NVSTORE_REQ\n\r"));
		//	ipmi_process_nvstore_req( pkt );
			break;
		default:
			printfr(PSTR("ipmi_process_request: default\n\r"));
    45ba:	86 ee       	ldi	r24, 0xE6	; 230
    45bc:	91 e0       	ldi	r25, 0x01	; 1
    45be:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
	pkt->hdr.resp_data_len = 0;
}

void ipmi_default_response( IPMI_PKT *pkt )
{
	printfr(PSTR("ipmi_default_response: ingress\n"));
    45c2:	85 ef       	ldi	r24, 0xF5	; 245
    45c4:	92 e0       	ldi	r25, 0x02	; 2
    45c6:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
	pkt->resp->completion_code = CC_INVALID_CMD;
    45ca:	ed 85       	ldd	r30, Y+13	; 0x0d
    45cc:	fe 85       	ldd	r31, Y+14	; 0x0e
    45ce:	81 ec       	ldi	r24, 0xC1	; 193
    45d0:	80 83       	st	Z, r24
	pkt->hdr.resp_data_len = 0;
    45d2:	1c 82       	std	Y+4, r1	; 0x04
    45d4:	1b 82       	std	Y+3, r1	; 0x03
			printfr(PSTR("ipmi_process_request: default\n\r"));
			ipmi_default_response( pkt );
			break;
	}

	printfr(PSTR("ipmi_process_request: egress\n\r"));
    45d6:	87 ec       	ldi	r24, 0xC7	; 199
    45d8:	91 e0       	ldi	r25, 0x01	; 1
    45da:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
}
    45de:	df 91       	pop	r29
    45e0:	cf 91       	pop	r28
    45e2:	08 95       	ret

void ipmi_process_request( IPMI_PKT *pkt )
{
	printfr(PSTR("ipmi_process_request: ingress\n\r"));

	switch( pkt->hdr.netfn ) {
    45e4:	84 30       	cpi	r24, 0x04	; 4
    45e6:	19 f1       	breq	.+70     	; 0x462e <ipmi_process_request+0x96>
    45e8:	86 30       	cpi	r24, 0x06	; 6
    45ea:	39 f7       	brne	.-50     	; 0x45ba <ipmi_process_request+0x22>
		case NETFN_GROUP_EXTENSION_REQ:
			printfr(PSTR("ipmi_process_request: NETFN_GROUP_EXTENSION_REQ\n\r"));
		//	picmg_process_command( pkt );
			break;
		case NETFN_APP_REQ:
			printfr(PSTR("ipmi_process_request: NETFN_APP_REQ\n\r"));
    45ec:	8d e7       	ldi	r24, 0x7D	; 125
    45ee:	92 e0       	ldi	r25, 0x02	; 2
    45f0:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
			printfr(PSTR("ipmi_process_request: default\n\r"));
			ipmi_default_response( pkt );
			break;
	}

	printfr(PSTR("ipmi_process_request: egress\n\r"));
    45f4:	87 ec       	ldi	r24, 0xC7	; 199
    45f6:	91 e0       	ldi	r25, 0x01	; 1
    45f8:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
}
    45fc:	df 91       	pop	r29
    45fe:	cf 91       	pop	r28
    4600:	08 95       	ret
{
	printfr(PSTR("ipmi_process_request: ingress\n\r"));

	switch( pkt->hdr.netfn ) {
		case NETFN_GROUP_EXTENSION_REQ:
			printfr(PSTR("ipmi_process_request: NETFN_GROUP_EXTENSION_REQ\n\r"));
    4602:	83 ea       	ldi	r24, 0xA3	; 163
    4604:	92 e0       	ldi	r25, 0x02	; 2
    4606:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
			printfr(PSTR("ipmi_process_request: default\n\r"));
			ipmi_default_response( pkt );
			break;
	}

	printfr(PSTR("ipmi_process_request: egress\n\r"));
    460a:	87 ec       	ldi	r24, 0xC7	; 199
    460c:	91 e0       	ldi	r25, 0x01	; 1
    460e:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
}
    4612:	df 91       	pop	r29
    4614:	cf 91       	pop	r28
    4616:	08 95       	ret
		case NETFN_FW_REQ:
			printfr(PSTR("ipmi_process_request: NETFN_FW_REQ\n\r"));
			ipmi_process_fw_req( pkt );
			break;
		case NETFN_NVSTORE_REQ:
			printfr(PSTR("ipmi_process_request: NETFN_NVSTORE_REQ\n\r"));
    4618:	86 e0       	ldi	r24, 0x06	; 6
    461a:	92 e0       	ldi	r25, 0x02	; 2
    461c:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
			printfr(PSTR("ipmi_process_request: default\n\r"));
			ipmi_default_response( pkt );
			break;
	}

	printfr(PSTR("ipmi_process_request: egress\n\r"));
    4620:	87 ec       	ldi	r24, 0xC7	; 199
    4622:	91 e0       	ldi	r25, 0x01	; 1
    4624:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
}
    4628:	df 91       	pop	r29
    462a:	cf 91       	pop	r28
    462c:	08 95       	ret
		case NETFN_APP_REQ:
			printfr(PSTR("ipmi_process_request: NETFN_APP_REQ\n\r"));
		//	ipmi_process_app_req( pkt );
			break;
		case NETFN_EVENT_REQ:
			printfr(PSTR( "ipmi_process_request: NETFN_EVENT_REQ\n\r"));
    462e:	85 e5       	ldi	r24, 0x55	; 85
    4630:	92 e0       	ldi	r25, 0x02	; 2
    4632:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
			ipmi_process_event_req( pkt );
    4636:	ce 01       	movw	r24, r28
    4638:	0e 94 f9 25 	call	0x4bf2	; 0x4bf2 <ipmi_process_event_req>
			printfr(PSTR("ipmi_process_request: default\n\r"));
			ipmi_default_response( pkt );
			break;
	}

	printfr(PSTR("ipmi_process_request: egress\n\r"));
    463c:	87 ec       	ldi	r24, 0xC7	; 199
    463e:	91 e0       	ldi	r25, 0x01	; 1
    4640:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
}
    4644:	df 91       	pop	r29
    4646:	cf 91       	pop	r28
    4648:	08 95       	ret
		case NETFN_EVENT_REQ:
			printfr(PSTR( "ipmi_process_request: NETFN_EVENT_REQ\n\r"));
			ipmi_process_event_req( pkt );
			break;
		case NETFN_FW_REQ:
			printfr(PSTR("ipmi_process_request: NETFN_FW_REQ\n\r"));
    464a:	80 e3       	ldi	r24, 0x30	; 48
    464c:	92 e0       	ldi	r25, 0x02	; 2
    464e:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
}

/* firmware transfer request */
void ipmi_process_fw_req( IPMI_PKT *pkt )
{
	printfr(PSTR("ipmi_process_fw_req: ingress\n"));
    4652:	85 e1       	ldi	r24, 0x15	; 21
    4654:	93 e0       	ldi	r25, 0x03	; 3
    4656:	b7 cf       	rjmp	.-146    	; 0x45c6 <ipmi_process_request+0x2e>

00004658 <ipmi_process_pkt>:
	}
	return( 0 );
}
void
ipmi_process_pkt( IPMI_WS * ws )
{
    4658:	df 92       	push	r13
    465a:	ef 92       	push	r14
    465c:	ff 92       	push	r15
    465e:	0f 93       	push	r16
    4660:	1f 93       	push	r17
    4662:	cf 93       	push	r28
    4664:	df 93       	push	r29
    4666:	ec 01       	movw	r28, r24
	IPMI_PKT	*pkt;
	uint8_t		cksum, completion_code = CC_NORMAL;
	uint8_t		responder_slave_addr;//, requester_slave_addr;

	IPMI_IPMB_HDR *ipmb_hdr = ( IPMI_IPMB_HDR * )&( ws->pkt_in );
    4668:	44 e3       	ldi	r20, 0x34	; 52
    466a:	e4 2e       	mov	r14, r20
    466c:	f1 2c       	mov	r15, r1
    466e:	e8 0e       	add	r14, r24
    4670:	f9 1e       	adc	r15, r25

	printfr(PSTR("\n\ripmi_process_pkt: ingress\n\r"));
    4672:	83 e3       	ldi	r24, 0x33	; 51
    4674:	94 e0       	ldi	r25, 0x04	; 4
    4676:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	pkt = &ws->pkt;
    467a:	8e 01       	movw	r16, r28
    467c:	0b 5d       	subi	r16, 0xDB	; 219
    467e:	1f 4f       	sbci	r17, 0xFF	; 255
	pkt->hdr.ws = (uint8_t *)ws;
    4680:	df a7       	std	Y+47, r29	; 0x2f
    4682:	ce a7       	std	Y+46, r28	; 0x2e

	switch( ws->incoming_protocol ) {
    4684:	8a 89       	ldd	r24, Y+18	; 0x12
    4686:	81 30       	cpi	r24, 0x01	; 1
    4688:	e1 f0       	breq	.+56     	; 0x46c2 <ipmi_process_pkt+0x6a>

			break;


		default:
			printfr(PSTR("ipmi_process_pkt: unsupported protocol\n\r"));
    468a:	84 e9       	ldi	r24, 0x94	; 148
    468c:	93 e0       	ldi	r25, 0x03	; 3
    468e:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
    4692:	85 ed       	ldi	r24, 0xD5	; 213
    4694:	d8 2e       	mov	r13, r24
			completion_code = CC_NOT_SUPPORTED;
			break;
	} /* end switch(incoming_protocol) */

	if( pkt->hdr.netfn % 2 )
    4696:	8c a5       	ldd	r24, Y+44	; 0x2c
    4698:	80 fd       	sbrc	r24, 0
    469a:	3a c0       	rjmp	.+116    	; 0x4710 <ipmi_process_pkt+0xb8>
		ipmi_process_response( pkt, completion_code );
		printfr(PSTR("ipmi_process_response: egress\n"));
		return;
	}

	if( completion_code == CC_NORMAL )
    469c:	dd 20       	and	r13, r13
    469e:	09 f4       	brne	.+2      	; 0x46a2 <ipmi_process_pkt+0x4a>
    46a0:	71 c0       	rjmp	.+226    	; 0x4784 <ipmi_process_pkt+0x12c>

	/* ipmi_process_request fills in the |completion_code|data| portion
	 * and also sets pkt->hdr.resp_data_len */

	/* send back response */
	if( completion_code != CC_DELAYED_COMPLETION && completion_code != CC_INVALID_DATA_IN_REQ )
    46a2:	fc ec       	ldi	r31, 0xCC	; 204
    46a4:	df 16       	cp	r13, r31
    46a6:	09 f0       	breq	.+2      	; 0x46aa <ipmi_process_pkt+0x52>
    46a8:	70 c0       	rjmp	.+224    	; 0x478a <ipmi_process_pkt+0x132>

	}

	/* If completion code is CC_DELAYED_COMPLETION do nothing */

	printfr(PSTR("ipmi_process_pkt: egress\n"));
    46aa:	83 e3       	ldi	r24, 0x33	; 51
    46ac:	93 e0       	ldi	r25, 0x03	; 3
    46ae:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
}
    46b2:	df 91       	pop	r29
    46b4:	cf 91       	pop	r28
    46b6:	1f 91       	pop	r17
    46b8:	0f 91       	pop	r16
    46ba:	ff 90       	pop	r15
    46bc:	ef 90       	pop	r14
    46be:	df 90       	pop	r13
    46c0:	08 95       	ret
	pkt = &ws->pkt;
	pkt->hdr.ws = (uint8_t *)ws;

	switch( ws->incoming_protocol ) {
		case IPMI_CH_PROTOCOL_IPMB:	/* used for IPMB, serial/modem Basic Mode, and LAN */
			printfr(PSTR("ipmi_process_pkt: IPMB protocol\n\r"));
    46c2:	81 e1       	ldi	r24, 0x11	; 17
    46c4:	94 e0       	ldi	r25, 0x04	; 4
    46c6:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

			/* this is an interface that includes checksums -> verify payload integrity */
			/* need to check both header_checksum & data_checksum for requests. A response
			 * is directly bridged an we let the original requester worry about checksums */

			if( !( ipmb_hdr->netfn % 2 ) ) {
    46ca:	d7 01       	movw	r26, r14
    46cc:	11 96       	adiw	r26, 0x01	; 1
    46ce:	6c 91       	ld	r22, X
    46d0:	86 2f       	mov	r24, r22
    46d2:	86 95       	lsr	r24
    46d4:	86 95       	lsr	r24
    46d6:	80 ff       	sbrs	r24, 0
    46d8:	2b c0       	rjmp	.+86     	; 0x4730 <ipmi_process_pkt+0xd8>
				}

				if( ipmb_hdr->netfn % 2 ) {
					/* an odd netfn indicates a response */
					ipmb_req = NULL;
					ipmb_resp = ( IPMI_IPMB_RESPONSE * )&( ws->pkt_in );
    46da:	97 01       	movw	r18, r14
					pkt->hdr.resp_data_len = ws->len_in - 8;
    46dc:	8c 81       	ldd	r24, Y+4	; 0x04
    46de:	90 e0       	ldi	r25, 0x00	; 0
    46e0:	08 97       	sbiw	r24, 0x08	; 8
    46e2:	99 a7       	std	Y+41, r25	; 0x29
    46e4:	88 a7       	std	Y+40, r24	; 0x28
    46e6:	a0 e0       	ldi	r26, 0x00	; 0
    46e8:	b0 e0       	ldi	r27, 0x00	; 0
					pkt->hdr.responder_lun = ipmb_req->responder_lun;
					pkt->req = ( IPMI_CMD_REQ * )&( ipmb_req->command );
					pkt->hdr.req_data_len = ws->len_in - 7;
				}

				pkt->resp = ( IPMI_CMD_RESP * )&( ipmb_resp->completion_code );
    46ea:	2a 5f       	subi	r18, 0xFA	; 250
    46ec:	3f 4f       	sbci	r19, 0xFF	; 255
    46ee:	3b ab       	std	Y+51, r19	; 0x33
    46f0:	2a ab       	std	Y+50, r18	; 0x32
				pkt->hdr.netfn = ipmb_hdr->netfn;
    46f2:	f7 01       	movw	r30, r14
    46f4:	81 81       	ldd	r24, Z+1	; 0x01
    46f6:	86 95       	lsr	r24
    46f8:	86 95       	lsr	r24
    46fa:	8c a7       	std	Y+44, r24	; 0x2c

				/* check if responder_lun is valid */
				if( ipmb_req->responder_lun + 1 > NUM_LUN )
    46fc:	11 96       	adiw	r26, 0x01	; 1
    46fe:	8c 91       	ld	r24, X
    4700:	83 70       	andi	r24, 0x03	; 3
    4702:	09 f4       	brne	.+2      	; 0x4706 <ipmi_process_pkt+0xae>
    4704:	d1 c0       	rjmp	.+418    	; 0x48a8 <ipmi_process_pkt+0x250>
    4706:	91 ec       	ldi	r25, 0xC1	; 193
    4708:	d9 2e       	mov	r13, r25
			printfr(PSTR("ipmi_process_pkt: unsupported protocol\n\r"));
			completion_code = CC_NOT_SUPPORTED;
			break;
	} /* end switch(incoming_protocol) */

	if( pkt->hdr.netfn % 2 )
    470a:	8c a5       	ldd	r24, Y+44	; 0x2c
    470c:	80 ff       	sbrs	r24, 0
    470e:	c6 cf       	rjmp	.-116    	; 0x469c <ipmi_process_pkt+0x44>
	{
		/* an odd netfn indicates a response */
		ipmi_process_response( pkt, completion_code );
    4710:	c8 01       	movw	r24, r16
    4712:	6d 2d       	mov	r22, r13
    4714:	0e 94 0c 22 	call	0x4418	; 0x4418 <ipmi_process_response>
		printfr(PSTR("ipmi_process_response: egress\n"));
    4718:	85 e7       	ldi	r24, 0x75	; 117
    471a:	93 e0       	ldi	r25, 0x03	; 3
    471c:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
	}

	/* If completion code is CC_DELAYED_COMPLETION do nothing */

	printfr(PSTR("ipmi_process_pkt: egress\n"));
}
    4720:	df 91       	pop	r29
    4722:	cf 91       	pop	r28
    4724:	1f 91       	pop	r17
    4726:	0f 91       	pop	r16
    4728:	ff 90       	pop	r15
    472a:	ef 90       	pop	r14
    472c:	df 90       	pop	r13
    472e:	08 95       	ret

			if( !( ipmb_hdr->netfn % 2 ) ) {
				/* an even netfn indicates a request */
				responder_slave_addr = ws->pkt_in[0];/* TODO: write function to get the responder address*/
				cksum = -(  ws->pkt_in[0]  + ws->pkt_in[1] );
				if( ws->pkt_in[2] != cksum )
    4730:	8d a9       	ldd	r24, Y+53	; 0x35
    4732:	9c a9       	ldd	r25, Y+52	; 0x34
    4734:	89 0f       	add	r24, r25
    4736:	81 95       	neg	r24
    4738:	9e a9       	ldd	r25, Y+54	; 0x36
    473a:	98 17       	cp	r25, r24
    473c:	b9 f5       	brne	.+110    	; 0x47ac <ipmi_process_pkt+0x154>
					completion_code = CC_INVALID_DATA_IN_REQ;
					ws->len_out=0;
					break;
				}

				cksum = ipmi_calculate_checksum( &(((IPMI_IPMB_REQUEST *)(ws->pkt_in))->requester_slave_addr),
    473e:	d7 01       	movw	r26, r14
    4740:	5c 81       	ldd	r21, Y+4	; 0x04
    4742:	45 2f       	mov	r20, r21
    4744:	44 50       	subi	r20, 0x04	; 4
uint8_t ipmi_calculate_checksum( uint8_t *ptr, uint8_t numchar )
{
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
    4746:	09 f4       	brne	.+2      	; 0x474a <ipmi_process_pkt+0xf2>
    4748:	b1 c0       	rjmp	.+354    	; 0x48ac <ipmi_process_pkt+0x254>
					completion_code = CC_INVALID_DATA_IN_REQ;
					ws->len_out=0;
					break;
				}

				cksum = ipmi_calculate_checksum( &(((IPMI_IPMB_REQUEST *)(ws->pkt_in))->requester_slave_addr),
    474a:	9e 01       	movw	r18, r28
    474c:	29 5c       	subi	r18, 0xC9	; 201
    474e:	3f 4f       	sbci	r19, 0xFF	; 255
    4750:	f9 01       	movw	r30, r18
    4752:	90 e0       	ldi	r25, 0x00	; 0
{
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
		checksum += *ptr++;
    4754:	81 91       	ld	r24, Z+
    4756:	98 0f       	add	r25, r24
uint8_t ipmi_calculate_checksum( uint8_t *ptr, uint8_t numchar )
{
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
    4758:	8e 2f       	mov	r24, r30
    475a:	82 1b       	sub	r24, r18
    475c:	84 17       	cp	r24, r20
    475e:	d0 f3       	brcs	.-12     	; 0x4754 <ipmi_process_pkt+0xfc>
    4760:	91 95       	neg	r25
					break;
				}

				cksum = ipmi_calculate_checksum( &(((IPMI_IPMB_REQUEST *)(ws->pkt_in))->requester_slave_addr),
						ws->len_in - 4 );
				if( ws->pkt_in[ws->len_in - 1] != cksum ) { /* data checksum is the last byte */
    4762:	45 2f       	mov	r20, r21
    4764:	50 e0       	ldi	r21, 0x00	; 0
    4766:	fe 01       	movw	r30, r28
    4768:	e4 0f       	add	r30, r20
    476a:	f5 1f       	adc	r31, r21
    476c:	83 a9       	ldd	r24, Z+51	; 0x33
    476e:	89 17       	cp	r24, r25
    4770:	09 f4       	brne	.+2      	; 0x4774 <ipmi_process_pkt+0x11c>
    4772:	86 c0       	rjmp	.+268    	; 0x4880 <ipmi_process_pkt+0x228>
					printfr(PSTR("ipmi_process_pkt: Faulty data checksum\n\r"));
    4774:	8d eb       	ldi	r24, 0xBD	; 189
    4776:	93 e0       	ldi	r25, 0x03	; 3
    4778:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
					completion_code = CC_INVALID_DATA_IN_REQ;
					ws->len_out=0;
    477c:	1d 82       	std	Y+5, r1	; 0x05
    477e:	2c ec       	ldi	r18, 0xCC	; 204
    4780:	d2 2e       	mov	r13, r18
    4782:	89 cf       	rjmp	.-238    	; 0x4696 <ipmi_process_pkt+0x3e>
		printfr(PSTR("ipmi_process_response: egress\n"));
		return;
	}

	if( completion_code == CC_NORMAL )
		ipmi_process_request( pkt );
    4784:	c8 01       	movw	r24, r16
    4786:	0e 94 cc 22 	call	0x4598	; 0x4598 <ipmi_process_request>
	 * and also sets pkt->hdr.resp_data_len */

	/* send back response */
	if( completion_code != CC_DELAYED_COMPLETION && completion_code != CC_INVALID_DATA_IN_REQ )
	{
		ws->outgoing_protocol = ws->incoming_protocol;
    478a:	9a 89       	ldd	r25, Y+18	; 0x12
    478c:	9b 8b       	std	Y+19, r25	; 0x13
		ws->outgoing_medium = ws->incoming_medium;
    478e:	8c 89       	ldd	r24, Y+20	; 0x14
    4790:	8d 8b       	std	Y+21, r24	; 0x15
		switch( ws->outgoing_protocol ) {
    4792:	92 30       	cpi	r25, 0x02	; 2
    4794:	31 f0       	breq	.+12     	; 0x47a2 <ipmi_process_pkt+0x14a>
    4796:	93 30       	cpi	r25, 0x03	; 3
    4798:	88 f0       	brcs	.+34     	; 0x47bc <ipmi_process_pkt+0x164>
    479a:	94 50       	subi	r25, 0x04	; 4
    479c:	96 30       	cpi	r25, 0x06	; 6
    479e:	08 f0       	brcs	.+2      	; 0x47a2 <ipmi_process_pkt+0x14a>
    47a0:	84 cf       	rjmp	.-248    	; 0x46aa <ipmi_process_pkt+0x52>
			case IPMI_CH_PROTOCOL_KCS:		/* KCS System Interface Format */
			case IPMI_CH_PROTOCOL_SMIC:		/* SMIC System Interface Format */
			case IPMI_CH_PROTOCOL_BT10:		/* BT System Interface Format, IPMI v1.0 */
			case IPMI_CH_PROTOCOL_BT15:		/* BT System Interface Format, IPMI v1.5 */
				/* we should not be here  */
				printfr(PSTR("ipmi_process_pkt: unsupported protocol\n" ));
    47a2:	8d e4       	ldi	r24, 0x4D	; 77
    47a4:	93 e0       	ldi	r25, 0x03	; 3
    47a6:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
    47aa:	7f cf       	rjmp	.-258    	; 0x46aa <ipmi_process_pkt+0x52>
				responder_slave_addr = ws->pkt_in[0];/* TODO: write function to get the responder address*/
				cksum = -(  ws->pkt_in[0]  + ws->pkt_in[1] );
				if( ws->pkt_in[2] != cksum )
				{
					/* header checksum is the second byte */
					printfr(PSTR("ipmi_process_pkt: Faulty header checksum\n\r"));
    47ac:	86 ee       	ldi	r24, 0xE6	; 230
    47ae:	93 e0       	ldi	r25, 0x03	; 3
    47b0:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
					completion_code = CC_INVALID_DATA_IN_REQ;
					ws->len_out=0;
    47b4:	1d 82       	std	Y+5, r1	; 0x05
    47b6:	3c ec       	ldi	r19, 0xCC	; 204
    47b8:	d3 2e       	mov	r13, r19
    47ba:	6d cf       	rjmp	.-294    	; 0x4696 <ipmi_process_pkt+0x3e>
	/* send back response */
	if( completion_code != CC_DELAYED_COMPLETION && completion_code != CC_INVALID_DATA_IN_REQ )
	{
		ws->outgoing_protocol = ws->incoming_protocol;
		ws->outgoing_medium = ws->incoming_medium;
		switch( ws->outgoing_protocol ) {
    47bc:	91 30       	cpi	r25, 0x01	; 1
    47be:	09 f0       	breq	.+2      	; 0x47c2 <ipmi_process_pkt+0x16a>
    47c0:	74 cf       	rjmp	.-280    	; 0x46aa <ipmi_process_pkt+0x52>
			case IPMI_CH_PROTOCOL_IPMB: {
				IPMI_IPMB_RESPONSE *ipmb_resp = ( IPMI_IPMB_RESPONSE * )&( ws->pkt_out );
    47c2:	8e 01       	movw	r16, r28
    47c4:	0c 5a       	subi	r16, 0xAC	; 172
    47c6:	1f 4f       	sbci	r17, 0xFF	; 255
				IPMI_IPMB_REQUEST *ipmb_req = ( IPMI_IPMB_REQUEST * )&( ws->pkt_in );


				ipmb_resp->requester_slave_addr = ipmb_req->requester_slave_addr;
    47c8:	d7 01       	movw	r26, r14
    47ca:	13 96       	adiw	r26, 0x03	; 3
    47cc:	2c 91       	ld	r18, X
    47ce:	13 97       	sbiw	r26, 0x03	; 3
    47d0:	f8 01       	movw	r30, r16
    47d2:	20 83       	st	Z, r18
				ipmb_resp->netfn = ipmb_req->netfn + 1;
    47d4:	11 96       	adiw	r26, 0x01	; 1
    47d6:	9c 91       	ld	r25, X
    47d8:	11 97       	sbiw	r26, 0x01	; 1
    47da:	9c 7f       	andi	r25, 0xFC	; 252
    47dc:	9c 5f       	subi	r25, 0xFC	; 252
    47de:	81 81       	ldd	r24, Z+1	; 0x01
    47e0:	83 70       	andi	r24, 0x03	; 3
    47e2:	89 2b       	or	r24, r25
    47e4:	81 83       	std	Z+1, r24	; 0x01
				ipmb_resp->requester_lun = ipmb_req->requester_lun;
    47e6:	14 96       	adiw	r26, 0x04	; 4
    47e8:	9c 91       	ld	r25, X
    47ea:	93 70       	andi	r25, 0x03	; 3
    47ec:	8c 7f       	andi	r24, 0xFC	; 252
    47ee:	89 2b       	or	r24, r25
    47f0:	81 83       	std	Z+1, r24	; 0x01
				ipmb_resp->header_checksum = -( ipmb_resp->requester_slave_addr + *(( char * )(ipmb_resp)+1));
    47f2:	82 0f       	add	r24, r18
    47f4:	81 95       	neg	r24
    47f6:	82 83       	std	Z+2, r24	; 0x02
				ipmb_resp->responder_slave_addr = module_get_i2c_address( I2C_ADDRESS_LOCAL );//TODO
    47f8:	80 e0       	ldi	r24, 0x00	; 0
    47fa:	90 e0       	ldi	r25, 0x00	; 0
    47fc:	0e 94 58 27 	call	0x4eb0	; 0x4eb0 <module_get_i2c_address>
    4800:	d8 01       	movw	r26, r16
    4802:	13 96       	adiw	r26, 0x03	; 3
    4804:	8c 93       	st	X, r24
    4806:	13 97       	sbiw	r26, 0x03	; 3
				ipmb_resp->req_seq = ipmb_req->req_seq;
    4808:	f7 01       	movw	r30, r14
    480a:	94 81       	ldd	r25, Z+4	; 0x04
    480c:	9c 7f       	andi	r25, 0xFC	; 252
    480e:	14 96       	adiw	r26, 0x04	; 4
    4810:	8c 91       	ld	r24, X
    4812:	14 97       	sbiw	r26, 0x04	; 4
    4814:	83 70       	andi	r24, 0x03	; 3
    4816:	89 2b       	or	r24, r25
    4818:	14 96       	adiw	r26, 0x04	; 4
    481a:	8c 93       	st	X, r24
    481c:	14 97       	sbiw	r26, 0x04	; 4
				ipmb_resp->responder_lun = ipmb_req->responder_lun;
    481e:	91 81       	ldd	r25, Z+1	; 0x01
    4820:	93 70       	andi	r25, 0x03	; 3
    4822:	8c 7f       	andi	r24, 0xFC	; 252
    4824:	89 2b       	or	r24, r25
    4826:	14 96       	adiw	r26, 0x04	; 4
    4828:	8c 93       	st	X, r24
    482a:	14 97       	sbiw	r26, 0x04	; 4
				ipmb_resp->command = ipmb_req->command;
    482c:	85 81       	ldd	r24, Z+5	; 0x05
    482e:	15 96       	adiw	r26, 0x05	; 5
    4830:	8c 93       	st	X, r24
    4832:	15 97       	sbiw	r26, 0x05	; 5
				ipmb_resp->completion_code=completion_code;
    4834:	16 96       	adiw	r26, 0x06	; 6
    4836:	dc 92       	st	X, r13
				/*
				 * The location of data_checksum field is bogus.
				 * It's used as a placeholder to indicate that a checksum follows the data field.
				 * The location of the data_checksum depends on the size of the data preceeding it.
				 * */
				ipmb_resp->data_checksum =
    4838:	48 a5       	ldd	r20, Y+40	; 0x28
    483a:	4c 5f       	subi	r20, 0xFC	; 252
uint8_t ipmi_calculate_checksum( uint8_t *ptr, uint8_t numchar )
{
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
    483c:	c9 f1       	breq	.+114    	; 0x48b0 <ipmi_process_pkt+0x258>
				/*
				 * The location of data_checksum field is bogus.
				 * It's used as a placeholder to indicate that a checksum follows the data field.
				 * The location of the data_checksum depends on the size of the data preceeding it.
				 * */
				ipmb_resp->data_checksum =
    483e:	98 01       	movw	r18, r16
    4840:	2d 5f       	subi	r18, 0xFD	; 253
    4842:	3f 4f       	sbci	r19, 0xFF	; 255
    4844:	f9 01       	movw	r30, r18
    4846:	90 e0       	ldi	r25, 0x00	; 0
{
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
		checksum += *ptr++;
    4848:	81 91       	ld	r24, Z+
    484a:	98 0f       	add	r25, r24
uint8_t ipmi_calculate_checksum( uint8_t *ptr, uint8_t numchar )
{
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
    484c:	8e 2f       	mov	r24, r30
    484e:	82 1b       	sub	r24, r18
    4850:	84 17       	cp	r24, r20
    4852:	d0 f3       	brcs	.-12     	; 0x4848 <ipmi_process_pkt+0x1f0>
    4854:	89 2f       	mov	r24, r25
    4856:	81 95       	neg	r24
				/*
				 * The location of data_checksum field is bogus.
				 * It's used as a placeholder to indicate that a checksum follows the data field.
				 * The location of the data_checksum depends on the size of the data preceeding it.
				 * */
				ipmb_resp->data_checksum =
    4858:	d8 01       	movw	r26, r16
    485a:	5f 96       	adiw	r26, 0x1f	; 31
    485c:	8c 93       	st	X, r24
    485e:	5f 97       	sbiw	r26, 0x1f	; 31
											ipmi_calculate_checksum( &ipmb_resp->responder_slave_addr,
																		pkt->hdr.resp_data_len + 4 );
				ws->len_out = sizeof(IPMI_IPMB_RESPONSE)
    4860:	88 a5       	ldd	r24, Y+40	; 0x28
    4862:	88 5f       	subi	r24, 0xF8	; 248
    4864:	8d 83       	std	Y+5, r24	; 0x05
					- IPMB_RESP_MAX_DATA_LEN  +  pkt->hdr.resp_data_len;
				/* Assign the checksum to it's proper location */
				*( (uint8_t *)ipmb_resp + ws->len_out - 1 ) = ipmb_resp->data_checksum;
    4866:	f8 01       	movw	r30, r16
    4868:	e8 0f       	add	r30, r24
    486a:	f1 1d       	adc	r31, r1
    486c:	31 97       	sbiw	r30, 0x01	; 1
    486e:	5f 96       	adiw	r26, 0x1f	; 31
    4870:	8c 91       	ld	r24, X
    4872:	80 83       	st	Z, r24
				}
				ws_set_state( ws, WS_ACTIVE_MASTER_WRITE );
    4874:	ce 01       	movw	r24, r28
    4876:	65 e0       	ldi	r22, 0x05	; 5
    4878:	70 e0       	ldi	r23, 0x00	; 0
    487a:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>
    487e:	15 cf       	rjmp	.-470    	; 0x46aa <ipmi_process_pkt+0x52>
					ipmb_resp = ( IPMI_IPMB_RESPONSE * )&( ws->pkt_in );
					pkt->hdr.resp_data_len = ws->len_in - 8;
				} else {
					/* an even netfn is a request */
					ipmb_req = ( IPMI_IPMB_REQUEST * )&( ws->pkt_in );
					ipmb_resp = ( IPMI_IPMB_RESPONSE * )&( ws->pkt_out );
    4880:	9e 01       	movw	r18, r28
    4882:	2c 5a       	subi	r18, 0xAC	; 172
    4884:	3f 4f       	sbci	r19, 0xFF	; 255
					pkt->hdr.responder_lun = ipmb_req->responder_lun;
    4886:	63 70       	andi	r22, 0x03	; 3
    4888:	6d a7       	std	Y+45, r22	; 0x2d
					pkt->req = ( IPMI_CMD_REQ * )&( ipmb_req->command );
    488a:	e5 e0       	ldi	r30, 0x05	; 5
    488c:	f0 e0       	ldi	r31, 0x00	; 0
    488e:	ee 0e       	add	r14, r30
    4890:	ff 1e       	adc	r15, r31
    4892:	f9 aa       	std	Y+49, r15	; 0x31
    4894:	e8 aa       	std	Y+48, r14	; 0x30
    4896:	8b ef       	ldi	r24, 0xFB	; 251
    4898:	9f ef       	ldi	r25, 0xFF	; 255
    489a:	e8 0e       	add	r14, r24
    489c:	f9 1e       	adc	r15, r25
					pkt->hdr.req_data_len = ws->len_in - 7;
    489e:	47 50       	subi	r20, 0x07	; 7
    48a0:	50 40       	sbci	r21, 0x00	; 0
    48a2:	5f a3       	std	Y+39, r21	; 0x27
    48a4:	4e a3       	std	Y+38, r20	; 0x26
    48a6:	21 cf       	rjmp	.-446    	; 0x46ea <ipmi_process_pkt+0x92>

				pkt->resp = ( IPMI_CMD_RESP * )&( ipmb_resp->completion_code );
				pkt->hdr.netfn = ipmb_hdr->netfn;

				/* check if responder_lun is valid */
				if( ipmb_req->responder_lun + 1 > NUM_LUN )
    48a8:	dd 24       	eor	r13, r13
    48aa:	f5 ce       	rjmp	.-534    	; 0x4696 <ipmi_process_pkt+0x3e>
uint8_t ipmi_calculate_checksum( uint8_t *ptr, uint8_t numchar )
{
	uint8_t checksum = 0;
	uint8_t i;

	for( i = 0; i < numchar; i++ ) {
    48ac:	90 e0       	ldi	r25, 0x00	; 0
    48ae:	59 cf       	rjmp	.-334    	; 0x4762 <ipmi_process_pkt+0x10a>
    48b0:	80 e0       	ldi	r24, 0x00	; 0
    48b2:	d2 cf       	rjmp	.-92     	; 0x4858 <ipmi_process_pkt+0x200>

000048b4 <pef_postpone_timer_expired>:
	GENERIC_EVENT_MSG *evt_msg;

	evt_msg = PEF_PENDING_EVENT;

//	ipmi_event_handler( evt_msg );	   TODO fix
}
    48b4:	08 95       	ret

000048b6 <event_data_compare>:
		};
	} else
		match = 0;

	return( match );
}
    48b6:	80 e0       	ldi	r24, 0x00	; 0
    48b8:	90 e0       	ldi	r25, 0x00	; 0
    48ba:	08 95       	ret

000048bc <ipmi_get_event_receiver>:
 * Receiver Slave Address and LUN. This command is only applicable to
 * management controllers that act as IPMB Event Generators.
 */
void
ipmi_get_event_receiver( IPMI_PKT *pkt )
{
    48bc:	cf 93       	push	r28
    48be:	df 93       	push	r29
	GET_EVENT_RECEIVER_CMD_RESP	*resp = ( GET_EVENT_RECEIVER_CMD_RESP * )pkt->resp;
    48c0:	fc 01       	movw	r30, r24
    48c2:	c5 85       	ldd	r28, Z+13	; 0x0d
    48c4:	d6 85       	ldd	r29, Z+14	; 0x0e

	printfr(PSTR("ipmi_get_event_receiver: ingress\n"));
    48c6:	82 e7       	ldi	r24, 0x72	; 114
    48c8:	94 e0       	ldi	r25, 0x04	; 4
    48ca:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	/* Event Receiver Slave Address. 0FFh indicates Event Message
	   Generation has been disabled. Otherwise
	   [7:1] IPMB (I2C) Slave Address
	   [0] always 0b when [7:1] hold I2C slave address */
	if( evt_config.evt_enabled ) {
    48ce:	80 91 b0 0a 	lds	r24, 0x0AB0
    48d2:	88 23       	and	r24, r24
    48d4:	89 f4       	brne	.+34     	; 0x48f8 <ipmi_get_event_receiver+0x3c>
		resp->evt_receiver_slave_addr = evt_config.receiver_slave_addr;
	} else {
		resp->evt_receiver_slave_addr = 0xFF;
    48d6:	8f ef       	ldi	r24, 0xFF	; 255
    48d8:	89 83       	std	Y+1, r24	; 0x01
	}

	resp->evt_receiver_lun = evt_config.receiver_lun;		/* [1:0] - Event Receiver LUN */
    48da:	90 91 af 0a 	lds	r25, 0x0AAF
    48de:	93 70       	andi	r25, 0x03	; 3
    48e0:	8a 81       	ldd	r24, Y+2	; 0x02
    48e2:	8c 7f       	andi	r24, 0xFC	; 252
    48e4:	89 2b       	or	r24, r25
    48e6:	8a 83       	std	Y+2, r24	; 0x02

	resp->completion_code = CC_NORMAL;
    48e8:	18 82       	st	Y, r1

	printfr(PSTR("ipmi_get_event_receiver: egress\n"));
    48ea:	81 e5       	ldi	r24, 0x51	; 81
    48ec:	94 e0       	ldi	r25, 0x04	; 4
    48ee:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
}
    48f2:	df 91       	pop	r29
    48f4:	cf 91       	pop	r28
    48f6:	08 95       	ret
	/* Event Receiver Slave Address. 0FFh indicates Event Message
	   Generation has been disabled. Otherwise
	   [7:1] IPMB (I2C) Slave Address
	   [0] always 0b when [7:1] hold I2C slave address */
	if( evt_config.evt_enabled ) {
		resp->evt_receiver_slave_addr = evt_config.receiver_slave_addr;
    48f8:	80 91 ae 0a 	lds	r24, 0x0AAE
    48fc:	89 83       	std	Y+1, r24	; 0x01
    48fe:	ed cf       	rjmp	.-38     	; 0x48da <ipmi_get_event_receiver+0x1e>

00004900 <ipmi_set_event_receiver>:
 * based on the result. This will cause devices that have any pre-existing
 * event conditions to transmit new event messages for those events.
 */
void
ipmi_set_event_receiver( IPMI_PKT *pkt )
{
    4900:	0f 93       	push	r16
    4902:	1f 93       	push	r17
    4904:	cf 93       	push	r28
    4906:	df 93       	push	r29
    4908:	fc 01       	movw	r30, r24
	SET_EVENT_RECEIVER_CMD_REQ	*req = ( SET_EVENT_RECEIVER_CMD_REQ * )pkt->req;
    490a:	13 85       	ldd	r17, Z+11	; 0x0b
    490c:	04 85       	ldd	r16, Z+12	; 0x0c
	SET_EVENT_RECEIVER_CMD_RESP	*resp = ( SET_EVENT_RECEIVER_CMD_RESP * )pkt->resp;
    490e:	c5 85       	ldd	r28, Z+13	; 0x0d
    4910:	d6 85       	ldd	r29, Z+14	; 0x0e

	printfr(PSTR("ipmi_set_event_receiver: ingress\n"));
    4912:	85 eb       	ldi	r24, 0xB5	; 181
    4914:	94 e0       	ldi	r25, 0x04	; 4
    4916:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	if( evt_config.receiver_slave_addr != 0xff ) {
    491a:	80 91 ae 0a 	lds	r24, 0x0AAE
    491e:	8f 3f       	cpi	r24, 0xFF	; 255
    4920:	b1 f0       	breq	.+44     	; 0x494e <ipmi_set_event_receiver+0x4e>
 * event conditions to transmit new event messages for those events.
 */
void
ipmi_set_event_receiver( IPMI_PKT *pkt )
{
	SET_EVENT_RECEIVER_CMD_REQ	*req = ( SET_EVENT_RECEIVER_CMD_REQ * )pkt->req;
    4922:	e1 2f       	mov	r30, r17
    4924:	f0 2f       	mov	r31, r16
	SET_EVENT_RECEIVER_CMD_RESP	*resp = ( SET_EVENT_RECEIVER_CMD_RESP * )pkt->resp;

	printfr(PSTR("ipmi_set_event_receiver: ingress\n"));

	if( evt_config.receiver_slave_addr != 0xff ) {
		evt_config.receiver_slave_addr = req->evt_receiver_slave_addr;
    4926:	81 81       	ldd	r24, Z+1	; 0x01
    4928:	80 93 ae 0a 	sts	0x0AAE, r24
		evt_config.receiver_lun = req->evt_receiver_lun;
    492c:	82 81       	ldd	r24, Z+2	; 0x02
    492e:	83 70       	andi	r24, 0x03	; 3
    4930:	80 93 af 0a 	sts	0x0AAF, r24
		evt_config.evt_enabled = 1;
    4934:	81 e0       	ldi	r24, 0x01	; 1
    4936:	80 93 b0 0a 	sts	0x0AB0, r24
	} else {
		evt_config.evt_enabled = 0;
	}

	resp->completion_code = CC_NORMAL;
    493a:	18 82       	st	Y, r1

	//module_rearm_events(); TODO:

	printfr(PSTR("ipmi_set_event_receiver: egress\n"));
    493c:	84 e9       	ldi	r24, 0x94	; 148
    493e:	94 e0       	ldi	r25, 0x04	; 4
    4940:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
}
    4944:	df 91       	pop	r29
    4946:	cf 91       	pop	r28
    4948:	1f 91       	pop	r17
    494a:	0f 91       	pop	r16
    494c:	08 95       	ret
	if( evt_config.receiver_slave_addr != 0xff ) {
		evt_config.receiver_slave_addr = req->evt_receiver_slave_addr;
		evt_config.receiver_lun = req->evt_receiver_lun;
		evt_config.evt_enabled = 1;
	} else {
		evt_config.evt_enabled = 0;
    494e:	10 92 b0 0a 	sts	0x0AB0, r1
    4952:	f3 cf       	rjmp	.-26     	; 0x493a <ipmi_set_event_receiver+0x3a>

00004954 <ipmi_get_last_processed_event>:
	pkt->hdr.resp_data_len = 0;
}

void
ipmi_get_last_processed_event( IPMI_PKT *pkt)
{
    4954:	ef 92       	push	r14
    4956:	ff 92       	push	r15
    4958:	0f 93       	push	r16
    495a:	1f 93       	push	r17
    495c:	7c 01       	movw	r14, r24
	GET_LAST_PROCESSED_EVENT_ID_CMD_RESP *resp = (GET_LAST_PROCESSED_EVENT_ID_CMD_RESP *)pkt->resp;
    495e:	dc 01       	movw	r26, r24
    4960:	1d 96       	adiw	r26, 0x0d	; 13
    4962:	0d 91       	ld	r16, X+
    4964:	1c 91       	ld	r17, X
    4966:	1e 97       	sbiw	r26, 0x0e	; 14

	printfr(PSTR("get_last_processed_event: ingress\n"));
    4968:	83 e9       	ldi	r24, 0x93	; 147
    496a:	95 e0       	ldi	r25, 0x05	; 5
    496c:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	/* Most recent addition timestamp. LS byte first. */
	resp->most_recent_timestamp[0] = evt_processed.last_evt_rec_timestamp & 0xf;
    4970:	e0 e8       	ldi	r30, 0x80	; 128
    4972:	fa e0       	ldi	r31, 0x0A	; 10
    4974:	80 91 80 0a 	lds	r24, 0x0A80
    4978:	8f 70       	andi	r24, 0x0F	; 15
    497a:	d8 01       	movw	r26, r16
    497c:	11 96       	adiw	r26, 0x01	; 1
    497e:	8c 93       	st	X, r24
	resp->most_recent_timestamp[1] = ( evt_processed.last_evt_rec_timestamp >> 8 ) & 0xf;
    4980:	80 91 80 0a 	lds	r24, 0x0A80
    4984:	90 91 81 0a 	lds	r25, 0x0A81
    4988:	a0 91 82 0a 	lds	r26, 0x0A82
    498c:	b0 91 83 0a 	lds	r27, 0x0A83
    4990:	89 2f       	mov	r24, r25
    4992:	9a 2f       	mov	r25, r26
    4994:	ab 2f       	mov	r26, r27
    4996:	bb 27       	eor	r27, r27
    4998:	8f 70       	andi	r24, 0x0F	; 15
    499a:	d8 01       	movw	r26, r16
    499c:	12 96       	adiw	r26, 0x02	; 2
    499e:	8c 93       	st	X, r24
	resp->most_recent_timestamp[2] = ( evt_processed.last_evt_rec_timestamp >> 16 ) & 0xf;
    49a0:	80 91 80 0a 	lds	r24, 0x0A80
    49a4:	90 91 81 0a 	lds	r25, 0x0A81
    49a8:	a0 91 82 0a 	lds	r26, 0x0A82
    49ac:	b0 91 83 0a 	lds	r27, 0x0A83
    49b0:	cd 01       	movw	r24, r26
    49b2:	aa 27       	eor	r26, r26
    49b4:	bb 27       	eor	r27, r27
    49b6:	8f 70       	andi	r24, 0x0F	; 15
    49b8:	d8 01       	movw	r26, r16
    49ba:	13 96       	adiw	r26, 0x03	; 3
    49bc:	8c 93       	st	X, r24
	resp->most_recent_timestamp[3] = ( evt_processed.last_evt_rec_timestamp >> 24 ) & 0xf;
    49be:	80 91 80 0a 	lds	r24, 0x0A80
    49c2:	90 91 81 0a 	lds	r25, 0x0A81
    49c6:	a0 91 82 0a 	lds	r26, 0x0A82
    49ca:	b0 91 83 0a 	lds	r27, 0x0A83
    49ce:	8b 2f       	mov	r24, r27
    49d0:	99 27       	eor	r25, r25
    49d2:	aa 27       	eor	r26, r26
    49d4:	bb 27       	eor	r27, r27
    49d6:	8f 70       	andi	r24, 0x0F	; 15
    49d8:	d8 01       	movw	r26, r16
    49da:	14 96       	adiw	r26, 0x04	; 4
    49dc:	8c 93       	st	X, r24
    49de:	14 97       	sbiw	r26, 0x04	; 4

	/* Record ID for last record in SEL. Returns FFFFh if SEL is empty. */
	resp->record_id[0] = evt_processed.last_evt_rec_id & 0xf;
    49e0:	32 97       	sbiw	r30, 0x02	; 2
    49e2:	80 81       	ld	r24, Z
    49e4:	8f 70       	andi	r24, 0x0F	; 15
    49e6:	15 96       	adiw	r26, 0x05	; 5
    49e8:	8c 93       	st	X, r24
    49ea:	15 97       	sbiw	r26, 0x05	; 5
	resp->record_id[1] = evt_processed.last_evt_rec_id >> 8;
    49ec:	80 81       	ld	r24, Z
    49ee:	91 81       	ldd	r25, Z+1	; 0x01
    49f0:	89 2f       	mov	r24, r25
    49f2:	99 0f       	add	r25, r25
    49f4:	99 0b       	sbc	r25, r25
    49f6:	16 96       	adiw	r26, 0x06	; 6
    49f8:	8c 93       	st	X, r24
    49fa:	16 97       	sbiw	r26, 0x06	; 6

	resp->last_sw_proc_evt_rec_id[0] =
    49fc:	80 91 7a 0a 	lds	r24, 0x0A7A
    4a00:	90 91 7b 0a 	lds	r25, 0x0A7B
    4a04:	28 2f       	mov	r18, r24
    4a06:	2f 70       	andi	r18, 0x0F	; 15
    4a08:	17 96       	adiw	r26, 0x07	; 7
    4a0a:	2c 93       	st	X, r18
    4a0c:	17 97       	sbiw	r26, 0x07	; 7
		evt_processed.last_sw_proc_evt_rec_id & 0xf; /* LSB:Last SW Processed Event Record ID. */
	resp->last_sw_proc_evt_rec_id[1] = evt_processed.last_sw_proc_evt_rec_id >> 8; /* MSB */
    4a0e:	89 2f       	mov	r24, r25
    4a10:	99 0f       	add	r25, r25
    4a12:	99 0b       	sbc	r25, r25
    4a14:	18 96       	adiw	r26, 0x08	; 8
    4a16:	8c 93       	st	X, r24
    4a18:	18 97       	sbiw	r26, 0x08	; 8

	/* Last BMC Processed Event Record ID. Returns 0000h when event has been
	   processed but could not be logged because the SEL is full or logging
	   has been disabled. */
	resp->last_bmc_proc_evt_rec_id[0] = evt_processed.last_bmc_proc_evt_rec_id & 0xf;
    4a1a:	80 91 7c 0a 	lds	r24, 0x0A7C
    4a1e:	90 91 7d 0a 	lds	r25, 0x0A7D
    4a22:	28 2f       	mov	r18, r24
    4a24:	2f 70       	andi	r18, 0x0F	; 15
    4a26:	19 96       	adiw	r26, 0x09	; 9
    4a28:	2c 93       	st	X, r18
    4a2a:	19 97       	sbiw	r26, 0x09	; 9
	resp->last_bmc_proc_evt_rec_id[1] = evt_processed.last_bmc_proc_evt_rec_id >> 8;
    4a2c:	89 2f       	mov	r24, r25
    4a2e:	99 0f       	add	r25, r25
    4a30:	99 0b       	sbc	r25, r25
    4a32:	1a 96       	adiw	r26, 0x0a	; 10
    4a34:	8c 93       	st	X, r24
    4a36:	1a 97       	sbiw	r26, 0x0a	; 10

	resp->completion_code = CC_NORMAL;	/* special case for this command:
    4a38:	1c 92       	st	X, r1
						   81h = cannot execute command,
						   SEL erase in progress */
	pkt->hdr.resp_data_len = 0;
    4a3a:	f7 01       	movw	r30, r14
    4a3c:	14 82       	std	Z+4, r1	; 0x04
    4a3e:	13 82       	std	Z+3, r1	; 0x03

}
    4a40:	1f 91       	pop	r17
    4a42:	0f 91       	pop	r16
    4a44:	ff 90       	pop	r15
    4a46:	ef 90       	pop	r14
    4a48:	08 95       	ret

00004a4a <ipmi_set_last_processed_event>:

}

void
ipmi_set_last_processed_event( IPMI_PKT *pkt )
{
    4a4a:	ef 92       	push	r14
    4a4c:	ff 92       	push	r15
    4a4e:	0f 93       	push	r16
    4a50:	1f 93       	push	r17
    4a52:	cf 93       	push	r28
    4a54:	df 93       	push	r29
    4a56:	8c 01       	movw	r16, r24
	SET_LAST_PROCESSED_EVENT_ID_CMD_REQ	*req = (SET_LAST_PROCESSED_EVENT_ID_CMD_REQ *)pkt->req;
    4a58:	fc 01       	movw	r30, r24
    4a5a:	c3 85       	ldd	r28, Z+11	; 0x0b
    4a5c:	d4 85       	ldd	r29, Z+12	; 0x0c
	SET_LAST_PROCESSED_EVENT_ID_CMD_RESP	*resp = (SET_LAST_PROCESSED_EVENT_ID_CMD_RESP *)pkt->resp;
    4a5e:	e5 84       	ldd	r14, Z+13	; 0x0d
    4a60:	f6 84       	ldd	r15, Z+14	; 0x0e

	printfr(PSTR("set_last_processed_event: ingress\n"));
    4a62:	86 eb       	ldi	r24, 0xB6	; 182
    4a64:	95 e0       	ldi	r25, 0x05	; 5
    4a66:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
	if( req->record_id ) {
		/* set Record ID for last record processed by BMC. */
		evt_processed.last_sw_proc_evt_rec_id = req->rec_id_msb << 8 | req->rec_id_lsb;
	} else {
		/* set Record ID for last record processed by software. */
		evt_processed.last_sw_proc_evt_rec_id = req->rec_id_msb << 8 | req->rec_id_lsb;
    4a6a:	9b 81       	ldd	r25, Y+3	; 0x03
    4a6c:	80 e0       	ldi	r24, 0x00	; 0
    4a6e:	2a 81       	ldd	r18, Y+2	; 0x02
    4a70:	30 e0       	ldi	r19, 0x00	; 0
    4a72:	82 2b       	or	r24, r18
    4a74:	93 2b       	or	r25, r19
    4a76:	90 93 7b 0a 	sts	0x0A7B, r25
    4a7a:	80 93 7a 0a 	sts	0x0A7A, r24
	}

	resp->completion_code = CC_NORMAL;
    4a7e:	f7 01       	movw	r30, r14
    4a80:	10 82       	st	Z, r1
	pkt->hdr.resp_data_len = 0;
    4a82:	f8 01       	movw	r30, r16
    4a84:	14 82       	std	Z+4, r1	; 0x04
    4a86:	13 82       	std	Z+3, r1	; 0x03
}
    4a88:	df 91       	pop	r29
    4a8a:	cf 91       	pop	r28
    4a8c:	1f 91       	pop	r17
    4a8e:	0f 91       	pop	r16
    4a90:	ff 90       	pop	r15
    4a92:	ef 90       	pop	r14
    4a94:	08 95       	ret

00004a96 <ipmi_get_pef_config_params>:
ipmi_get_pef_config_params( IPMI_PKT *pkt )
{
	GET_PEF_CONFIG_PARAMS_CMD_REQ	*req = (GET_PEF_CONFIG_PARAMS_CMD_REQ *)pkt->req;


	printfr(PSTR("get_pef_config_params: ingress\n"));
    4a96:	89 ed       	ldi	r24, 0xD9	; 217
    4a98:	95 e0       	ldi	r25, 0x05	; 5
    4a9a:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

		case PEF_CONFIG_PARAM_GROUP_CONTROL_TABLE:
			break;
	}

}
    4a9e:	08 95       	ret

00004aa0 <ipmi_set_pef_config_params>:
 * 	a way to recognize that another party has already claimed the parameters)
 * 	82h = attempt to write read-only parameter.
 */
void
ipmi_set_pef_config_params( IPMI_PKT *pkt )
{
    4aa0:	0f 93       	push	r16
    4aa2:	1f 93       	push	r17
    4aa4:	cf 93       	push	r28
    4aa6:	df 93       	push	r29
    4aa8:	fc 01       	movw	r30, r24
	SET_PEF_CONFIG_PARAMS_CMD_REQ	*req = (SET_PEF_CONFIG_PARAMS_CMD_REQ *)pkt->req;
    4aaa:	03 85       	ldd	r16, Z+11	; 0x0b
    4aac:	14 85       	ldd	r17, Z+12	; 0x0c
	SET_PEF_CONFIG_PARAMS_CMD_RESP	*resp =  (SET_PEF_CONFIG_PARAMS_CMD_RESP *)(pkt->resp);
    4aae:	c5 85       	ldd	r28, Z+13	; 0x0d
    4ab0:	d6 85       	ldd	r29, Z+14	; 0x0e

	printfr(PSTR("ipmi_set_pef_config_params: ingress\n" ));
    4ab2:	89 ef       	ldi	r24, 0xF9	; 249
    4ab4:	95 e0       	ldi	r25, 0x05	; 5
    4ab6:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	/* Configuration parameter data, per Table 30-6, PEF Configuration Parameters. */
	switch( req->param_selector ) {
    4aba:	f8 01       	movw	r30, r16
    4abc:	81 81       	ldd	r24, Z+1	; 0x01
    4abe:	80 31       	cpi	r24, 0x10	; 16
    4ac0:	10 f0       	brcs	.+4      	; 0x4ac6 <ipmi_set_pef_config_params+0x26>

		case PEF_CONFIG_PARAM_GROUP_CONTROL_TABLE:
			break;

		default:
			resp->completion_code = 0x80; /* 80h = parameter not supported. */
    4ac2:	80 e8       	ldi	r24, 0x80	; 128
    4ac4:	88 83       	st	Y, r24

	}

	resp->completion_code = CC_NORMAL;
    4ac6:	18 82       	st	Y, r1
}
    4ac8:	df 91       	pop	r29
    4aca:	cf 91       	pop	r28
    4acc:	1f 91       	pop	r17
    4ace:	0f 91       	pop	r16
    4ad0:	08 95       	ret

00004ad2 <ipmi_arm_pef_postpone_timer>:
 * BMC to stop the timer and rearm it to start counting down from the value
 * that was passed in the Arm PEF Postpone Timer command.
 */
void
ipmi_arm_pef_postpone_timer( IPMI_PKT *pkt )
{
    4ad2:	ef 92       	push	r14
    4ad4:	ff 92       	push	r15
    4ad6:	0f 93       	push	r16
    4ad8:	1f 93       	push	r17
    4ada:	fc 01       	movw	r30, r24
	ARM_PEF_POSTPONE_TIMER_CMD_REQ 	*req = (ARM_PEF_POSTPONE_TIMER_CMD_REQ *)(pkt->req);
    4adc:	e3 84       	ldd	r14, Z+11	; 0x0b
    4ade:	f4 84       	ldd	r15, Z+12	; 0x0c
	ARM_PEF_POSTPONE_TIMER_CMD_RESP	*resp = (ARM_PEF_POSTPONE_TIMER_CMD_RESP *)(pkt->resp);
    4ae0:	05 85       	ldd	r16, Z+13	; 0x0d
    4ae2:	16 85       	ldd	r17, Z+14	; 0x0e

	printfr(PSTR("arm_pef_postpone_timer: ingress\n"));
    4ae4:	8e e1       	ldi	r24, 0x1E	; 30
    4ae6:	96 e0       	ldi	r25, 0x06	; 6
    4ae8:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	resp->present_timer_countdown_value = 0;
    4aec:	f8 01       	movw	r30, r16
    4aee:	11 82       	std	Z+1, r1	; 0x01

	pef_capabilities.pef_postpone_timeout_value = req->pef_postpone_timeout;
    4af0:	f7 01       	movw	r30, r14
    4af2:	81 81       	ldd	r24, Z+1	; 0x01
    4af4:	80 93 28 03 	sts	0x0328, r24
					pef_postpone_timer_expired,
					0 );
			break;
	}
#endif
	resp->completion_code = CC_NORMAL;
    4af8:	f8 01       	movw	r30, r16
    4afa:	10 82       	st	Z, r1
}
    4afc:	1f 91       	pop	r17
    4afe:	0f 91       	pop	r16
    4b00:	ff 90       	pop	r15
    4b02:	ef 90       	pop	r14
    4b04:	08 95       	ret

00004b06 <ipmi_get_pef_capabilities>:
 * This command returns the information about the implementation of PEF on
 * the BMC.
 */
void
ipmi_get_pef_capabilities( IPMI_PKT *pkt )
{
    4b06:	ef 92       	push	r14
    4b08:	ff 92       	push	r15
    4b0a:	0f 93       	push	r16
    4b0c:	1f 93       	push	r17
    4b0e:	7c 01       	movw	r14, r24
	GET_PEF_CAPABILITIES_CMD_RESP *resp = (GET_PEF_CAPABILITIES_CMD_RESP *)(pkt->resp);
    4b10:	fc 01       	movw	r30, r24
    4b12:	05 85       	ldd	r16, Z+13	; 0x0d
    4b14:	16 85       	ldd	r17, Z+14	; 0x0e

	printfr(PSTR("get_pef_capabilities: ingress\n"));
    4b16:	8f e3       	ldi	r24, 0x3F	; 63
    4b18:	96 e0       	ldi	r25, 0x06	; 6
    4b1a:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	resp->pef_version = pef_capabilities.pef_version;
    4b1e:	80 91 24 03 	lds	r24, 0x0324
    4b22:	f8 01       	movw	r30, r16
    4b24:	81 83       	std	Z+1, r24	; 0x01

	resp->action_support = pef_capabilities.action_support;
    4b26:	80 91 25 03 	lds	r24, 0x0325
    4b2a:	82 83       	std	Z+2, r24	; 0x02

	/* Number of event filter table entries (1 based) */
	resp->num_evt_filter_tbl_entries = pef_capabilities.num_evt_filter_tbl_entries;
    4b2c:	80 91 26 03 	lds	r24, 0x0326
    4b30:	83 83       	std	Z+3, r24	; 0x03

	resp->completion_code = CC_NORMAL;
    4b32:	10 82       	st	Z, r1
	pkt->hdr.resp_data_len = 3;
    4b34:	83 e0       	ldi	r24, 0x03	; 3
    4b36:	90 e0       	ldi	r25, 0x00	; 0
    4b38:	f7 01       	movw	r30, r14
    4b3a:	94 83       	std	Z+4, r25	; 0x04
    4b3c:	83 83       	std	Z+3, r24	; 0x03
}
    4b3e:	1f 91       	pop	r17
    4b40:	0f 91       	pop	r16
    4b42:	ff 90       	pop	r15
    4b44:	ef 90       	pop	r14
    4b46:	08 95       	ret

00004b48 <ipmi_event_init>:
/*======================================================================*/
/*======================================================================*/

void ipmi_event_init( void )
{
	evt_log.last_evt_rcvd= 0xff;
    4b48:	8f ef       	ldi	r24, 0xFF	; 255
    4b4a:	80 93 ef 08 	sts	0x08EF, r24


	// set BMC as default event receiver, local i2c address will get routed directly
	evt_config.receiver_slave_addr = module_get_i2c_address( I2C_ADDRESS_LOCAL );//TODO: change this to a function coming from i2c
    4b4e:	80 e0       	ldi	r24, 0x00	; 0
    4b50:	90 e0       	ldi	r25, 0x00	; 0
    4b52:	0e 94 58 27 	call	0x4eb0	; 0x4eb0 <module_get_i2c_address>
    4b56:	80 93 ae 0a 	sts	0x0AAE, r24
	evt_config.receiver_lun = 0;
    4b5a:	10 92 af 0a 	sts	0x0AAF, r1
	evt_config.evt_enabled = 1;
    4b5e:	81 e0       	ldi	r24, 0x01	; 1
    4b60:	80 93 b0 0a 	sts	0x0AB0, r24
}
    4b64:	08 95       	ret

00004b66 <ipmi_event_handler>:

}

void
ipmi_event_handler( IPMI_PKT *pkt )
{
    4b66:	0f 93       	push	r16
    4b68:	1f 93       	push	r17
    4b6a:	df 93       	push	r29
    4b6c:	cf 93       	push	r28
    4b6e:	00 d0       	rcall	.+0      	; 0x4b70 <ipmi_event_handler+0xa>
    4b70:	00 d0       	rcall	.+0      	; 0x4b72 <ipmi_event_handler+0xc>
    4b72:	cd b7       	in	r28, 0x3d	; 61
    4b74:	de b7       	in	r29, 0x3e	; 62
    4b76:	8c 01       	movw	r16, r24
	PLATFORM_EVENT_MESSAGE_CMD_REQ	*req = ( PLATFORM_EVENT_MESSAGE_CMD_REQ * )pkt->req;
	GENERIC_EVENT_MSG *evt_msg = ( GENERIC_EVENT_MSG * )&( req->EvMRev );
	printfr(PSTR("ipmi_event_handler: ingress\n\r"));
    4b78:	86 e5       	ldi	r24, 0x56	; 86
    4b7a:	95 e0       	ldi	r25, 0x05	; 5
    4b7c:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
		if( event_data_compare( evt_msg->evt_data1,
			( PEF_MASK * )&pef_filter_table[i].filter_data.event_data1_and_mask ) )
		{
			action[i] = pef_filter_table[i].filter_data.event_filter_action;
		} else {
			action[i] = 0;
    4b80:	1a 82       	std	Y+2, r1	; 0x02
    4b82:	19 82       	std	Y+1, r1	; 0x01
    4b84:	1c 82       	std	Y+4, r1	; 0x04
    4b86:	1b 82       	std	Y+3, r1	; 0x03
		}
	}
	/* execute actions in priority sequence */
	for( i = 0; i < PEF_EVT_FILTER_TABLE_ENTRIES; i++ ) {
		action_sum |= action[i];
    4b88:	89 81       	ldd	r24, Y+1	; 0x01
	}
	if( action_sum & PEF_ACTION_POWER_DOWN ) {
    4b8a:	81 fd       	sbrc	r24, 1
    4b8c:	16 c0       	rjmp	.+44     	; 0x4bba <ipmi_event_handler+0x54>
		printfr(PSTR( "ipmi_event_handler: power down\n\r"));
		// power down
	} else if( action_sum & PEF_ACTION_POWER_CYCLE ) {
    4b8e:	83 fd       	sbrc	r24, 3
    4b90:	19 c0       	rjmp	.+50     	; 0x4bc4 <ipmi_event_handler+0x5e>
		printfr(PSTR( "ipmi_event_handler: power cycle\n\r"));
		// power cycle
	} else if( action_sum & PEF_ACTION_RESET ) {
    4b92:	82 fd       	sbrc	r24, 2
    4b94:	1c c0       	rjmp	.+56     	; 0x4bce <ipmi_event_handler+0x68>
		printfr(PSTR( "ipmi_event_handler: reset\n\r"));
		// reset
	} else if( action_sum & PEF_ACTION_DIAG_INTERRUPT ) {
    4b96:	85 ff       	sbrs	r24, 5
    4b98:	04 c0       	rjmp	.+8      	; 0x4ba2 <ipmi_event_handler+0x3c>
		printfr(PSTR( "ipmi_event_handler: interrupt\n\r"));
    4b9a:	87 ed       	ldi	r24, 0xD7	; 215
    4b9c:	94 e0       	ldi	r25, 0x04	; 4
    4b9e:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
		// interrupt
	}

	/* Now handle the alerts if any */
	module_event_handler( pkt );
    4ba2:	c8 01       	movw	r24, r16
    4ba4:	0e 94 56 2c 	call	0x58ac	; 0x58ac <module_event_handler>
}
    4ba8:	0f 90       	pop	r0
    4baa:	0f 90       	pop	r0
    4bac:	0f 90       	pop	r0
    4bae:	0f 90       	pop	r0
    4bb0:	cf 91       	pop	r28
    4bb2:	df 91       	pop	r29
    4bb4:	1f 91       	pop	r17
    4bb6:	0f 91       	pop	r16
    4bb8:	08 95       	ret
	/* execute actions in priority sequence */
	for( i = 0; i < PEF_EVT_FILTER_TABLE_ENTRIES; i++ ) {
		action_sum |= action[i];
	}
	if( action_sum & PEF_ACTION_POWER_DOWN ) {
		printfr(PSTR( "ipmi_event_handler: power down\n\r"));
    4bba:	85 e3       	ldi	r24, 0x35	; 53
    4bbc:	95 e0       	ldi	r25, 0x05	; 5
    4bbe:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
    4bc2:	ef cf       	rjmp	.-34     	; 0x4ba2 <ipmi_event_handler+0x3c>
		// power down
	} else if( action_sum & PEF_ACTION_POWER_CYCLE ) {
		printfr(PSTR( "ipmi_event_handler: power cycle\n\r"));
    4bc4:	83 e1       	ldi	r24, 0x13	; 19
    4bc6:	95 e0       	ldi	r25, 0x05	; 5
    4bc8:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
    4bcc:	ea cf       	rjmp	.-44     	; 0x4ba2 <ipmi_event_handler+0x3c>
		// power cycle
	} else if( action_sum & PEF_ACTION_RESET ) {
		printfr(PSTR( "ipmi_event_handler: reset\n\r"));
    4bce:	87 ef       	ldi	r24, 0xF7	; 247
    4bd0:	94 e0       	ldi	r25, 0x04	; 4
    4bd2:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
    4bd6:	e5 cf       	rjmp	.-54     	; 0x4ba2 <ipmi_event_handler+0x3c>

00004bd8 <ipmi_platform_event>:
 * cycle, and/or reset actions results, only the highest priority action will
 * be taken.
 */
void
ipmi_platform_event( IPMI_PKT *pkt )
{
    4bd8:	0f 93       	push	r16
    4bda:	1f 93       	push	r17
    4bdc:	8c 01       	movw	r16, r24
	//PLATFORM_EVENT_MESSAGE_CMD_REQ	*req = ( PLATFORM_EVENT_MESSAGE_CMD_REQ * )pkt->req;

	printfr(PSTR("ipmi_platform_event: ingress\n\r" ));
    4bde:	84 e7       	ldi	r24, 0x74	; 116
    4be0:	95 e0       	ldi	r25, 0x05	; 5
    4be2:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
	memcpy( &evt_log.evt_msg[evt_log.last_evt_rcvd],  &( req->event_data1 ), sizeof( GENERIC_EVENT_MSG ) );

	// check if PEF postpone is in effect
*/
	// call event handler
	ipmi_event_handler( pkt );
    4be6:	c8 01       	movw	r24, r16
    4be8:	0e 94 b3 25 	call	0x4b66	; 0x4b66 <ipmi_event_handler>


}
    4bec:	1f 91       	pop	r17
    4bee:	0f 91       	pop	r16
    4bf0:	08 95       	ret

00004bf2 <ipmi_process_event_req>:
	evt_config.evt_enabled = 1;
}

void
ipmi_process_event_req( IPMI_PKT *pkt )
{
    4bf2:	ef 92       	push	r14
    4bf4:	ff 92       	push	r15
    4bf6:	0f 93       	push	r16
    4bf8:	1f 93       	push	r17
    4bfa:	cf 93       	push	r28
    4bfc:	df 93       	push	r29
    4bfe:	7c 01       	movw	r14, r24
	printfr(PSTR("ipmi_process_event_req: ingress\n\r" ));
    4c00:	8e e5       	ldi	r24, 0x5E	; 94
    4c02:	96 e0       	ldi	r25, 0x06	; 6
    4c04:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	switch( pkt->req->command )
    4c08:	f7 01       	movw	r30, r14
    4c0a:	c3 85       	ldd	r28, Z+11	; 0x0b
    4c0c:	d4 85       	ldd	r29, Z+12	; 0x0c
    4c0e:	88 81       	ld	r24, Y
    4c10:	81 31       	cpi	r24, 0x11	; 17
    4c12:	09 f4       	brne	.+2      	; 0x4c16 <ipmi_process_event_req+0x24>
    4c14:	b3 c0       	rjmp	.+358    	; 0x4d7c <ipmi_process_event_req+0x18a>
    4c16:	82 31       	cpi	r24, 0x12	; 18
    4c18:	b0 f0       	brcs	.+44     	; 0x4c46 <ipmi_process_event_req+0x54>
    4c1a:	83 31       	cpi	r24, 0x13	; 19
    4c1c:	09 f4       	brne	.+2      	; 0x4c20 <ipmi_process_event_req+0x2e>
    4c1e:	74 c0       	rjmp	.+232    	; 0x4d08 <ipmi_process_event_req+0x116>
    4c20:	83 31       	cpi	r24, 0x13	; 19
    4c22:	08 f4       	brcc	.+2      	; 0x4c26 <ipmi_process_event_req+0x34>
    4c24:	5b c0       	rjmp	.+182    	; 0x4cdc <ipmi_process_event_req+0xea>
    4c26:	84 31       	cpi	r24, 0x14	; 20
    4c28:	09 f4       	brne	.+2      	; 0x4c2c <ipmi_process_event_req+0x3a>
    4c2a:	1e c1       	rjmp	.+572    	; 0x4e68 <ipmi_process_event_req+0x276>
    4c2c:	85 31       	cpi	r24, 0x15	; 21
    4c2e:	09 f4       	brne	.+2      	; 0x4c32 <ipmi_process_event_req+0x40>
    4c30:	b9 c0       	rjmp	.+370    	; 0x4da4 <ipmi_process_event_req+0x1b2>
		case IPMI_SE_CMD_SET_SENSOR_TYPE:
		case IPMI_SE_CMD_GET_SENSOR_TYPE:
		case IPMI_SE_CMD_ALERT_IMMEDIATE:
		case IPMI_SE_CMD_PET_ACKNOWLEDGE:
		default:
			ipmi_default_response(pkt);
    4c32:	c7 01       	movw	r24, r14
    4c34:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ipmi_default_response>

			break;
	}
}
    4c38:	df 91       	pop	r29
    4c3a:	cf 91       	pop	r28
    4c3c:	1f 91       	pop	r17
    4c3e:	0f 91       	pop	r16
    4c40:	ff 90       	pop	r15
    4c42:	ef 90       	pop	r14
    4c44:	08 95       	ret
void
ipmi_process_event_req( IPMI_PKT *pkt )
{
	printfr(PSTR("ipmi_process_event_req: ingress\n\r" ));

	switch( pkt->req->command )
    4c46:	81 30       	cpi	r24, 0x01	; 1
    4c48:	09 f4       	brne	.+2      	; 0x4c4c <ipmi_process_event_req+0x5a>
    4c4a:	77 c0       	rjmp	.+238    	; 0x4d3a <ipmi_process_event_req+0x148>
    4c4c:	81 30       	cpi	r24, 0x01	; 1
    4c4e:	18 f5       	brcc	.+70     	; 0x4c96 <ipmi_process_event_req+0xa4>
 */
void
ipmi_set_event_receiver( IPMI_PKT *pkt )
{
	SET_EVENT_RECEIVER_CMD_REQ	*req = ( SET_EVENT_RECEIVER_CMD_REQ * )pkt->req;
	SET_EVENT_RECEIVER_CMD_RESP	*resp = ( SET_EVENT_RECEIVER_CMD_RESP * )pkt->resp;
    4c50:	f7 01       	movw	r30, r14
    4c52:	e5 84       	ldd	r14, Z+13	; 0x0d
    4c54:	f6 84       	ldd	r15, Z+14	; 0x0e

	printfr(PSTR("ipmi_set_event_receiver: ingress\n"));
    4c56:	85 eb       	ldi	r24, 0xB5	; 181
    4c58:	94 e0       	ldi	r25, 0x04	; 4
    4c5a:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	if( evt_config.receiver_slave_addr != 0xff ) {
    4c5e:	80 91 ae 0a 	lds	r24, 0x0AAE
    4c62:	8f 3f       	cpi	r24, 0xFF	; 255
    4c64:	09 f4       	brne	.+2      	; 0x4c68 <ipmi_process_event_req+0x76>
    4c66:	21 c1       	rjmp	.+578    	; 0x4eaa <ipmi_process_event_req+0x2b8>
		evt_config.receiver_slave_addr = req->evt_receiver_slave_addr;
    4c68:	89 81       	ldd	r24, Y+1	; 0x01
    4c6a:	80 93 ae 0a 	sts	0x0AAE, r24
		evt_config.receiver_lun = req->evt_receiver_lun;
    4c6e:	8a 81       	ldd	r24, Y+2	; 0x02
    4c70:	83 70       	andi	r24, 0x03	; 3
    4c72:	80 93 af 0a 	sts	0x0AAF, r24
		evt_config.evt_enabled = 1;
    4c76:	81 e0       	ldi	r24, 0x01	; 1
    4c78:	80 93 b0 0a 	sts	0x0AB0, r24
	} else {
		evt_config.evt_enabled = 0;
	}

	resp->completion_code = CC_NORMAL;
    4c7c:	f7 01       	movw	r30, r14
    4c7e:	10 82       	st	Z, r1

	//module_rearm_events(); TODO:

	printfr(PSTR("ipmi_set_event_receiver: egress\n"));
    4c80:	84 e9       	ldi	r24, 0x94	; 148
    4c82:	94 e0       	ldi	r25, 0x04	; 4
    4c84:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
		default:
			ipmi_default_response(pkt);

			break;
	}
}
    4c88:	df 91       	pop	r29
    4c8a:	cf 91       	pop	r28
    4c8c:	1f 91       	pop	r17
    4c8e:	0f 91       	pop	r16
    4c90:	ff 90       	pop	r15
    4c92:	ef 90       	pop	r14
    4c94:	08 95       	ret
void
ipmi_process_event_req( IPMI_PKT *pkt )
{
	printfr(PSTR("ipmi_process_event_req: ingress\n\r" ));

	switch( pkt->req->command )
    4c96:	82 30       	cpi	r24, 0x02	; 2
    4c98:	09 f4       	brne	.+2      	; 0x4c9c <ipmi_process_event_req+0xaa>
    4c9a:	41 c0       	rjmp	.+130    	; 0x4d1e <ipmi_process_event_req+0x12c>
    4c9c:	80 31       	cpi	r24, 0x10	; 16
    4c9e:	49 f6       	brne	.-110    	; 0x4c32 <ipmi_process_event_req+0x40>
 * the BMC.
 */
void
ipmi_get_pef_capabilities( IPMI_PKT *pkt )
{
	GET_PEF_CAPABILITIES_CMD_RESP *resp = (GET_PEF_CAPABILITIES_CMD_RESP *)(pkt->resp);
    4ca0:	f7 01       	movw	r30, r14
    4ca2:	05 85       	ldd	r16, Z+13	; 0x0d
    4ca4:	16 85       	ldd	r17, Z+14	; 0x0e

	printfr(PSTR("get_pef_capabilities: ingress\n"));
    4ca6:	8f e3       	ldi	r24, 0x3F	; 63
    4ca8:	96 e0       	ldi	r25, 0x06	; 6
    4caa:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	resp->pef_version = pef_capabilities.pef_version;
    4cae:	80 91 24 03 	lds	r24, 0x0324
    4cb2:	f8 01       	movw	r30, r16
    4cb4:	81 83       	std	Z+1, r24	; 0x01

	resp->action_support = pef_capabilities.action_support;
    4cb6:	80 91 25 03 	lds	r24, 0x0325
    4cba:	82 83       	std	Z+2, r24	; 0x02

	/* Number of event filter table entries (1 based) */
	resp->num_evt_filter_tbl_entries = pef_capabilities.num_evt_filter_tbl_entries;
    4cbc:	80 91 26 03 	lds	r24, 0x0326
    4cc0:	83 83       	std	Z+3, r24	; 0x03

	resp->completion_code = CC_NORMAL;
    4cc2:	10 82       	st	Z, r1
	pkt->hdr.resp_data_len = 3;
    4cc4:	83 e0       	ldi	r24, 0x03	; 3
    4cc6:	90 e0       	ldi	r25, 0x00	; 0
    4cc8:	f7 01       	movw	r30, r14
    4cca:	94 83       	std	Z+4, r25	; 0x04
    4ccc:	83 83       	std	Z+3, r24	; 0x03
		default:
			ipmi_default_response(pkt);

			break;
	}
}
    4cce:	df 91       	pop	r29
    4cd0:	cf 91       	pop	r28
    4cd2:	1f 91       	pop	r17
    4cd4:	0f 91       	pop	r16
    4cd6:	ff 90       	pop	r15
    4cd8:	ef 90       	pop	r14
    4cda:	08 95       	ret
 */
void
ipmi_set_pef_config_params( IPMI_PKT *pkt )
{
	SET_PEF_CONFIG_PARAMS_CMD_REQ	*req = (SET_PEF_CONFIG_PARAMS_CMD_REQ *)pkt->req;
	SET_PEF_CONFIG_PARAMS_CMD_RESP	*resp =  (SET_PEF_CONFIG_PARAMS_CMD_RESP *)(pkt->resp);
    4cdc:	f7 01       	movw	r30, r14
    4cde:	e5 84       	ldd	r14, Z+13	; 0x0d
    4ce0:	f6 84       	ldd	r15, Z+14	; 0x0e

	printfr(PSTR("ipmi_set_pef_config_params: ingress\n" ));
    4ce2:	89 ef       	ldi	r24, 0xF9	; 249
    4ce4:	95 e0       	ldi	r25, 0x05	; 5
    4ce6:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	/* Configuration parameter data, per Table 30-6, PEF Configuration Parameters. */
	switch( req->param_selector ) {
    4cea:	89 81       	ldd	r24, Y+1	; 0x01
    4cec:	80 31       	cpi	r24, 0x10	; 16
    4cee:	18 f0       	brcs	.+6      	; 0x4cf6 <ipmi_process_event_req+0x104>

		case PEF_CONFIG_PARAM_GROUP_CONTROL_TABLE:
			break;

		default:
			resp->completion_code = 0x80; /* 80h = parameter not supported. */
    4cf0:	80 e8       	ldi	r24, 0x80	; 128
    4cf2:	f7 01       	movw	r30, r14
    4cf4:	80 83       	st	Z, r24

	}

	resp->completion_code = CC_NORMAL;
    4cf6:	f7 01       	movw	r30, r14
    4cf8:	10 82       	st	Z, r1
		default:
			ipmi_default_response(pkt);

			break;
	}
}
    4cfa:	df 91       	pop	r29
    4cfc:	cf 91       	pop	r28
    4cfe:	1f 91       	pop	r17
    4d00:	0f 91       	pop	r16
    4d02:	ff 90       	pop	r15
    4d04:	ef 90       	pop	r14
    4d06:	08 95       	ret
ipmi_get_pef_config_params( IPMI_PKT *pkt )
{
	GET_PEF_CONFIG_PARAMS_CMD_REQ	*req = (GET_PEF_CONFIG_PARAMS_CMD_REQ *)pkt->req;


	printfr(PSTR("get_pef_config_params: ingress\n"));
    4d08:	89 ed       	ldi	r24, 0xD9	; 217
    4d0a:	95 e0       	ldi	r25, 0x05	; 5
    4d0c:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
		default:
			ipmi_default_response(pkt);

			break;
	}
}
    4d10:	df 91       	pop	r29
    4d12:	cf 91       	pop	r28
    4d14:	1f 91       	pop	r17
    4d16:	0f 91       	pop	r16
    4d18:	ff 90       	pop	r15
    4d1a:	ef 90       	pop	r14
    4d1c:	08 95       	ret
void
ipmi_platform_event( IPMI_PKT *pkt )
{
	//PLATFORM_EVENT_MESSAGE_CMD_REQ	*req = ( PLATFORM_EVENT_MESSAGE_CMD_REQ * )pkt->req;

	printfr(PSTR("ipmi_platform_event: ingress\n\r" ));
    4d1e:	84 e7       	ldi	r24, 0x74	; 116
    4d20:	95 e0       	ldi	r25, 0x05	; 5
    4d22:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
	memcpy( &evt_log.evt_msg[evt_log.last_evt_rcvd],  &( req->event_data1 ), sizeof( GENERIC_EVENT_MSG ) );

	// check if PEF postpone is in effect
*/
	// call event handler
	ipmi_event_handler( pkt );
    4d26:	c7 01       	movw	r24, r14
    4d28:	0e 94 b3 25 	call	0x4b66	; 0x4b66 <ipmi_event_handler>
		default:
			ipmi_default_response(pkt);

			break;
	}
}
    4d2c:	df 91       	pop	r29
    4d2e:	cf 91       	pop	r28
    4d30:	1f 91       	pop	r17
    4d32:	0f 91       	pop	r16
    4d34:	ff 90       	pop	r15
    4d36:	ef 90       	pop	r14
    4d38:	08 95       	ret
 * management controllers that act as IPMB Event Generators.
 */
void
ipmi_get_event_receiver( IPMI_PKT *pkt )
{
	GET_EVENT_RECEIVER_CMD_RESP	*resp = ( GET_EVENT_RECEIVER_CMD_RESP * )pkt->resp;
    4d3a:	f7 01       	movw	r30, r14
    4d3c:	c5 85       	ldd	r28, Z+13	; 0x0d
    4d3e:	d6 85       	ldd	r29, Z+14	; 0x0e

	printfr(PSTR("ipmi_get_event_receiver: ingress\n"));
    4d40:	82 e7       	ldi	r24, 0x72	; 114
    4d42:	94 e0       	ldi	r25, 0x04	; 4
    4d44:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	/* Event Receiver Slave Address. 0FFh indicates Event Message
	   Generation has been disabled. Otherwise
	   [7:1] IPMB (I2C) Slave Address
	   [0] always 0b when [7:1] hold I2C slave address */
	if( evt_config.evt_enabled ) {
    4d48:	80 91 b0 0a 	lds	r24, 0x0AB0
    4d4c:	88 23       	and	r24, r24
    4d4e:	09 f0       	breq	.+2      	; 0x4d52 <ipmi_process_event_req+0x160>
    4d50:	a8 c0       	rjmp	.+336    	; 0x4ea2 <ipmi_process_event_req+0x2b0>
		resp->evt_receiver_slave_addr = evt_config.receiver_slave_addr;
	} else {
		resp->evt_receiver_slave_addr = 0xFF;
    4d52:	8f ef       	ldi	r24, 0xFF	; 255
    4d54:	89 83       	std	Y+1, r24	; 0x01
	}

	resp->evt_receiver_lun = evt_config.receiver_lun;		/* [1:0] - Event Receiver LUN */
    4d56:	90 91 af 0a 	lds	r25, 0x0AAF
    4d5a:	93 70       	andi	r25, 0x03	; 3
    4d5c:	8a 81       	ldd	r24, Y+2	; 0x02
    4d5e:	8c 7f       	andi	r24, 0xFC	; 252
    4d60:	89 2b       	or	r24, r25
    4d62:	8a 83       	std	Y+2, r24	; 0x02

	resp->completion_code = CC_NORMAL;
    4d64:	18 82       	st	Y, r1

	printfr(PSTR("ipmi_get_event_receiver: egress\n"));
    4d66:	81 e5       	ldi	r24, 0x51	; 81
    4d68:	94 e0       	ldi	r25, 0x04	; 4
    4d6a:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
		default:
			ipmi_default_response(pkt);

			break;
	}
}
    4d6e:	df 91       	pop	r29
    4d70:	cf 91       	pop	r28
    4d72:	1f 91       	pop	r17
    4d74:	0f 91       	pop	r16
    4d76:	ff 90       	pop	r15
    4d78:	ef 90       	pop	r14
    4d7a:	08 95       	ret
 */
void
ipmi_arm_pef_postpone_timer( IPMI_PKT *pkt )
{
	ARM_PEF_POSTPONE_TIMER_CMD_REQ 	*req = (ARM_PEF_POSTPONE_TIMER_CMD_REQ *)(pkt->req);
	ARM_PEF_POSTPONE_TIMER_CMD_RESP	*resp = (ARM_PEF_POSTPONE_TIMER_CMD_RESP *)(pkt->resp);
    4d7c:	f7 01       	movw	r30, r14
    4d7e:	05 85       	ldd	r16, Z+13	; 0x0d
    4d80:	16 85       	ldd	r17, Z+14	; 0x0e

	printfr(PSTR("arm_pef_postpone_timer: ingress\n"));
    4d82:	8e e1       	ldi	r24, 0x1E	; 30
    4d84:	96 e0       	ldi	r25, 0x06	; 6
    4d86:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	resp->present_timer_countdown_value = 0;
    4d8a:	f8 01       	movw	r30, r16
    4d8c:	11 82       	std	Z+1, r1	; 0x01

	pef_capabilities.pef_postpone_timeout_value = req->pef_postpone_timeout;
    4d8e:	89 81       	ldd	r24, Y+1	; 0x01
    4d90:	80 93 28 03 	sts	0x0328, r24
					pef_postpone_timer_expired,
					0 );
			break;
	}
#endif
	resp->completion_code = CC_NORMAL;
    4d94:	10 82       	st	Z, r1
		default:
			ipmi_default_response(pkt);

			break;
	}
}
    4d96:	df 91       	pop	r29
    4d98:	cf 91       	pop	r28
    4d9a:	1f 91       	pop	r17
    4d9c:	0f 91       	pop	r16
    4d9e:	ff 90       	pop	r15
    4da0:	ef 90       	pop	r14
    4da2:	08 95       	ret
}

void
ipmi_get_last_processed_event( IPMI_PKT *pkt)
{
	GET_LAST_PROCESSED_EVENT_ID_CMD_RESP *resp = (GET_LAST_PROCESSED_EVENT_ID_CMD_RESP *)pkt->resp;
    4da4:	f7 01       	movw	r30, r14
    4da6:	05 85       	ldd	r16, Z+13	; 0x0d
    4da8:	16 85       	ldd	r17, Z+14	; 0x0e

	printfr(PSTR("get_last_processed_event: ingress\n"));
    4daa:	83 e9       	ldi	r24, 0x93	; 147
    4dac:	95 e0       	ldi	r25, 0x05	; 5
    4dae:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	/* Most recent addition timestamp. LS byte first. */
	resp->most_recent_timestamp[0] = evt_processed.last_evt_rec_timestamp & 0xf;
    4db2:	80 91 80 0a 	lds	r24, 0x0A80
    4db6:	8f 70       	andi	r24, 0x0F	; 15
    4db8:	f8 01       	movw	r30, r16
    4dba:	81 83       	std	Z+1, r24	; 0x01
	resp->most_recent_timestamp[1] = ( evt_processed.last_evt_rec_timestamp >> 8 ) & 0xf;
    4dbc:	80 91 80 0a 	lds	r24, 0x0A80
    4dc0:	90 91 81 0a 	lds	r25, 0x0A81
    4dc4:	a0 91 82 0a 	lds	r26, 0x0A82
    4dc8:	b0 91 83 0a 	lds	r27, 0x0A83
    4dcc:	89 2f       	mov	r24, r25
    4dce:	9a 2f       	mov	r25, r26
    4dd0:	ab 2f       	mov	r26, r27
    4dd2:	bb 27       	eor	r27, r27
    4dd4:	8f 70       	andi	r24, 0x0F	; 15
    4dd6:	82 83       	std	Z+2, r24	; 0x02
	resp->most_recent_timestamp[2] = ( evt_processed.last_evt_rec_timestamp >> 16 ) & 0xf;
    4dd8:	80 91 80 0a 	lds	r24, 0x0A80
    4ddc:	90 91 81 0a 	lds	r25, 0x0A81
    4de0:	a0 91 82 0a 	lds	r26, 0x0A82
    4de4:	b0 91 83 0a 	lds	r27, 0x0A83
    4de8:	cd 01       	movw	r24, r26
    4dea:	aa 27       	eor	r26, r26
    4dec:	bb 27       	eor	r27, r27
    4dee:	8f 70       	andi	r24, 0x0F	; 15
    4df0:	83 83       	std	Z+3, r24	; 0x03
	resp->most_recent_timestamp[3] = ( evt_processed.last_evt_rec_timestamp >> 24 ) & 0xf;
    4df2:	80 91 80 0a 	lds	r24, 0x0A80
    4df6:	90 91 81 0a 	lds	r25, 0x0A81
    4dfa:	a0 91 82 0a 	lds	r26, 0x0A82
    4dfe:	b0 91 83 0a 	lds	r27, 0x0A83
    4e02:	8b 2f       	mov	r24, r27
    4e04:	99 27       	eor	r25, r25
    4e06:	aa 27       	eor	r26, r26
    4e08:	bb 27       	eor	r27, r27
    4e0a:	8f 70       	andi	r24, 0x0F	; 15
    4e0c:	84 83       	std	Z+4, r24	; 0x04

	/* Record ID for last record in SEL. Returns FFFFh if SEL is empty. */
	resp->record_id[0] = evt_processed.last_evt_rec_id & 0xf;
    4e0e:	80 91 7e 0a 	lds	r24, 0x0A7E
    4e12:	8f 70       	andi	r24, 0x0F	; 15
    4e14:	85 83       	std	Z+5, r24	; 0x05
	resp->record_id[1] = evt_processed.last_evt_rec_id >> 8;
    4e16:	80 91 7e 0a 	lds	r24, 0x0A7E
    4e1a:	90 91 7f 0a 	lds	r25, 0x0A7F
    4e1e:	89 2f       	mov	r24, r25
    4e20:	99 0f       	add	r25, r25
    4e22:	99 0b       	sbc	r25, r25
    4e24:	86 83       	std	Z+6, r24	; 0x06

	resp->last_sw_proc_evt_rec_id[0] =
    4e26:	80 91 7a 0a 	lds	r24, 0x0A7A
    4e2a:	90 91 7b 0a 	lds	r25, 0x0A7B
    4e2e:	28 2f       	mov	r18, r24
    4e30:	2f 70       	andi	r18, 0x0F	; 15
    4e32:	27 83       	std	Z+7, r18	; 0x07
		evt_processed.last_sw_proc_evt_rec_id & 0xf; /* LSB:Last SW Processed Event Record ID. */
	resp->last_sw_proc_evt_rec_id[1] = evt_processed.last_sw_proc_evt_rec_id >> 8; /* MSB */
    4e34:	89 2f       	mov	r24, r25
    4e36:	99 0f       	add	r25, r25
    4e38:	99 0b       	sbc	r25, r25
    4e3a:	80 87       	std	Z+8, r24	; 0x08

	/* Last BMC Processed Event Record ID. Returns 0000h when event has been
	   processed but could not be logged because the SEL is full or logging
	   has been disabled. */
	resp->last_bmc_proc_evt_rec_id[0] = evt_processed.last_bmc_proc_evt_rec_id & 0xf;
    4e3c:	80 91 7c 0a 	lds	r24, 0x0A7C
    4e40:	90 91 7d 0a 	lds	r25, 0x0A7D
    4e44:	28 2f       	mov	r18, r24
    4e46:	2f 70       	andi	r18, 0x0F	; 15
    4e48:	21 87       	std	Z+9, r18	; 0x09
	resp->last_bmc_proc_evt_rec_id[1] = evt_processed.last_bmc_proc_evt_rec_id >> 8;
    4e4a:	89 2f       	mov	r24, r25
    4e4c:	99 0f       	add	r25, r25
    4e4e:	99 0b       	sbc	r25, r25
    4e50:	82 87       	std	Z+10, r24	; 0x0a

	resp->completion_code = CC_NORMAL;	/* special case for this command:
    4e52:	10 82       	st	Z, r1
						   81h = cannot execute command,
						   SEL erase in progress */
	pkt->hdr.resp_data_len = 0;
    4e54:	f7 01       	movw	r30, r14
    4e56:	14 82       	std	Z+4, r1	; 0x04
    4e58:	13 82       	std	Z+3, r1	; 0x03
		default:
			ipmi_default_response(pkt);

			break;
	}
}
    4e5a:	df 91       	pop	r29
    4e5c:	cf 91       	pop	r28
    4e5e:	1f 91       	pop	r17
    4e60:	0f 91       	pop	r16
    4e62:	ff 90       	pop	r15
    4e64:	ef 90       	pop	r14
    4e66:	08 95       	ret

void
ipmi_set_last_processed_event( IPMI_PKT *pkt )
{
	SET_LAST_PROCESSED_EVENT_ID_CMD_REQ	*req = (SET_LAST_PROCESSED_EVENT_ID_CMD_REQ *)pkt->req;
	SET_LAST_PROCESSED_EVENT_ID_CMD_RESP	*resp = (SET_LAST_PROCESSED_EVENT_ID_CMD_RESP *)pkt->resp;
    4e68:	f7 01       	movw	r30, r14
    4e6a:	05 85       	ldd	r16, Z+13	; 0x0d
    4e6c:	16 85       	ldd	r17, Z+14	; 0x0e

	printfr(PSTR("set_last_processed_event: ingress\n"));
    4e6e:	86 eb       	ldi	r24, 0xB6	; 182
    4e70:	95 e0       	ldi	r25, 0x05	; 5
    4e72:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
	if( req->record_id ) {
		/* set Record ID for last record processed by BMC. */
		evt_processed.last_sw_proc_evt_rec_id = req->rec_id_msb << 8 | req->rec_id_lsb;
	} else {
		/* set Record ID for last record processed by software. */
		evt_processed.last_sw_proc_evt_rec_id = req->rec_id_msb << 8 | req->rec_id_lsb;
    4e76:	9b 81       	ldd	r25, Y+3	; 0x03
    4e78:	80 e0       	ldi	r24, 0x00	; 0
    4e7a:	2a 81       	ldd	r18, Y+2	; 0x02
    4e7c:	30 e0       	ldi	r19, 0x00	; 0
    4e7e:	82 2b       	or	r24, r18
    4e80:	93 2b       	or	r25, r19
    4e82:	90 93 7b 0a 	sts	0x0A7B, r25
    4e86:	80 93 7a 0a 	sts	0x0A7A, r24
	}

	resp->completion_code = CC_NORMAL;
    4e8a:	f8 01       	movw	r30, r16
    4e8c:	10 82       	st	Z, r1
	pkt->hdr.resp_data_len = 0;
    4e8e:	f7 01       	movw	r30, r14
    4e90:	14 82       	std	Z+4, r1	; 0x04
    4e92:	13 82       	std	Z+3, r1	; 0x03
		default:
			ipmi_default_response(pkt);

			break;
	}
}
    4e94:	df 91       	pop	r29
    4e96:	cf 91       	pop	r28
    4e98:	1f 91       	pop	r17
    4e9a:	0f 91       	pop	r16
    4e9c:	ff 90       	pop	r15
    4e9e:	ef 90       	pop	r14
    4ea0:	08 95       	ret
	/* Event Receiver Slave Address. 0FFh indicates Event Message
	   Generation has been disabled. Otherwise
	   [7:1] IPMB (I2C) Slave Address
	   [0] always 0b when [7:1] hold I2C slave address */
	if( evt_config.evt_enabled ) {
		resp->evt_receiver_slave_addr = evt_config.receiver_slave_addr;
    4ea2:	80 91 ae 0a 	lds	r24, 0x0AAE
    4ea6:	89 83       	std	Y+1, r24	; 0x01
    4ea8:	56 cf       	rjmp	.-340    	; 0x4d56 <ipmi_process_event_req+0x164>
	if( evt_config.receiver_slave_addr != 0xff ) {
		evt_config.receiver_slave_addr = req->evt_receiver_slave_addr;
		evt_config.receiver_lun = req->evt_receiver_lun;
		evt_config.evt_enabled = 1;
	} else {
		evt_config.evt_enabled = 0;
    4eaa:	10 92 b0 0a 	sts	0x0AB0, r1
    4eae:	e6 ce       	rjmp	.-564    	; 0x4c7c <ipmi_process_event_req+0x8a>

00004eb0 <module_get_i2c_address>:
/*==============================================================
 * MCMC ADDRESSING
 *==============================================================*/
uint8_t module_get_i2c_address( int address_type )
{
	switch( address_type ) {
    4eb0:	00 97       	sbiw	r24, 0x00	; 0
    4eb2:	11 f4       	brne	.+4      	; 0x4eb8 <module_get_i2c_address+0x8>
    4eb4:	80 e2       	ldi	r24, 0x20	; 32
    4eb6:	08 95       	ret
    4eb8:	01 97       	sbiw	r24, 0x01	; 1
    4eba:	11 f0       	breq	.+4      	; 0x4ec0 <module_get_i2c_address+0x10>
    4ebc:	80 e0       	ldi	r24, 0x00	; 0
    4ebe:	08 95       	ret
		case I2C_ADDRESS_LOCAL:
			return 0x20;
			break;
		case I2C_ADDRESS_REMOTE:	// used for debugging
			if( g_dev_id == 0xff ) {
    4ec0:	e0 91 c4 05 	lds	r30, 0x05C4
    4ec4:	ef 3f       	cpi	r30, 0xFF	; 255
    4ec6:	49 f0       	breq	.+18     	; 0x4eda <module_get_i2c_address+0x2a>
}

/* given the slot number, lookup the i2c addr */
uint8_t lookup_dev_addr( uint8_t dev_id )
{
	if( dev_id < IPMBL_TABLE_SIZE )	// assuming slot enumeration starts from 0, TODO check
    4ec8:	eb 31       	cpi	r30, 0x1B	; 27
    4eca:	28 f4       	brcc	.+10     	; 0x4ed6 <module_get_i2c_address+0x26>
		return( IPMBL_TABLE[dev_id] );
    4ecc:	f0 e0       	ldi	r31, 0x00	; 0
    4ece:	eb 53       	subi	r30, 0x3B	; 59
    4ed0:	fa 4f       	sbci	r31, 0xFA	; 250
    4ed2:	80 81       	ld	r24, Z
			}
			break;
		default:
			return 0;
	}
}
    4ed4:	08 95       	ret

/* given the slot number, lookup the i2c addr */
uint8_t lookup_dev_addr( uint8_t dev_id )
{
	if( dev_id < IPMBL_TABLE_SIZE )	// assuming slot enumeration starts from 0, TODO check
    4ed6:	8f ef       	ldi	r24, 0xFF	; 255
    4ed8:	08 95       	ret
	switch( address_type ) {
		case I2C_ADDRESS_LOCAL:
			return 0x20;
			break;
		case I2C_ADDRESS_REMOTE:	// used for debugging
			if( g_dev_id == 0xff ) {
    4eda:	8c e9       	ldi	r24, 0x9C	; 156
    4edc:	08 95       	ret

00004ede <lookup_dev_addr>:
}

/* given the slot number, lookup the i2c addr */
uint8_t lookup_dev_addr( uint8_t dev_id )
{
	if( dev_id < IPMBL_TABLE_SIZE )	// assuming slot enumeration starts from 0, TODO check
    4ede:	8b 31       	cpi	r24, 0x1B	; 27
    4ee0:	30 f4       	brcc	.+12     	; 0x4eee <lookup_dev_addr+0x10>
		return( IPMBL_TABLE[dev_id] );
    4ee2:	e8 2f       	mov	r30, r24
    4ee4:	f0 e0       	ldi	r31, 0x00	; 0
    4ee6:	eb 53       	subi	r30, 0x3B	; 59
    4ee8:	fa 4f       	sbci	r31, 0xFA	; 250
    4eea:	80 81       	ld	r24, Z
	else
		return 0xff;
}
    4eec:	08 95       	ret
}

/* given the slot number, lookup the i2c addr */
uint8_t lookup_dev_addr( uint8_t dev_id )
{
	if( dev_id < IPMBL_TABLE_SIZE )	// assuming slot enumeration starts from 0, TODO check
    4eee:	8f ef       	ldi	r24, 0xFF	; 255
    4ef0:	08 95       	ret

00004ef2 <lookup_dev_id>:
		return 0xff;
}

/* given the i2c addr lookup the slot number */
uint8_t lookup_dev_id( uint8_t dev_addr )
{
    4ef2:	98 2f       	mov	r25, r24
    4ef4:	20 e0       	ldi	r18, 0x00	; 0
    4ef6:	30 e0       	ldi	r19, 0x00	; 0
    4ef8:	05 c0       	rjmp	.+10     	; 0x4f04 <lookup_dev_id+0x12>
	int i;

	for( i = 0; i < IPMBL_TABLE_SIZE ; i++ ) {
    4efa:	2f 5f       	subi	r18, 0xFF	; 255
    4efc:	3f 4f       	sbci	r19, 0xFF	; 255
    4efe:	2b 31       	cpi	r18, 0x1B	; 27
    4f00:	31 05       	cpc	r19, r1
    4f02:	41 f0       	breq	.+16     	; 0x4f14 <lookup_dev_id+0x22>
		if( IPMBL_TABLE[i] == dev_addr )
    4f04:	f9 01       	movw	r30, r18
    4f06:	eb 53       	subi	r30, 0x3B	; 59
    4f08:	fa 4f       	sbci	r31, 0xFA	; 250
    4f0a:	80 81       	ld	r24, Z
    4f0c:	89 17       	cp	r24, r25
    4f0e:	a9 f7       	brne	.-22     	; 0x4efa <lookup_dev_id+0x8>
			return i;
    4f10:	82 2f       	mov	r24, r18
    4f12:	08 95       	ret
/* given the i2c addr lookup the slot number */
uint8_t lookup_dev_id( uint8_t dev_addr )
{
	int i;

	for( i = 0; i < IPMBL_TABLE_SIZE ; i++ ) {
    4f14:	8f ef       	ldi	r24, 0xFF	; 255
		if( IPMBL_TABLE[i] == dev_addr )
			return i;
	}
	return 0xff;
}
    4f16:	08 95       	ret

00004f18 <mcmc_mmc_event>:
{
	uint8_t dev_addr;

	dev_addr = lookup_dev_addr( dev_id );

	switch( event ) {
    4f18:	65 30       	cpi	r22, 0x05	; 5
    4f1a:	09 f4       	brne	.+2      	; 0x4f1e <mcmc_mmc_event+0x6>
    4f1c:	cd c0       	rjmp	.+410    	; 0x50b8 <mcmc_mmc_event+0x1a0>
    4f1e:	66 30       	cpi	r22, 0x06	; 6
    4f20:	60 f0       	brcs	.+24     	; 0x4f3a <mcmc_mmc_event+0x22>
    4f22:	68 30       	cpi	r22, 0x08	; 8
    4f24:	09 f4       	brne	.+2      	; 0x4f28 <mcmc_mmc_event+0x10>
    4f26:	99 c0       	rjmp	.+306    	; 0x505a <mcmc_mmc_event+0x142>
    4f28:	69 30       	cpi	r22, 0x09	; 9
    4f2a:	08 f1       	brcs	.+66     	; 0x4f6e <mcmc_mmc_event+0x56>
    4f2c:	69 30       	cpi	r22, 0x09	; 9
    4f2e:	09 f4       	brne	.+2      	; 0x4f32 <mcmc_mmc_event+0x1a>
    4f30:	a4 c0       	rjmp	.+328    	; 0x507a <mcmc_mmc_event+0x162>
    4f32:	6a 30       	cpi	r22, 0x0A	; 10
    4f34:	09 f4       	brne	.+2      	; 0x4f38 <mcmc_mmc_event+0x20>
    4f36:	4e c0       	rjmp	.+156    	; 0x4fd4 <mcmc_mmc_event+0xbc>
    4f38:	08 95       	ret
    4f3a:	62 30       	cpi	r22, 0x02	; 2
    4f3c:	09 f4       	brne	.+2      	; 0x4f40 <mcmc_mmc_event+0x28>
    4f3e:	ac c0       	rjmp	.+344    	; 0x5098 <mcmc_mmc_event+0x180>
    4f40:	63 30       	cpi	r22, 0x03	; 3
    4f42:	50 f1       	brcs	.+84     	; 0x4f98 <mcmc_mmc_event+0x80>
    4f44:	63 30       	cpi	r22, 0x03	; 3
    4f46:	09 f4       	brne	.+2      	; 0x4f4a <mcmc_mmc_event+0x32>
    4f48:	78 c0       	rjmp	.+240    	; 0x503a <mcmc_mmc_event+0x122>
    4f4a:	64 30       	cpi	r22, 0x04	; 4
    4f4c:	a9 f7       	brne	.-22     	; 0x4f38 <mcmc_mmc_event+0x20>
		case	AMC_EVT_READ_P2P_RECORD_CMD_OK:
			/* Send FRU activation req msg to SHM */
			amc[dev_id].state = AMC_STATE_M2_SHM_ACT_REQ_SENT;
			break;
		case	AMC_EVT_ACTIVATION_REQ_MSG_OK:
			amc[dev_id].state = AMC_STATE_M2_SHM_ACT_MSG_WAIT;
    4f4e:	28 2f       	mov	r18, r24
    4f50:	30 e0       	ldi	r19, 0x00	; 0
    4f52:	8e e7       	ldi	r24, 0x7E	; 126
    4f54:	90 e0       	ldi	r25, 0x00	; 0
    4f56:	28 9f       	mul	r18, r24
    4f58:	f0 01       	movw	r30, r0
    4f5a:	29 9f       	mul	r18, r25
    4f5c:	f0 0d       	add	r31, r0
    4f5e:	38 9f       	mul	r19, r24
    4f60:	f0 0d       	add	r31, r0
    4f62:	11 24       	eor	r1, r1
    4f64:	ef 54       	subi	r30, 0x4F	; 79
    4f66:	f5 4f       	sbci	r31, 0xF5	; 245
    4f68:	85 e0       	ldi	r24, 0x05	; 5
    4f6a:	80 83       	st	Z, r24
    4f6c:	08 95       	ret
{
	uint8_t dev_addr;

	dev_addr = lookup_dev_addr( dev_id );

	switch( event ) {
    4f6e:	66 30       	cpi	r22, 0x06	; 6
    4f70:	09 f4       	brne	.+2      	; 0x4f74 <mcmc_mmc_event+0x5c>
    4f72:	53 c0       	rjmp	.+166    	; 0x501a <mcmc_mmc_event+0x102>
    4f74:	67 30       	cpi	r22, 0x07	; 7
    4f76:	01 f7       	brne	.-64     	; 0x4f38 <mcmc_mmc_event+0x20>
		case	AMC_EVT_HANDLE_OPENED_MSG_RCVD:
			// Send quiesce req
			//TODO send_fru_control( IPMI_CH_NUM_IPMBL, dev_addr, FRU_CONTROL_QUIESCE, cmd_complete );
			/* Send set LED state short blink cmd */
			//TODO send_set_fru_led_state( IPMI_CH_NUM_IPMBL, dev_addr, LED_SHORT_BLINK, cmd_complete );
			amc[dev_id].state = AMC_STATE_M4_LED_BLINK_SENT;
    4f78:	28 2f       	mov	r18, r24
    4f7a:	30 e0       	ldi	r19, 0x00	; 0
    4f7c:	8e e7       	ldi	r24, 0x7E	; 126
    4f7e:	90 e0       	ldi	r25, 0x00	; 0
    4f80:	28 9f       	mul	r18, r24
    4f82:	f0 01       	movw	r30, r0
    4f84:	29 9f       	mul	r18, r25
    4f86:	f0 0d       	add	r31, r0
    4f88:	38 9f       	mul	r19, r24
    4f8a:	f0 0d       	add	r31, r0
    4f8c:	11 24       	eor	r1, r1
    4f8e:	ef 54       	subi	r30, 0x4F	; 79
    4f90:	f5 4f       	sbci	r31, 0xF5	; 245
    4f92:	8a e0       	ldi	r24, 0x0A	; 10
    4f94:	80 83       	st	Z, r24
    4f96:	08 95       	ret
{
	uint8_t dev_addr;

	dev_addr = lookup_dev_addr( dev_id );

	switch( event ) {
    4f98:	66 23       	and	r22, r22
    4f9a:	79 f1       	breq	.+94     	; 0x4ffa <mcmc_mmc_event+0xe2>
    4f9c:	61 30       	cpi	r22, 0x01	; 1
    4f9e:	61 f6       	brne	.-104    	; 0x4f38 <mcmc_mmc_event+0x20>
			 * new Module is waiting to be activated. */
			//send_set_fru_led_state(IPMI_CH_NUM_IPMBL, dev_addr, LED_LONG_BLINK );
			amc[dev_id].state = AMC_STATE_M2_LED_LONG_BLINK_SENT;
			break;
		case	AMC_EVT_SET_LED_STATE_CMD_OK:
			if( amc[dev_id].state == AMC_STATE_M2_LED_LONG_BLINK_SENT ) {
    4fa0:	28 2f       	mov	r18, r24
    4fa2:	30 e0       	ldi	r19, 0x00	; 0
    4fa4:	8e e7       	ldi	r24, 0x7E	; 126
    4fa6:	90 e0       	ldi	r25, 0x00	; 0
    4fa8:	28 9f       	mul	r18, r24
    4faa:	f0 01       	movw	r30, r0
    4fac:	29 9f       	mul	r18, r25
    4fae:	f0 0d       	add	r31, r0
    4fb0:	38 9f       	mul	r19, r24
    4fb2:	f0 0d       	add	r31, r0
    4fb4:	11 24       	eor	r1, r1
    4fb6:	ef 54       	subi	r30, 0x4F	; 79
    4fb8:	f5 4f       	sbci	r31, 0xF5	; 245
    4fba:	80 81       	ld	r24, Z
    4fbc:	81 30       	cpi	r24, 0x01	; 1
    4fbe:	09 f4       	brne	.+2      	; 0x4fc2 <mcmc_mmc_event+0xaa>
    4fc0:	8c c0       	rjmp	.+280    	; 0x50da <mcmc_mmc_event+0x1c2>
				/* Start device discovery */
				amc[dev_id].state = AMC_STATE_M2_DEVICE_DISCOVERY_STARTED;
			//	device_discovery( dev_id );
			} else if ( amc[dev_id].state == AMC_STATE_M2_LED_OFF_SENT ) {
    4fc2:	86 30       	cpi	r24, 0x06	; 6
    4fc4:	09 f4       	brne	.+2      	; 0x4fc8 <mcmc_mmc_event+0xb0>
    4fc6:	86 c0       	rjmp	.+268    	; 0x50d4 <mcmc_mmc_event+0x1bc>
				amc[dev_id].state = AMC_STATE_M3;
				/* check payload requirements */
				/* enable payload */
				enable_payload( dev_id );
				amc[dev_id].state = AMC_STATE_M3_PAYLOAD_ENABLE_SENT;
			} else if ( amc[dev_id].state == AMC_STATE_M4_LED_BLINK_SENT ) {
    4fc8:	8a 30       	cpi	r24, 0x0A	; 10
    4fca:	09 f0       	breq	.+2      	; 0x4fce <mcmc_mmc_event+0xb6>
    4fcc:	b5 cf       	rjmp	.-150    	; 0x4f38 <mcmc_mmc_event+0x20>
				/* send port state disable cmd */
				amc[dev_id].state = AMC_STATE_M4_PORT_DISABLE_SENT;
    4fce:	8b e0       	ldi	r24, 0x0B	; 11
    4fd0:	80 83       	st	Z, r24
    4fd2:	08 95       	ret
			}
			break;
		case	AMC_EVT_DEVICE_DISCOVERY_OK:
			// TODO check the fru power record, enable power if within limits
			if( amc[dev_id].state == AMC_STATE_M2_DEVICE_DISCOVERY_STARTED ) {
    4fd4:	90 e0       	ldi	r25, 0x00	; 0
    4fd6:	2e e7       	ldi	r18, 0x7E	; 126
    4fd8:	30 e0       	ldi	r19, 0x00	; 0
    4fda:	82 9f       	mul	r24, r18
    4fdc:	f0 01       	movw	r30, r0
    4fde:	83 9f       	mul	r24, r19
    4fe0:	f0 0d       	add	r31, r0
    4fe2:	92 9f       	mul	r25, r18
    4fe4:	f0 0d       	add	r31, r0
    4fe6:	11 24       	eor	r1, r1
    4fe8:	ef 54       	subi	r30, 0x4F	; 79
    4fea:	f5 4f       	sbci	r31, 0xF5	; 245
    4fec:	80 81       	ld	r24, Z
    4fee:	82 30       	cpi	r24, 0x02	; 2
    4ff0:	09 f0       	breq	.+2      	; 0x4ff4 <mcmc_mmc_event+0xdc>
    4ff2:	a2 cf       	rjmp	.-188    	; 0x4f38 <mcmc_mmc_event+0x20>
		case	AMC_EVT_ACTIVATION_REQ_MSG_OK:
			amc[dev_id].state = AMC_STATE_M2_SHM_ACT_MSG_WAIT;
			break;
		case	AMC_EVT_ACTIVATE_FRU_MSG_RCVD:
			/* Send set LED state off cmd */
			amc[dev_id].state = AMC_STATE_M2_LED_OFF_SENT;
    4ff4:	86 e0       	ldi	r24, 0x06	; 6
    4ff6:	80 83       	st	Z, r24
    4ff8:	08 95       	ret
			/* send a Set FRU LED State command to the MMC
			 * with a request to perform long blinks of the
			 * BLUE LED, indicating to the operator that the
			 * new Module is waiting to be activated. */
			//send_set_fru_led_state(IPMI_CH_NUM_IPMBL, dev_addr, LED_LONG_BLINK );
			amc[dev_id].state = AMC_STATE_M2_LED_LONG_BLINK_SENT;
    4ffa:	28 2f       	mov	r18, r24
    4ffc:	30 e0       	ldi	r19, 0x00	; 0
    4ffe:	8e e7       	ldi	r24, 0x7E	; 126
    5000:	90 e0       	ldi	r25, 0x00	; 0
    5002:	28 9f       	mul	r18, r24
    5004:	f0 01       	movw	r30, r0
    5006:	29 9f       	mul	r18, r25
    5008:	f0 0d       	add	r31, r0
    500a:	38 9f       	mul	r19, r24
    500c:	f0 0d       	add	r31, r0
    500e:	11 24       	eor	r1, r1
    5010:	ef 54       	subi	r30, 0x4F	; 79
    5012:	f5 4f       	sbci	r31, 0xF5	; 245
    5014:	81 e0       	ldi	r24, 0x01	; 1
    5016:	80 83       	st	Z, r24
    5018:	08 95       	ret
		case	AMC_EVT_ACTIVATE_FRU_MSG_RCVD:
			/* Send set LED state off cmd */
			amc[dev_id].state = AMC_STATE_M2_LED_OFF_SENT;
			break;
		case	AMC_EVT_PAYLOAD_ENABLED:
			amc[dev_id].state = AMC_STATE_M4;
    501a:	28 2f       	mov	r18, r24
    501c:	30 e0       	ldi	r19, 0x00	; 0
    501e:	8e e7       	ldi	r24, 0x7E	; 126
    5020:	90 e0       	ldi	r25, 0x00	; 0
    5022:	28 9f       	mul	r18, r24
    5024:	f0 01       	movw	r30, r0
    5026:	29 9f       	mul	r18, r25
    5028:	f0 0d       	add	r31, r0
    502a:	38 9f       	mul	r19, r24
    502c:	f0 0d       	add	r31, r0
    502e:	11 24       	eor	r1, r1
    5030:	ef 54       	subi	r30, 0x4F	; 79
    5032:	f5 4f       	sbci	r31, 0xF5	; 245
    5034:	89 e0       	ldi	r24, 0x09	; 9
    5036:	80 83       	st	Z, r24
    5038:	08 95       	ret
			/* Send read p2p connectivity record cmd */
			amc[dev_id].state = AMC_STATE_M2_READ_P2P_RECORD_REQ_SENT;
			break;
		case	AMC_EVT_READ_P2P_RECORD_CMD_OK:
			/* Send FRU activation req msg to SHM */
			amc[dev_id].state = AMC_STATE_M2_SHM_ACT_REQ_SENT;
    503a:	28 2f       	mov	r18, r24
    503c:	30 e0       	ldi	r19, 0x00	; 0
    503e:	8e e7       	ldi	r24, 0x7E	; 126
    5040:	90 e0       	ldi	r25, 0x00	; 0
    5042:	28 9f       	mul	r18, r24
    5044:	f0 01       	movw	r30, r0
    5046:	29 9f       	mul	r18, r25
    5048:	f0 0d       	add	r31, r0
    504a:	38 9f       	mul	r19, r24
    504c:	f0 0d       	add	r31, r0
    504e:	11 24       	eor	r1, r1
    5050:	ef 54       	subi	r30, 0x4F	; 79
    5052:	f5 4f       	sbci	r31, 0xF5	; 245
    5054:	84 e0       	ldi	r24, 0x04	; 4
    5056:	80 83       	st	Z, r24
    5058:	08 95       	ret
			//TODO send_set_fru_led_state( IPMI_CH_NUM_IPMBL, dev_addr, LED_SHORT_BLINK, cmd_complete );
			amc[dev_id].state = AMC_STATE_M4_LED_BLINK_SENT;
			break;
		case	AMC_EVT_SET_PORT_STATE_DISABLE_OK:
			/* Send FRU Quiesce cmd */
			amc[dev_id].state = AMC_STATE_M4_FRU_QUIESCE_SENT;
    505a:	28 2f       	mov	r18, r24
    505c:	30 e0       	ldi	r19, 0x00	; 0
    505e:	8e e7       	ldi	r24, 0x7E	; 126
    5060:	90 e0       	ldi	r25, 0x00	; 0
    5062:	28 9f       	mul	r18, r24
    5064:	f0 01       	movw	r30, r0
    5066:	29 9f       	mul	r18, r25
    5068:	f0 0d       	add	r31, r0
    506a:	38 9f       	mul	r19, r24
    506c:	f0 0d       	add	r31, r0
    506e:	11 24       	eor	r1, r1
    5070:	ef 54       	subi	r30, 0x4F	; 79
    5072:	f5 4f       	sbci	r31, 0xF5	; 245
    5074:	8c e0       	ldi	r24, 0x0C	; 12
    5076:	80 83       	st	Z, r24
    5078:	08 95       	ret
			break;
		case	AMC_EVT_FRU_QUIESCE_CMD_OK:
			amc[dev_id].state = AMC_STATE_M1;
    507a:	28 2f       	mov	r18, r24
    507c:	30 e0       	ldi	r19, 0x00	; 0
    507e:	8e e7       	ldi	r24, 0x7E	; 126
    5080:	90 e0       	ldi	r25, 0x00	; 0
    5082:	28 9f       	mul	r18, r24
    5084:	f0 01       	movw	r30, r0
    5086:	29 9f       	mul	r18, r25
    5088:	f0 0d       	add	r31, r0
    508a:	38 9f       	mul	r19, r24
    508c:	f0 0d       	add	r31, r0
    508e:	11 24       	eor	r1, r1
    5090:	ef 54       	subi	r30, 0x4F	; 79
    5092:	f5 4f       	sbci	r31, 0xF5	; 245
    5094:	10 82       	st	Z, r1
    5096:	08 95       	ret
				amc[dev_id].state = AMC_STATE_M2_LED_OFF_SENT;
			}
			break;
		case	AMC_EVT_READ_CURRENT_REQ_CMD_OK:
			/* Send read p2p connectivity record cmd */
			amc[dev_id].state = AMC_STATE_M2_READ_P2P_RECORD_REQ_SENT;
    5098:	28 2f       	mov	r18, r24
    509a:	30 e0       	ldi	r19, 0x00	; 0
    509c:	8e e7       	ldi	r24, 0x7E	; 126
    509e:	90 e0       	ldi	r25, 0x00	; 0
    50a0:	28 9f       	mul	r18, r24
    50a2:	f0 01       	movw	r30, r0
    50a4:	29 9f       	mul	r18, r25
    50a6:	f0 0d       	add	r31, r0
    50a8:	38 9f       	mul	r19, r24
    50aa:	f0 0d       	add	r31, r0
    50ac:	11 24       	eor	r1, r1
    50ae:	ef 54       	subi	r30, 0x4F	; 79
    50b0:	f5 4f       	sbci	r31, 0xF5	; 245
    50b2:	83 e0       	ldi	r24, 0x03	; 3
    50b4:	80 83       	st	Z, r24
    50b6:	08 95       	ret
		case	AMC_EVT_ACTIVATION_REQ_MSG_OK:
			amc[dev_id].state = AMC_STATE_M2_SHM_ACT_MSG_WAIT;
			break;
		case	AMC_EVT_ACTIVATE_FRU_MSG_RCVD:
			/* Send set LED state off cmd */
			amc[dev_id].state = AMC_STATE_M2_LED_OFF_SENT;
    50b8:	28 2f       	mov	r18, r24
    50ba:	30 e0       	ldi	r19, 0x00	; 0
    50bc:	8e e7       	ldi	r24, 0x7E	; 126
    50be:	90 e0       	ldi	r25, 0x00	; 0
    50c0:	28 9f       	mul	r18, r24
    50c2:	f0 01       	movw	r30, r0
    50c4:	29 9f       	mul	r18, r25
    50c6:	f0 0d       	add	r31, r0
    50c8:	38 9f       	mul	r19, r24
    50ca:	f0 0d       	add	r31, r0
    50cc:	11 24       	eor	r1, r1
    50ce:	ef 54       	subi	r30, 0x4F	; 79
    50d0:	f5 4f       	sbci	r31, 0xF5	; 245
    50d2:	90 cf       	rjmp	.-224    	; 0x4ff4 <mcmc_mmc_event+0xdc>
			} else if ( amc[dev_id].state == AMC_STATE_M2_LED_OFF_SENT ) {
				amc[dev_id].state = AMC_STATE_M3;
				/* check payload requirements */
				/* enable payload */
				enable_payload( dev_id );
				amc[dev_id].state = AMC_STATE_M3_PAYLOAD_ENABLE_SENT;
    50d4:	88 e0       	ldi	r24, 0x08	; 8
    50d6:	80 83       	st	Z, r24
    50d8:	08 95       	ret
			amc[dev_id].state = AMC_STATE_M2_LED_LONG_BLINK_SENT;
			break;
		case	AMC_EVT_SET_LED_STATE_CMD_OK:
			if( amc[dev_id].state == AMC_STATE_M2_LED_LONG_BLINK_SENT ) {
				/* Start device discovery */
				amc[dev_id].state = AMC_STATE_M2_DEVICE_DISCOVERY_STARTED;
    50da:	82 e0       	ldi	r24, 0x02	; 2
    50dc:	80 83       	st	Z, r24
    50de:	08 95       	ret

000050e0 <enable_payload>:


void enable_payload( uint8_t dev_id )
{

}
    50e0:	08 95       	ret

000050e2 <module_init2>:
void
module_init2( void )
{

	// get our IPMB-L address
	mcmc_ipmbl_address = module_get_i2c_address( I2C_ADDRESS_LOCAL );
    50e2:	80 e2       	ldi	r24, 0x20	; 32
    50e4:	80 93 2f 0b 	sts	0x0B2F, r24

	// module specific initialization for serial & i2c interfaces go in here

}
    50e8:	08 95       	ret

000050ea <module_process_response>:
module_process_response(
	IPMI_WS *req_ws,
	unsigned char seq,
	unsigned char completion_code )
{
	switch( completion_code ) {
    50ea:	47 3d       	cpi	r20, 0xD7	; 215
    50ec:	38 f4       	brcc	.+14     	; 0x50fc <module_process_response+0x12>
    50ee:	40 3c       	cpi	r20, 0xC0	; 192
    50f0:	40 f0       	brcs	.+16     	; 0x5102 <module_process_response+0x18>
		case CC_PARAM_ILLEGAL:
		case CC_UNSPECIFIED_ERROR:
			/*
			 * Myterious problem happen check this out
			 */
			printfr(PSTR("Response package NOK\n\r"));
    50f2:	80 e8       	ldi	r24, 0x80	; 128
    50f4:	96 e0       	ldi	r25, 0x06	; 6
    50f6:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
    50fa:	08 95       	ret
module_process_response(
	IPMI_WS *req_ws,
	unsigned char seq,
	unsigned char completion_code )
{
	switch( completion_code ) {
    50fc:	4f 3f       	cpi	r20, 0xFF	; 255
    50fe:	c9 f3       	breq	.-14     	; 0x50f2 <module_process_response+0x8>
    5100:	08 95       	ret
    5102:	44 23       	and	r20, r20
    5104:	29 f4       	brne	.+10     	; 0x5110 <module_process_response+0x26>
		case CC_NORMAL:
			/*
			 * Life is perfect!
			 *
			 */
			printfr(PSTR("Response package OK\n\r"));
    5106:	87 e9       	ldi	r24, 0x97	; 151
    5108:	96 e0       	ldi	r25, 0x06	; 6
    510a:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
    510e:	08 95       	ret
    5110:	08 95       	ret

00005112 <cmd_complete>:
{
	switch( status ) {
		case XPORT_REQ_NOERR:
		default:
			//TODO ws_free( ws );
			printfr(PSTR("\n\rcommand successfully sent\n\r"));
    5112:	87 ed       	ldi	r24, 0xD7	; 215
    5114:	96 e0       	ldi	r25, 0x06	; 6
    5116:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
			break;
	}
}
    511a:	08 95       	ret

0000511c <module_sensor_init>:
	current_sensor_count = 4;

		// TODO fix i2c_addr in tm100_init()
	*
	*/
	tm100_init_sensor_record();
    511c:	0e 94 a5 32 	call	0x654a	; 0x654a <tm100_init_sensor_record>
	//uint8_t TMP_100_ADDR[] ={0x90,0x98, 0x9C, 0x94};
	tm100_init(1, 0x90);
    5120:	81 e0       	ldi	r24, 0x01	; 1
    5122:	60 e9       	ldi	r22, 0x90	; 144
    5124:	0e 94 ac 32 	call	0x6558	; 0x6558 <tm100_init>
	tm100_init(1, 0x94);
    5128:	81 e0       	ldi	r24, 0x01	; 1
    512a:	64 e9       	ldi	r22, 0x94	; 148
    512c:	0e 94 ac 32 	call	0x6558	; 0x6558 <tm100_init>
}
    5130:	08 95       	ret

00005132 <send_pm_reset>:
		/* dispatch the request */
		//TODO ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );
}

void send_pm_reset( IPMI_WS *req_ws, uint8_t ipmi_ch, uint8_t dev_addr,uint8_t pm_site_nr)
{
    5132:	9f 92       	push	r9
    5134:	af 92       	push	r10
    5136:	bf 92       	push	r11
    5138:	cf 92       	push	r12
    513a:	df 92       	push	r13
    513c:	ef 92       	push	r14
    513e:	ff 92       	push	r15
    5140:	0f 93       	push	r16
    5142:	1f 93       	push	r17
    5144:	df 93       	push	r29
    5146:	cf 93       	push	r28
    5148:	0f 92       	push	r0
    514a:	cd b7       	in	r28, 0x3d	; 61
    514c:	de b7       	in	r29, 0x3e	; 62
    514e:	7c 01       	movw	r14, r24
    5150:	96 2e       	mov	r9, r22
    5152:	a4 2e       	mov	r10, r20
    5154:	b2 2e       	mov	r11, r18
	      {
		 return;
		}
		*/
	pkt = &( req_ws->pkt );
	ipmb_req = ( IPMI_IPMB_REQUEST * )&( req_ws->pkt_out );
    5156:	8c 01       	movw	r16, r24
    5158:	0c 5a       	subi	r16, 0xAC	; 172
    515a:	1f 4f       	sbci	r17, 0xFF	; 255
	pkt->req = ( IPMI_CMD_REQ * )&( ipmb_req->command ) ;
    515c:	85 e0       	ldi	r24, 0x05	; 5
    515e:	c8 2e       	mov	r12, r24
    5160:	d1 2c       	mov	r13, r1
    5162:	c0 0e       	add	r12, r16
    5164:	d1 1e       	adc	r13, r17
    5166:	f7 01       	movw	r30, r14
    5168:	d1 aa       	std	Z+49, r13	; 0x31
    516a:	c0 aa       	std	Z+48, r12	; 0x30
	req = ( PM_RESET_CMD_REQ * )pkt->req;

	ipmi_get_next_seq( &seq );
    516c:	ce 01       	movw	r24, r28
    516e:	01 96       	adiw	r24, 0x01	; 1
    5170:	0e 94 60 21 	call	0x42c0	; 0x42c0 <ipmi_get_next_seq>

	pkt->hdr.ws = (uint8_t *)req_ws;
    5174:	f7 01       	movw	r30, r14
    5176:	f7 a6       	std	Z+47, r15	; 0x2f
    5178:	e6 a6       	std	Z+46, r14	; 0x2e
	pkt->hdr.req_data_len = sizeof( PM_RESET_CMD_REQ ) - 1;
    517a:	82 e0       	ldi	r24, 0x02	; 2
    517c:	90 e0       	ldi	r25, 0x00	; 0
    517e:	97 a3       	std	Z+39, r25	; 0x27
    5180:	86 a3       	std	Z+38, r24	; 0x26

	req->command = uTCA_CMD_PM_RST;
    5182:	86 e2       	ldi	r24, 0x26	; 38
    5184:	f8 01       	movw	r30, r16
    5186:	85 83       	std	Z+5, r24	; 0x05
	req->picmg_id = 0;
    5188:	f6 01       	movw	r30, r12
    518a:	11 82       	std	Z+1, r1	; 0x01
	req->site_nr=pm_site_nr;
    518c:	b2 82       	std	Z+2, r11	; 0x02


	ipmb_req->requester_slave_addr = module_get_i2c_address( I2C_ADDRESS_LOCAL );
    518e:	80 e2       	ldi	r24, 0x20	; 32
    5190:	f8 01       	movw	r30, r16
    5192:	83 83       	std	Z+3, r24	; 0x03
	ipmb_req->netfn = NETFN_PICMG_REQ;
    5194:	91 81       	ldd	r25, Z+1	; 0x01
    5196:	93 70       	andi	r25, 0x03	; 3
    5198:	90 6b       	ori	r25, 0xB0	; 176
	ipmb_req->requester_lun = 0;
	responder_slave_addr = dev_addr;
	ipmb_req->header_checksum =-( ipmb_req->responder_slave_addr + *(( char * )(ipmb_req)+1));
    519a:	80 81       	ld	r24, Z
    519c:	89 0f       	add	r24, r25
    519e:	81 95       	neg	r24
    51a0:	82 83       	std	Z+2, r24	; 0x02
	ipmb_req->req_seq = seq;
    51a2:	89 81       	ldd	r24, Y+1	; 0x01
    51a4:	88 0f       	add	r24, r24
    51a6:	88 0f       	add	r24, r24
    51a8:	84 83       	std	Z+4, r24	; 0x04
	ipmb_req->responder_lun = 0;
    51aa:	9c 7f       	andi	r25, 0xFC	; 252
    51ac:	91 83       	std	Z+1, r25	; 0x01
	ipmb_req->command = req->command;
	/* The location of data_checksum field is bogus.
	 * It's used as a placeholder to indicate that a checksum follows the data field.
	 * The location of the data_checksum depends on the size of the data preceeding it.*/
	ipmb_req->data_checksum =
    51ae:	c8 01       	movw	r24, r16
    51b0:	03 96       	adiw	r24, 0x03	; 3
    51b2:	65 e0       	ldi	r22, 0x05	; 5
    51b4:	0e 94 4f 21 	call	0x429e	; 0x429e <ipmi_calculate_checksum>
    51b8:	f8 01       	movw	r30, r16
    51ba:	87 8f       	std	Z+31, r24	; 0x1f
		ipmi_calculate_checksum( &( ipmb_req->requester_slave_addr ),
			pkt->hdr.req_data_len + 3 );
	req_ws->len_out = sizeof( IPMI_IPMB_REQUEST )
    51bc:	f7 01       	movw	r30, r14
    51be:	96 a1       	ldd	r25, Z+38	; 0x26
    51c0:	99 5f       	subi	r25, 0xF9	; 249
    51c2:	95 83       	std	Z+5, r25	; 0x05
				- IPMB_REQ_MAX_DATA_LEN  +  pkt->hdr.req_data_len;
	/* Assign the checksum to it's proper location */
	*( ( uint8_t * )ipmb_req + req_ws->len_out - 1 ) = ipmb_req->data_checksum;
    51c4:	09 0f       	add	r16, r25
    51c6:	11 1d       	adc	r17, r1
    51c8:	01 50       	subi	r16, 0x01	; 1
    51ca:	10 40       	sbci	r17, 0x00	; 0
    51cc:	f8 01       	movw	r30, r16
    51ce:	80 83       	st	Z, r24

	//req_ws->ipmi_completion_function = completion_function;
	req_ws->addr_out = dev_addr;
    51d0:	f7 01       	movw	r30, r14
    51d2:	a7 86       	std	Z+15, r10	; 0x0f
	req_ws->outgoing_protocol = IPMI_CH_PROTOCOL_IPMB;
    51d4:	81 e0       	ldi	r24, 0x01	; 1
    51d6:	83 8b       	std	Z+19, r24	; 0x13
	req_ws->outgoing_medium = IPMI_CH_MEDIUM_IPMB;
    51d8:	85 8b       	std	Z+21, r24	; 0x15
	req_ws->outgoing_channel = ipmi_ch;
    51da:	91 8a       	std	Z+17, r9	; 0x11
	//TODO dump_outgoing( req_ws );

	/* dispatch the request */
	//TODO ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );

}
    51dc:	0f 90       	pop	r0
    51de:	cf 91       	pop	r28
    51e0:	df 91       	pop	r29
    51e2:	1f 91       	pop	r17
    51e4:	0f 91       	pop	r16
    51e6:	ff 90       	pop	r15
    51e8:	ef 90       	pop	r14
    51ea:	df 90       	pop	r13
    51ec:	cf 90       	pop	r12
    51ee:	bf 90       	pop	r11
    51f0:	af 90       	pop	r10
    51f2:	9f 90       	pop	r9
    51f4:	08 95       	ret

000051f6 <send_get_device_id>:




void send_get_device_id(IPMI_WS *req_ws, uint8_t ipmi_ch, uint8_t dev_addr)
{
    51f6:	bf 92       	push	r11
    51f8:	cf 92       	push	r12
    51fa:	df 92       	push	r13
    51fc:	ef 92       	push	r14
    51fe:	ff 92       	push	r15
    5200:	0f 93       	push	r16
    5202:	1f 93       	push	r17
    5204:	df 93       	push	r29
    5206:	cf 93       	push	r28
    5208:	0f 92       	push	r0
    520a:	cd b7       	in	r28, 0x3d	; 61
    520c:	de b7       	in	r29, 0x3e	; 62
    520e:	7c 01       	movw	r14, r24
    5210:	b6 2e       	mov	r11, r22
    5212:	c4 2e       	mov	r12, r20
	uint8_t responder_slave_addr;
	GENERIC_CMD_REQ *req;
	IPMI_IPMB_REQUEST *ipmb_req;

	pkt = &( req_ws->pkt );
	ipmb_req = ( IPMI_IPMB_REQUEST * )&( req_ws->pkt_out );
    5214:	8c 01       	movw	r16, r24
    5216:	0c 5a       	subi	r16, 0xAC	; 172
    5218:	1f 4f       	sbci	r17, 0xFF	; 255
	pkt->req = ( IPMI_CMD_REQ * )&( ipmb_req->command ) ;
    521a:	0b 5f       	subi	r16, 0xFB	; 251
    521c:	1f 4f       	sbci	r17, 0xFF	; 255
    521e:	fc 01       	movw	r30, r24
    5220:	11 ab       	std	Z+49, r17	; 0x31
    5222:	00 ab       	std	Z+48, r16	; 0x30
    5224:	05 50       	subi	r16, 0x05	; 5
    5226:	10 40       	sbci	r17, 0x00	; 0
	req = ( GENERIC_CMD_REQ * )pkt->req;
	ipmi_get_next_seq( &seq );
    5228:	ce 01       	movw	r24, r28
    522a:	01 96       	adiw	r24, 0x01	; 1
    522c:	0e 94 60 21 	call	0x42c0	; 0x42c0 <ipmi_get_next_seq>

	pkt->hdr.ws = (uint8_t *)req_ws;
    5230:	f7 01       	movw	r30, r14
    5232:	f7 a6       	std	Z+47, r15	; 0x2f
    5234:	e6 a6       	std	Z+46, r14	; 0x2e
	pkt->hdr.req_data_len = sizeof( GENERIC_CMD_REQ ) - 1;
    5236:	17 a2       	std	Z+39, r1	; 0x27
    5238:	16 a2       	std	Z+38, r1	; 0x26

	req->command = IPMI_CMD_GET_DEVICE_ID;
    523a:	dd 24       	eor	r13, r13
    523c:	d3 94       	inc	r13
    523e:	f8 01       	movw	r30, r16
    5240:	d5 82       	std	Z+5, r13	; 0x05

	ipmb_req->requester_slave_addr = module_get_i2c_address( I2C_ADDRESS_LOCAL );
    5242:	80 e2       	ldi	r24, 0x20	; 32
    5244:	83 83       	std	Z+3, r24	; 0x03
	ipmb_req->netfn = NETFN_APP_REQ;
	ipmb_req->requester_lun = 0;
	responder_slave_addr = dev_addr;
	ipmb_req->header_checksum = -(ipmb_req->requester_slave_addr + *(( char * )(ipmb_req+1)));
    5246:	80 a1       	ldd	r24, Z+32	; 0x20
    5248:	80 5e       	subi	r24, 0xE0	; 224
    524a:	81 95       	neg	r24
    524c:	82 83       	std	Z+2, r24	; 0x02
	ipmb_req->req_seq = seq;
    524e:	89 81       	ldd	r24, Y+1	; 0x01
    5250:	88 0f       	add	r24, r24
    5252:	88 0f       	add	r24, r24
    5254:	84 83       	std	Z+4, r24	; 0x04
	ipmb_req->responder_lun = 0;
    5256:	88 e1       	ldi	r24, 0x18	; 24
    5258:	81 83       	std	Z+1, r24	; 0x01
	ipmb_req->command = req->command;
	/* The location of data_checksum field is bogus.
	 * It's used as a placeholder to indicate that a checksum follows the data field.
	 * The location of the data_checksum depends on the size of the data preceeding it.*/
	ipmb_req->data_checksum =
    525a:	c8 01       	movw	r24, r16
    525c:	03 96       	adiw	r24, 0x03	; 3
    525e:	63 e0       	ldi	r22, 0x03	; 3
    5260:	0e 94 4f 21 	call	0x429e	; 0x429e <ipmi_calculate_checksum>
    5264:	f8 01       	movw	r30, r16
    5266:	87 8f       	std	Z+31, r24	; 0x1f
		ipmi_calculate_checksum( &ipmb_req->requester_slave_addr,
			pkt->hdr.req_data_len + 3 );
	req_ws->len_out = sizeof( IPMI_IPMB_REQUEST )
    5268:	f7 01       	movw	r30, r14
    526a:	96 a1       	ldd	r25, Z+38	; 0x26
    526c:	99 5f       	subi	r25, 0xF9	; 249
    526e:	95 83       	std	Z+5, r25	; 0x05
				- IPMB_REQ_MAX_DATA_LEN  +  pkt->hdr.req_data_len;
	/* Assign the checksum to it's proper location */
	*( ( uint8_t * )ipmb_req + req_ws->len_out - 1 ) = ipmb_req->data_checksum;
    5270:	09 0f       	add	r16, r25
    5272:	11 1d       	adc	r17, r1
    5274:	01 50       	subi	r16, 0x01	; 1
    5276:	10 40       	sbci	r17, 0x00	; 0
    5278:	f8 01       	movw	r30, r16
    527a:	80 83       	st	Z, r24

	//req_ws->ipmi_completion_function = completion_function; //TODO: add completion function
	req_ws->addr_out = dev_addr;
    527c:	f7 01       	movw	r30, r14
    527e:	c7 86       	std	Z+15, r12	; 0x0f
	req_ws->outgoing_protocol = IPMI_CH_PROTOCOL_IPMB;
    5280:	d3 8a       	std	Z+19, r13	; 0x13
	req_ws->outgoing_medium = IPMI_CH_MEDIUM_IPMB;
    5282:	d5 8a       	std	Z+21, r13	; 0x15
	req_ws->outgoing_channel = ipmi_ch;
    5284:	b1 8a       	std	Z+17, r11	; 0x11
	//dump_outgoing( req_ws );

	/* dispatch the request */
    //ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );
}
    5286:	0f 90       	pop	r0
    5288:	cf 91       	pop	r28
    528a:	df 91       	pop	r29
    528c:	1f 91       	pop	r17
    528e:	0f 91       	pop	r16
    5290:	ff 90       	pop	r15
    5292:	ef 90       	pop	r14
    5294:	df 90       	pop	r13
    5296:	cf 90       	pop	r12
    5298:	bf 90       	pop	r11
    529a:	08 95       	ret

0000529c <send_picmg_properties>:
	/* dispatch the request */
	//TODO ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );
}

void send_picmg_properties(IPMI_WS *req_ws, uint8_t ipmi_ch, uint8_t dev_addr)
{
    529c:	af 92       	push	r10
    529e:	bf 92       	push	r11
    52a0:	cf 92       	push	r12
    52a2:	df 92       	push	r13
    52a4:	ef 92       	push	r14
    52a6:	ff 92       	push	r15
    52a8:	0f 93       	push	r16
    52aa:	1f 93       	push	r17
    52ac:	df 93       	push	r29
    52ae:	cf 93       	push	r28
    52b0:	0f 92       	push	r0
    52b2:	cd b7       	in	r28, 0x3d	; 61
    52b4:	de b7       	in	r29, 0x3e	; 62
    52b6:	7c 01       	movw	r14, r24
    52b8:	a6 2e       	mov	r10, r22
    52ba:	b4 2e       	mov	r11, r20

	GET_PICMG_PROPERTIES_CMD_REQ *req;
	IPMI_IPMB_REQUEST *ipmb_req;

	pkt = &( req_ws->pkt );
	ipmb_req = ( IPMI_IPMB_REQUEST * )&( req_ws->pkt_out );
    52bc:	8c 01       	movw	r16, r24
    52be:	0c 5a       	subi	r16, 0xAC	; 172
    52c0:	1f 4f       	sbci	r17, 0xFF	; 255
	pkt->req = ( IPMI_CMD_REQ * )&( ipmb_req->command ) ;
    52c2:	95 e0       	ldi	r25, 0x05	; 5
    52c4:	c9 2e       	mov	r12, r25
    52c6:	d1 2c       	mov	r13, r1
    52c8:	c0 0e       	add	r12, r16
    52ca:	d1 1e       	adc	r13, r17
    52cc:	f7 01       	movw	r30, r14
    52ce:	d1 aa       	std	Z+49, r13	; 0x31
    52d0:	c0 aa       	std	Z+48, r12	; 0x30
	req = ( GET_PICMG_PROPERTIES_CMD_REQ * )pkt->req;
	ipmi_get_next_seq( &seq );
    52d2:	ce 01       	movw	r24, r28
    52d4:	01 96       	adiw	r24, 0x01	; 1
    52d6:	0e 94 60 21 	call	0x42c0	; 0x42c0 <ipmi_get_next_seq>

	pkt->hdr.ws = (uint8_t *)req_ws;
    52da:	f7 01       	movw	r30, r14
    52dc:	f7 a6       	std	Z+47, r15	; 0x2f
    52de:	e6 a6       	std	Z+46, r14	; 0x2e
	pkt->hdr.req_data_len = sizeof( GET_PICMG_PROPERTIES_CMD_REQ ) - 1;
    52e0:	81 e0       	ldi	r24, 0x01	; 1
    52e2:	90 e0       	ldi	r25, 0x00	; 0
    52e4:	97 a3       	std	Z+39, r25	; 0x27
    52e6:	86 a3       	std	Z+38, r24	; 0x26

	req->command = ATCA_CMD_GET_PICMG_PROPERTIES;
    52e8:	f8 01       	movw	r30, r16
    52ea:	15 82       	std	Z+5, r1	; 0x05
	req->picmg_id=0x00;
    52ec:	f6 01       	movw	r30, r12
    52ee:	11 82       	std	Z+1, r1	; 0x01
	ipmb_req->requester_slave_addr = module_get_i2c_address( I2C_ADDRESS_LOCAL );
    52f0:	80 e2       	ldi	r24, 0x20	; 32
    52f2:	f8 01       	movw	r30, r16
    52f4:	83 83       	std	Z+3, r24	; 0x03
	ipmb_req->netfn = NETFN_PICMG_REQ;
	ipmb_req->requester_lun = 0;
	ipmb_req->responder_slave_addr = dev_addr;
    52f6:	b0 82       	st	Z, r11
	ipmb_req->header_checksum = -(ipmb_req->requester_slave_addr + *(( char * )(ipmb_req+1)));
    52f8:	80 a1       	ldd	r24, Z+32	; 0x20
    52fa:	80 5e       	subi	r24, 0xE0	; 224
    52fc:	81 95       	neg	r24
    52fe:	82 83       	std	Z+2, r24	; 0x02
	ipmb_req->req_seq = 0x05;
    5300:	84 e1       	ldi	r24, 0x14	; 20
    5302:	84 83       	std	Z+4, r24	; 0x04
	ipmb_req->responder_lun = 0;
    5304:	80 eb       	ldi	r24, 0xB0	; 176
    5306:	81 83       	std	Z+1, r24	; 0x01
	ipmb_req->command = req->command;
	/* The location of data_checksum field is bogus.
	 * It's used as a placeholder to indicate that a checksum follows the data field.
	 * The location of the data_checksum depends on the size of the data preceeding it.*/
	ipmb_req->data_checksum =
    5308:	c8 01       	movw	r24, r16
    530a:	03 96       	adiw	r24, 0x03	; 3
    530c:	64 e0       	ldi	r22, 0x04	; 4
    530e:	0e 94 4f 21 	call	0x429e	; 0x429e <ipmi_calculate_checksum>
    5312:	f8 01       	movw	r30, r16
    5314:	87 8f       	std	Z+31, r24	; 0x1f
		ipmi_calculate_checksum( &ipmb_req->requester_slave_addr,
			pkt->hdr.req_data_len + 3 );
	req_ws->len_out = sizeof( IPMI_IPMB_REQUEST )
    5316:	f7 01       	movw	r30, r14
    5318:	96 a1       	ldd	r25, Z+38	; 0x26
    531a:	99 5f       	subi	r25, 0xF9	; 249
    531c:	95 83       	std	Z+5, r25	; 0x05
				- IPMB_REQ_MAX_DATA_LEN  +  pkt->hdr.req_data_len;
	/* Assign the checksum to it's proper location */
	*( ( uint8_t * )ipmb_req + req_ws->len_out - 1 ) = ipmb_req->data_checksum;
    531e:	09 0f       	add	r16, r25
    5320:	11 1d       	adc	r17, r1
    5322:	01 50       	subi	r16, 0x01	; 1
    5324:	10 40       	sbci	r17, 0x00	; 0
    5326:	f8 01       	movw	r30, r16
    5328:	80 83       	st	Z, r24

	//req_ws->ipmi_completion_function = completion_function; //TODO: add completion function
	req_ws->addr_out = dev_addr;
    532a:	f7 01       	movw	r30, r14
    532c:	b7 86       	std	Z+15, r11	; 0x0f
	req_ws->outgoing_protocol = IPMI_CH_PROTOCOL_IPMB;
    532e:	81 e0       	ldi	r24, 0x01	; 1
    5330:	83 8b       	std	Z+19, r24	; 0x13
	req_ws->outgoing_medium = IPMI_CH_MEDIUM_IPMB;
    5332:	85 8b       	std	Z+21, r24	; 0x15
	req_ws->outgoing_channel = ipmi_ch;
    5334:	a1 8a       	std	Z+17, r10	; 0x11
	//dump_outgoing( req_ws );

	/* dispatch the request */
    //ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );
}
    5336:	0f 90       	pop	r0
    5338:	cf 91       	pop	r28
    533a:	df 91       	pop	r29
    533c:	1f 91       	pop	r17
    533e:	0f 91       	pop	r16
    5340:	ff 90       	pop	r15
    5342:	ef 90       	pop	r14
    5344:	df 90       	pop	r13
    5346:	cf 90       	pop	r12
    5348:	bf 90       	pop	r11
    534a:	af 90       	pop	r10
    534c:	08 95       	ret

0000534e <send_set_fru_led_state>:
#define LED_ON			1
#define LED_LONG_BLINK		2
#define LED_SHORT_BLINK		3

void send_set_fru_led_state( IPMI_WS *req_ws, uint8_t ipmi_ch, uint8_t dev_addr, uint8_t led_state, void( *completion_function )( IPMI_WS *, int ) )
{
    534e:	9f 92       	push	r9
    5350:	af 92       	push	r10
    5352:	bf 92       	push	r11
    5354:	cf 92       	push	r12
    5356:	df 92       	push	r13
    5358:	ef 92       	push	r14
    535a:	ff 92       	push	r15
    535c:	0f 93       	push	r16
    535e:	1f 93       	push	r17
    5360:	df 93       	push	r29
    5362:	cf 93       	push	r28
    5364:	0f 92       	push	r0
    5366:	cd b7       	in	r28, 0x3d	; 61
    5368:	de b7       	in	r29, 0x3e	; 62
    536a:	6c 01       	movw	r12, r24
    536c:	96 2e       	mov	r9, r22
    536e:	a4 2e       	mov	r10, r20
    5370:	b2 2e       	mov	r11, r18
	/*if( !( req_ws = ws_alloc() ) ) {
		return;
	}
	 */
	pkt = &( req_ws->pkt );
	ipmb_req = ( IPMI_IPMB_REQUEST * )&( req_ws->pkt_out );
    5372:	8c 01       	movw	r16, r24
    5374:	0c 5a       	subi	r16, 0xAC	; 172
    5376:	1f 4f       	sbci	r17, 0xFF	; 255
	pkt->req = ( IPMI_CMD_REQ * )&( ipmb_req->command ) ;
    5378:	25 e0       	ldi	r18, 0x05	; 5
    537a:	e2 2e       	mov	r14, r18
    537c:	f1 2c       	mov	r15, r1
    537e:	e0 0e       	add	r14, r16
    5380:	f1 1e       	adc	r15, r17
    5382:	fc 01       	movw	r30, r24
    5384:	f1 aa       	std	Z+49, r15	; 0x31
    5386:	e0 aa       	std	Z+48, r14	; 0x30
	req = ( SET_FRU_LED_STATE_CMD_REQ * )pkt->req;
	ipmi_get_next_seq( &seq );
    5388:	ce 01       	movw	r24, r28
    538a:	01 96       	adiw	r24, 0x01	; 1
    538c:	0e 94 60 21 	call	0x42c0	; 0x42c0 <ipmi_get_next_seq>

	pkt->hdr.ws = (uint8_t *)req_ws;
    5390:	f6 01       	movw	r30, r12
    5392:	d7 a6       	std	Z+47, r13	; 0x2f
    5394:	c6 a6       	std	Z+46, r12	; 0x2e
	pkt->hdr.req_data_len = sizeof( SET_FRU_LED_STATE_CMD_REQ ) - 1;
    5396:	86 e0       	ldi	r24, 0x06	; 6
    5398:	90 e0       	ldi	r25, 0x00	; 0
    539a:	97 a3       	std	Z+39, r25	; 0x27
    539c:	86 a3       	std	Z+38, r24	; 0x26

	req->command = ATCA_CMD_SET_FRU_LED_STATE;
    539e:	87 e0       	ldi	r24, 0x07	; 7
    53a0:	f8 01       	movw	r30, r16
    53a2:	85 83       	std	Z+5, r24	; 0x05
	req->picmg_id = 0;
    53a4:	f7 01       	movw	r30, r14
    53a6:	11 82       	std	Z+1, r1	; 0x01
	req->fru_dev_id = 0;
    53a8:	12 82       	std	Z+2, r1	; 0x02
	req->led_id = FRU_LED_BLUE;
    53aa:	13 82       	std	Z+3, r1	; 0x03
	switch( led_state ) {
    53ac:	f1 e0       	ldi	r31, 0x01	; 1
    53ae:	bf 16       	cp	r11, r31
    53b0:	09 f4       	brne	.+2      	; 0x53b4 <send_set_fru_led_state+0x66>
    53b2:	43 c0       	rjmp	.+134    	; 0x543a <send_set_fru_led_state+0xec>
    53b4:	bf 16       	cp	r11, r31
    53b6:	b0 f5       	brcc	.+108    	; 0x5424 <send_set_fru_led_state+0xd6>
		case LED_OFF:
			req->led_function = 0;
    53b8:	f7 01       	movw	r30, r14
    53ba:	14 82       	std	Z+4, r1	; 0x04
			req->on_duration = 50;		// tens of ms
			break;
		default:
			break;
	}
	req->color = 0xff;		// use default color
    53bc:	8f ef       	ldi	r24, 0xFF	; 255
    53be:	f7 01       	movw	r30, r14
    53c0:	86 83       	std	Z+6, r24	; 0x06

	ipmb_req->requester_slave_addr = module_get_i2c_address( I2C_ADDRESS_LOCAL );
    53c2:	80 e2       	ldi	r24, 0x20	; 32
    53c4:	f8 01       	movw	r30, r16
    53c6:	83 83       	std	Z+3, r24	; 0x03
	ipmb_req->netfn = NETFN_GROUP_EXTENSION_REQ;
	ipmb_req->requester_lun = 0;
	responder_slave_addr = dev_addr;
	ipmb_req->header_checksum = -( *( char * )ipmb_req + responder_slave_addr );
    53c8:	80 81       	ld	r24, Z
    53ca:	8a 0d       	add	r24, r10
    53cc:	81 95       	neg	r24
    53ce:	82 83       	std	Z+2, r24	; 0x02
	ipmb_req->req_seq = seq;
    53d0:	89 81       	ldd	r24, Y+1	; 0x01
    53d2:	88 0f       	add	r24, r24
    53d4:	88 0f       	add	r24, r24
    53d6:	84 83       	std	Z+4, r24	; 0x04
	ipmb_req->responder_lun = 0;
    53d8:	80 eb       	ldi	r24, 0xB0	; 176
    53da:	81 83       	std	Z+1, r24	; 0x01
	ipmb_req->command = req->command;
	/* The location of data_checksum field is bogus.
	 * It's used as a placeholder to indicate that a checksum follows the data field.
	 * The location of the data_checksum depends on the size of the data preceeding it.*/
	ipmb_req->data_checksum =
    53dc:	c8 01       	movw	r24, r16
    53de:	03 96       	adiw	r24, 0x03	; 3
    53e0:	69 e0       	ldi	r22, 0x09	; 9
    53e2:	0e 94 4f 21 	call	0x429e	; 0x429e <ipmi_calculate_checksum>
    53e6:	f8 01       	movw	r30, r16
    53e8:	87 8f       	std	Z+31, r24	; 0x1f
		ipmi_calculate_checksum( &( ipmb_req->requester_slave_addr ),
			pkt->hdr.req_data_len + 3 );
	req_ws->len_out = sizeof( IPMI_IPMB_REQUEST )
    53ea:	f6 01       	movw	r30, r12
    53ec:	96 a1       	ldd	r25, Z+38	; 0x26
    53ee:	99 5f       	subi	r25, 0xF9	; 249
    53f0:	95 83       	std	Z+5, r25	; 0x05
				- IPMB_REQ_MAX_DATA_LEN  +  pkt->hdr.req_data_len;
	/* Assign the checksum to it's proper location */
	*( ( uint8_t * )ipmb_req + req_ws->len_out - 1 ) = ipmb_req->data_checksum;
    53f2:	09 0f       	add	r16, r25
    53f4:	11 1d       	adc	r17, r1
    53f6:	01 50       	subi	r16, 0x01	; 1
    53f8:	10 40       	sbci	r17, 0x00	; 0
    53fa:	f8 01       	movw	r30, r16
    53fc:	80 83       	st	Z, r24

	//req_ws->ipmi_completion_function = completion_function;
	req_ws->addr_out = dev_addr;
    53fe:	f6 01       	movw	r30, r12
    5400:	a7 86       	std	Z+15, r10	; 0x0f
	req_ws->outgoing_protocol = IPMI_CH_PROTOCOL_IPMB;
    5402:	81 e0       	ldi	r24, 0x01	; 1
    5404:	83 8b       	std	Z+19, r24	; 0x13
	req_ws->outgoing_medium = IPMI_CH_MEDIUM_IPMB;
    5406:	85 8b       	std	Z+21, r24	; 0x15
	req_ws->outgoing_channel = ipmi_ch;
    5408:	91 8a       	std	Z+17, r9	; 0x11
	//TODO dump_outgoing( req_ws );

	/* dispatch the request */
	//TODO ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );
}
    540a:	0f 90       	pop	r0
    540c:	cf 91       	pop	r28
    540e:	df 91       	pop	r29
    5410:	1f 91       	pop	r17
    5412:	0f 91       	pop	r16
    5414:	ff 90       	pop	r15
    5416:	ef 90       	pop	r14
    5418:	df 90       	pop	r13
    541a:	cf 90       	pop	r12
    541c:	bf 90       	pop	r11
    541e:	af 90       	pop	r10
    5420:	9f 90       	pop	r9
    5422:	08 95       	ret

	req->command = ATCA_CMD_SET_FRU_LED_STATE;
	req->picmg_id = 0;
	req->fru_dev_id = 0;
	req->led_id = FRU_LED_BLUE;
	switch( led_state ) {
    5424:	82 e0       	ldi	r24, 0x02	; 2
    5426:	b8 16       	cp	r11, r24
    5428:	61 f0       	breq	.+24     	; 0x5442 <send_set_fru_led_state+0xf4>
    542a:	e3 e0       	ldi	r30, 0x03	; 3
    542c:	be 16       	cp	r11, r30
    542e:	31 f6       	brne	.-116    	; 0x53bc <send_set_fru_led_state+0x6e>
		case LED_LONG_BLINK:
			req->led_function = 200;	// off duration in tens of ms
			req->on_duration = 200;		// tens of ms
			break;
		case LED_SHORT_BLINK:
			req->led_function = 50;		// off duration in tens of ms
    5430:	82 e3       	ldi	r24, 0x32	; 50
    5432:	f7 01       	movw	r30, r14
    5434:	84 83       	std	Z+4, r24	; 0x04
			req->on_duration = 50;		// tens of ms
    5436:	85 83       	std	Z+5, r24	; 0x05
    5438:	c1 cf       	rjmp	.-126    	; 0x53bc <send_set_fru_led_state+0x6e>
	switch( led_state ) {
		case LED_OFF:
			req->led_function = 0;
			break;
		case LED_ON:
			req->led_function = 0xff;
    543a:	8f ef       	ldi	r24, 0xFF	; 255
    543c:	f7 01       	movw	r30, r14
    543e:	84 83       	std	Z+4, r24	; 0x04
    5440:	bd cf       	rjmp	.-134    	; 0x53bc <send_set_fru_led_state+0x6e>
			break;
		case LED_LONG_BLINK:
			req->led_function = 200;	// off duration in tens of ms
    5442:	88 ec       	ldi	r24, 0xC8	; 200
    5444:	f7 01       	movw	r30, r14
    5446:	84 83       	std	Z+4, r24	; 0x04
			req->on_duration = 200;		// tens of ms
    5448:	85 83       	std	Z+5, r24	; 0x05
    544a:	b8 cf       	rjmp	.-144    	; 0x53bc <send_set_fru_led_state+0x6e>

0000544c <send_get_pm_status>:
	//TODO ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );

}

void send_get_pm_status(IPMI_WS *req_ws, uint8_t ipmi_ch, uint8_t dev_addr,uint8_t pm_site_nr)
{
    544c:	9f 92       	push	r9
    544e:	af 92       	push	r10
    5450:	bf 92       	push	r11
    5452:	cf 92       	push	r12
    5454:	df 92       	push	r13
    5456:	ef 92       	push	r14
    5458:	ff 92       	push	r15
    545a:	0f 93       	push	r16
    545c:	1f 93       	push	r17
    545e:	df 93       	push	r29
    5460:	cf 93       	push	r28
    5462:	0f 92       	push	r0
    5464:	cd b7       	in	r28, 0x3d	; 61
    5466:	de b7       	in	r29, 0x3e	; 62
    5468:	96 2e       	mov	r9, r22
    546a:	a4 2e       	mov	r10, r20
    546c:	b2 2e       	mov	r11, r18
		uint8_t responder_slave_addr;
		GET_PM_STAT_CMD_REQ *req;
		IPMI_IPMB_REQUEST *ipmb_req;


		if( !( req_ws = ws_alloc() ) )
    546e:	0e 94 e7 2d 	call	0x5bce	; 0x5bce <ws_alloc>
    5472:	6c 01       	movw	r12, r24
    5474:	00 97       	sbiw	r24, 0x00	; 0
    5476:	09 f4       	brne	.+2      	; 0x547a <send_get_pm_status+0x2e>
    5478:	59 c0       	rjmp	.+178    	; 0x552c <send_get_pm_status+0xe0>
			printfr(PSTR("no available slot for the command. exit\n\r"));
			return;
		}

		pkt = &( req_ws->pkt );
		ipmb_req = ( IPMI_IPMB_REQUEST * )&( req_ws->pkt_out );
    547a:	8c 01       	movw	r16, r24
    547c:	0c 5a       	subi	r16, 0xAC	; 172
    547e:	1f 4f       	sbci	r17, 0xFF	; 255
		pkt->req = ( IPMI_CMD_REQ * )&( ipmb_req->command ) ;
    5480:	35 e0       	ldi	r19, 0x05	; 5
    5482:	e3 2e       	mov	r14, r19
    5484:	f1 2c       	mov	r15, r1
    5486:	e0 0e       	add	r14, r16
    5488:	f1 1e       	adc	r15, r17
    548a:	fc 01       	movw	r30, r24
    548c:	f1 aa       	std	Z+49, r15	; 0x31
    548e:	e0 aa       	std	Z+48, r14	; 0x30
		req = ( GET_PM_STAT_CMD_REQ * )pkt->req;

		ipmi_get_next_seq( &seq );
    5490:	ce 01       	movw	r24, r28
    5492:	01 96       	adiw	r24, 0x01	; 1
    5494:	0e 94 60 21 	call	0x42c0	; 0x42c0 <ipmi_get_next_seq>

		pkt->hdr.ws = (uint8_t *)req_ws;
    5498:	f6 01       	movw	r30, r12
    549a:	d7 a6       	std	Z+47, r13	; 0x2f
    549c:	c6 a6       	std	Z+46, r12	; 0x2e
		pkt->hdr.req_data_len = sizeof( GET_PM_STAT_CMD_REQ ) - 1;
    549e:	82 e0       	ldi	r24, 0x02	; 2
    54a0:	90 e0       	ldi	r25, 0x00	; 0
    54a2:	97 a3       	std	Z+39, r25	; 0x27
    54a4:	86 a3       	std	Z+38, r24	; 0x26

		req->command = uTCA_CMD_GET_PM_STAT;
    54a6:	87 e2       	ldi	r24, 0x27	; 39
    54a8:	f8 01       	movw	r30, r16
    54aa:	85 83       	std	Z+5, r24	; 0x05
		req->picmg_id = 0;
    54ac:	f7 01       	movw	r30, r14
    54ae:	11 82       	std	Z+1, r1	; 0x01
		req->site_nr=pm_site_nr;
    54b0:	b2 82       	std	Z+2, r11	; 0x02


		ipmb_req->requester_slave_addr = module_get_i2c_address( I2C_ADDRESS_LOCAL );
    54b2:	80 e2       	ldi	r24, 0x20	; 32
    54b4:	f8 01       	movw	r30, r16
    54b6:	83 83       	std	Z+3, r24	; 0x03
		ipmb_req->netfn = NETFN_PICMG_REQ;
    54b8:	91 81       	ldd	r25, Z+1	; 0x01
    54ba:	93 70       	andi	r25, 0x03	; 3
    54bc:	90 6b       	ori	r25, 0xB0	; 176
    54be:	91 83       	std	Z+1, r25	; 0x01
		ipmb_req->requester_lun = 0;
    54c0:	84 81       	ldd	r24, Z+4	; 0x04
    54c2:	8c 7f       	andi	r24, 0xFC	; 252
    54c4:	84 83       	std	Z+4, r24	; 0x04
		responder_slave_addr = dev_addr;
		ipmb_req->header_checksum =-( ipmb_req->responder_slave_addr + *(( char * )(ipmb_req)+1));
    54c6:	80 81       	ld	r24, Z
    54c8:	89 0f       	add	r24, r25
    54ca:	81 95       	neg	r24
    54cc:	82 83       	std	Z+2, r24	; 0x02
		ipmb_req->req_seq = seq;
    54ce:	89 81       	ldd	r24, Y+1	; 0x01
    54d0:	88 0f       	add	r24, r24
    54d2:	88 0f       	add	r24, r24
    54d4:	84 83       	std	Z+4, r24	; 0x04
		ipmb_req->responder_lun = 0;
    54d6:	9c 7f       	andi	r25, 0xFC	; 252
    54d8:	91 83       	std	Z+1, r25	; 0x01
		ipmb_req->command = req->command;
		/* The location of data_checksum field is bogus.
		 * It's used as a placeholder to indicate that a checksum follows the data field.
		 * The location of the data_checksum depends on the size of the data preceeding it.*/
		ipmb_req->data_checksum =
    54da:	c8 01       	movw	r24, r16
    54dc:	03 96       	adiw	r24, 0x03	; 3
    54de:	65 e0       	ldi	r22, 0x05	; 5
    54e0:	0e 94 4f 21 	call	0x429e	; 0x429e <ipmi_calculate_checksum>
    54e4:	f8 01       	movw	r30, r16
    54e6:	87 8f       	std	Z+31, r24	; 0x1f
			ipmi_calculate_checksum( &( ipmb_req->requester_slave_addr ),
				pkt->hdr.req_data_len + 3 );
		req_ws->len_out = sizeof( IPMI_IPMB_REQUEST )
    54e8:	f6 01       	movw	r30, r12
    54ea:	96 a1       	ldd	r25, Z+38	; 0x26
    54ec:	99 5f       	subi	r25, 0xF9	; 249
    54ee:	95 83       	std	Z+5, r25	; 0x05
					- IPMB_REQ_MAX_DATA_LEN  +  pkt->hdr.req_data_len;
		/* Assign the checksum to it's proper location */
		*( ( uint8_t * )ipmb_req + req_ws->len_out - 1 ) = ipmb_req->data_checksum;
    54f0:	09 0f       	add	r16, r25
    54f2:	11 1d       	adc	r17, r1
    54f4:	01 50       	subi	r16, 0x01	; 1
    54f6:	10 40       	sbci	r17, 0x00	; 0
    54f8:	f8 01       	movw	r30, r16
    54fa:	80 83       	st	Z, r24

		//req_ws->ipmi_completion_function = completion_function;
		req_ws->addr_out = dev_addr;
    54fc:	f6 01       	movw	r30, r12
    54fe:	a7 86       	std	Z+15, r10	; 0x0f
		req_ws->outgoing_protocol = IPMI_CH_PROTOCOL_IPMB;
    5500:	81 e0       	ldi	r24, 0x01	; 1
    5502:	83 8b       	std	Z+19, r24	; 0x13
		req_ws->outgoing_medium = IPMI_CH_MEDIUM_IPMB;
    5504:	85 8b       	std	Z+21, r24	; 0x15
		req_ws->outgoing_channel = ipmi_ch;
    5506:	91 8a       	std	Z+17, r9	; 0x11
		//TODO dump_outgoing( req_ws );

		/* dispatch the request */
		ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );
    5508:	c6 01       	movw	r24, r12
    550a:	65 e0       	ldi	r22, 0x05	; 5
    550c:	70 e0       	ldi	r23, 0x00	; 0
    550e:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>
}
    5512:	0f 90       	pop	r0
    5514:	cf 91       	pop	r28
    5516:	df 91       	pop	r29
    5518:	1f 91       	pop	r17
    551a:	0f 91       	pop	r16
    551c:	ff 90       	pop	r15
    551e:	ef 90       	pop	r14
    5520:	df 90       	pop	r13
    5522:	cf 90       	pop	r12
    5524:	bf 90       	pop	r11
    5526:	af 90       	pop	r10
    5528:	9f 90       	pop	r9
    552a:	08 95       	ret
		IPMI_IPMB_REQUEST *ipmb_req;


		if( !( req_ws = ws_alloc() ) )
		{
			printfr(PSTR("no available slot for the command. exit\n\r"));
    552c:	8d ea       	ldi	r24, 0xAD	; 173
    552e:	96 e0       	ldi	r25, 0x06	; 6
    5530:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
    5534:	ee cf       	rjmp	.-36     	; 0x5512 <send_get_pm_status+0xc6>

00005536 <get_pwr_channel_stat>:
	/* dispatch the request */
	ws_set_state(req_ws, WS_ACTIVE_MASTER_WRITE );
}

void get_pwr_channel_stat( IPMI_WS *req_ws, uint8_t ipmi_ch, uint8_t dev_addr, uint8_t start_channel,uint8_t channel_cnt)
{
    5536:	8f 92       	push	r8
    5538:	9f 92       	push	r9
    553a:	af 92       	push	r10
    553c:	bf 92       	push	r11
    553e:	cf 92       	push	r12
    5540:	df 92       	push	r13
    5542:	ef 92       	push	r14
    5544:	ff 92       	push	r15
    5546:	0f 93       	push	r16
    5548:	1f 93       	push	r17
    554a:	df 93       	push	r29
    554c:	cf 93       	push	r28
    554e:	0f 92       	push	r0
    5550:	cd b7       	in	r28, 0x3d	; 61
    5552:	de b7       	in	r29, 0x3e	; 62
    5554:	86 2e       	mov	r8, r22
    5556:	94 2e       	mov	r9, r20
    5558:	b2 2e       	mov	r11, r18
    555a:	a0 2e       	mov	r10, r16
	uint8_t seq;
	uint8_t responder_slave_addr;
	GET_PWR_CHANNEL_STA_CMD_REQ *req;
	IPMI_IPMB_REQUEST *ipmb_req;

	if( !( req_ws = ws_alloc() ) ) {
    555c:	0e 94 e7 2d 	call	0x5bce	; 0x5bce <ws_alloc>
    5560:	6c 01       	movw	r12, r24
    5562:	00 97       	sbiw	r24, 0x00	; 0
    5564:	09 f4       	brne	.+2      	; 0x5568 <get_pwr_channel_stat+0x32>
    5566:	4d c0       	rjmp	.+154    	; 0x5602 <get_pwr_channel_stat+0xcc>
	return;
	}

	pkt = &( req_ws->pkt );
	ipmb_req = ( IPMI_IPMB_REQUEST * )&( req_ws->pkt_out );
    5568:	8c 01       	movw	r16, r24
    556a:	0c 5a       	subi	r16, 0xAC	; 172
    556c:	1f 4f       	sbci	r17, 0xFF	; 255
	pkt->req = ( IPMI_CMD_REQ * )&( ipmb_req->command ) ;
    556e:	45 e0       	ldi	r20, 0x05	; 5
    5570:	e4 2e       	mov	r14, r20
    5572:	f1 2c       	mov	r15, r1
    5574:	e0 0e       	add	r14, r16
    5576:	f1 1e       	adc	r15, r17
    5578:	fc 01       	movw	r30, r24
    557a:	f1 aa       	std	Z+49, r15	; 0x31
    557c:	e0 aa       	std	Z+48, r14	; 0x30
	req = ( GET_PWR_CHANNEL_STA_CMD_REQ * )pkt->req;

	ipmi_get_next_seq( &seq );
    557e:	ce 01       	movw	r24, r28
    5580:	01 96       	adiw	r24, 0x01	; 1
    5582:	0e 94 60 21 	call	0x42c0	; 0x42c0 <ipmi_get_next_seq>

	pkt->hdr.ws = (uint8_t *)req_ws;
    5586:	f6 01       	movw	r30, r12
    5588:	d7 a6       	std	Z+47, r13	; 0x2f
    558a:	c6 a6       	std	Z+46, r12	; 0x2e
	pkt->hdr.req_data_len = sizeof( GET_PWR_CHANNEL_STA_CMD_REQ ) - 1;
    558c:	83 e0       	ldi	r24, 0x03	; 3
    558e:	90 e0       	ldi	r25, 0x00	; 0
    5590:	97 a3       	std	Z+39, r25	; 0x27
    5592:	86 a3       	std	Z+38, r24	; 0x26

	req->command = uTCA_CMD_GET_PWR_CH_STAT;
    5594:	85 e2       	ldi	r24, 0x25	; 37
    5596:	f8 01       	movw	r30, r16
    5598:	85 83       	std	Z+5, r24	; 0x05
	req->picmg_id = 0;
    559a:	f7 01       	movw	r30, r14
    559c:	11 82       	std	Z+1, r1	; 0x01
	req->start_pwr_channel_num=start_channel;
    559e:	b2 82       	std	Z+2, r11	; 0x02
	req->pwr_channel_cnt= channel_cnt;
    55a0:	a3 82       	std	Z+3, r10	; 0x03

	ipmb_req->requester_slave_addr = module_get_i2c_address( I2C_ADDRESS_LOCAL );
    55a2:	80 e2       	ldi	r24, 0x20	; 32
    55a4:	f8 01       	movw	r30, r16
    55a6:	83 83       	std	Z+3, r24	; 0x03
	ipmb_req->netfn = NETFN_PICMG_REQ;
    55a8:	91 81       	ldd	r25, Z+1	; 0x01
    55aa:	93 70       	andi	r25, 0x03	; 3
    55ac:	90 6b       	ori	r25, 0xB0	; 176
    55ae:	91 83       	std	Z+1, r25	; 0x01
	ipmb_req->requester_lun = 0;
    55b0:	84 81       	ldd	r24, Z+4	; 0x04
    55b2:	8c 7f       	andi	r24, 0xFC	; 252
    55b4:	84 83       	std	Z+4, r24	; 0x04
	responder_slave_addr = dev_addr;
	ipmb_req->header_checksum =-( ipmb_req->responder_slave_addr + *(( char * )(ipmb_req)+1));
    55b6:	80 81       	ld	r24, Z
    55b8:	89 0f       	add	r24, r25
    55ba:	81 95       	neg	r24
    55bc:	82 83       	std	Z+2, r24	; 0x02
	ipmb_req->req_seq = seq;
    55be:	89 81       	ldd	r24, Y+1	; 0x01
    55c0:	88 0f       	add	r24, r24
    55c2:	88 0f       	add	r24, r24
    55c4:	84 83       	std	Z+4, r24	; 0x04
	ipmb_req->responder_lun = 0;
    55c6:	9c 7f       	andi	r25, 0xFC	; 252
    55c8:	91 83       	std	Z+1, r25	; 0x01
	ipmb_req->command = req->command;
	/* The location of data_checksum field is bogus.
	 * It's used as a placeholder to indicate that a checksum follows the data field.
	 * The location of the data_checksum depends on the size of the data preceeding it.*/
	ipmb_req->data_checksum =
    55ca:	c8 01       	movw	r24, r16
    55cc:	03 96       	adiw	r24, 0x03	; 3
    55ce:	66 e0       	ldi	r22, 0x06	; 6
    55d0:	0e 94 4f 21 	call	0x429e	; 0x429e <ipmi_calculate_checksum>
    55d4:	f8 01       	movw	r30, r16
    55d6:	87 8f       	std	Z+31, r24	; 0x1f
		ipmi_calculate_checksum( &( ipmb_req->requester_slave_addr ),
			pkt->hdr.req_data_len + 3 );
	req_ws->len_out = sizeof( IPMI_IPMB_REQUEST )
    55d8:	f6 01       	movw	r30, r12
    55da:	96 a1       	ldd	r25, Z+38	; 0x26
    55dc:	99 5f       	subi	r25, 0xF9	; 249
    55de:	95 83       	std	Z+5, r25	; 0x05
				- IPMB_REQ_MAX_DATA_LEN  +  pkt->hdr.req_data_len;
	/* Assign the checksum to it's proper location */
	*( ( uint8_t * )ipmb_req + req_ws->len_out - 1 ) = ipmb_req->data_checksum;
    55e0:	09 0f       	add	r16, r25
    55e2:	11 1d       	adc	r17, r1
    55e4:	01 50       	subi	r16, 0x01	; 1
    55e6:	10 40       	sbci	r17, 0x00	; 0
    55e8:	f8 01       	movw	r30, r16
    55ea:	80 83       	st	Z, r24

	//req_ws->ipmi_completion_function = completion_function;
	req_ws->addr_out = dev_addr;
    55ec:	f6 01       	movw	r30, r12
    55ee:	97 86       	std	Z+15, r9	; 0x0f
	req_ws->outgoing_protocol = IPMI_CH_PROTOCOL_IPMB;
    55f0:	81 e0       	ldi	r24, 0x01	; 1
    55f2:	83 8b       	std	Z+19, r24	; 0x13
	req_ws->outgoing_medium = IPMI_CH_MEDIUM_IPMB;
    55f4:	85 8b       	std	Z+21, r24	; 0x15
	req_ws->outgoing_channel = ipmi_ch;
    55f6:	81 8a       	std	Z+17, r8	; 0x11
	//TODO dump_outgoing( req_ws );

	/* dispatch the request */
	ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );
    55f8:	c6 01       	movw	r24, r12
    55fa:	65 e0       	ldi	r22, 0x05	; 5
    55fc:	70 e0       	ldi	r23, 0x00	; 0
    55fe:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>
}
    5602:	0f 90       	pop	r0
    5604:	cf 91       	pop	r28
    5606:	df 91       	pop	r29
    5608:	1f 91       	pop	r17
    560a:	0f 91       	pop	r16
    560c:	ff 90       	pop	r15
    560e:	ef 90       	pop	r14
    5610:	df 90       	pop	r13
    5612:	cf 90       	pop	r12
    5614:	bf 90       	pop	r11
    5616:	af 90       	pop	r10
    5618:	9f 90       	pop	r9
    561a:	8f 90       	pop	r8
    561c:	08 95       	ret

0000561e <send_pwr_ctrl_ch>:
		               uint8_t ipmi_ch,
		               uint8_t dev_addr,
		               uint8_t ch_number,
		               uint8_t pwr_ch_crl,
		               uint8_t current_limit,void( *completion_function )( void *, int ))
{
    561e:	4f 92       	push	r4
    5620:	5f 92       	push	r5
    5622:	6f 92       	push	r6
    5624:	7f 92       	push	r7
    5626:	8f 92       	push	r8
    5628:	9f 92       	push	r9
    562a:	af 92       	push	r10
    562c:	bf 92       	push	r11
    562e:	cf 92       	push	r12
    5630:	df 92       	push	r13
    5632:	ef 92       	push	r14
    5634:	ff 92       	push	r15
    5636:	0f 93       	push	r16
    5638:	1f 93       	push	r17
    563a:	df 93       	push	r29
    563c:	cf 93       	push	r28
    563e:	0f 92       	push	r0
    5640:	cd b7       	in	r28, 0x3d	; 61
    5642:	de b7       	in	r29, 0x3e	; 62
    5644:	66 2e       	mov	r6, r22
    5646:	94 2e       	mov	r9, r20
    5648:	82 2e       	mov	r8, r18
    564a:	70 2e       	mov	r7, r16
    564c:	26 01       	movw	r4, r12
	uint8_t seq;

	PWR_CHANNEL_CTRL_CMD_REQ *req;
	IPMI_IPMB_REQUEST *ipmb_req;

	if( !( req_ws = ws_alloc() ) ) {
    564e:	0e 94 e7 2d 	call	0x5bce	; 0x5bce <ws_alloc>
    5652:	5c 01       	movw	r10, r24
    5654:	00 97       	sbiw	r24, 0x00	; 0
    5656:	09 f4       	brne	.+2      	; 0x565a <send_pwr_ctrl_ch+0x3c>
    5658:	55 c0       	rjmp	.+170    	; 0x5704 <send_pwr_ctrl_ch+0xe6>
		return;
	}

	pkt = &( req_ws->pkt );
	ipmb_req = ( IPMI_IPMB_REQUEST * )&( req_ws->pkt_out );
    565a:	8c 01       	movw	r16, r24
    565c:	0c 5a       	subi	r16, 0xAC	; 172
    565e:	1f 4f       	sbci	r17, 0xFF	; 255
	pkt->req = ( IPMI_CMD_REQ * )&( ipmb_req->command ) ;
    5660:	55 e0       	ldi	r21, 0x05	; 5
    5662:	e5 2e       	mov	r14, r21
    5664:	f1 2c       	mov	r15, r1
    5666:	e0 0e       	add	r14, r16
    5668:	f1 1e       	adc	r15, r17
    566a:	fc 01       	movw	r30, r24
    566c:	f1 aa       	std	Z+49, r15	; 0x31
    566e:	e0 aa       	std	Z+48, r14	; 0x30
	req = ( PWR_CHANNEL_CTRL_CMD_REQ * )pkt->req;

	ipmi_get_next_seq( &seq );
    5670:	ce 01       	movw	r24, r28
    5672:	01 96       	adiw	r24, 0x01	; 1
    5674:	0e 94 60 21 	call	0x42c0	; 0x42c0 <ipmi_get_next_seq>

	pkt->hdr.ws = (uint8_t *)req_ws;
    5678:	f5 01       	movw	r30, r10
    567a:	b7 a6       	std	Z+47, r11	; 0x2f
    567c:	a6 a6       	std	Z+46, r10	; 0x2e
	pkt->hdr.req_data_len = sizeof( PWR_CHANNEL_CTRL_CMD_REQ ) - 1;
    567e:	86 e0       	ldi	r24, 0x06	; 6
    5680:	90 e0       	ldi	r25, 0x00	; 0
    5682:	97 a3       	std	Z+39, r25	; 0x27
    5684:	86 a3       	std	Z+38, r24	; 0x26

	req->command = uTCA_CMD_PWR_CH_CTRL;
    5686:	84 e2       	ldi	r24, 0x24	; 36
    5688:	f8 01       	movw	r30, r16
    568a:	85 83       	std	Z+5, r24	; 0x05
	req->picmg_id = 0;
    568c:	f7 01       	movw	r30, r14
    568e:	11 82       	std	Z+1, r1	; 0x01
	req->pwr_channel_num=ch_number;
    5690:	82 82       	std	Z+2, r8	; 0x02

	req->pwr_channel_ctrl=pwr_ch_crl;
    5692:	73 82       	std	Z+3, r7	; 0x03

	req->pwr_channel_curr_lim = 0xf0;
    5694:	80 ef       	ldi	r24, 0xF0	; 240
    5696:	84 83       	std	Z+4, r24	; 0x04

	req->primary_pm=0x01;
    5698:	dd 24       	eor	r13, r13
    569a:	d3 94       	inc	r13
    569c:	d5 82       	std	Z+5, r13	; 0x05
	req->redundant_pm=0x00;
    569e:	16 82       	std	Z+6, r1	; 0x06

	ipmb_req->requester_slave_addr = module_get_i2c_address( I2C_ADDRESS_LOCAL );
    56a0:	80 e2       	ldi	r24, 0x20	; 32
    56a2:	f8 01       	movw	r30, r16
    56a4:	83 83       	std	Z+3, r24	; 0x03
	ipmb_req->netfn = NETFN_PICMG_REQ;
    56a6:	91 81       	ldd	r25, Z+1	; 0x01
    56a8:	93 70       	andi	r25, 0x03	; 3
    56aa:	90 6b       	ori	r25, 0xB0	; 176
    56ac:	91 83       	std	Z+1, r25	; 0x01
	ipmb_req->requester_lun = 0;
    56ae:	84 81       	ldd	r24, Z+4	; 0x04
    56b0:	8c 7f       	andi	r24, 0xFC	; 252
    56b2:	84 83       	std	Z+4, r24	; 0x04
	ipmb_req->responder_slave_addr = dev_addr;
    56b4:	90 82       	st	Z, r9
	ipmb_req->header_checksum =-( ipmb_req->responder_slave_addr + *(( char * )(ipmb_req)+1));
    56b6:	89 2d       	mov	r24, r9
    56b8:	89 0f       	add	r24, r25
    56ba:	81 95       	neg	r24
    56bc:	82 83       	std	Z+2, r24	; 0x02
	ipmb_req->req_seq = seq;
    56be:	89 81       	ldd	r24, Y+1	; 0x01
    56c0:	88 0f       	add	r24, r24
    56c2:	88 0f       	add	r24, r24
    56c4:	84 83       	std	Z+4, r24	; 0x04
	ipmb_req->responder_lun = 0;
    56c6:	9c 7f       	andi	r25, 0xFC	; 252
    56c8:	91 83       	std	Z+1, r25	; 0x01
	ipmb_req->command = req->command;
	/* The location of data_checksum field is bogus.
	 * It's used as a placeholder to indicate that a checksum follows the data field.
	 * The location of the data_checksum depends on the size of the data preceeding it.*/
	ipmb_req->data_checksum =
    56ca:	c8 01       	movw	r24, r16
    56cc:	03 96       	adiw	r24, 0x03	; 3
    56ce:	69 e0       	ldi	r22, 0x09	; 9
    56d0:	0e 94 4f 21 	call	0x429e	; 0x429e <ipmi_calculate_checksum>
    56d4:	f8 01       	movw	r30, r16
    56d6:	87 8f       	std	Z+31, r24	; 0x1f
		ipmi_calculate_checksum( &( ipmb_req->requester_slave_addr ),
			pkt->hdr.req_data_len + 3 );
	req_ws->len_out = sizeof( IPMI_IPMB_REQUEST )
    56d8:	f5 01       	movw	r30, r10
    56da:	96 a1       	ldd	r25, Z+38	; 0x26
    56dc:	99 5f       	subi	r25, 0xF9	; 249
    56de:	95 83       	std	Z+5, r25	; 0x05
				- IPMB_REQ_MAX_DATA_LEN  +  pkt->hdr.req_data_len;
	/* Assign the checksum to it's proper location */
	*( ( uint8_t * )ipmb_req + req_ws->len_out - 1 ) = ipmb_req->data_checksum;
    56e0:	09 0f       	add	r16, r25
    56e2:	11 1d       	adc	r17, r1
    56e4:	01 50       	subi	r16, 0x01	; 1
    56e6:	10 40       	sbci	r17, 0x00	; 0
    56e8:	f8 01       	movw	r30, r16
    56ea:	80 83       	st	Z, r24

	req_ws->ipmi_completion_function = completion_function;
    56ec:	f5 01       	movw	r30, r10
    56ee:	54 a2       	std	Z+36, r5	; 0x24
    56f0:	43 a2       	std	Z+35, r4	; 0x23
	req_ws->addr_out = dev_addr;
    56f2:	97 86       	std	Z+15, r9	; 0x0f
	req_ws->outgoing_protocol = IPMI_CH_PROTOCOL_IPMB;
    56f4:	d3 8a       	std	Z+19, r13	; 0x13
	req_ws->outgoing_medium = IPMI_CH_MEDIUM_IPMB;
    56f6:	d5 8a       	std	Z+21, r13	; 0x15
	req_ws->outgoing_channel = ipmi_ch;
    56f8:	61 8a       	std	Z+17, r6	; 0x11
	//TODO dump_outgoing( req_ws );

	/* dispatch the request */
	ws_set_state(req_ws, WS_ACTIVE_MASTER_WRITE );
    56fa:	c5 01       	movw	r24, r10
    56fc:	65 e0       	ldi	r22, 0x05	; 5
    56fe:	70 e0       	ldi	r23, 0x00	; 0
    5700:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>
}
    5704:	0f 90       	pop	r0
    5706:	cf 91       	pop	r28
    5708:	df 91       	pop	r29
    570a:	1f 91       	pop	r17
    570c:	0f 91       	pop	r16
    570e:	ff 90       	pop	r15
    5710:	ef 90       	pop	r14
    5712:	df 90       	pop	r13
    5714:	cf 90       	pop	r12
    5716:	bf 90       	pop	r11
    5718:	af 90       	pop	r10
    571a:	9f 90       	pop	r9
    571c:	8f 90       	pop	r8
    571e:	7f 90       	pop	r7
    5720:	6f 90       	pop	r6
    5722:	5f 90       	pop	r5
    5724:	4f 90       	pop	r4
    5726:	08 95       	ret

00005728 <send_fan_ctrl>:
	/* dispatch the request */
	ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );
}

void send_fan_ctrl( IPMI_WS *req_ws, uint8_t ipmi_ch, uint8_t dev_addr,uint8_t fru_dev_id,uint8_t fan_level,void( *completion_function )( void *, int ))
{
    5728:	6f 92       	push	r6
    572a:	7f 92       	push	r7
    572c:	8f 92       	push	r8
    572e:	9f 92       	push	r9
    5730:	af 92       	push	r10
    5732:	bf 92       	push	r11
    5734:	cf 92       	push	r12
    5736:	df 92       	push	r13
    5738:	ef 92       	push	r14
    573a:	ff 92       	push	r15
    573c:	0f 93       	push	r16
    573e:	1f 93       	push	r17
    5740:	df 93       	push	r29
    5742:	cf 93       	push	r28
    5744:	0f 92       	push	r0
    5746:	cd b7       	in	r28, 0x3d	; 61
    5748:	de b7       	in	r29, 0x3e	; 62
    574a:	86 2e       	mov	r8, r22
    574c:	94 2e       	mov	r9, r20
    574e:	b2 2e       	mov	r11, r18
    5750:	a0 2e       	mov	r10, r16
    5752:	37 01       	movw	r6, r14
		uint8_t seq;

		SET_FAN_LEVEL_CMD_REQ *req;
		IPMI_IPMB_REQUEST *ipmb_req;

		if( !( req_ws = ws_alloc() ) ) {
    5754:	0e 94 e7 2d 	call	0x5bce	; 0x5bce <ws_alloc>
    5758:	6c 01       	movw	r12, r24
    575a:	00 97       	sbiw	r24, 0x00	; 0
    575c:	09 f4       	brne	.+2      	; 0x5760 <send_fan_ctrl+0x38>
    575e:	96 c0       	rjmp	.+300    	; 0x588c <send_fan_ctrl+0x164>
			return;
		}

		pkt = &( req_ws->pkt );
		ipmb_req = ( IPMI_IPMB_REQUEST * )&( req_ws->pkt_out );
    5760:	8c 01       	movw	r16, r24
    5762:	0c 5a       	subi	r16, 0xAC	; 172
    5764:	1f 4f       	sbci	r17, 0xFF	; 255
		pkt->req = ( IPMI_CMD_REQ * )&( ipmb_req->command ) ;
    5766:	65 e0       	ldi	r22, 0x05	; 5
    5768:	e6 2e       	mov	r14, r22
    576a:	f1 2c       	mov	r15, r1
    576c:	e0 0e       	add	r14, r16
    576e:	f1 1e       	adc	r15, r17
    5770:	dc 01       	movw	r26, r24
    5772:	d1 96       	adiw	r26, 0x31	; 49
    5774:	fc 92       	st	X, r15
    5776:	ee 92       	st	-X, r14
    5778:	d0 97       	sbiw	r26, 0x30	; 48
		req = ( SET_FAN_LEVEL_CMD_REQ * )pkt->req;

		ipmi_get_next_seq( &seq );
    577a:	ce 01       	movw	r24, r28
    577c:	01 96       	adiw	r24, 0x01	; 1
    577e:	0e 94 60 21 	call	0x42c0	; 0x42c0 <ipmi_get_next_seq>

		pkt->hdr.ws = (uint8_t *)req_ws;
    5782:	f6 01       	movw	r30, r12
    5784:	d7 a6       	std	Z+47, r13	; 0x2f
    5786:	c6 a6       	std	Z+46, r12	; 0x2e
		pkt->hdr.req_data_len = sizeof( SET_FAN_LEVEL_CMD_REQ ) - 1;
    5788:	83 e0       	ldi	r24, 0x03	; 3
    578a:	90 e0       	ldi	r25, 0x00	; 0
    578c:	97 a3       	std	Z+39, r25	; 0x27
    578e:	86 a3       	std	Z+38, r24	; 0x26

		req->command = ATCA_CMD_SET_FAN_LEVEL;
    5790:	85 e1       	ldi	r24, 0x15	; 21
    5792:	d8 01       	movw	r26, r16
    5794:	15 96       	adiw	r26, 0x05	; 5
    5796:	8c 93       	st	X, r24
    5798:	15 97       	sbiw	r26, 0x05	; 5
		req->picmg_id = 0;
    579a:	f7 01       	movw	r30, r14
    579c:	11 82       	std	Z+1, r1	; 0x01
		req->fru_dev_id=fru_dev_id;//TODO: specified power channel to affect
    579e:	b2 82       	std	Z+2, r11	; 0x02
		req->fan_level=fan_level;
    57a0:	a3 82       	std	Z+3, r10	; 0x03

		ipmb_req->requester_slave_addr = module_get_i2c_address( I2C_ADDRESS_LOCAL );
    57a2:	80 e2       	ldi	r24, 0x20	; 32
    57a4:	13 96       	adiw	r26, 0x03	; 3
    57a6:	8c 93       	st	X, r24
    57a8:	13 97       	sbiw	r26, 0x03	; 3
		ipmb_req->netfn = NETFN_PICMG_REQ;
    57aa:	11 96       	adiw	r26, 0x01	; 1
    57ac:	9c 91       	ld	r25, X
    57ae:	11 97       	sbiw	r26, 0x01	; 1
    57b0:	93 70       	andi	r25, 0x03	; 3
    57b2:	90 6b       	ori	r25, 0xB0	; 176
    57b4:	11 96       	adiw	r26, 0x01	; 1
    57b6:	9c 93       	st	X, r25
    57b8:	11 97       	sbiw	r26, 0x01	; 1
		ipmb_req->requester_lun = 0;
    57ba:	14 96       	adiw	r26, 0x04	; 4
    57bc:	8c 91       	ld	r24, X
    57be:	14 97       	sbiw	r26, 0x04	; 4
    57c0:	8c 7f       	andi	r24, 0xFC	; 252
    57c2:	14 96       	adiw	r26, 0x04	; 4
    57c4:	8c 93       	st	X, r24
    57c6:	14 97       	sbiw	r26, 0x04	; 4
		ipmb_req->responder_slave_addr = dev_addr;
    57c8:	9c 92       	st	X, r9
		ipmb_req->header_checksum =-( ipmb_req->responder_slave_addr + *(( char * )(ipmb_req)+1));
    57ca:	29 2d       	mov	r18, r9
    57cc:	29 0f       	add	r18, r25
    57ce:	21 95       	neg	r18
    57d0:	12 96       	adiw	r26, 0x02	; 2
    57d2:	2c 93       	st	X, r18
		printf("header_checkup %02X %02X %02X",ipmb_req->header_checksum,ipmb_req->requester_slave_addr,*(( char * )(ipmb_req)+1));
    57d4:	8d b7       	in	r24, 0x3d	; 61
    57d6:	9e b7       	in	r25, 0x3e	; 62
    57d8:	08 97       	sbiw	r24, 0x08	; 8
    57da:	0f b6       	in	r0, 0x3f	; 63
    57dc:	f8 94       	cli
    57de:	9e bf       	out	0x3e, r25	; 62
    57e0:	0f be       	out	0x3f, r0	; 63
    57e2:	8d bf       	out	0x3d, r24	; 61
    57e4:	ed b7       	in	r30, 0x3d	; 61
    57e6:	fe b7       	in	r31, 0x3e	; 62
    57e8:	31 96       	adiw	r30, 0x01	; 1
    57ea:	8a e2       	ldi	r24, 0x2A	; 42
    57ec:	93 e0       	ldi	r25, 0x03	; 3
    57ee:	ad b7       	in	r26, 0x3d	; 61
    57f0:	be b7       	in	r27, 0x3e	; 62
    57f2:	12 96       	adiw	r26, 0x02	; 2
    57f4:	9c 93       	st	X, r25
    57f6:	8e 93       	st	-X, r24
    57f8:	11 97       	sbiw	r26, 0x01	; 1
    57fa:	22 83       	std	Z+2, r18	; 0x02
    57fc:	13 82       	std	Z+3, r1	; 0x03
    57fe:	d8 01       	movw	r26, r16
    5800:	13 96       	adiw	r26, 0x03	; 3
    5802:	8c 91       	ld	r24, X
    5804:	13 97       	sbiw	r26, 0x03	; 3
    5806:	84 83       	std	Z+4, r24	; 0x04
    5808:	15 82       	std	Z+5, r1	; 0x05
    580a:	11 96       	adiw	r26, 0x01	; 1
    580c:	8c 91       	ld	r24, X
    580e:	86 83       	std	Z+6, r24	; 0x06
    5810:	17 82       	std	Z+7, r1	; 0x07
    5812:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
		ipmb_req->req_seq = seq;
    5816:	99 81       	ldd	r25, Y+1	; 0x01
    5818:	99 0f       	add	r25, r25
    581a:	99 0f       	add	r25, r25
    581c:	f8 01       	movw	r30, r16
    581e:	84 81       	ldd	r24, Z+4	; 0x04
    5820:	83 70       	andi	r24, 0x03	; 3
    5822:	89 2b       	or	r24, r25
    5824:	84 83       	std	Z+4, r24	; 0x04
		ipmb_req->responder_lun = 0;
    5826:	81 81       	ldd	r24, Z+1	; 0x01
    5828:	8c 7f       	andi	r24, 0xFC	; 252
    582a:	81 83       	std	Z+1, r24	; 0x01
		ipmb_req->command = req->command;
		/* The location of data_checksum field is bogus.
		 * It's used as a placeholder to indicate that a checksum follows the data field.
		 * The location of the data_checksum depends on the size of the data preceeding it.*/
		ipmb_req->data_checksum =
    582c:	8d b7       	in	r24, 0x3d	; 61
    582e:	9e b7       	in	r25, 0x3e	; 62
    5830:	08 96       	adiw	r24, 0x08	; 8
    5832:	0f b6       	in	r0, 0x3f	; 63
    5834:	f8 94       	cli
    5836:	9e bf       	out	0x3e, r25	; 62
    5838:	0f be       	out	0x3f, r0	; 63
    583a:	8d bf       	out	0x3d, r24	; 61
    583c:	d6 01       	movw	r26, r12
    583e:	96 96       	adiw	r26, 0x26	; 38
    5840:	6c 91       	ld	r22, X
    5842:	6d 5f       	subi	r22, 0xFD	; 253
    5844:	c8 01       	movw	r24, r16
    5846:	03 96       	adiw	r24, 0x03	; 3
    5848:	0e 94 4f 21 	call	0x429e	; 0x429e <ipmi_calculate_checksum>
    584c:	f8 01       	movw	r30, r16
    584e:	87 8f       	std	Z+31, r24	; 0x1f
			ipmi_calculate_checksum( &( ipmb_req->requester_slave_addr ),
				pkt->hdr.req_data_len + 3 );
		req_ws->len_out = sizeof( IPMI_IPMB_REQUEST )
    5850:	d6 01       	movw	r26, r12
    5852:	96 96       	adiw	r26, 0x26	; 38
    5854:	9c 91       	ld	r25, X
    5856:	96 97       	sbiw	r26, 0x26	; 38
    5858:	99 5f       	subi	r25, 0xF9	; 249
    585a:	15 96       	adiw	r26, 0x05	; 5
    585c:	9c 93       	st	X, r25
    585e:	15 97       	sbiw	r26, 0x05	; 5
					- IPMB_REQ_MAX_DATA_LEN  +  pkt->hdr.req_data_len;
		/* Assign the checksum to it's proper location */
		*( ( uint8_t * )ipmb_req + req_ws->len_out - 1 ) = ipmb_req->data_checksum;
    5860:	09 0f       	add	r16, r25
    5862:	11 1d       	adc	r17, r1
    5864:	01 50       	subi	r16, 0x01	; 1
    5866:	10 40       	sbci	r17, 0x00	; 0
    5868:	f8 01       	movw	r30, r16
    586a:	80 83       	st	Z, r24

		req_ws->ipmi_completion_function = completion_function;
    586c:	94 96       	adiw	r26, 0x24	; 36
    586e:	7c 92       	st	X, r7
    5870:	6e 92       	st	-X, r6
    5872:	93 97       	sbiw	r26, 0x23	; 35
		req_ws->addr_out = dev_addr;
    5874:	1f 96       	adiw	r26, 0x0f	; 15
    5876:	9c 92       	st	X, r9
    5878:	1f 97       	sbiw	r26, 0x0f	; 15
		req_ws->outgoing_protocol = IPMI_CH_PROTOCOL_IPMB;
    587a:	81 e0       	ldi	r24, 0x01	; 1
    587c:	53 96       	adiw	r26, 0x13	; 19
    587e:	8c 93       	st	X, r24
    5880:	53 97       	sbiw	r26, 0x13	; 19
		req_ws->outgoing_medium = IPMI_CH_MEDIUM_IPMB;
    5882:	55 96       	adiw	r26, 0x15	; 21
    5884:	8c 93       	st	X, r24
    5886:	55 97       	sbiw	r26, 0x15	; 21
		req_ws->outgoing_channel = ipmi_ch;
    5888:	51 96       	adiw	r26, 0x11	; 17
    588a:	8c 92       	st	X, r8
		//TODO dump_outgoing( req_ws );

		/* dispatch the request */
		//TODO ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );
}
    588c:	0f 90       	pop	r0
    588e:	cf 91       	pop	r28
    5890:	df 91       	pop	r29
    5892:	1f 91       	pop	r17
    5894:	0f 91       	pop	r16
    5896:	ff 90       	pop	r15
    5898:	ef 90       	pop	r14
    589a:	df 90       	pop	r13
    589c:	cf 90       	pop	r12
    589e:	bf 90       	pop	r11
    58a0:	af 90       	pop	r10
    58a2:	9f 90       	pop	r9
    58a4:	8f 90       	pop	r8
    58a6:	7f 90       	pop	r7
    58a8:	6f 90       	pop	r6
    58aa:	08 95       	ret

000058ac <module_event_handler>:
#define AMC_STATE_M4_LED_BLINK_SENT		10
#define AMC_STATE_M4_PORT_DISABLE_SENT		11
#define AMC_STATE_M4_FRU_QUIESCE_SENT		12

void module_event_handler( IPMI_PKT *pkt )
{
    58ac:	0f 93       	push	r16
    58ae:	1f 93       	push	r17
    58b0:	cf 93       	push	r28
    58b2:	df 93       	push	r29
    58b4:	8c 01       	movw	r16, r24
	PLATFORM_EVENT_MESSAGE_CMD_REQ	*req = ( PLATFORM_EVENT_MESSAGE_CMD_REQ * )pkt->req;
	GENERIC_EVENT_MSG *evt_msg = ( GENERIC_EVENT_MSG * )&( req->EvMRev );
    58b6:	dc 01       	movw	r26, r24
    58b8:	1b 96       	adiw	r26, 0x0b	; 11
    58ba:	cd 91       	ld	r28, X+
    58bc:	dc 91       	ld	r29, X
    58be:	1c 97       	sbiw	r26, 0x0c	; 12
    58c0:	21 96       	adiw	r28, 0x01	; 1

	printf( "module_event_handler: ingress\n\r" );
    58c2:	00 d0       	rcall	.+0      	; 0x58c4 <module_event_handler+0x18>
    58c4:	88 e4       	ldi	r24, 0x48	; 72
    58c6:	93 e0       	ldi	r25, 0x03	; 3
    58c8:	ed b7       	in	r30, 0x3d	; 61
    58ca:	fe b7       	in	r31, 0x3e	; 62
    58cc:	92 83       	std	Z+2, r25	; 0x02
    58ce:	81 83       	std	Z+1, r24	; 0x01
    58d0:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
	uint8_t dev_id, dev_addr = (( IPMI_WS * )(pkt->hdr.ws))->incoming_channel;
    58d4:	d8 01       	movw	r26, r16
    58d6:	19 96       	adiw	r26, 0x09	; 9
    58d8:	ed 91       	ld	r30, X+
    58da:	fc 91       	ld	r31, X
    58dc:	1a 97       	sbiw	r26, 0x0a	; 10
    58de:	90 89       	ldd	r25, Z+16	; 0x10
    58e0:	e5 ec       	ldi	r30, 0xC5	; 197
    58e2:	f5 e0       	ldi	r31, 0x05	; 5
    58e4:	0f 90       	pop	r0
    58e6:	0f 90       	pop	r0
    58e8:	05 c0       	rjmp	.+10     	; 0x58f4 <module_event_handler+0x48>
uint8_t lookup_dev_id( uint8_t dev_addr )
{
	int i;

	for( i = 0; i < IPMBL_TABLE_SIZE ; i++ ) {
		if( IPMBL_TABLE[i] == dev_addr )
    58ea:	31 96       	adiw	r30, 0x01	; 1
/* given the i2c addr lookup the slot number */
uint8_t lookup_dev_id( uint8_t dev_addr )
{
	int i;

	for( i = 0; i < IPMBL_TABLE_SIZE ; i++ ) {
    58ec:	b5 e0       	ldi	r27, 0x05	; 5
    58ee:	e0 3e       	cpi	r30, 0xE0	; 224
    58f0:	fb 07       	cpc	r31, r27
    58f2:	19 f0       	breq	.+6      	; 0x58fa <module_event_handler+0x4e>
		if( IPMBL_TABLE[i] == dev_addr )
    58f4:	80 81       	ld	r24, Z
    58f6:	98 17       	cp	r25, r24
    58f8:	c1 f7       	brne	.-16     	; 0x58ea <module_event_handler+0x3e>
	printf( "module_event_handler: ingress\n\r" );
	uint8_t dev_id, dev_addr = (( IPMI_WS * )(pkt->hdr.ws))->incoming_channel;

	dev_id = lookup_dev_id( dev_addr );

	if( evt_msg->sensor_type == IPMI_SENSOR_MODULE_HOT_SWAP ) {
    58fa:	89 81       	ldd	r24, Y+1	; 0x01
    58fc:	82 3f       	cpi	r24, 0xF2	; 242
    58fe:	b1 f0       	breq	.+44     	; 0x592c <module_event_handler+0x80>
			//	printf("MODULE_BACKEND_POWER_FAILURE OR MODULE_BACKEND_POWER_SHUTDOWN\n\r");
			default:
				printf("module_event_handler not implemented\n\r");
				break;
		}
	} else if ( evt_msg->sensor_type == ST_HOT_SWAP ) {
    5900:	80 3f       	cpi	r24, 0xF0	; 240
    5902:	11 f0       	breq	.+4      	; 0x5908 <module_event_handler+0x5c>
				/* Assume system hardware in jeopardy or damaged */
				/* Turn off all power to AMC cards */
				break;
		}
	}
	else if ( evt_msg->sensor_type == ST_POWER_CHAN_NOT ) {
    5904:	83 3f       	cpi	r24, 0xF3	; 243
    5906:	99 f1       	breq	.+102    	; 0x596e <module_event_handler+0xc2>





	printf( "module_event_handler: engress\n\r" );
    5908:	00 d0       	rcall	.+0      	; 0x590a <module_event_handler+0x5e>
    590a:	84 e6       	ldi	r24, 0x64	; 100
    590c:	95 e0       	ldi	r25, 0x05	; 5
    590e:	ad b7       	in	r26, 0x3d	; 61
    5910:	be b7       	in	r27, 0x3e	; 62
    5912:	12 96       	adiw	r26, 0x02	; 2
    5914:	9c 93       	st	X, r25
    5916:	8e 93       	st	-X, r24
    5918:	11 97       	sbiw	r26, 0x01	; 1
    591a:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    591e:	0f 90       	pop	r0
    5920:	0f 90       	pop	r0

}
    5922:	df 91       	pop	r29
    5924:	cf 91       	pop	r28
    5926:	1f 91       	pop	r17
    5928:	0f 91       	pop	r16
    592a:	08 95       	ret

	dev_id = lookup_dev_id( dev_addr );

	if( evt_msg->sensor_type == IPMI_SENSOR_MODULE_HOT_SWAP ) {

		switch( evt_msg->evt_data1 ) {
    592c:	8c 81       	ldd	r24, Y+4	; 0x04
    592e:	81 30       	cpi	r24, 0x01	; 1
    5930:	09 f4       	brne	.+2      	; 0x5934 <module_event_handler+0x88>
    5932:	a8 c0       	rjmp	.+336    	; 0x5a84 <module_event_handler+0x1d8>
    5934:	81 30       	cpi	r24, 0x01	; 1
    5936:	78 f0       	brcs	.+30     	; 0x5956 <module_event_handler+0xaa>
    5938:	82 30       	cpi	r24, 0x02	; 2
    593a:	09 f4       	brne	.+2      	; 0x593e <module_event_handler+0x92>
    593c:	95 c0       	rjmp	.+298    	; 0x5a68 <module_event_handler+0x1bc>

			case MODULE_BACKEND_POWER_FAILURE:
			case MODULE_BACKEND_POWER_SHUTDOWN:
			//	printf("MODULE_BACKEND_POWER_FAILURE OR MODULE_BACKEND_POWER_SHUTDOWN\n\r");
			default:
				printf("module_event_handler not implemented\n\r");
    593e:	00 d0       	rcall	.+0      	; 0x5940 <module_event_handler+0x94>
    5940:	88 ea       	ldi	r24, 0xA8	; 168
    5942:	93 e0       	ldi	r25, 0x03	; 3
    5944:	cd b7       	in	r28, 0x3d	; 61
    5946:	de b7       	in	r29, 0x3e	; 62
    5948:	9a 83       	std	Y+2, r25	; 0x02
    594a:	89 83       	std	Y+1, r24	; 0x01
    594c:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    5950:	0f 90       	pop	r0
    5952:	0f 90       	pop	r0
    5954:	d9 cf       	rjmp	.-78     	; 0x5908 <module_event_handler+0x5c>

	if( evt_msg->sensor_type == IPMI_SENSOR_MODULE_HOT_SWAP ) {

		switch( evt_msg->evt_data1 ) {
			case MODULE_HANDLE_CLOSED:
				printf("MODULE_HANDLE_CLOSED\n\r");
    5956:	00 d0       	rcall	.+0      	; 0x5958 <module_event_handler+0xac>
    5958:	88 e6       	ldi	r24, 0x68	; 104
    595a:	93 e0       	ldi	r25, 0x03	; 3
    595c:	cd b7       	in	r28, 0x3d	; 61
    595e:	de b7       	in	r29, 0x3e	; 62
    5960:	9a 83       	std	Y+2, r25	; 0x02
    5962:	89 83       	std	Y+1, r24	; 0x01
    5964:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    5968:	0f 90       	pop	r0
    596a:	0f 90       	pop	r0
    596c:	cd cf       	rjmp	.-102    	; 0x5908 <module_event_handler+0x5c>
				/* Turn off all power to AMC cards */
				break;
		}
	}
	else if ( evt_msg->sensor_type == ST_POWER_CHAN_NOT ) {
	PWR_CHANNEL_NOTIFICATION_EVENT_MSG_REQ	*pwr_channel = ( PWR_CHANNEL_NOTIFICATION_EVENT_MSG_REQ * )pkt->req;
    596e:	f8 01       	movw	r30, r16
    5970:	a3 85       	ldd	r26, Z+11	; 0x0b
    5972:	b4 85       	ldd	r27, Z+12	; 0x0c
			printf("power channel notification\n\r"
    5974:	8d b7       	in	r24, 0x3d	; 61
    5976:	9e b7       	in	r25, 0x3e	; 62
    5978:	4c 97       	sbiw	r24, 0x1c	; 28
    597a:	0f b6       	in	r0, 0x3f	; 63
    597c:	f8 94       	cli
    597e:	9e bf       	out	0x3e, r25	; 62
    5980:	0f be       	out	0x3f, r0	; 63
    5982:	8d bf       	out	0x3d, r24	; 61
    5984:	ed b7       	in	r30, 0x3d	; 61
    5986:	fe b7       	in	r31, 0x3e	; 62
    5988:	31 96       	adiw	r30, 0x01	; 1
    598a:	8f ec       	ldi	r24, 0xCF	; 207
    598c:	93 e0       	ldi	r25, 0x03	; 3
    598e:	cd b7       	in	r28, 0x3d	; 61
    5990:	de b7       	in	r29, 0x3e	; 62
    5992:	9a 83       	std	Y+2, r25	; 0x02
    5994:	89 83       	std	Y+1, r24	; 0x01
    5996:	14 96       	adiw	r26, 0x04	; 4
    5998:	8c 91       	ld	r24, X
    599a:	14 97       	sbiw	r26, 0x04	; 4
    599c:	88 1f       	adc	r24, r24
    599e:	88 27       	eor	r24, r24
    59a0:	88 1f       	adc	r24, r24
    59a2:	82 83       	std	Z+2, r24	; 0x02
    59a4:	13 82       	std	Z+3, r1	; 0x03
    59a6:	14 96       	adiw	r26, 0x04	; 4
    59a8:	8c 91       	ld	r24, X
    59aa:	14 97       	sbiw	r26, 0x04	; 4
    59ac:	8f 77       	andi	r24, 0x7F	; 127
    59ae:	84 83       	std	Z+4, r24	; 0x04
    59b0:	15 82       	std	Z+5, r1	; 0x05
    59b2:	15 96       	adiw	r26, 0x05	; 5
    59b4:	8c 91       	ld	r24, X
    59b6:	15 97       	sbiw	r26, 0x05	; 5
    59b8:	8f 70       	andi	r24, 0x0F	; 15
    59ba:	86 83       	std	Z+6, r24	; 0x06
    59bc:	17 82       	std	Z+7, r1	; 0x07
    59be:	15 96       	adiw	r26, 0x05	; 5
    59c0:	8c 91       	ld	r24, X
    59c2:	15 97       	sbiw	r26, 0x05	; 5
    59c4:	82 95       	swap	r24
    59c6:	86 95       	lsr	r24
    59c8:	86 95       	lsr	r24
    59ca:	83 70       	andi	r24, 0x03	; 3
    59cc:	80 87       	std	Z+8, r24	; 0x08
    59ce:	11 86       	std	Z+9, r1	; 0x09
    59d0:	15 96       	adiw	r26, 0x05	; 5
    59d2:	8c 91       	ld	r24, X
    59d4:	15 97       	sbiw	r26, 0x05	; 5
    59d6:	82 95       	swap	r24
    59d8:	83 70       	andi	r24, 0x03	; 3
    59da:	82 87       	std	Z+10, r24	; 0x0a
    59dc:	13 86       	std	Z+11, r1	; 0x0b
    59de:	16 96       	adiw	r26, 0x06	; 6
    59e0:	8c 91       	ld	r24, X
    59e2:	16 97       	sbiw	r26, 0x06	; 6
    59e4:	82 95       	swap	r24
    59e6:	86 95       	lsr	r24
    59e8:	86 95       	lsr	r24
    59ea:	81 70       	andi	r24, 0x01	; 1
    59ec:	84 87       	std	Z+12, r24	; 0x0c
    59ee:	15 86       	std	Z+13, r1	; 0x0d
    59f0:	16 96       	adiw	r26, 0x06	; 6
    59f2:	8c 91       	ld	r24, X
    59f4:	16 97       	sbiw	r26, 0x06	; 6
    59f6:	82 95       	swap	r24
    59f8:	86 95       	lsr	r24
    59fa:	81 70       	andi	r24, 0x01	; 1
    59fc:	86 87       	std	Z+14, r24	; 0x0e
    59fe:	17 86       	std	Z+15, r1	; 0x0f
    5a00:	16 96       	adiw	r26, 0x06	; 6
    5a02:	8c 91       	ld	r24, X
    5a04:	16 97       	sbiw	r26, 0x06	; 6
    5a06:	82 95       	swap	r24
    5a08:	81 70       	andi	r24, 0x01	; 1
    5a0a:	80 8b       	std	Z+16, r24	; 0x10
    5a0c:	11 8a       	std	Z+17, r1	; 0x11
    5a0e:	16 96       	adiw	r26, 0x06	; 6
    5a10:	8c 91       	ld	r24, X
    5a12:	16 97       	sbiw	r26, 0x06	; 6
    5a14:	86 95       	lsr	r24
    5a16:	86 95       	lsr	r24
    5a18:	86 95       	lsr	r24
    5a1a:	81 70       	andi	r24, 0x01	; 1
    5a1c:	82 8b       	std	Z+18, r24	; 0x12
    5a1e:	13 8a       	std	Z+19, r1	; 0x13
    5a20:	16 96       	adiw	r26, 0x06	; 6
    5a22:	8c 91       	ld	r24, X
    5a24:	16 97       	sbiw	r26, 0x06	; 6
    5a26:	86 95       	lsr	r24
    5a28:	86 95       	lsr	r24
    5a2a:	81 70       	andi	r24, 0x01	; 1
    5a2c:	84 8b       	std	Z+20, r24	; 0x14
    5a2e:	15 8a       	std	Z+21, r1	; 0x15
    5a30:	16 96       	adiw	r26, 0x06	; 6
    5a32:	8c 91       	ld	r24, X
    5a34:	16 97       	sbiw	r26, 0x06	; 6
    5a36:	86 95       	lsr	r24
    5a38:	81 70       	andi	r24, 0x01	; 1
    5a3a:	86 8b       	std	Z+22, r24	; 0x16
    5a3c:	17 8a       	std	Z+23, r1	; 0x17
    5a3e:	16 96       	adiw	r26, 0x06	; 6
    5a40:	8c 91       	ld	r24, X
    5a42:	16 97       	sbiw	r26, 0x06	; 6
    5a44:	81 70       	andi	r24, 0x01	; 1
    5a46:	80 8f       	std	Z+24, r24	; 0x18
    5a48:	11 8e       	std	Z+25, r1	; 0x19
    5a4a:	17 96       	adiw	r26, 0x07	; 7
    5a4c:	8c 91       	ld	r24, X
    5a4e:	82 8f       	std	Z+26, r24	; 0x1a
    5a50:	13 8e       	std	Z+27, r1	; 0x1b
    5a52:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    5a56:	ed b7       	in	r30, 0x3d	; 61
    5a58:	fe b7       	in	r31, 0x3e	; 62
    5a5a:	7c 96       	adiw	r30, 0x1c	; 28
    5a5c:	0f b6       	in	r0, 0x3f	; 63
    5a5e:	f8 94       	cli
    5a60:	fe bf       	out	0x3e, r31	; 62
    5a62:	0f be       	out	0x3f, r0	; 63
    5a64:	ed bf       	out	0x3d, r30	; 61
    5a66:	50 cf       	rjmp	.-352    	; 0x5908 <module_event_handler+0x5c>
				printf("MODULE_HANDLE_OPENED\n\r");
			//	mcmc_mmc_event( dev_id, AMC_EVT_HANDLE_OPENED_MSG_RCVD );
				break;

			case MODULE_QUIESCED:
				printf("MODULE_QUIESCED\n\r");
    5a68:	00 d0       	rcall	.+0      	; 0x5a6a <module_event_handler+0x1be>
    5a6a:	86 e9       	ldi	r24, 0x96	; 150
    5a6c:	93 e0       	ldi	r25, 0x03	; 3
    5a6e:	ad b7       	in	r26, 0x3d	; 61
    5a70:	be b7       	in	r27, 0x3e	; 62
    5a72:	12 96       	adiw	r26, 0x02	; 2
    5a74:	9c 93       	st	X, r25
    5a76:	8e 93       	st	-X, r24
    5a78:	11 97       	sbiw	r26, 0x01	; 1
    5a7a:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    5a7e:	0f 90       	pop	r0
    5a80:	0f 90       	pop	r0
    5a82:	42 cf       	rjmp	.-380    	; 0x5908 <module_event_handler+0x5c>
				//mcmc_mmc_event( dev_id, AMC_EVT_HANDLE_CLOSED_MSG_RCVD );

				break;

			case MODULE_HANDLE_OPENED:
				printf("MODULE_HANDLE_OPENED\n\r");
    5a84:	00 d0       	rcall	.+0      	; 0x5a86 <module_event_handler+0x1da>
    5a86:	8f e7       	ldi	r24, 0x7F	; 127
    5a88:	93 e0       	ldi	r25, 0x03	; 3
    5a8a:	ed b7       	in	r30, 0x3d	; 61
    5a8c:	fe b7       	in	r31, 0x3e	; 62
    5a8e:	92 83       	std	Z+2, r25	; 0x02
    5a90:	81 83       	std	Z+1, r24	; 0x01
    5a92:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
    5a96:	0f 90       	pop	r0
    5a98:	0f 90       	pop	r0
    5a9a:	36 cf       	rjmp	.-404    	; 0x5908 <module_event_handler+0x5c>

00005a9c <send_read_fru_data>:

	/* dispatch the request */
    //ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );
}
void send_read_fru_data(IPMI_WS *req_ws, uint8_t ipmi_ch, uint8_t dev_addr, unsigned short offset)
{
    5a9c:	8f 92       	push	r8
    5a9e:	9f 92       	push	r9
    5aa0:	af 92       	push	r10
    5aa2:	bf 92       	push	r11
    5aa4:	cf 92       	push	r12
    5aa6:	df 92       	push	r13
    5aa8:	ef 92       	push	r14
    5aaa:	ff 92       	push	r15
    5aac:	0f 93       	push	r16
    5aae:	1f 93       	push	r17
    5ab0:	df 93       	push	r29
    5ab2:	cf 93       	push	r28
    5ab4:	0f 92       	push	r0
    5ab6:	cd b7       	in	r28, 0x3d	; 61
    5ab8:	de b7       	in	r29, 0x3e	; 62
    5aba:	6c 01       	movw	r12, r24
    5abc:	86 2e       	mov	r8, r22
    5abe:	94 2e       	mov	r9, r20
    5ac0:	b2 2e       	mov	r11, r18
    5ac2:	a3 2e       	mov	r10, r19
	IPMI_PKT *pkt;
    printf("send_read_fru_data - ingress \n\r");
    5ac4:	00 d0       	rcall	.+0      	; 0x5ac6 <send_read_fru_data+0x2a>
    5ac6:	84 e8       	ldi	r24, 0x84	; 132
    5ac8:	95 e0       	ldi	r25, 0x05	; 5
    5aca:	ed b7       	in	r30, 0x3d	; 61
    5acc:	fe b7       	in	r31, 0x3e	; 62
    5ace:	92 83       	std	Z+2, r25	; 0x02
    5ad0:	81 83       	std	Z+1, r24	; 0x01
    5ad2:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
	}*/


	pkt = &( req_ws->pkt );

	ipmb_req = ( IPMI_IPMB_REQUEST * )&( req_ws->pkt_out );
    5ad6:	86 01       	movw	r16, r12
    5ad8:	0c 5a       	subi	r16, 0xAC	; 172
    5ada:	1f 4f       	sbci	r17, 0xFF	; 255

	pkt->req = ( IPMI_CMD_REQ * )&( ipmb_req->command ) ;
    5adc:	75 e0       	ldi	r23, 0x05	; 5
    5ade:	e7 2e       	mov	r14, r23
    5ae0:	f1 2c       	mov	r15, r1
    5ae2:	e0 0e       	add	r14, r16
    5ae4:	f1 1e       	adc	r15, r17
    5ae6:	f6 01       	movw	r30, r12
    5ae8:	f1 aa       	std	Z+49, r15	; 0x31
    5aea:	e0 aa       	std	Z+48, r14	; 0x30

	req = ( READ_FRU_DATA_CMD_REQ * )pkt->req;

	ipmi_get_next_seq( &seq );
    5aec:	0f 90       	pop	r0
    5aee:	0f 90       	pop	r0
    5af0:	ce 01       	movw	r24, r28
    5af2:	01 96       	adiw	r24, 0x01	; 1
    5af4:	0e 94 60 21 	call	0x42c0	; 0x42c0 <ipmi_get_next_seq>

	pkt->hdr.ws = (uint8_t *)req_ws;
    5af8:	f6 01       	movw	r30, r12
    5afa:	d7 a6       	std	Z+47, r13	; 0x2f
    5afc:	c6 a6       	std	Z+46, r12	; 0x2e
	pkt->hdr.req_data_len = sizeof( READ_FRU_DATA_CMD_REQ ) - 1;
    5afe:	84 e0       	ldi	r24, 0x04	; 4
    5b00:	90 e0       	ldi	r25, 0x00	; 0
    5b02:	97 a3       	std	Z+39, r25	; 0x27
    5b04:	86 a3       	std	Z+38, r24	; 0x26

	req->command = IPMI_STO_CMD_READ_FRU_DATA;
    5b06:	81 e1       	ldi	r24, 0x11	; 17
    5b08:	f8 01       	movw	r30, r16
    5b0a:	85 83       	std	Z+5, r24	; 0x05
	req->fru_dev_id = 0;
    5b0c:	f7 01       	movw	r30, r14
    5b0e:	11 82       	std	Z+1, r1	; 0x01
	req->fru_inventory_offset_lsb = ( uint8_t )offset;
    5b10:	b2 82       	std	Z+2, r11	; 0x02
	req->fru_inventory_offset_msb = ( uint8_t )( offset >> 8 );
    5b12:	a3 82       	std	Z+3, r10	; 0x03
	req->count_to_read = 20;
    5b14:	84 e1       	ldi	r24, 0x14	; 20
    5b16:	84 83       	std	Z+4, r24	; 0x04

	ipmb_req->requester_slave_addr = module_get_i2c_address( I2C_ADDRESS_LOCAL );
    5b18:	80 e2       	ldi	r24, 0x20	; 32
    5b1a:	f8 01       	movw	r30, r16
    5b1c:	83 83       	std	Z+3, r24	; 0x03
	ipmb_req->netfn = NETFN_NVSTORE_REQ;
	ipmb_req->requester_lun = 0;
	ipmb_req->responder_slave_addr = dev_addr;
    5b1e:	90 82       	st	Z, r9
	ipmb_req->header_checksum = -(ipmb_req->requester_slave_addr + *(( char * )(ipmb_req+1)));
    5b20:	80 a1       	ldd	r24, Z+32	; 0x20
    5b22:	80 5e       	subi	r24, 0xE0	; 224
    5b24:	81 95       	neg	r24
    5b26:	82 83       	std	Z+2, r24	; 0x02
	ipmb_req->req_seq = seq;
    5b28:	89 81       	ldd	r24, Y+1	; 0x01
    5b2a:	88 0f       	add	r24, r24
    5b2c:	88 0f       	add	r24, r24
    5b2e:	84 83       	std	Z+4, r24	; 0x04
	ipmb_req->responder_lun = 0;
    5b30:	88 e2       	ldi	r24, 0x28	; 40
    5b32:	81 83       	std	Z+1, r24	; 0x01
	ipmb_req->command = req->command;
	/* The location of data_checksum field is bogus.
	 * It's used as a placeholder to indicate that a checksum follows the data field.
	 * The location of the data_checksum depends on the size of the data preceeding it.*/
	ipmb_req->data_checksum =
    5b34:	c8 01       	movw	r24, r16
    5b36:	03 96       	adiw	r24, 0x03	; 3
    5b38:	67 e0       	ldi	r22, 0x07	; 7
    5b3a:	0e 94 4f 21 	call	0x429e	; 0x429e <ipmi_calculate_checksum>
    5b3e:	f8 01       	movw	r30, r16
    5b40:	87 8f       	std	Z+31, r24	; 0x1f
		ipmi_calculate_checksum( &ipmb_req->requester_slave_addr,
			pkt->hdr.req_data_len + 3 );
	req_ws->len_out = sizeof( IPMI_IPMB_REQUEST )
    5b42:	f6 01       	movw	r30, r12
    5b44:	96 a1       	ldd	r25, Z+38	; 0x26
    5b46:	99 5f       	subi	r25, 0xF9	; 249
    5b48:	95 83       	std	Z+5, r25	; 0x05
				- IPMB_REQ_MAX_DATA_LEN  +  pkt->hdr.req_data_len;

	/* Assign the checksum to it's proper location */
	*( ( uint8_t * )ipmb_req + req_ws->len_out - 1 ) = ipmb_req->data_checksum;
    5b4a:	09 0f       	add	r16, r25
    5b4c:	11 1d       	adc	r17, r1
    5b4e:	01 50       	subi	r16, 0x01	; 1
    5b50:	10 40       	sbci	r17, 0x00	; 0
    5b52:	f8 01       	movw	r30, r16
    5b54:	80 83       	st	Z, r24

	//req_ws->ipmi_completion_function = completion_function;
	req_ws->addr_out = dev_addr;
    5b56:	f6 01       	movw	r30, r12
    5b58:	97 86       	std	Z+15, r9	; 0x0f
	req_ws->outgoing_protocol = IPMI_CH_PROTOCOL_IPMB;
    5b5a:	81 e0       	ldi	r24, 0x01	; 1
    5b5c:	83 8b       	std	Z+19, r24	; 0x13
	req_ws->outgoing_medium = IPMI_CH_MEDIUM_IPMB;
    5b5e:	85 8b       	std	Z+21, r24	; 0x15
	req_ws->outgoing_channel = ipmi_ch;
    5b60:	81 8a       	std	Z+17, r8	; 0x11
	//dump_outgoing( req_ws );

	/* dispatch the request */
//	ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );
	printf("send_read_fru_data - engress \n\r");
    5b62:	00 d0       	rcall	.+0      	; 0x5b64 <send_read_fru_data+0xc8>
    5b64:	84 ea       	ldi	r24, 0xA4	; 164
    5b66:	95 e0       	ldi	r25, 0x05	; 5
    5b68:	ed b7       	in	r30, 0x3d	; 61
    5b6a:	fe b7       	in	r31, 0x3e	; 62
    5b6c:	92 83       	std	Z+2, r25	; 0x02
    5b6e:	81 83       	std	Z+1, r24	; 0x01
    5b70:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
}
    5b74:	0f 90       	pop	r0
    5b76:	0f 90       	pop	r0
    5b78:	0f 90       	pop	r0
    5b7a:	cf 91       	pop	r28
    5b7c:	df 91       	pop	r29
    5b7e:	1f 91       	pop	r17
    5b80:	0f 91       	pop	r16
    5b82:	ff 90       	pop	r15
    5b84:	ef 90       	pop	r14
    5b86:	df 90       	pop	r13
    5b88:	cf 90       	pop	r12
    5b8a:	bf 90       	pop	r11
    5b8c:	af 90       	pop	r10
    5b8e:	9f 90       	pop	r9
    5b90:	8f 90       	pop	r8
    5b92:	08 95       	ret

00005b94 <module_init>:
void
module_init2( void )
{

	// get our IPMB-L address
	mcmc_ipmbl_address = module_get_i2c_address( I2C_ADDRESS_LOCAL );
    5b94:	80 e2       	ldi	r24, 0x20	; 32
    5b96:	80 93 2f 0b 	sts	0x0B2F, r24
	current_sensor_count = 4;

		// TODO fix i2c_addr in tm100_init()
	*
	*/
	tm100_init_sensor_record();
    5b9a:	0e 94 a5 32 	call	0x654a	; 0x654a <tm100_init_sensor_record>
	//uint8_t TMP_100_ADDR[] ={0x90,0x98, 0x9C, 0x94};
	tm100_init(1, 0x90);
    5b9e:	81 e0       	ldi	r24, 0x01	; 1
    5ba0:	60 e9       	ldi	r22, 0x90	; 144
    5ba2:	0e 94 ac 32 	call	0x6558	; 0x6558 <tm100_init>
	tm100_init(1, 0x94);
    5ba6:	81 e0       	ldi	r24, 0x01	; 1
    5ba8:	64 e9       	ldi	r22, 0x94	; 148
    5baa:	0e 94 ac 32 	call	0x6558	; 0x6558 <tm100_init>
module_init( void )
{
	module_init2();
	module_sensor_init();

}
    5bae:	08 95       	ret

00005bb0 <ws_init>:
{
	unsigned i;

	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ws_array[i].ws_state = WS_FREE;
    5bb0:	81 e0       	ldi	r24, 0x01	; 1
    5bb2:	90 e0       	ldi	r25, 0x00	; 0
    5bb4:	90 93 31 0b 	sts	0x0B31, r25
    5bb8:	80 93 30 0b 	sts	0x0B30, r24
    5bbc:	90 93 a5 0b 	sts	0x0BA5, r25
    5bc0:	80 93 a4 0b 	sts	0x0BA4, r24
    5bc4:	90 93 19 0c 	sts	0x0C19, r25
    5bc8:	80 93 18 0c 	sts	0x0C18, r24
	}

}
    5bcc:	08 95       	ret

00005bce <ws_alloc>:

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == WS_FREE ) {
    5bce:	80 91 30 0b 	lds	r24, 0x0B30
    5bd2:	90 91 31 0b 	lds	r25, 0x0B31
    5bd6:	01 97       	sbiw	r24, 0x01	; 1
    5bd8:	81 f0       	breq	.+32     	; 0x5bfa <ws_alloc+0x2c>
    5bda:	80 91 a4 0b 	lds	r24, 0x0BA4
    5bde:	90 91 a5 0b 	lds	r25, 0x0BA5
    5be2:	01 97       	sbiw	r24, 0x01	; 1
    5be4:	c1 f0       	breq	.+48     	; 0x5c16 <ws_alloc+0x48>
    5be6:	80 91 18 0c 	lds	r24, 0x0C18
    5bea:	90 91 19 0c 	lds	r25, 0x0C19
    5bee:	01 97       	sbiw	r24, 0x01	; 1
    5bf0:	c1 f0       	breq	.+48     	; 0x5c22 <ws_alloc+0x54>
    5bf2:	20 e0       	ldi	r18, 0x00	; 0
    5bf4:	30 e0       	ldi	r19, 0x00	; 0
			break;
		}
	}
	//ENABLE_INTERRUPTS( interrupt_mask );
	return ws;
}
    5bf6:	c9 01       	movw	r24, r18
    5bf8:	08 95       	ret

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == WS_FREE ) {
    5bfa:	e0 e3       	ldi	r30, 0x30	; 48
    5bfc:	fb e0       	ldi	r31, 0x0B	; 11
    5bfe:	cf 01       	movw	r24, r30
    5c00:	3e 2f       	mov	r19, r30
    5c02:	29 2f       	mov	r18, r25
			ptr->ws_state = WS_PENDING;
    5c04:	82 e0       	ldi	r24, 0x02	; 2
    5c06:	90 e0       	ldi	r25, 0x00	; 0
    5c08:	91 83       	std	Z+1, r25	; 0x01
    5c0a:	80 83       	st	Z, r24
    5c0c:	83 2f       	mov	r24, r19
    5c0e:	92 2f       	mov	r25, r18
    5c10:	9c 01       	movw	r18, r24
			break;
		}
	}
	//ENABLE_INTERRUPTS( interrupt_mask );
	return ws;
}
    5c12:	c9 01       	movw	r24, r18
    5c14:	08 95       	ret

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == WS_FREE ) {
    5c16:	e4 ea       	ldi	r30, 0xA4	; 164
    5c18:	fb e0       	ldi	r31, 0x0B	; 11
    5c1a:	cf 01       	movw	r24, r30
    5c1c:	3e 2f       	mov	r19, r30
    5c1e:	29 2f       	mov	r18, r25
    5c20:	f1 cf       	rjmp	.-30     	; 0x5c04 <ws_alloc+0x36>
    5c22:	e8 e1       	ldi	r30, 0x18	; 24
    5c24:	fc e0       	ldi	r31, 0x0C	; 12
    5c26:	cf 01       	movw	r24, r30
    5c28:	3e 2f       	mov	r19, r30
    5c2a:	29 2f       	mov	r18, r25
    5c2c:	eb cf       	rjmp	.-42     	; 0x5c04 <ws_alloc+0x36>

00005c2e <ws_set_state>:
	//ENABLE_INTERRUPTS( interrupt_mask );
	return ws;
}

void ws_set_state( IPMI_WS * ws, unsigned state )
{
    5c2e:	fc 01       	movw	r30, r24
	ws->ws_state = state;
    5c30:	71 83       	std	Z+1, r23	; 0x01
    5c32:	60 83       	st	Z, r22
	ws->timestamp = lbolt;
    5c34:	80 91 00 0d 	lds	r24, 0x0D00
    5c38:	90 91 01 0d 	lds	r25, 0x0D01
    5c3c:	94 87       	std	Z+12, r25	; 0x0c
    5c3e:	83 87       	std	Z+11, r24	; 0x0b
}
    5c40:	08 95       	ret

00005c42 <ws_get_elem>:
	}
}

IPMI_WS *
ws_get_elem( unsigned state )
{
    5c42:	ac 01       	movw	r20, r24

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == state ) {
    5c44:	80 91 30 0b 	lds	r24, 0x0B30
    5c48:	90 91 31 0b 	lds	r25, 0x0B31
    5c4c:	84 17       	cp	r24, r20
    5c4e:	95 07       	cpc	r25, r21
    5c50:	d1 f0       	breq	.+52     	; 0x5c86 <ws_get_elem+0x44>
    5c52:	e0 e0       	ldi	r30, 0x00	; 0
    5c54:	f0 e0       	ldi	r31, 0x00	; 0
    5c56:	80 91 a4 0b 	lds	r24, 0x0BA4
    5c5a:	90 91 a5 0b 	lds	r25, 0x0BA5
    5c5e:	84 17       	cp	r24, r20
    5c60:	95 07       	cpc	r25, r21
    5c62:	d1 f0       	breq	.+52     	; 0x5c98 <ws_get_elem+0x56>
    5c64:	80 91 18 0c 	lds	r24, 0x0C18
    5c68:	90 91 19 0c 	lds	r25, 0x0C19
    5c6c:	84 17       	cp	r24, r20
    5c6e:	95 07       	cpc	r25, r21
    5c70:	39 f1       	breq	.+78     	; 0x5cc0 <ws_get_elem+0x7e>
				ws = ptr;
			}
		}
	}

	if( ws )
    5c72:	30 97       	sbiw	r30, 0x00	; 0
    5c74:	31 f0       	breq	.+12     	; 0x5c82 <ws_get_elem+0x40>
	 ws->timestamp = lbolt;
    5c76:	80 91 00 0d 	lds	r24, 0x0D00
    5c7a:	90 91 01 0d 	lds	r25, 0x0D01
    5c7e:	94 87       	std	Z+12, r25	; 0x0c
    5c80:	83 87       	std	Z+11, r24	; 0x0b

	//ENABLE_INTERRUPTS( interrupt_mask );
	return ws;
}
    5c82:	cf 01       	movw	r24, r30
    5c84:	08 95       	ret

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == state ) {
    5c86:	e0 e3       	ldi	r30, 0x30	; 48
    5c88:	fb e0       	ldi	r31, 0x0B	; 11
    5c8a:	80 91 a4 0b 	lds	r24, 0x0BA4
    5c8e:	90 91 a5 0b 	lds	r25, 0x0BA5
    5c92:	84 17       	cp	r24, r20
    5c94:	95 07       	cpc	r25, r21
    5c96:	31 f7       	brne	.-52     	; 0x5c64 <ws_get_elem+0x22>
			if( ws ) {
    5c98:	30 97       	sbiw	r30, 0x00	; 0
    5c9a:	49 f0       	breq	.+18     	; 0x5cae <ws_get_elem+0x6c>
				if( ptr->timestamp < ws->timestamp )
    5c9c:	20 91 af 0b 	lds	r18, 0x0BAF
    5ca0:	30 91 b0 0b 	lds	r19, 0x0BB0
    5ca4:	83 85       	ldd	r24, Z+11	; 0x0b
    5ca6:	94 85       	ldd	r25, Z+12	; 0x0c
    5ca8:	28 17       	cp	r18, r24
    5caa:	39 07       	cpc	r19, r25
    5cac:	d8 f6       	brcc	.-74     	; 0x5c64 <ws_get_elem+0x22>
    5cae:	e4 ea       	ldi	r30, 0xA4	; 164
    5cb0:	fb e0       	ldi	r31, 0x0B	; 11

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == state ) {
    5cb2:	80 91 18 0c 	lds	r24, 0x0C18
    5cb6:	90 91 19 0c 	lds	r25, 0x0C19
    5cba:	84 17       	cp	r24, r20
    5cbc:	95 07       	cpc	r25, r21
    5cbe:	c9 f6       	brne	.-78     	; 0x5c72 <ws_get_elem+0x30>
			if( ws ) {
    5cc0:	30 97       	sbiw	r30, 0x00	; 0
    5cc2:	49 f0       	breq	.+18     	; 0x5cd6 <ws_get_elem+0x94>
				if( ptr->timestamp < ws->timestamp )
    5cc4:	20 91 23 0c 	lds	r18, 0x0C23
    5cc8:	30 91 24 0c 	lds	r19, 0x0C24
    5ccc:	83 85       	ldd	r24, Z+11	; 0x0b
    5cce:	94 85       	ldd	r25, Z+12	; 0x0c
    5cd0:	28 17       	cp	r18, r24
    5cd2:	39 07       	cpc	r19, r25
    5cd4:	80 f6       	brcc	.-96     	; 0x5c76 <ws_get_elem+0x34>
			}
		}
	}

	if( ws )
	 ws->timestamp = lbolt;
    5cd6:	e8 e1       	ldi	r30, 0x18	; 24
    5cd8:	fc e0       	ldi	r31, 0x0C	; 12
    5cda:	cd cf       	rjmp	.-102    	; 0x5c76 <ws_get_elem+0x34>

00005cdc <ws_free>:
	return ws;
}

/* set ws state to free */
void ws_free( IPMI_WS *ws )
{
    5cdc:	dc 01       	movw	r26, r24
	int len, i;
	char *ptr = (char *)ws;
    5cde:	fc 01       	movw	r30, r24
    5ce0:	8c 58       	subi	r24, 0x8C	; 140
    5ce2:	9f 4f       	sbci	r25, 0xFF	; 255

	len = sizeof( IPMI_WS );
	for( i = 0 ; i < len ; i++ ) {
		*ptr++ = 0;
    5ce4:	11 92       	st	Z+, r1
{
	int len, i;
	char *ptr = (char *)ws;

	len = sizeof( IPMI_WS );
	for( i = 0 ; i < len ; i++ ) {
    5ce6:	e8 17       	cp	r30, r24
    5ce8:	f9 07       	cpc	r31, r25
    5cea:	e1 f7       	brne	.-8      	; 0x5ce4 <ws_free+0x8>
		*ptr++ = 0;
	}
	ws->incoming_protocol = IPMI_CH_PROTOCOL_NONE;
    5cec:	8f e0       	ldi	r24, 0x0F	; 15
    5cee:	52 96       	adiw	r26, 0x12	; 18
    5cf0:	8c 93       	st	X, r24
    5cf2:	52 97       	sbiw	r26, 0x12	; 18
	ws->ws_state = WS_FREE;
    5cf4:	81 e0       	ldi	r24, 0x01	; 1
    5cf6:	90 e0       	ldi	r25, 0x00	; 0
    5cf8:	8d 93       	st	X+, r24
    5cfa:	9c 93       	st	X, r25
}
    5cfc:	08 95       	ret

00005cfe <ws_get_elem_seq>:
{
	ipmi_process_pkt( ws );
	return;
}
IPMI_WS * ws_get_elem_seq( uint8_t seq, IPMI_WS *ws_ignore )
{
    5cfe:	28 2f       	mov	r18, r24

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr == ws_ignore )
    5d00:	8b e0       	ldi	r24, 0x0B	; 11
    5d02:	60 33       	cpi	r22, 0x30	; 48
    5d04:	78 07       	cpc	r23, r24
    5d06:	71 f0       	breq	.+28     	; 0x5d24 <ws_get_elem_seq+0x26>
			continue;
		if( ( ptr->ws_state != WS_FREE ) && ( ptr->seq_out == seq ) ) {
    5d08:	80 91 30 0b 	lds	r24, 0x0B30
    5d0c:	90 91 31 0b 	lds	r25, 0x0B31
    5d10:	01 97       	sbiw	r24, 0x01	; 1
    5d12:	21 f0       	breq	.+8      	; 0x5d1c <ws_get_elem_seq+0x1e>
    5d14:	80 91 49 0b 	lds	r24, 0x0B49
    5d18:	82 17       	cp	r24, r18
    5d1a:	f9 f0       	breq	.+62     	; 0x5d5a <ws_get_elem_seq+0x5c>

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr == ws_ignore )
    5d1c:	8b e0       	ldi	r24, 0x0B	; 11
    5d1e:	64 3a       	cpi	r22, 0xA4	; 164
    5d20:	78 07       	cpc	r23, r24
    5d22:	69 f0       	breq	.+26     	; 0x5d3e <ws_get_elem_seq+0x40>
			continue;
		if( ( ptr->ws_state != WS_FREE ) && ( ptr->seq_out == seq ) ) {
    5d24:	80 91 a4 0b 	lds	r24, 0x0BA4
    5d28:	90 91 a5 0b 	lds	r25, 0x0BA5
    5d2c:	01 97       	sbiw	r24, 0x01	; 1
    5d2e:	21 f0       	breq	.+8      	; 0x5d38 <ws_get_elem_seq+0x3a>
    5d30:	80 91 bd 0b 	lds	r24, 0x0BBD
    5d34:	82 17       	cp	r24, r18
    5d36:	a9 f0       	breq	.+42     	; 0x5d62 <ws_get_elem_seq+0x64>

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr == ws_ignore )
    5d38:	68 51       	subi	r22, 0x18	; 24
    5d3a:	7c 40       	sbci	r23, 0x0C	; 12
    5d3c:	51 f0       	breq	.+20     	; 0x5d52 <ws_get_elem_seq+0x54>
			continue;
		if( ( ptr->ws_state != WS_FREE ) && ( ptr->seq_out == seq ) ) {
    5d3e:	80 91 18 0c 	lds	r24, 0x0C18
    5d42:	90 91 19 0c 	lds	r25, 0x0C19
    5d46:	01 97       	sbiw	r24, 0x01	; 1
    5d48:	21 f0       	breq	.+8      	; 0x5d52 <ws_get_elem_seq+0x54>
    5d4a:	80 91 31 0c 	lds	r24, 0x0C31
    5d4e:	82 17       	cp	r24, r18
    5d50:	61 f0       	breq	.+24     	; 0x5d6a <ws_get_elem_seq+0x6c>
    5d52:	20 e0       	ldi	r18, 0x00	; 0
    5d54:	30 e0       	ldi	r19, 0x00	; 0
			break;
		}
	}
	//ENABLE_INTERRUPTS( interrupt_mask );
	return ws;
}
    5d56:	c9 01       	movw	r24, r18
    5d58:	08 95       	ret
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr == ws_ignore )
			continue;
		if( ( ptr->ws_state != WS_FREE ) && ( ptr->seq_out == seq ) ) {
    5d5a:	80 e3       	ldi	r24, 0x30	; 48
    5d5c:	9b e0       	ldi	r25, 0x0B	; 11
    5d5e:	9c 01       	movw	r18, r24
    5d60:	fa cf       	rjmp	.-12     	; 0x5d56 <ws_get_elem_seq+0x58>
    5d62:	84 ea       	ldi	r24, 0xA4	; 164
    5d64:	9b e0       	ldi	r25, 0x0B	; 11
    5d66:	9c 01       	movw	r18, r24
    5d68:	f6 cf       	rjmp	.-20     	; 0x5d56 <ws_get_elem_seq+0x58>
    5d6a:	88 e1       	ldi	r24, 0x18	; 24
    5d6c:	9c e0       	ldi	r25, 0x0C	; 12
    5d6e:	9c 01       	movw	r18, r24
    5d70:	f2 cf       	rjmp	.-28     	; 0x5d56 <ws_get_elem_seq+0x58>

00005d72 <ws_process_incoming>:
}

/* Default handler for incoming packets */
void ws_process_incoming( IPMI_WS *ws )
{
	ipmi_process_pkt( ws );
    5d72:	0e 94 2c 23 	call	0x4658	; 0x4658 <ipmi_process_pkt>
	return;
}
    5d76:	08 95       	ret

00005d78 <ws_process_work_list>:
 * ws_process_work_list()
 * 	Go through the active list, calling the ipmi handler for
 * 	incoming entries and transport handler for outgoing entries.
 *==============================================================*/
void ws_process_work_list( void )
{
    5d78:	cf 93       	push	r28
    5d7a:	df 93       	push	r29

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == state ) {
    5d7c:	80 91 30 0b 	lds	r24, 0x0B30
    5d80:	90 91 31 0b 	lds	r25, 0x0B31
    5d84:	03 97       	sbiw	r24, 0x03	; 3
    5d86:	09 f4       	brne	.+2      	; 0x5d8a <ws_process_work_list+0x12>
    5d88:	08 c1       	rjmp	.+528    	; 0x5f9a <ws_process_work_list+0x222>
    5d8a:	c0 e0       	ldi	r28, 0x00	; 0
    5d8c:	d0 e0       	ldi	r29, 0x00	; 0
    5d8e:	80 91 a4 0b 	lds	r24, 0x0BA4
    5d92:	90 91 a5 0b 	lds	r25, 0x0BA5
    5d96:	03 97       	sbiw	r24, 0x03	; 3
    5d98:	09 f4       	brne	.+2      	; 0x5d9c <ws_process_work_list+0x24>
    5d9a:	f0 c0       	rjmp	.+480    	; 0x5f7c <ws_process_work_list+0x204>
    5d9c:	80 91 18 0c 	lds	r24, 0x0C18
    5da0:	90 91 19 0c 	lds	r25, 0x0C19
    5da4:	03 97       	sbiw	r24, 0x03	; 3
    5da6:	09 f4       	brne	.+2      	; 0x5daa <ws_process_work_list+0x32>
    5da8:	da c0       	rjmp	.+436    	; 0x5f5e <ws_process_work_list+0x1e6>
				ws = ptr;
			}
		}
	}

	if( ws )
    5daa:	20 97       	sbiw	r28, 0x00	; 0
    5dac:	e9 f0       	breq	.+58     	; 0x5de8 <ws_process_work_list+0x70>
	 ws->timestamp = lbolt;
    5dae:	80 91 00 0d 	lds	r24, 0x0D00
    5db2:	90 91 01 0d 	lds	r25, 0x0D01
    5db6:	9c 87       	std	Y+12, r25	; 0x0c
    5db8:	8b 87       	std	Y+11, r24	; 0x0b
{
	IPMI_WS *ws;

	ws = ws_get_elem( WS_ACTIVE_IN );
	if( ws ) {
		printfr(PSTR("ws_process_work_list: found a WS_ACTIVE_IN\n\r"));
    5dba:	8e e4       	ldi	r24, 0x4E	; 78
    5dbc:	97 e0       	ldi	r25, 0x07	; 7
    5dbe:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
	return ws;
}

void ws_set_state( IPMI_WS * ws, unsigned state )
{
	ws->ws_state = state;
    5dc2:	84 e0       	ldi	r24, 0x04	; 4
    5dc4:	90 e0       	ldi	r25, 0x00	; 0
    5dc6:	99 83       	std	Y+1, r25	; 0x01
    5dc8:	88 83       	st	Y, r24
	ws->timestamp = lbolt;
    5dca:	80 91 00 0d 	lds	r24, 0x0D00
    5dce:	90 91 01 0d 	lds	r25, 0x0D01
    5dd2:	9c 87       	std	Y+12, r25	; 0x0c
    5dd4:	8b 87       	std	Y+11, r24	; 0x0b
	ws = ws_get_elem( WS_ACTIVE_IN );
	if( ws ) {
		printfr(PSTR("ws_process_work_list: found a WS_ACTIVE_IN\n\r"));
		ws_set_state( ws, WS_ACTIVE_IN_PENDING );
		// ipmi_process_pkt( ws );
		if( ws->ipmi_completion_function )
    5dd6:	eb a1       	ldd	r30, Y+35	; 0x23
    5dd8:	fc a1       	ldd	r31, Y+36	; 0x24
    5dda:	30 97       	sbiw	r30, 0x00	; 0
    5ddc:	09 f4       	brne	.+2      	; 0x5de0 <ws_process_work_list+0x68>
    5dde:	e6 c0       	rjmp	.+460    	; 0x5fac <ws_process_work_list+0x234>
		{
			( ws->ipmi_completion_function )( (void *)ws, XPORT_REQ_NOERR );
    5de0:	ce 01       	movw	r24, r28
    5de2:	60 e0       	ldi	r22, 0x00	; 0
    5de4:	70 e0       	ldi	r23, 0x00	; 0
    5de6:	09 95       	icall

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == state ) {
    5de8:	80 91 30 0b 	lds	r24, 0x0B30
    5dec:	90 91 31 0b 	lds	r25, 0x0B31
    5df0:	05 97       	sbiw	r24, 0x05	; 5
    5df2:	09 f4       	brne	.+2      	; 0x5df6 <ws_process_work_list+0x7e>
    5df4:	b1 c0       	rjmp	.+354    	; 0x5f58 <ws_process_work_list+0x1e0>
    5df6:	c0 e0       	ldi	r28, 0x00	; 0
    5df8:	d0 e0       	ldi	r29, 0x00	; 0
    5dfa:	80 91 a4 0b 	lds	r24, 0x0BA4
    5dfe:	90 91 a5 0b 	lds	r25, 0x0BA5
    5e02:	05 97       	sbiw	r24, 0x05	; 5
    5e04:	09 f4       	brne	.+2      	; 0x5e08 <ws_process_work_list+0x90>
    5e06:	99 c0       	rjmp	.+306    	; 0x5f3a <ws_process_work_list+0x1c2>
    5e08:	80 91 18 0c 	lds	r24, 0x0C18
    5e0c:	90 91 19 0c 	lds	r25, 0x0C19
    5e10:	05 97       	sbiw	r24, 0x05	; 5
    5e12:	09 f4       	brne	.+2      	; 0x5e16 <ws_process_work_list+0x9e>
    5e14:	83 c0       	rjmp	.+262    	; 0x5f1c <ws_process_work_list+0x1a4>
				ws = ptr;
			}
		}
	}

	if( ws )
    5e16:	20 97       	sbiw	r28, 0x00	; 0
    5e18:	19 f1       	breq	.+70     	; 0x5e60 <ws_process_work_list+0xe8>
	 ws->timestamp = lbolt;
    5e1a:	20 91 00 0d 	lds	r18, 0x0D00
    5e1e:	30 91 01 0d 	lds	r19, 0x0D01
	return ws;
}

void ws_set_state( IPMI_WS * ws, unsigned state )
{
	ws->ws_state = state;
    5e22:	86 e0       	ldi	r24, 0x06	; 6
    5e24:	90 e0       	ldi	r25, 0x00	; 0
    5e26:	99 83       	std	Y+1, r25	; 0x01
    5e28:	88 83       	st	Y, r24
	ws->timestamp = lbolt;
    5e2a:	3c 87       	std	Y+12, r19	; 0x0c
    5e2c:	2b 87       	std	Y+11, r18	; 0x0b
	}
	ws = ws_get_elem( WS_ACTIVE_MASTER_WRITE );
	if( ws ) {
		ws_set_state( ws, WS_ACTIVE_MASTER_WRITE_PENDING );

		switch( ws->outgoing_medium ) {
    5e2e:	8d 89       	ldd	r24, Y+21	; 0x15
    5e30:	85 30       	cpi	r24, 0x05	; 5
    5e32:	08 f4       	brcc	.+2      	; 0x5e36 <ws_process_work_list+0xbe>
    5e34:	3c c0       	rjmp	.+120    	; 0x5eae <ws_process_work_list+0x136>
    5e36:	86 50       	subi	r24, 0x06	; 6
    5e38:	87 30       	cpi	r24, 0x07	; 7
    5e3a:	90 f4       	brcc	.+36     	; 0x5e60 <ws_process_work_list+0xe8>
			case IPMI_CH_MEDIUM_SMB_1x:	/* SMBus v1.0/1.1			*/
			case IPMI_CH_MEDIUM_SMB_20:	/* SMBus v2.0				*/
			case IPMI_CH_MEDIUM_USB_1x:	/* reserved for USB 1.x			*/
			case IPMI_CH_MEDIUM_USB_20:	/* reserved for USB 2.x			*/
			case IPMI_CH_MEDIUM_SYS:	/* System Interface (KCS, SMIC, or BT)	*/
				printfr(PSTR("ws_process_work_list: unsupported protocol\n\r"));
    5e3c:	85 ef       	ldi	r24, 0xF5	; 245
    5e3e:	96 e0       	ldi	r25, 0x06	; 6
    5e40:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

/* set ws state to free */
void ws_free( IPMI_WS *ws )
{
	int len, i;
	char *ptr = (char *)ws;
    5e44:	fe 01       	movw	r30, r28
    5e46:	ce 01       	movw	r24, r28
    5e48:	8c 58       	subi	r24, 0x8C	; 140
    5e4a:	9f 4f       	sbci	r25, 0xFF	; 255

	len = sizeof( IPMI_WS );
	for( i = 0 ; i < len ; i++ ) {
		*ptr++ = 0;
    5e4c:	11 92       	st	Z+, r1
{
	int len, i;
	char *ptr = (char *)ws;

	len = sizeof( IPMI_WS );
	for( i = 0 ; i < len ; i++ ) {
    5e4e:	e8 17       	cp	r30, r24
    5e50:	f9 07       	cpc	r31, r25
    5e52:	e1 f7       	brne	.-8      	; 0x5e4c <ws_process_work_list+0xd4>
		*ptr++ = 0;
	}
	ws->incoming_protocol = IPMI_CH_PROTOCOL_NONE;
    5e54:	8f e0       	ldi	r24, 0x0F	; 15
    5e56:	8a 8b       	std	Y+18, r24	; 0x12
	ws->ws_state = WS_FREE;
    5e58:	81 e0       	ldi	r24, 0x01	; 1
    5e5a:	90 e0       	ldi	r25, 0x00	; 0
    5e5c:	99 83       	std	Y+1, r25	; 0x01
    5e5e:	88 83       	st	Y, r24

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == state ) {
    5e60:	80 91 30 0b 	lds	r24, 0x0B30
    5e64:	90 91 31 0b 	lds	r25, 0x0B31
    5e68:	08 97       	sbiw	r24, 0x08	; 8
    5e6a:	71 f1       	breq	.+92     	; 0x5ec8 <ws_process_work_list+0x150>
    5e6c:	e0 e0       	ldi	r30, 0x00	; 0
    5e6e:	f0 e0       	ldi	r31, 0x00	; 0
    5e70:	80 91 a4 0b 	lds	r24, 0x0BA4
    5e74:	90 91 a5 0b 	lds	r25, 0x0BA5
    5e78:	08 97       	sbiw	r24, 0x08	; 8
    5e7a:	71 f1       	breq	.+92     	; 0x5ed8 <ws_process_work_list+0x160>
    5e7c:	80 91 18 0c 	lds	r24, 0x0C18
    5e80:	90 91 19 0c 	lds	r25, 0x0C19
    5e84:	08 97       	sbiw	r24, 0x08	; 8
    5e86:	d9 f1       	breq	.+118    	; 0x5efe <ws_process_work_list+0x186>
				ws = ptr;
			}
		}
	}

	if( ws )
    5e88:	30 97       	sbiw	r30, 0x00	; 0
    5e8a:	71 f0       	breq	.+28     	; 0x5ea8 <ws_process_work_list+0x130>
	 ws->timestamp = lbolt;
    5e8c:	80 91 00 0d 	lds	r24, 0x0D00
    5e90:	90 91 01 0d 	lds	r25, 0x0D01
	return ws;
}

void ws_set_state( IPMI_WS * ws, unsigned state )
{
	ws->ws_state = state;
    5e94:	29 e0       	ldi	r18, 0x09	; 9
    5e96:	30 e0       	ldi	r19, 0x00	; 0
    5e98:	31 83       	std	Z+1, r19	; 0x01
    5e9a:	20 83       	st	Z, r18
	ws->timestamp = lbolt;
    5e9c:	94 87       	std	Z+12, r25	; 0x0c
    5e9e:	83 87       	std	Z+11, r24	; 0x0b
	}

	ws = ws_get_elem( WS_ACTIVE_MASTER_READ );
	if( ws ) {
		ws_set_state( ws, WS_ACTIVE_MASTER_READ_PENDING );
		if( ws->incoming_protocol == IPMI_CH_PROTOCOL_IPMB )
    5ea0:	82 89       	ldd	r24, Z+18	; 0x12
    5ea2:	81 30       	cpi	r24, 0x01	; 1
    5ea4:	09 f4       	brne	.+2      	; 0x5ea8 <ws_process_work_list+0x130>
    5ea6:	7c c0       	rjmp	.+248    	; 0x5fa0 <ws_process_work_list+0x228>
			i2c_master_read( ws );
	}
}
    5ea8:	df 91       	pop	r29
    5eaa:	cf 91       	pop	r28
    5eac:	08 95       	ret
	}
	ws = ws_get_elem( WS_ACTIVE_MASTER_WRITE );
	if( ws ) {
		ws_set_state( ws, WS_ACTIVE_MASTER_WRITE_PENDING );

		switch( ws->outgoing_medium ) {
    5eae:	82 30       	cpi	r24, 0x02	; 2
    5eb0:	28 f6       	brcc	.-118    	; 0x5e3c <ws_process_work_list+0xc4>
    5eb2:	81 30       	cpi	r24, 0x01	; 1
    5eb4:	a9 f6       	brne	.-86     	; 0x5e60 <ws_process_work_list+0xe8>
			case IPMI_CH_MEDIUM_IPMB:
				i2c_master_write( ws );
    5eb6:	ce 01       	movw	r24, r28
    5eb8:	0e 94 8c 15 	call	0x2b18	; 0x2b18 <i2c_master_write>

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == state ) {
    5ebc:	80 91 30 0b 	lds	r24, 0x0B30
    5ec0:	90 91 31 0b 	lds	r25, 0x0B31
    5ec4:	08 97       	sbiw	r24, 0x08	; 8
    5ec6:	91 f6       	brne	.-92     	; 0x5e6c <ws_process_work_list+0xf4>
    5ec8:	e0 e3       	ldi	r30, 0x30	; 48
    5eca:	fb e0       	ldi	r31, 0x0B	; 11
    5ecc:	80 91 a4 0b 	lds	r24, 0x0BA4
    5ed0:	90 91 a5 0b 	lds	r25, 0x0BA5
    5ed4:	08 97       	sbiw	r24, 0x08	; 8
    5ed6:	91 f6       	brne	.-92     	; 0x5e7c <ws_process_work_list+0x104>
			if( ws ) {
    5ed8:	30 97       	sbiw	r30, 0x00	; 0
    5eda:	49 f0       	breq	.+18     	; 0x5eee <ws_process_work_list+0x176>
				if( ptr->timestamp < ws->timestamp )
    5edc:	20 91 af 0b 	lds	r18, 0x0BAF
    5ee0:	30 91 b0 0b 	lds	r19, 0x0BB0
    5ee4:	83 85       	ldd	r24, Z+11	; 0x0b
    5ee6:	94 85       	ldd	r25, Z+12	; 0x0c
    5ee8:	28 17       	cp	r18, r24
    5eea:	39 07       	cpc	r19, r25
    5eec:	38 f6       	brcc	.-114    	; 0x5e7c <ws_process_work_list+0x104>
    5eee:	e4 ea       	ldi	r30, 0xA4	; 164
    5ef0:	fb e0       	ldi	r31, 0x0B	; 11

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == state ) {
    5ef2:	80 91 18 0c 	lds	r24, 0x0C18
    5ef6:	90 91 19 0c 	lds	r25, 0x0C19
    5efa:	08 97       	sbiw	r24, 0x08	; 8
    5efc:	29 f6       	brne	.-118    	; 0x5e88 <ws_process_work_list+0x110>
			if( ws ) {
    5efe:	30 97       	sbiw	r30, 0x00	; 0
    5f00:	51 f0       	breq	.+20     	; 0x5f16 <ws_process_work_list+0x19e>
				if( ptr->timestamp < ws->timestamp )
    5f02:	20 91 23 0c 	lds	r18, 0x0C23
    5f06:	30 91 24 0c 	lds	r19, 0x0C24
    5f0a:	83 85       	ldd	r24, Z+11	; 0x0b
    5f0c:	94 85       	ldd	r25, Z+12	; 0x0c
    5f0e:	28 17       	cp	r18, r24
    5f10:	39 07       	cpc	r19, r25
    5f12:	08 f0       	brcs	.+2      	; 0x5f16 <ws_process_work_list+0x19e>
    5f14:	bb cf       	rjmp	.-138    	; 0x5e8c <ws_process_work_list+0x114>
	if( ws ) {
		ws_set_state( ws, WS_ACTIVE_MASTER_READ_PENDING );
		if( ws->incoming_protocol == IPMI_CH_PROTOCOL_IPMB )
			i2c_master_read( ws );
	}
}
    5f16:	e8 e1       	ldi	r30, 0x18	; 24
    5f18:	fc e0       	ldi	r31, 0x0C	; 12
    5f1a:	b8 cf       	rjmp	.-144    	; 0x5e8c <ws_process_work_list+0x114>
	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == state ) {
			if( ws ) {
    5f1c:	20 97       	sbiw	r28, 0x00	; 0
    5f1e:	51 f0       	breq	.+20     	; 0x5f34 <ws_process_work_list+0x1bc>
				if( ptr->timestamp < ws->timestamp )
    5f20:	20 91 23 0c 	lds	r18, 0x0C23
    5f24:	30 91 24 0c 	lds	r19, 0x0C24
    5f28:	8b 85       	ldd	r24, Y+11	; 0x0b
    5f2a:	9c 85       	ldd	r25, Y+12	; 0x0c
    5f2c:	28 17       	cp	r18, r24
    5f2e:	39 07       	cpc	r19, r25
    5f30:	08 f0       	brcs	.+2      	; 0x5f34 <ws_process_work_list+0x1bc>
    5f32:	73 cf       	rjmp	.-282    	; 0x5e1a <ws_process_work_list+0xa2>
	if( ws ) {
		ws_set_state( ws, WS_ACTIVE_MASTER_READ_PENDING );
		if( ws->incoming_protocol == IPMI_CH_PROTOCOL_IPMB )
			i2c_master_read( ws );
	}
}
    5f34:	c8 e1       	ldi	r28, 0x18	; 24
    5f36:	dc e0       	ldi	r29, 0x0C	; 12
    5f38:	70 cf       	rjmp	.-288    	; 0x5e1a <ws_process_work_list+0xa2>
	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == state ) {
			if( ws ) {
    5f3a:	20 97       	sbiw	r28, 0x00	; 0
    5f3c:	51 f0       	breq	.+20     	; 0x5f52 <ws_process_work_list+0x1da>
				if( ptr->timestamp < ws->timestamp )
    5f3e:	2b 85       	ldd	r18, Y+11	; 0x0b
    5f40:	3c 85       	ldd	r19, Y+12	; 0x0c
    5f42:	80 91 af 0b 	lds	r24, 0x0BAF
    5f46:	90 91 b0 0b 	lds	r25, 0x0BB0
    5f4a:	82 17       	cp	r24, r18
    5f4c:	93 07       	cpc	r25, r19
    5f4e:	08 f0       	brcs	.+2      	; 0x5f52 <ws_process_work_list+0x1da>
    5f50:	5b cf       	rjmp	.-330    	; 0x5e08 <ws_process_work_list+0x90>
    5f52:	c4 ea       	ldi	r28, 0xA4	; 164
    5f54:	db e0       	ldi	r29, 0x0B	; 11
    5f56:	58 cf       	rjmp	.-336    	; 0x5e08 <ws_process_work_list+0x90>

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == state ) {
    5f58:	c0 e3       	ldi	r28, 0x30	; 48
    5f5a:	db e0       	ldi	r29, 0x0B	; 11
    5f5c:	4e cf       	rjmp	.-356    	; 0x5dfa <ws_process_work_list+0x82>
			if( ws ) {
    5f5e:	20 97       	sbiw	r28, 0x00	; 0
    5f60:	51 f0       	breq	.+20     	; 0x5f76 <ws_process_work_list+0x1fe>
				if( ptr->timestamp < ws->timestamp )
    5f62:	20 91 23 0c 	lds	r18, 0x0C23
    5f66:	30 91 24 0c 	lds	r19, 0x0C24
    5f6a:	8b 85       	ldd	r24, Y+11	; 0x0b
    5f6c:	9c 85       	ldd	r25, Y+12	; 0x0c
    5f6e:	28 17       	cp	r18, r24
    5f70:	39 07       	cpc	r19, r25
    5f72:	08 f0       	brcs	.+2      	; 0x5f76 <ws_process_work_list+0x1fe>
    5f74:	1c cf       	rjmp	.-456    	; 0x5dae <ws_process_work_list+0x36>
	if( ws ) {
		ws_set_state( ws, WS_ACTIVE_MASTER_READ_PENDING );
		if( ws->incoming_protocol == IPMI_CH_PROTOCOL_IPMB )
			i2c_master_read( ws );
	}
}
    5f76:	c8 e1       	ldi	r28, 0x18	; 24
    5f78:	dc e0       	ldi	r29, 0x0C	; 12
    5f7a:	19 cf       	rjmp	.-462    	; 0x5dae <ws_process_work_list+0x36>
	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == state ) {
			if( ws ) {
    5f7c:	20 97       	sbiw	r28, 0x00	; 0
    5f7e:	51 f0       	breq	.+20     	; 0x5f94 <ws_process_work_list+0x21c>
				if( ptr->timestamp < ws->timestamp )
    5f80:	20 91 af 0b 	lds	r18, 0x0BAF
    5f84:	30 91 b0 0b 	lds	r19, 0x0BB0
    5f88:	8b 85       	ldd	r24, Y+11	; 0x0b
    5f8a:	9c 85       	ldd	r25, Y+12	; 0x0c
    5f8c:	28 17       	cp	r18, r24
    5f8e:	39 07       	cpc	r19, r25
    5f90:	08 f0       	brcs	.+2      	; 0x5f94 <ws_process_work_list+0x21c>
    5f92:	04 cf       	rjmp	.-504    	; 0x5d9c <ws_process_work_list+0x24>
    5f94:	c4 ea       	ldi	r28, 0xA4	; 164
    5f96:	db e0       	ldi	r29, 0x0B	; 11
    5f98:	01 cf       	rjmp	.-510    	; 0x5d9c <ws_process_work_list+0x24>

	//DISABLE_INTERRUPTS;
	for ( i = 0; i < WS_ARRAY_SIZE; i++ )
	{
		ptr = &ws_array[i];
		if( ptr->ws_state == state ) {
    5f9a:	c0 e3       	ldi	r28, 0x30	; 48
    5f9c:	db e0       	ldi	r29, 0x0B	; 11
    5f9e:	f7 ce       	rjmp	.-530    	; 0x5d8e <ws_process_work_list+0x16>

	ws = ws_get_elem( WS_ACTIVE_MASTER_READ );
	if( ws ) {
		ws_set_state( ws, WS_ACTIVE_MASTER_READ_PENDING );
		if( ws->incoming_protocol == IPMI_CH_PROTOCOL_IPMB )
			i2c_master_read( ws );
    5fa0:	cf 01       	movw	r24, r30
    5fa2:	0e 94 66 19 	call	0x32cc	; 0x32cc <i2c_master_read>
	}
}
    5fa6:	df 91       	pop	r29
    5fa8:	cf 91       	pop	r28
    5faa:	08 95       	ret
		{
			( ws->ipmi_completion_function )( (void *)ws, XPORT_REQ_NOERR );
		}
		else
		{
			printfr(PSTR("ws_process_work_list: ws_process_incoming\n\r"));
    5fac:	82 e2       	ldi	r24, 0x22	; 34
    5fae:	97 e0       	ldi	r25, 0x07	; 7
    5fb0:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
}

/* Default handler for incoming packets */
void ws_process_incoming( IPMI_WS *ws )
{
	ipmi_process_pkt( ws );
    5fb4:	ce 01       	movw	r24, r28
    5fb6:	0e 94 2c 23 	call	0x4658	; 0x4658 <ipmi_process_pkt>
    5fba:	16 cf       	rjmp	.-468    	; 0x5de8 <ws_process_work_list+0x70>

00005fbc <cmdlineInit>:
uint8_t CmdlineNumCommands;

void cmdlineInit(void)
{
	// initialize input buffer
	CmdlineBufferLength = 0;
    5fbc:	10 92 00 07 	sts	0x0700, r1
	CmdlineBufferEditPos = 0;
    5fc0:	10 92 01 07 	sts	0x0701, r1
	// initialize executing function
	CmdlineExecFunction = 0;
    5fc4:	10 92 8d 0c 	sts	0x0C8D, r1
    5fc8:	10 92 8c 0c 	sts	0x0C8C, r1
	// initialize command list
	CmdlineNumCommands = 0;
    5fcc:	10 92 8e 0c 	sts	0x0C8E, r1


}
    5fd0:	08 95       	ret

00005fd2 <set_available_cmd>:


void set_available_cmd(uint8_t value)
{
	available_cmd= value;
    5fd2:	80 93 68 07 	sts	0x0768, r24

}
    5fd6:	08 95       	ret

00005fd8 <get_available_cmd>:
uint8_t get_available_cmd(void)
{
	return available_cmd;

}
    5fd8:	80 91 68 07 	lds	r24, 0x0768
    5fdc:	08 95       	ret

00005fde <cmdlineSetOutputFunc>:
static void (*cmdlineOutputFunc)(unsigned char c);

void cmdlineSetOutputFunc(void (*output_func)(unsigned char c))
{
	// set new output function
	cmdlineOutputFunc = output_func;
    5fde:	90 93 6a 07 	sts	0x076A, r25
    5fe2:	80 93 69 07 	sts	0x0769, r24

	// should we really do this?
	// print a prompt
	//cmdlinePrintPrompt();
}
    5fe6:	08 95       	ret

00005fe8 <cmdlineGetArgStr>:
	uart_putc('\r');
	uart_putc('\n');
}
// return string pointer to argument [argnum]
uint8_t* cmdlineGetArgStr(uint8_t argnum)
{
    5fe8:	48 2f       	mov	r20, r24
	// find the offset of argument number [argnum]
	uint8_t idx=0;
	uint8_t arg;

	// find the first non-whitespace character
	while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
    5fea:	20 91 8f 0c 	lds	r18, 0x0C8F
    5fee:	20 32       	cpi	r18, 0x20	; 32
    5ff0:	09 f0       	breq	.+2      	; 0x5ff4 <cmdlineGetArgStr+0xc>
    5ff2:	3f c0       	rjmp	.+126    	; 0x6072 <cmdlineGetArgStr+0x8a>
    5ff4:	90 e0       	ldi	r25, 0x00	; 0
    5ff6:	9f 5f       	subi	r25, 0xFF	; 255
    5ff8:	a9 2f       	mov	r26, r25
    5ffa:	b0 e0       	ldi	r27, 0x00	; 0
    5ffc:	a1 57       	subi	r26, 0x71	; 113
    5ffe:	b3 4f       	sbci	r27, 0xF3	; 243
    6000:	2c 91       	ld	r18, X
    6002:	20 32       	cpi	r18, 0x20	; 32
    6004:	c1 f3       	breq	.-16     	; 0x5ff6 <cmdlineGetArgStr+0xe>

	// we are at the first argument
	for(arg=0; arg<argnum; arg++)
    6006:	44 23       	and	r20, r20
    6008:	69 f1       	breq	.+90     	; 0x6064 <cmdlineGetArgStr+0x7c>
    600a:	30 e0       	ldi	r19, 0x00	; 0
	{
		// find the next whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] != ' ')) idx++;
    600c:	22 23       	and	r18, r18
    600e:	b1 f0       	breq	.+44     	; 0x603c <cmdlineGetArgStr+0x54>
    6010:	20 32       	cpi	r18, 0x20	; 32
    6012:	19 f4       	brne	.+6      	; 0x601a <cmdlineGetArgStr+0x32>
    6014:	1d c0       	rjmp	.+58     	; 0x6050 <cmdlineGetArgStr+0x68>
    6016:	e0 32       	cpi	r30, 0x20	; 32
    6018:	d9 f0       	breq	.+54     	; 0x6050 <cmdlineGetArgStr+0x68>
    601a:	9f 5f       	subi	r25, 0xFF	; 255
    601c:	a9 2f       	mov	r26, r25
    601e:	b0 e0       	ldi	r27, 0x00	; 0
    6020:	fd 01       	movw	r30, r26
    6022:	e1 57       	subi	r30, 0x71	; 113
    6024:	f3 4f       	sbci	r31, 0xF3	; 243
    6026:	e0 81       	ld	r30, Z
    6028:	ee 23       	and	r30, r30
    602a:	a9 f7       	brne	.-22     	; 0x6016 <cmdlineGetArgStr+0x2e>

	// find the first non-whitespace character
	while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;

	// we are at the first argument
	for(arg=0; arg<argnum; arg++)
    602c:	3f 5f       	subi	r19, 0xFF	; 255
    602e:	34 17       	cp	r19, r20
    6030:	50 f4       	brcc	.+20     	; 0x6046 <cmdlineGetArgStr+0x5e>
    6032:	a1 57       	subi	r26, 0x71	; 113
    6034:	b3 4f       	sbci	r27, 0xF3	; 243
    6036:	2c 91       	ld	r18, X
	{
		// find the next whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] != ' ')) idx++;
    6038:	22 23       	and	r18, r18
    603a:	51 f7       	brne	.-44     	; 0x6010 <cmdlineGetArgStr+0x28>
    603c:	a9 2f       	mov	r26, r25
    603e:	b0 e0       	ldi	r27, 0x00	; 0

	// find the first non-whitespace character
	while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;

	// we are at the first argument
	for(arg=0; arg<argnum; arg++)
    6040:	3f 5f       	subi	r19, 0xFF	; 255
    6042:	34 17       	cp	r19, r20
    6044:	b0 f3       	brcs	.-20     	; 0x6032 <cmdlineGetArgStr+0x4a>
	{
		// find the next whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] != ' ')) idx++;
    6046:	9d 01       	movw	r18, r26
    6048:	21 57       	subi	r18, 0x71	; 113
    604a:	33 4f       	sbci	r19, 0xF3	; 243
		// find the first non-whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
	}
	// we are at the requested argument or the end of the buffer
	return (uint8_t*)&CmdlineBuffer[idx];
}
    604c:	c9 01       	movw	r24, r18
    604e:	08 95       	ret
	for(arg=0; arg<argnum; arg++)
	{
		// find the next whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] != ' ')) idx++;
		// find the first non-whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
    6050:	9f 5f       	subi	r25, 0xFF	; 255
    6052:	a9 2f       	mov	r26, r25
    6054:	b0 e0       	ldi	r27, 0x00	; 0
    6056:	fd 01       	movw	r30, r26
    6058:	e1 57       	subi	r30, 0x71	; 113
    605a:	f3 4f       	sbci	r31, 0xF3	; 243
    605c:	80 81       	ld	r24, Z
    605e:	80 32       	cpi	r24, 0x20	; 32
    6060:	b9 f3       	breq	.-18     	; 0x6050 <cmdlineGetArgStr+0x68>
    6062:	e4 cf       	rjmp	.-56     	; 0x602c <cmdlineGetArgStr+0x44>
    6064:	a9 2f       	mov	r26, r25
    6066:	b0 e0       	ldi	r27, 0x00	; 0

	// we are at the first argument
	for(arg=0; arg<argnum; arg++)
	{
		// find the next whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] != ' ')) idx++;
    6068:	9d 01       	movw	r18, r26
    606a:	21 57       	subi	r18, 0x71	; 113
    606c:	33 4f       	sbci	r19, 0xF3	; 243
		// find the first non-whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
	}
	// we are at the requested argument or the end of the buffer
	return (uint8_t*)&CmdlineBuffer[idx];
}
    606e:	c9 01       	movw	r24, r18
    6070:	08 95       	ret
	// find the offset of argument number [argnum]
	uint8_t idx=0;
	uint8_t arg;

	// find the first non-whitespace character
	while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
    6072:	90 e0       	ldi	r25, 0x00	; 0
    6074:	c8 cf       	rjmp	.-112    	; 0x6006 <cmdlineGetArgStr+0x1e>

00006076 <cmdlinePrintError>:
	// print a prompt
	//cmdlinePrintPrompt();
}

void cmdlinePrintError(void)
{
    6076:	cf 93       	push	r28
    6078:	df 93       	push	r29
	uint8_t * ptr;

	// print a notice header
	// (u08*) cast used to avoid compiler warning
	ptr = (uint8_t*)CmdlineNotice;
	while(pgm_read_byte(ptr)) uart_putc( pgm_read_byte(ptr++) );
    607a:	20 e8       	ldi	r18, 0x80	; 128
    607c:	37 e0       	ldi	r19, 0x07	; 7
    607e:	f9 01       	movw	r30, r18
    6080:	84 91       	lpm	r24, Z+
    6082:	88 23       	and	r24, r24
    6084:	59 f0       	breq	.+22     	; 0x609c <cmdlinePrintError+0x26>
    6086:	e9 01       	movw	r28, r18
    6088:	21 96       	adiw	r28, 0x01	; 1
    608a:	f9 01       	movw	r30, r18
    608c:	84 91       	lpm	r24, Z+
    608e:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
    6092:	9e 01       	movw	r18, r28
    6094:	fe 01       	movw	r30, r28
    6096:	84 91       	lpm	r24, Z+
    6098:	88 23       	and	r24, r24
    609a:	b1 f7       	brne	.-20     	; 0x6088 <cmdlinePrintError+0x12>

	// print the offending command
	ptr = (uint8_t*)CmdlineBuffer;
	while((*ptr) && (*ptr != ' ')) uart_putc(*ptr++);
    609c:	80 91 8f 0c 	lds	r24, 0x0C8F
    60a0:	88 23       	and	r24, r24
    60a2:	69 f0       	breq	.+26     	; 0x60be <cmdlinePrintError+0x48>
    60a4:	80 32       	cpi	r24, 0x20	; 32
    60a6:	59 f0       	breq	.+22     	; 0x60be <cmdlinePrintError+0x48>
    60a8:	cf e8       	ldi	r28, 0x8F	; 143
    60aa:	dc e0       	ldi	r29, 0x0C	; 12
    60ac:	02 c0       	rjmp	.+4      	; 0x60b2 <cmdlinePrintError+0x3c>
    60ae:	80 32       	cpi	r24, 0x20	; 32
    60b0:	31 f0       	breq	.+12     	; 0x60be <cmdlinePrintError+0x48>
    60b2:	21 96       	adiw	r28, 0x01	; 1
    60b4:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
    60b8:	88 81       	ld	r24, Y
    60ba:	88 23       	and	r24, r24
    60bc:	c1 f7       	brne	.-16     	; 0x60ae <cmdlinePrintError+0x38>

	uart_putc(':');
    60be:	8a e3       	ldi	r24, 0x3A	; 58
    60c0:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
	uart_putc(' ');
    60c4:	80 e2       	ldi	r24, 0x20	; 32
    60c6:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>

	// print the not-found message
	// (u08*) cast used to avoid compiler warning
	ptr = (uint8_t*)CmdlineCmdNotFound;
	while(pgm_read_byte(ptr)) uart_putc( pgm_read_byte(ptr++) );
    60ca:	2a e8       	ldi	r18, 0x8A	; 138
    60cc:	37 e0       	ldi	r19, 0x07	; 7
    60ce:	f9 01       	movw	r30, r18
    60d0:	84 91       	lpm	r24, Z+
    60d2:	88 23       	and	r24, r24
    60d4:	59 f0       	breq	.+22     	; 0x60ec <cmdlinePrintError+0x76>
    60d6:	e9 01       	movw	r28, r18
    60d8:	21 96       	adiw	r28, 0x01	; 1
    60da:	f9 01       	movw	r30, r18
    60dc:	84 91       	lpm	r24, Z+
    60de:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
    60e2:	9e 01       	movw	r18, r28
    60e4:	fe 01       	movw	r30, r28
    60e6:	84 91       	lpm	r24, Z+
    60e8:	88 23       	and	r24, r24
    60ea:	b1 f7       	brne	.-20     	; 0x60d8 <cmdlinePrintError+0x62>

	uart_putc('\r');
    60ec:	8d e0       	ldi	r24, 0x0D	; 13
    60ee:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
	uart_putc('\n');
    60f2:	8a e0       	ldi	r24, 0x0A	; 10
    60f4:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
}
    60f8:	df 91       	pop	r29
    60fa:	cf 91       	pop	r28
    60fc:	08 95       	ret

000060fe <helpFunction>:
uint8_t PROGMEM str5[] ="toogle_pwr - toogle_pwr\r\n";
uint8_t PROGMEM str6[] ="FAN %d - control fans colling module\r\n";


void helpFunction(void)
{
    60fe:	cf 93       	push	r28
    6100:	df 93       	push	r29

	uint8_t* ptr = str1;
	while(pgm_read_byte(ptr)) uart_putc( pgm_read_byte(ptr++) );
    6102:	2c e9       	ldi	r18, 0x9C	; 156
    6104:	37 e0       	ldi	r19, 0x07	; 7
    6106:	f9 01       	movw	r30, r18
    6108:	84 91       	lpm	r24, Z+
    610a:	88 23       	and	r24, r24
    610c:	59 f0       	breq	.+22     	; 0x6124 <helpFunction+0x26>
    610e:	e9 01       	movw	r28, r18
    6110:	21 96       	adiw	r28, 0x01	; 1
    6112:	f9 01       	movw	r30, r18
    6114:	84 91       	lpm	r24, Z+
    6116:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
    611a:	9e 01       	movw	r18, r28
    611c:	fe 01       	movw	r30, r28
    611e:	84 91       	lpm	r24, Z+
    6120:	88 23       	and	r24, r24
    6122:	b1 f7       	brne	.-20     	; 0x6110 <helpFunction+0x12>
    ptr = str2;
	while(pgm_read_byte(ptr)) uart_putc( pgm_read_byte(ptr++) );
    6124:	28 eb       	ldi	r18, 0xB8	; 184
    6126:	37 e0       	ldi	r19, 0x07	; 7
    6128:	f9 01       	movw	r30, r18
    612a:	84 91       	lpm	r24, Z+
    612c:	88 23       	and	r24, r24
    612e:	59 f0       	breq	.+22     	; 0x6146 <helpFunction+0x48>
    6130:	e9 01       	movw	r28, r18
    6132:	21 96       	adiw	r28, 0x01	; 1
    6134:	f9 01       	movw	r30, r18
    6136:	84 91       	lpm	r24, Z+
    6138:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
    613c:	9e 01       	movw	r18, r28
    613e:	fe 01       	movw	r30, r28
    6140:	84 91       	lpm	r24, Z+
    6142:	88 23       	and	r24, r24
    6144:	b1 f7       	brne	.-20     	; 0x6132 <helpFunction+0x34>
	ptr = str3;
	while(pgm_read_byte(ptr)) uart_putc( pgm_read_byte(ptr++) );
    6146:	22 ee       	ldi	r18, 0xE2	; 226
    6148:	37 e0       	ldi	r19, 0x07	; 7
    614a:	f9 01       	movw	r30, r18
    614c:	84 91       	lpm	r24, Z+
    614e:	88 23       	and	r24, r24
    6150:	59 f0       	breq	.+22     	; 0x6168 <helpFunction+0x6a>
    6152:	e9 01       	movw	r28, r18
    6154:	21 96       	adiw	r28, 0x01	; 1
    6156:	f9 01       	movw	r30, r18
    6158:	84 91       	lpm	r24, Z+
    615a:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
    615e:	9e 01       	movw	r18, r28
    6160:	fe 01       	movw	r30, r28
    6162:	84 91       	lpm	r24, Z+
    6164:	88 23       	and	r24, r24
    6166:	b1 f7       	brne	.-20     	; 0x6154 <helpFunction+0x56>
	ptr = str4;
	while(pgm_read_byte(ptr)) uart_putc( pgm_read_byte(ptr++) );
    6168:	2c e0       	ldi	r18, 0x0C	; 12
    616a:	38 e0       	ldi	r19, 0x08	; 8
    616c:	f9 01       	movw	r30, r18
    616e:	84 91       	lpm	r24, Z+
    6170:	88 23       	and	r24, r24
    6172:	59 f0       	breq	.+22     	; 0x618a <helpFunction+0x8c>
    6174:	e9 01       	movw	r28, r18
    6176:	21 96       	adiw	r28, 0x01	; 1
    6178:	f9 01       	movw	r30, r18
    617a:	84 91       	lpm	r24, Z+
    617c:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
    6180:	9e 01       	movw	r18, r28
    6182:	fe 01       	movw	r30, r28
    6184:	84 91       	lpm	r24, Z+
    6186:	88 23       	and	r24, r24
    6188:	b1 f7       	brne	.-20     	; 0x6176 <helpFunction+0x78>

	ptr = str5;
	while(pgm_read_byte(ptr)) uart_putc( pgm_read_byte(ptr++) );
    618a:	25 e4       	ldi	r18, 0x45	; 69
    618c:	38 e0       	ldi	r19, 0x08	; 8
    618e:	f9 01       	movw	r30, r18
    6190:	84 91       	lpm	r24, Z+
    6192:	88 23       	and	r24, r24
    6194:	59 f0       	breq	.+22     	; 0x61ac <helpFunction+0xae>
    6196:	e9 01       	movw	r28, r18
    6198:	21 96       	adiw	r28, 0x01	; 1
    619a:	f9 01       	movw	r30, r18
    619c:	84 91       	lpm	r24, Z+
    619e:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
    61a2:	9e 01       	movw	r18, r28
    61a4:	fe 01       	movw	r30, r28
    61a6:	84 91       	lpm	r24, Z+
    61a8:	88 23       	and	r24, r24
    61aa:	b1 f7       	brne	.-20     	; 0x6198 <helpFunction+0x9a>

	ptr = str6;
	while(pgm_read_byte(ptr)) uart_putc( pgm_read_byte(ptr++) );
    61ac:	2f e5       	ldi	r18, 0x5F	; 95
    61ae:	38 e0       	ldi	r19, 0x08	; 8
    61b0:	f9 01       	movw	r30, r18
    61b2:	84 91       	lpm	r24, Z+
    61b4:	88 23       	and	r24, r24
    61b6:	59 f0       	breq	.+22     	; 0x61ce <helpFunction+0xd0>
    61b8:	e9 01       	movw	r28, r18
    61ba:	21 96       	adiw	r28, 0x01	; 1
    61bc:	f9 01       	movw	r30, r18
    61be:	84 91       	lpm	r24, Z+
    61c0:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
    61c4:	9e 01       	movw	r18, r28
    61c6:	fe 01       	movw	r30, r28
    61c8:	84 91       	lpm	r24, Z+
    61ca:	88 23       	and	r24, r24
    61cc:	b1 f7       	brne	.-20     	; 0x61ba <helpFunction+0xbc>



}
    61ce:	df 91       	pop	r29
    61d0:	cf 91       	pop	r28
    61d2:	08 95       	ret

000061d4 <cmdlinePrintPrompt>:
	// output a new prompt
	cmdlinePrintPrompt();
}

void cmdlinePrintPrompt(void)
{
    61d4:	cf 93       	push	r28
    61d6:	df 93       	push	r29
	// print a new command prompt
	uint8_t* ptr = CmdlinePrompt;
	while(pgm_read_byte(ptr)) uart_putc( pgm_read_byte(ptr++) );
    61d8:	2b e7       	ldi	r18, 0x7B	; 123
    61da:	37 e0       	ldi	r19, 0x07	; 7
    61dc:	f9 01       	movw	r30, r18
    61de:	84 91       	lpm	r24, Z+
    61e0:	88 23       	and	r24, r24
    61e2:	59 f0       	breq	.+22     	; 0x61fa <cmdlinePrintPrompt+0x26>
    61e4:	e9 01       	movw	r28, r18
    61e6:	21 96       	adiw	r28, 0x01	; 1
    61e8:	f9 01       	movw	r30, r18
    61ea:	84 91       	lpm	r24, Z+
    61ec:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
    61f0:	9e 01       	movw	r18, r28
    61f2:	fe 01       	movw	r30, r28
    61f4:	84 91       	lpm	r24, Z+
    61f6:	88 23       	and	r24, r24
    61f8:	b1 f7       	brne	.-20     	; 0x61e6 <cmdlinePrintPrompt+0x12>
}
    61fa:	df 91       	pop	r29
    61fc:	cf 91       	pop	r28
    61fe:	08 95       	ret

00006200 <cmdlineAddCommand>:
		CmdlineBufferLength = 0;
		CmdlineBufferEditPos = 0;
	}
}
void cmdlineAddCommand(char* newCmdString, CmdlineFuncPtrType newCmdFuncPtr)
{
    6200:	0f 93       	push	r16
    6202:	1f 93       	push	r17
    6204:	ac 01       	movw	r20, r24
    6206:	8b 01       	movw	r16, r22
	// add command string to end of command list
	strcpy(CmdlineCommandList[CmdlineNumCommands], newCmdString);
    6208:	80 91 8e 0c 	lds	r24, 0x0C8E
    620c:	2f e0       	ldi	r18, 0x0F	; 15
    620e:	82 9f       	mul	r24, r18
    6210:	c0 01       	movw	r24, r0
    6212:	11 24       	eor	r1, r1
    6214:	8e 5f       	subi	r24, 0xFE	; 254
    6216:	98 4f       	sbci	r25, 0xF8	; 248
    6218:	ba 01       	movw	r22, r20
    621a:	0e 94 06 36 	call	0x6c0c	; 0x6c0c <strcpy>
	// add command function ptr to end of function list
	CmdlineFunctionList[CmdlineNumCommands] = newCmdFuncPtr;
    621e:	80 91 8e 0c 	lds	r24, 0x0C8E
    6222:	e8 2f       	mov	r30, r24
    6224:	f0 e0       	ldi	r31, 0x00	; 0
    6226:	ee 0f       	add	r30, r30
    6228:	ff 1f       	adc	r31, r31
    622a:	e4 5a       	subi	r30, 0xA4	; 164
    622c:	f8 4f       	sbci	r31, 0xF8	; 248
    622e:	11 83       	std	Z+1, r17	; 0x01
    6230:	00 83       	st	Z, r16
	// increment number of registered commands
	CmdlineNumCommands++;
    6232:	8f 5f       	subi	r24, 0xFF	; 255
    6234:	80 93 8e 0c 	sts	0x0C8E, r24
}
    6238:	1f 91       	pop	r17
    623a:	0f 91       	pop	r16
    623c:	08 95       	ret

0000623e <cmdlineGetArgInt>:
}


// return argument [argnum] interpreted as a decimal integer
long cmdlineGetArgInt(uint8_t argnum)
{
    623e:	df 93       	push	r29
    6240:	cf 93       	push	r28
    6242:	00 d0       	rcall	.+0      	; 0x6244 <cmdlineGetArgInt+0x6>
    6244:	cd b7       	in	r28, 0x3d	; 61
    6246:	de b7       	in	r29, 0x3e	; 62
    6248:	38 2f       	mov	r19, r24
	// find the offset of argument number [argnum]
	uint8_t idx=0;
	uint8_t arg;

	// find the first non-whitespace character
	while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
    624a:	80 91 8f 0c 	lds	r24, 0x0C8F
    624e:	80 32       	cpi	r24, 0x20	; 32
    6250:	09 f0       	breq	.+2      	; 0x6254 <cmdlineGetArgInt+0x16>
    6252:	45 c0       	rjmp	.+138    	; 0x62de <cmdlineGetArgInt+0xa0>
    6254:	20 e0       	ldi	r18, 0x00	; 0
    6256:	2f 5f       	subi	r18, 0xFF	; 255
    6258:	a2 2f       	mov	r26, r18
    625a:	b0 e0       	ldi	r27, 0x00	; 0
    625c:	a1 57       	subi	r26, 0x71	; 113
    625e:	b3 4f       	sbci	r27, 0xF3	; 243
    6260:	8c 91       	ld	r24, X
    6262:	80 32       	cpi	r24, 0x20	; 32
    6264:	c1 f3       	breq	.-16     	; 0x6256 <cmdlineGetArgInt+0x18>

	// we are at the first argument
	for(arg=0; arg<argnum; arg++)
    6266:	33 23       	and	r19, r19
    6268:	b9 f1       	breq	.+110    	; 0x62d8 <cmdlineGetArgInt+0x9a>
    626a:	90 e0       	ldi	r25, 0x00	; 0
	{
		// find the next whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] != ' ')) idx++;
    626c:	88 23       	and	r24, r24
    626e:	b1 f0       	breq	.+44     	; 0x629c <cmdlineGetArgInt+0x5e>
    6270:	80 32       	cpi	r24, 0x20	; 32
    6272:	19 f4       	brne	.+6      	; 0x627a <cmdlineGetArgInt+0x3c>
    6274:	27 c0       	rjmp	.+78     	; 0x62c4 <cmdlineGetArgInt+0x86>
    6276:	e0 32       	cpi	r30, 0x20	; 32
    6278:	29 f1       	breq	.+74     	; 0x62c4 <cmdlineGetArgInt+0x86>
    627a:	2f 5f       	subi	r18, 0xFF	; 255
    627c:	a2 2f       	mov	r26, r18
    627e:	b0 e0       	ldi	r27, 0x00	; 0
    6280:	fd 01       	movw	r30, r26
    6282:	e1 57       	subi	r30, 0x71	; 113
    6284:	f3 4f       	sbci	r31, 0xF3	; 243
    6286:	e0 81       	ld	r30, Z
    6288:	ee 23       	and	r30, r30
    628a:	a9 f7       	brne	.-22     	; 0x6276 <cmdlineGetArgInt+0x38>

	// find the first non-whitespace character
	while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;

	// we are at the first argument
	for(arg=0; arg<argnum; arg++)
    628c:	9f 5f       	subi	r25, 0xFF	; 255
    628e:	93 17       	cp	r25, r19
    6290:	50 f4       	brcc	.+20     	; 0x62a6 <cmdlineGetArgInt+0x68>
    6292:	a1 57       	subi	r26, 0x71	; 113
    6294:	b3 4f       	sbci	r27, 0xF3	; 243
    6296:	8c 91       	ld	r24, X
	{
		// find the next whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] != ' ')) idx++;
    6298:	88 23       	and	r24, r24
    629a:	51 f7       	brne	.-44     	; 0x6270 <cmdlineGetArgInt+0x32>
    629c:	a2 2f       	mov	r26, r18
    629e:	b0 e0       	ldi	r27, 0x00	; 0

	// find the first non-whitespace character
	while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;

	// we are at the first argument
	for(arg=0; arg<argnum; arg++)
    62a0:	9f 5f       	subi	r25, 0xFF	; 255
    62a2:	93 17       	cp	r25, r19
    62a4:	b0 f3       	brcs	.-20     	; 0x6292 <cmdlineGetArgInt+0x54>

// return argument [argnum] interpreted as a decimal integer
long cmdlineGetArgInt(uint8_t argnum)
{
	char* endptr;
	return strtol(cmdlineGetArgStr(argnum), &endptr, 10);
    62a6:	cd 01       	movw	r24, r26
    62a8:	81 57       	subi	r24, 0x71	; 113
    62aa:	93 4f       	sbci	r25, 0xF3	; 243
    62ac:	be 01       	movw	r22, r28
    62ae:	6f 5f       	subi	r22, 0xFF	; 255
    62b0:	7f 4f       	sbci	r23, 0xFF	; 255
    62b2:	4a e0       	ldi	r20, 0x0A	; 10
    62b4:	50 e0       	ldi	r21, 0x00	; 0
    62b6:	0e 94 d7 34 	call	0x69ae	; 0x69ae <strtol>

}
    62ba:	0f 90       	pop	r0
    62bc:	0f 90       	pop	r0
    62be:	cf 91       	pop	r28
    62c0:	df 91       	pop	r29
    62c2:	08 95       	ret
	for(arg=0; arg<argnum; arg++)
	{
		// find the next whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] != ' ')) idx++;
		// find the first non-whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
    62c4:	2f 5f       	subi	r18, 0xFF	; 255
    62c6:	a2 2f       	mov	r26, r18
    62c8:	b0 e0       	ldi	r27, 0x00	; 0
    62ca:	fd 01       	movw	r30, r26
    62cc:	e1 57       	subi	r30, 0x71	; 113
    62ce:	f3 4f       	sbci	r31, 0xF3	; 243
    62d0:	80 81       	ld	r24, Z
    62d2:	80 32       	cpi	r24, 0x20	; 32
    62d4:	b9 f3       	breq	.-18     	; 0x62c4 <cmdlineGetArgInt+0x86>
    62d6:	da cf       	rjmp	.-76     	; 0x628c <cmdlineGetArgInt+0x4e>
    62d8:	a2 2f       	mov	r26, r18
    62da:	b0 e0       	ldi	r27, 0x00	; 0
    62dc:	e4 cf       	rjmp	.-56     	; 0x62a6 <cmdlineGetArgInt+0x68>
	// find the offset of argument number [argnum]
	uint8_t idx=0;
	uint8_t arg;

	// find the first non-whitespace character
	while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
    62de:	20 e0       	ldi	r18, 0x00	; 0
    62e0:	c2 cf       	rjmp	.-124    	; 0x6266 <cmdlineGetArgInt+0x28>

000062e2 <cmdlineMainLoop>:
	CmdlineFunctionList[CmdlineNumCommands] = newCmdFuncPtr;
	// increment number of registered commands
	CmdlineNumCommands++;
}
void cmdlineMainLoop(void)
{
    62e2:	cf 93       	push	r28
    62e4:	df 93       	push	r29
	// do we have a command/function to be executed
	if(CmdlineExecFunction)
    62e6:	e0 91 8c 0c 	lds	r30, 0x0C8C
    62ea:	f0 91 8d 0c 	lds	r31, 0x0C8D
    62ee:	30 97       	sbiw	r30, 0x00	; 0
    62f0:	b1 f0       	breq	.+44     	; 0x631e <cmdlineMainLoop+0x3c>
	{
		// run it
		CmdlineExecFunction();
    62f2:	09 95       	icall
		// reset
		CmdlineExecFunction = 0;
    62f4:	10 92 8d 0c 	sts	0x0C8D, r1
    62f8:	10 92 8c 0c 	sts	0x0C8C, r1

void cmdlinePrintPrompt(void)
{
	// print a new command prompt
	uint8_t* ptr = CmdlinePrompt;
	while(pgm_read_byte(ptr)) uart_putc( pgm_read_byte(ptr++) );
    62fc:	2b e7       	ldi	r18, 0x7B	; 123
    62fe:	37 e0       	ldi	r19, 0x07	; 7
    6300:	f9 01       	movw	r30, r18
    6302:	84 91       	lpm	r24, Z+
    6304:	88 23       	and	r24, r24
    6306:	59 f0       	breq	.+22     	; 0x631e <cmdlineMainLoop+0x3c>
    6308:	e9 01       	movw	r28, r18
    630a:	21 96       	adiw	r28, 0x01	; 1
    630c:	f9 01       	movw	r30, r18
    630e:	84 91       	lpm	r24, Z+
    6310:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
    6314:	9e 01       	movw	r18, r28
    6316:	fe 01       	movw	r30, r28
    6318:	84 91       	lpm	r24, Z+
    631a:	88 23       	and	r24, r24
    631c:	b1 f7       	brne	.-20     	; 0x630a <cmdlineMainLoop+0x28>
		// reset
		CmdlineExecFunction = 0;
		// output new prompt
		cmdlinePrintPrompt();
	}
}
    631e:	df 91       	pop	r29
    6320:	cf 91       	pop	r28
    6322:	08 95       	ret

00006324 <cmdlineProcessInputString>:

void cmdlineProcessInputString(void)
{
    6324:	df 92       	push	r13
    6326:	ef 92       	push	r14
    6328:	ff 92       	push	r15
    632a:	0f 93       	push	r16
    632c:	1f 93       	push	r17
    632e:	cf 93       	push	r28
    6330:	df 93       	push	r29
	uint8_t cmdIndex;
	uint8_t i=0;

	CmdlineExecFunction=0;
    6332:	10 92 8d 0c 	sts	0x0C8D, r1
    6336:	10 92 8c 0c 	sts	0x0C8C, r1
	// find the end of the command (excluding arguments)
	// find first whitespace character in CmdlineBuffer
	while( !((CmdlineBuffer[i] == ' ') || (CmdlineBuffer[i] == 0)) ) i++;
    633a:	80 91 8f 0c 	lds	r24, 0x0C8F
    633e:	80 32       	cpi	r24, 0x20	; 32
    6340:	09 f4       	brne	.+2      	; 0x6344 <cmdlineProcessInputString+0x20>
    6342:	70 c0       	rjmp	.+224    	; 0x6424 <cmdlineProcessInputString+0x100>
    6344:	88 23       	and	r24, r24
    6346:	09 f4       	brne	.+2      	; 0x634a <cmdlineProcessInputString+0x26>
    6348:	6d c0       	rjmp	.+218    	; 0x6424 <cmdlineProcessInputString+0x100>
    634a:	10 e0       	ldi	r17, 0x00	; 0
    634c:	02 c0       	rjmp	.+4      	; 0x6352 <cmdlineProcessInputString+0x2e>
    634e:	ee 23       	and	r30, r30
    6350:	41 f0       	breq	.+16     	; 0x6362 <cmdlineProcessInputString+0x3e>
    6352:	1f 5f       	subi	r17, 0xFF	; 255
    6354:	e1 2f       	mov	r30, r17
    6356:	f0 e0       	ldi	r31, 0x00	; 0
    6358:	e1 57       	subi	r30, 0x71	; 113
    635a:	f3 4f       	sbci	r31, 0xF3	; 243
    635c:	e0 81       	ld	r30, Z
    635e:	e0 32       	cpi	r30, 0x20	; 32
    6360:	b1 f7       	brne	.-20     	; 0x634e <cmdlineProcessInputString+0x2a>

	if(!i)
    6362:	11 23       	and	r17, r17
    6364:	09 f4       	brne	.+2      	; 0x6368 <cmdlineProcessInputString+0x44>
    6366:	5e c0       	rjmp	.+188    	; 0x6424 <cmdlineProcessInputString+0x100>
		// we're done
		return;
	}

	// search command list for match with entered command
	for(cmdIndex=0; cmdIndex<CmdlineNumCommands; cmdIndex++)
    6368:	d0 90 8e 0c 	lds	r13, 0x0C8E
    636c:	dd 20       	and	r13, r13
    636e:	d9 f1       	breq	.+118    	; 0x63e6 <cmdlineProcessInputString+0xc2>

void cmdlinePrintPrompt(void)
{
	// print a new command prompt
	uint8_t* ptr = CmdlinePrompt;
	while(pgm_read_byte(ptr)) uart_putc( pgm_read_byte(ptr++) );
    6370:	00 e0       	ldi	r16, 0x00	; 0
    6372:	c0 e0       	ldi	r28, 0x00	; 0
    6374:	d0 e0       	ldi	r29, 0x00	; 0
    6376:	04 c0       	rjmp	.+8      	; 0x6380 <cmdlineProcessInputString+0x5c>
		// we're done
		return;
	}

	// search command list for match with entered command
	for(cmdIndex=0; cmdIndex<CmdlineNumCommands; cmdIndex++)
    6378:	0f 5f       	subi	r16, 0xFF	; 255
    637a:	2f 96       	adiw	r28, 0x0f	; 15
    637c:	0d 15       	cp	r16, r13
    637e:	98 f5       	brcc	.+102    	; 0x63e6 <cmdlineProcessInputString+0xc2>
	{
		if( !strncmp(CmdlineCommandList[cmdIndex], CmdlineBuffer, i) )
    6380:	32 e0       	ldi	r19, 0x02	; 2
    6382:	e3 2e       	mov	r14, r19
    6384:	37 e0       	ldi	r19, 0x07	; 7
    6386:	f3 2e       	mov	r15, r19
    6388:	ec 0e       	add	r14, r28
    638a:	fd 1e       	adc	r15, r29
    638c:	c7 01       	movw	r24, r14
    638e:	6f e8       	ldi	r22, 0x8F	; 143
    6390:	7c e0       	ldi	r23, 0x0C	; 12
    6392:	41 2f       	mov	r20, r17
    6394:	50 e0       	ldi	r21, 0x00	; 0
    6396:	0e 94 0d 36 	call	0x6c1a	; 0x6c1a <strncmp>
    639a:	00 97       	sbiw	r24, 0x00	; 0
    639c:	69 f7       	brne	.-38     	; 0x6378 <cmdlineProcessInputString+0x54>
		{
			// user-entered command matched a command in the list (database)
			// run the corresponding function
			printf(" cmd %s found\r\n",CmdlineCommandList[cmdIndex]);
    639e:	00 d0       	rcall	.+0      	; 0x63a0 <cmdlineProcessInputString+0x7c>
    63a0:	00 d0       	rcall	.+0      	; 0x63a2 <cmdlineProcessInputString+0x7e>
    63a2:	80 ee       	ldi	r24, 0xE0	; 224
    63a4:	95 e0       	ldi	r25, 0x05	; 5
    63a6:	ed b7       	in	r30, 0x3d	; 61
    63a8:	fe b7       	in	r31, 0x3e	; 62
    63aa:	92 83       	std	Z+2, r25	; 0x02
    63ac:	81 83       	std	Z+1, r24	; 0x01
    63ae:	f4 82       	std	Z+4, r15	; 0x04
    63b0:	e3 82       	std	Z+3, r14	; 0x03
    63b2:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
			CmdlineExecFunction = CmdlineFunctionList[cmdIndex];
    63b6:	e0 2f       	mov	r30, r16
    63b8:	f0 e0       	ldi	r31, 0x00	; 0
    63ba:	ee 0f       	add	r30, r30
    63bc:	ff 1f       	adc	r31, r31
    63be:	e4 5a       	subi	r30, 0xA4	; 164
    63c0:	f8 4f       	sbci	r31, 0xF8	; 248
    63c2:	80 81       	ld	r24, Z
    63c4:	91 81       	ldd	r25, Z+1	; 0x01
    63c6:	90 93 8d 0c 	sts	0x0C8D, r25
    63ca:	80 93 8c 0c 	sts	0x0C8C, r24
    63ce:	0f 90       	pop	r0
    63d0:	0f 90       	pop	r0
    63d2:	0f 90       	pop	r0
    63d4:	0f 90       	pop	r0
	// if we did not get a match
	// output an error message
	cmdlinePrintError();
	// output a new prompt
	cmdlinePrintPrompt();
}
    63d6:	df 91       	pop	r29
    63d8:	cf 91       	pop	r28
    63da:	1f 91       	pop	r17
    63dc:	0f 91       	pop	r16
    63de:	ff 90       	pop	r15
    63e0:	ef 90       	pop	r14
    63e2:	df 90       	pop	r13
    63e4:	08 95       	ret
			// and we're done
			return;
		}
	}

	printf("cmd not found\r\n");
    63e6:	80 ef       	ldi	r24, 0xF0	; 240
    63e8:	95 e0       	ldi	r25, 0x05	; 5
    63ea:	0e 94 7c 36 	call	0x6cf8	; 0x6cf8 <puts>
	// if we did not get a match
	// output an error message
	cmdlinePrintError();
    63ee:	0e 94 3b 30 	call	0x6076	; 0x6076 <cmdlinePrintError>

void cmdlinePrintPrompt(void)
{
	// print a new command prompt
	uint8_t* ptr = CmdlinePrompt;
	while(pgm_read_byte(ptr)) uart_putc( pgm_read_byte(ptr++) );
    63f2:	2b e7       	ldi	r18, 0x7B	; 123
    63f4:	37 e0       	ldi	r19, 0x07	; 7
    63f6:	f9 01       	movw	r30, r18
    63f8:	84 91       	lpm	r24, Z+
    63fa:	88 23       	and	r24, r24
    63fc:	61 f3       	breq	.-40     	; 0x63d6 <cmdlineProcessInputString+0xb2>
    63fe:	e9 01       	movw	r28, r18
    6400:	21 96       	adiw	r28, 0x01	; 1
    6402:	f9 01       	movw	r30, r18
    6404:	84 91       	lpm	r24, Z+
    6406:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
    640a:	9e 01       	movw	r18, r28
    640c:	fe 01       	movw	r30, r28
    640e:	84 91       	lpm	r24, Z+
    6410:	88 23       	and	r24, r24
    6412:	b1 f7       	brne	.-20     	; 0x6400 <cmdlineProcessInputString+0xdc>
	// if we did not get a match
	// output an error message
	cmdlinePrintError();
	// output a new prompt
	cmdlinePrintPrompt();
}
    6414:	df 91       	pop	r29
    6416:	cf 91       	pop	r28
    6418:	1f 91       	pop	r17
    641a:	0f 91       	pop	r16
    641c:	ff 90       	pop	r15
    641e:	ef 90       	pop	r14
    6420:	df 90       	pop	r13
    6422:	08 95       	ret

void cmdlinePrintPrompt(void)
{
	// print a new command prompt
	uint8_t* ptr = CmdlinePrompt;
	while(pgm_read_byte(ptr)) uart_putc( pgm_read_byte(ptr++) );
    6424:	2b e7       	ldi	r18, 0x7B	; 123
    6426:	37 e0       	ldi	r19, 0x07	; 7
    6428:	f9 01       	movw	r30, r18
    642a:	84 91       	lpm	r24, Z+
    642c:	88 23       	and	r24, r24
    642e:	99 f2       	breq	.-90     	; 0x63d6 <cmdlineProcessInputString+0xb2>
    6430:	e9 01       	movw	r28, r18
    6432:	21 96       	adiw	r28, 0x01	; 1
    6434:	f9 01       	movw	r30, r18
    6436:	84 91       	lpm	r24, Z+
    6438:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <uart_putc>
    643c:	9e 01       	movw	r18, r28
    643e:	fe 01       	movw	r30, r28
    6440:	84 91       	lpm	r24, Z+
    6442:	88 23       	and	r24, r24
    6444:	b1 f7       	brne	.-20     	; 0x6432 <cmdlineProcessInputString+0x10e>
	// if we did not get a match
	// output an error message
	cmdlinePrintError();
	// output a new prompt
	cmdlinePrintPrompt();
}
    6446:	df 91       	pop	r29
    6448:	cf 91       	pop	r28
    644a:	1f 91       	pop	r17
    644c:	0f 91       	pop	r16
    644e:	ff 90       	pop	r15
    6450:	ef 90       	pop	r14
    6452:	df 90       	pop	r13
    6454:	08 95       	ret

00006456 <cmdlineInputFunc>:

}


void cmdlineInputFunc(unsigned char c)
{
    6456:	98 2f       	mov	r25, r24
	if( (c >= 0x20) && (c < 0x7F) )
    6458:	80 52       	subi	r24, 0x20	; 32
    645a:	8f 35       	cpi	r24, 0x5F	; 95
    645c:	38 f4       	brcc	.+14     	; 0x646c <cmdlineInputFunc+0x16>
	{
		// character is printable
		// is this a simple append
		if(CmdlineBufferEditPos == CmdlineBufferLength)
    645e:	20 91 01 07 	lds	r18, 0x0701
    6462:	80 91 00 07 	lds	r24, 0x0700
    6466:	28 17       	cp	r18, r24
    6468:	c9 f0       	breq	.+50     	; 0x649c <cmdlineInputFunc+0x46>
    646a:	08 95       	ret
			// update buffer length
			CmdlineBufferLength++;
		}
	}
	// handle special characters
	else if(c == ASCII_CR)
    646c:	9d 30       	cpi	r25, 0x0D	; 13
    646e:	e9 f7       	brne	.-6      	; 0x646a <cmdlineInputFunc+0x14>
	{
		// user pressed [ENTER]

		// add null termination to command
		CmdlineBuffer[CmdlineBufferLength++] = 0;
    6470:	80 91 00 07 	lds	r24, 0x0700
    6474:	e8 2f       	mov	r30, r24
    6476:	f0 e0       	ldi	r31, 0x00	; 0
    6478:	e1 57       	subi	r30, 0x71	; 113
    647a:	f3 4f       	sbci	r31, 0xF3	; 243
    647c:	10 82       	st	Z, r1
    647e:	8f 5f       	subi	r24, 0xFF	; 255
    6480:	80 93 00 07 	sts	0x0700, r24
		CmdlineBufferEditPos++;
    6484:	80 91 01 07 	lds	r24, 0x0701
    6488:	8f 5f       	subi	r24, 0xFF	; 255
    648a:	80 93 01 07 	sts	0x0701, r24
		// command is complete, process it
		cmdlineProcessInputString();
    648e:	0e 94 92 31 	call	0x6324	; 0x6324 <cmdlineProcessInputString>
		// reset buffer
		CmdlineBufferLength = 0;
    6492:	10 92 00 07 	sts	0x0700, r1
		CmdlineBufferEditPos = 0;
    6496:	10 92 01 07 	sts	0x0701, r1
    649a:	08 95       	ret
		// character is printable
		// is this a simple append
		if(CmdlineBufferEditPos == CmdlineBufferLength)
		{
			// add it to the command line buffer
			CmdlineBuffer[CmdlineBufferEditPos++] = c;
    649c:	e2 2f       	mov	r30, r18
    649e:	f0 e0       	ldi	r31, 0x00	; 0
    64a0:	e1 57       	subi	r30, 0x71	; 113
    64a2:	f3 4f       	sbci	r31, 0xF3	; 243
    64a4:	90 83       	st	Z, r25
    64a6:	82 2f       	mov	r24, r18
    64a8:	8f 5f       	subi	r24, 0xFF	; 255
    64aa:	80 93 01 07 	sts	0x0701, r24
			// update buffer length
			CmdlineBufferLength++;
    64ae:	80 93 00 07 	sts	0x0700, r24
    64b2:	08 95       	ret

000064b4 <GetTM100SensorInfo>:

 sensor_add(&tm100sr,&tm100sd);
}

uint8_t * GetTM100SensorInfo(uint8_t pos)
{
    64b4:	95 e0       	ldi	r25, 0x05	; 5
    64b6:	89 9f       	mul	r24, r25
    64b8:	90 01       	movw	r18, r0
    64ba:	11 24       	eor	r1, r1
    64bc:	2c 55       	subi	r18, 0x5C	; 92
    64be:	33 4f       	sbci	r19, 0xF3	; 243
	return (uint8_t * )&tm100_sensor[pos];
}
    64c0:	c9 01       	movw	r24, r18
    64c2:	08 95       	ret

000064c4 <tm100_update_sensor_reading>:
tm100_update_sensor_reading(
	IPMI_WS *req_ws,
	unsigned char interface,
	unsigned char i2c_addr,
	unsigned char *sensor_data )
{
    64c4:	fc 01       	movw	r30, r24

	req_ws->outgoing_protocol = IPMI_CH_PROTOCOL_IPMB;
    64c6:	81 e0       	ldi	r24, 0x01	; 1
    64c8:	83 8b       	std	Z+19, r24	; 0x13
	req_ws->incoming_protocol = IPMI_CH_PROTOCOL_IPMB;
    64ca:	82 8b       	std	Z+18, r24	; 0x12
	req_ws->outgoing_medium = IPMI_CH_MEDIUM_IPMB;
    64cc:	85 8b       	std	Z+21, r24	; 0x15
	req_ws->outgoing_channel = IPMI_CH_NUM_PRIMARY_IPMB;
    64ce:	11 8a       	std	Z+17, r1	; 0x11
	req_ws->addr_out = i2c_addr;
    64d0:	47 87       	std	Z+15, r20	; 0x0f
	req_ws->interface = interface;
    64d2:	66 8b       	std	Z+22, r22	; 0x16
	req_ws->ipmi_completion_function = tm100_update_sensor_completion_function;
    64d4:	8a e1       	ldi	r24, 0x1A	; 26
    64d6:	93 e3       	ldi	r25, 0x33	; 51
    64d8:	94 a3       	std	Z+36, r25	; 0x24
    64da:	83 a3       	std	Z+35, r24	; 0x23
	req_ws->len_rcv = 2;	/* amount of data we want to read */
    64dc:	82 e0       	ldi	r24, 0x02	; 2
    64de:	90 e0       	ldi	r25, 0x00	; 0
    64e0:	93 83       	std	Z+3, r25	; 0x03
    64e2:	82 83       	std	Z+2, r24	; 0x02

	/* dispatch the request */
	ws_set_state( req_ws, WS_ACTIVE_MASTER_READ );
    64e4:	cf 01       	movw	r24, r30
    64e6:	68 e0       	ldi	r22, 0x08	; 8
    64e8:	70 e0       	ldi	r23, 0x00	; 0
    64ea:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>

	return( 0 );
}
    64ee:	80 e0       	ldi	r24, 0x00	; 0
    64f0:	90 e0       	ldi	r25, 0x00	; 0
    64f2:	08 95       	ret

000064f4 <tm100_update_sensor>:
Byte 1 is the most significant byte, followed by byte 2, the least significant
byte. Following power-up or reset, the Temperature Register will read 0C until
the first conversion is complete.
*/
void tm100_update_sensor( unsigned char *arg )
{
    64f4:	0f 93       	push	r16
    64f6:	1f 93       	push	r17
    64f8:	cf 93       	push	r28
    64fa:	df 93       	push	r29
    64fc:	18 2f       	mov	r17, r24
    64fe:	09 2f       	mov	r16, r25
	IPMI_WS *req_ws;
	TM100_SENSOR_INFO *t100_sensor_info = ( TM100_SENSOR_INFO * )arg;

	if( !( req_ws = ws_alloc() ) ) {
    6500:	0e 94 e7 2d 	call	0x5bce	; 0x5bce <ws_alloc>
    6504:	ec 01       	movw	r28, r24
    6506:	00 97       	sbiw	r24, 0x00	; 0
    6508:	d9 f0       	breq	.+54     	; 0x6540 <tm100_update_sensor+0x4c>
the first conversion is complete.
*/
void tm100_update_sensor( unsigned char *arg )
{
	IPMI_WS *req_ws;
	TM100_SENSOR_INFO *t100_sensor_info = ( TM100_SENSOR_INFO * )arg;
    650a:	e1 2f       	mov	r30, r17
    650c:	f0 2f       	mov	r31, r16

	if( !( req_ws = ws_alloc() ) ) {
		return;
	}

	req_ws->incoming_protocol = IPMI_CH_PROTOCOL_IPMB;
    650e:	81 e0       	ldi	r24, 0x01	; 1
    6510:	8a 8b       	std	Y+18, r24	; 0x12
	req_ws->incoming_medium = IPMI_CH_MEDIUM_IPMB;
    6512:	8c 8b       	std	Y+20, r24	; 0x14
	req_ws->ipmi_completion_function = tm100_update_sensor_completion_function;
    6514:	8a e1       	ldi	r24, 0x1A	; 26
    6516:	93 e3       	ldi	r25, 0x33	; 51
    6518:	9c a3       	std	Y+36, r25	; 0x24
    651a:	8b a3       	std	Y+35, r24	; 0x23
	req_ws->addr_out = t100_sensor_info->i2c_addr;
    651c:	84 81       	ldd	r24, Z+4	; 0x04
    651e:	8f 87       	std	Y+15, r24	; 0x0f
	req_ws->interface = t100_sensor_info->interface;
    6520:	83 81       	ldd	r24, Z+3	; 0x03
    6522:	8e 8b       	std	Y+22, r24	; 0x16
	req_ws->len_rcv = 2;
    6524:	82 e0       	ldi	r24, 0x02	; 2
    6526:	90 e0       	ldi	r25, 0x00	; 0
    6528:	9b 83       	std	Y+3, r25	; 0x03
    652a:	8a 83       	std	Y+2, r24	; 0x02
	req_ws->I2C_BUS=getBus(I2C_TEMP);
    652c:	80 e0       	ldi	r24, 0x00	; 0
    652e:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
    6532:	98 8f       	std	Y+24, r25	; 0x18
    6534:	8f 8b       	std	Y+23, r24	; 0x17

	ws_set_state( req_ws, WS_ACTIVE_MASTER_READ );
    6536:	ce 01       	movw	r24, r28
    6538:	68 e0       	ldi	r22, 0x08	; 8
    653a:	70 e0       	ldi	r23, 0x00	; 0
    653c:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>
}
    6540:	df 91       	pop	r29
    6542:	cf 91       	pop	r28
    6544:	1f 91       	pop	r17
    6546:	0f 91       	pop	r16
    6548:	08 95       	ret

0000654a <tm100_init_sensor_record>:
void
tm100_init_sensor_record( void )
{
// add initialization to the sensor full record

 sensor_add(&tm100sr,&tm100sd);
    654a:	8e ea       	ldi	r24, 0xAE	; 174
    654c:	9c e0       	ldi	r25, 0x0C	; 12
    654e:	6e e9       	ldi	r22, 0x9E	; 158
    6550:	7c e0       	ldi	r23, 0x0C	; 12
    6552:	0e 94 00 34 	call	0x6800	; 0x6800 <sensor_add>
}
    6556:	08 95       	ret

00006558 <tm100_init>:


uint16_t
tm100_init(uint8_t interface,
	uint8_t i2c_addr )
{
    6558:	0f 93       	push	r16
    655a:	1f 93       	push	r17
    655c:	cf 93       	push	r28
    655e:	df 93       	push	r29
    6560:	08 2f       	mov	r16, r24
    6562:	16 2f       	mov	r17, r22
	printf("init temperature sensors\n\r");
    6564:	00 d0       	rcall	.+0      	; 0x6566 <tm100_init+0xe>
    6566:	8f ef       	ldi	r24, 0xFF	; 255
    6568:	95 e0       	ldi	r25, 0x05	; 5
    656a:	ed b7       	in	r30, 0x3d	; 61
    656c:	fe b7       	in	r31, 0x3e	; 62
    656e:	92 83       	std	Z+2, r25	; 0x02
    6570:	81 83       	std	Z+1, r24	; 0x01
    6572:	0e 94 67 36 	call	0x6cce	; 0x6cce <printf>
	POINTER_REGISTER *preg;
	CONFIGURATION_REGISTER *creg;

	if( tm100_sensor_count >= MAX_TM100_SENSOR_COUNT )
    6576:	0f 90       	pop	r0
    6578:	0f 90       	pop	r0
    657a:	80 91 6b 07 	lds	r24, 0x076B
    657e:	82 30       	cpi	r24, 0x02	; 2
    6580:	40 f0       	brcs	.+16     	; 0x6592 <tm100_init+0x3a>
	IPMI_WS *req_ws;

	//tm100_init_sensor_record();

	if( !( req_ws = ws_alloc() ) ) {
		printfr(PSTR("tm100_init no available ws\n\r"));
    6582:	2f ef       	ldi	r18, 0xFF	; 255
    6584:	3f ef       	ldi	r19, 0xFF	; 255
	req_ws->I2C_BUS=getBus(I2C_TEMP);

	ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );

	return( tm100_sensor_count - 1 );
}
    6586:	c9 01       	movw	r24, r18
    6588:	df 91       	pop	r29
    658a:	cf 91       	pop	r28
    658c:	1f 91       	pop	r17
    658e:	0f 91       	pop	r16
    6590:	08 95       	ret

	IPMI_WS *req_ws;

	//tm100_init_sensor_record();

	if( !( req_ws = ws_alloc() ) ) {
    6592:	0e 94 e7 2d 	call	0x5bce	; 0x5bce <ws_alloc>
    6596:	ec 01       	movw	r28, r24
    6598:	00 97       	sbiw	r24, 0x00	; 0
    659a:	09 f4       	brne	.+2      	; 0x659e <tm100_init+0x46>
    659c:	46 c0       	rjmp	.+140    	; 0x662a <tm100_init+0xd2>
		return( -1 );
	}


	// keep track of initialized sensors
	tm100_sensor[tm100_sensor_count].interface = interface;
    659e:	20 91 6b 07 	lds	r18, 0x076B
    65a2:	82 2f       	mov	r24, r18
    65a4:	90 e0       	ldi	r25, 0x00	; 0
    65a6:	fc 01       	movw	r30, r24
    65a8:	ee 0f       	add	r30, r30
    65aa:	ff 1f       	adc	r31, r31
    65ac:	ee 0f       	add	r30, r30
    65ae:	ff 1f       	adc	r31, r31
    65b0:	e8 0f       	add	r30, r24
    65b2:	f9 1f       	adc	r31, r25
    65b4:	ec 55       	subi	r30, 0x5C	; 92
    65b6:	f3 4f       	sbci	r31, 0xF3	; 243
    65b8:	03 83       	std	Z+3, r16	; 0x03
	tm100_sensor[tm100_sensor_count].i2c_addr = i2c_addr;
    65ba:	14 83       	std	Z+4, r17	; 0x04
	tm100_sensor[tm100_sensor_count].sensor_id = tm100_sensor_count;
    65bc:	20 83       	st	Z, r18

	tm100_sensor_count++;
    65be:	2f 5f       	subi	r18, 0xFF	; 255
    65c0:	20 93 6b 07 	sts	0x076B, r18
	// we're going to do a write of two byes, first byte is the pointer reg,
	// the second the config register
	req_ws->pkt_out[0]=i2c_addr;
    65c4:	cc 5a       	subi	r28, 0xAC	; 172
    65c6:	df 4f       	sbci	r29, 0xFF	; 255
    65c8:	18 83       	st	Y, r17
    65ca:	c4 55       	subi	r28, 0x54	; 84
    65cc:	d0 40       	sbci	r29, 0x00	; 0
	preg = ( POINTER_REGISTER * )&( req_ws->pkt_out[1] );
	preg->register_select = REGSEL_CONFIG;
    65ce:	fe 01       	movw	r30, r28
    65d0:	eb 5a       	subi	r30, 0xAB	; 171
    65d2:	ff 4f       	sbci	r31, 0xFF	; 255
    65d4:	80 81       	ld	r24, Z
    65d6:	8c 7f       	andi	r24, 0xFC	; 252
    65d8:	81 60       	ori	r24, 0x01	; 1
    65da:	80 83       	st	Z, r24

	creg = ( CONFIGURATION_REGISTER * )&( req_ws->pkt_out[2] );
    65dc:	ca 5a       	subi	r28, 0xAA	; 170
    65de:	df 4f       	sbci	r29, 0xFF	; 255
	creg->shutdown_mode = 0;	// disable shutdown
	creg->thermostat_mode = 0;	// use comparator mode
	creg->polarity = 0;		// ALERT active low
	creg->fault_queue = 1;		// 2 consecutive faults
	creg->conv_resolution = 3;	// 12 bits
	creg->one_shot = 0;
    65e0:	88 e6       	ldi	r24, 0x68	; 104
    65e2:	88 83       	st	Y, r24
    65e4:	c6 55       	subi	r28, 0x56	; 86
    65e6:	d0 40       	sbci	r29, 0x00	; 0

	req_ws->outgoing_protocol = IPMI_CH_PROTOCOL_IPMB;
    65e8:	81 e0       	ldi	r24, 0x01	; 1
    65ea:	8b 8b       	std	Y+19, r24	; 0x13
	req_ws->outgoing_medium = IPMI_CH_MEDIUM_IPMB;
    65ec:	8d 8b       	std	Y+21, r24	; 0x15
	req_ws->ipmi_completion_function =tm100_init_completion_function;
    65ee:	85 e9       	ldi	r24, 0x95	; 149
    65f0:	93 e3       	ldi	r25, 0x33	; 51
    65f2:	9c a3       	std	Y+36, r25	; 0x24
    65f4:	8b a3       	std	Y+35, r24	; 0x23
	req_ws->addr_out = i2c_addr;
    65f6:	1f 87       	std	Y+15, r17	; 0x0f
	req_ws->interface = interface;
    65f8:	0e 8b       	std	Y+22, r16	; 0x16
	req_ws->len_out = 2;
    65fa:	82 e0       	ldi	r24, 0x02	; 2
    65fc:	8d 83       	std	Y+5, r24	; 0x05
	req_ws->I2C_BUS=getBus(I2C_TEMP);
    65fe:	80 e0       	ldi	r24, 0x00	; 0
    6600:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
    6604:	98 8f       	std	Y+24, r25	; 0x18
    6606:	8f 8b       	std	Y+23, r24	; 0x17

	ws_set_state( req_ws, WS_ACTIVE_MASTER_WRITE );
    6608:	ce 01       	movw	r24, r28
    660a:	65 e0       	ldi	r22, 0x05	; 5
    660c:	70 e0       	ldi	r23, 0x00	; 0
    660e:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>

	return( tm100_sensor_count - 1 );
    6612:	80 91 6b 07 	lds	r24, 0x076B
    6616:	28 2f       	mov	r18, r24
    6618:	30 e0       	ldi	r19, 0x00	; 0
    661a:	21 50       	subi	r18, 0x01	; 1
    661c:	30 40       	sbci	r19, 0x00	; 0
}
    661e:	c9 01       	movw	r24, r18
    6620:	df 91       	pop	r29
    6622:	cf 91       	pop	r28
    6624:	1f 91       	pop	r17
    6626:	0f 91       	pop	r16
    6628:	08 95       	ret
	IPMI_WS *req_ws;

	//tm100_init_sensor_record();

	if( !( req_ws = ws_alloc() ) ) {
		printfr(PSTR("tm100_init no available ws\n\r"));
    662a:	80 eb       	ldi	r24, 0xB0	; 176
    662c:	98 e0       	ldi	r25, 0x08	; 8
    662e:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>
    6632:	a7 cf       	rjmp	.-178    	; 0x6582 <tm100_init+0x2a>

00006634 <tm100_update_sensor_completion_function>:

	return( 0 );
}

void tm100_update_sensor_completion_function( IPMI_WS *ws, int status )
{
    6634:	ef 92       	push	r14
    6636:	ff 92       	push	r15
    6638:	0f 93       	push	r16
    663a:	1f 93       	push	r17
    663c:	cf 93       	push	r28
    663e:	df 93       	push	r29
    6640:	ec 01       	movw	r28, r24
    6642:	7b 01       	movw	r14, r22
	unsigned char sensor_id;

	printfr(PSTR("tm100_update_sensor_completion_function\n\r"));
    6644:	86 e8       	ldi	r24, 0x86	; 134
    6646:	98 e0       	ldi	r25, 0x08	; 8
    6648:	0e 94 dd 09 	call	0x13ba	; 0x13ba <printfr>

	// find sensor id
	for( sensor_id = 0; sensor_id <tm100_sensor_count; sensor_id++ )
    664c:	70 91 6b 07 	lds	r23, 0x076B
    6650:	77 23       	and	r23, r23
    6652:	09 f4       	brne	.+2      	; 0x6656 <tm100_update_sensor_completion_function+0x22>
    6654:	65 c0       	rjmp	.+202    	; 0x6720 <tm100_update_sensor_completion_function+0xec>
    6656:	6e 89       	ldd	r22, Y+22	; 0x16
    6658:	a7 ea       	ldi	r26, 0xA7	; 167
    665a:	bc e0       	ldi	r27, 0x0C	; 12
    665c:	20 e0       	ldi	r18, 0x00	; 0
    665e:	30 e0       	ldi	r19, 0x00	; 0
    6660:	07 c0       	rjmp	.+14     	; 0x6670 <tm100_update_sensor_completion_function+0x3c>
	{
		if( ( tm100_sensor[sensor_id].interface == ws->interface ) &&
    6662:	ef 5f       	subi	r30, 0xFF	; 255
    6664:	2f 5f       	subi	r18, 0xFF	; 255
    6666:	3f 4f       	sbci	r19, 0xFF	; 255
    6668:	15 96       	adiw	r26, 0x05	; 5
	unsigned char sensor_id;

	printfr(PSTR("tm100_update_sensor_completion_function\n\r"));

	// find sensor id
	for( sensor_id = 0; sensor_id <tm100_sensor_count; sensor_id++ )
    666a:	27 17       	cp	r18, r23
    666c:	08 f0       	brcs	.+2      	; 0x6670 <tm100_update_sensor_completion_function+0x3c>
    666e:	49 c0       	rjmp	.+146    	; 0x6702 <tm100_update_sensor_completion_function+0xce>
    6670:	e2 2f       	mov	r30, r18
    6672:	a9 01       	movw	r20, r18
	{
		if( ( tm100_sensor[sensor_id].interface == ws->interface ) &&
    6674:	8c 91       	ld	r24, X
    6676:	68 17       	cp	r22, r24
    6678:	a1 f7       	brne	.-24     	; 0x6662 <tm100_update_sensor_completion_function+0x2e>
    667a:	11 96       	adiw	r26, 0x01	; 1
    667c:	9c 91       	ld	r25, X
    667e:	11 97       	sbiw	r26, 0x01	; 1
    6680:	8f 85       	ldd	r24, Y+15	; 0x0f
    6682:	98 17       	cp	r25, r24
    6684:	71 f7       	brne	.-36     	; 0x6662 <tm100_update_sensor_completion_function+0x2e>
	unsigned char sensor_id;

	printfr(PSTR("tm100_update_sensor_completion_function\n\r"));

	// find sensor id
	for( sensor_id = 0; sensor_id <tm100_sensor_count; sensor_id++ )
    6686:	85 e0       	ldi	r24, 0x05	; 5
    6688:	e8 9f       	mul	r30, r24
    668a:	80 01       	movw	r16, r0
    668c:	11 24       	eor	r1, r1
		    ( tm100_sensor[sensor_id].i2c_addr == ws->addr_out ) ) {
			break;
	    	}
	}

	switch ( status ) {
    668e:	ef 28       	or	r14, r15
    6690:	d9 f5       	brne	.+118    	; 0x6708 <tm100_update_sensor_completion_function+0xd4>
		case XPORT_REQ_NOERR:
			tm100_sensor[sensor_id].reading_hi = ws->pkt_in[0];
    6692:	fa 01       	movw	r30, r20
    6694:	ee 0f       	add	r30, r30
    6696:	ff 1f       	adc	r31, r31
    6698:	ee 0f       	add	r30, r30
    669a:	ff 1f       	adc	r31, r31
    669c:	e4 0f       	add	r30, r20
    669e:	f5 1f       	adc	r31, r21
    66a0:	ec 55       	subi	r30, 0x5C	; 92
    66a2:	f3 4f       	sbci	r31, 0xF3	; 243
    66a4:	8c a9       	ldd	r24, Y+52	; 0x34
    66a6:	81 83       	std	Z+1, r24	; 0x01
			tm100_sensor[sensor_id].reading_lo = ws->pkt_in[1];
    66a8:	8d a9       	ldd	r24, Y+53	; 0x35
    66aa:	82 83       	std	Z+2, r24	; 0x02
		default:
			tm100_sensor[sensor_id].reading_hi = 0;
			tm100_sensor[sensor_id].reading_lo = 0;
			break;
	}
	ws_free( ws );
    66ac:	ce 01       	movw	r24, r28
    66ae:	0e 94 6e 2e 	call	0x5cdc	; 0x5cdc <ws_free>
void tm100_update_sensor( unsigned char *arg )
{
	IPMI_WS *req_ws;
	TM100_SENSOR_INFO *t100_sensor_info = ( TM100_SENSOR_INFO * )arg;

	if( !( req_ws = ws_alloc() ) ) {
    66b2:	0e 94 e7 2d 	call	0x5bce	; 0x5bce <ws_alloc>
    66b6:	ec 01       	movw	r28, r24
    66b8:	00 97       	sbiw	r24, 0x00	; 0
    66ba:	e1 f0       	breq	.+56     	; 0x66f4 <tm100_update_sensor_completion_function+0xc0>
the first conversion is complete.
*/
void tm100_update_sensor( unsigned char *arg )
{
	IPMI_WS *req_ws;
	TM100_SENSOR_INFO *t100_sensor_info = ( TM100_SENSOR_INFO * )arg;
    66bc:	f8 01       	movw	r30, r16
    66be:	ec 55       	subi	r30, 0x5C	; 92
    66c0:	f3 4f       	sbci	r31, 0xF3	; 243

	if( !( req_ws = ws_alloc() ) ) {
		return;
	}

	req_ws->incoming_protocol = IPMI_CH_PROTOCOL_IPMB;
    66c2:	81 e0       	ldi	r24, 0x01	; 1
    66c4:	8a 8b       	std	Y+18, r24	; 0x12
	req_ws->incoming_medium = IPMI_CH_MEDIUM_IPMB;
    66c6:	8c 8b       	std	Y+20, r24	; 0x14
	req_ws->ipmi_completion_function = tm100_update_sensor_completion_function;
    66c8:	8a e1       	ldi	r24, 0x1A	; 26
    66ca:	93 e3       	ldi	r25, 0x33	; 51
    66cc:	9c a3       	std	Y+36, r25	; 0x24
    66ce:	8b a3       	std	Y+35, r24	; 0x23
	req_ws->addr_out = t100_sensor_info->i2c_addr;
    66d0:	84 81       	ldd	r24, Z+4	; 0x04
    66d2:	8f 87       	std	Y+15, r24	; 0x0f
	req_ws->interface = t100_sensor_info->interface;
    66d4:	83 81       	ldd	r24, Z+3	; 0x03
    66d6:	8e 8b       	std	Y+22, r24	; 0x16
	req_ws->len_rcv = 2;
    66d8:	82 e0       	ldi	r24, 0x02	; 2
    66da:	90 e0       	ldi	r25, 0x00	; 0
    66dc:	9b 83       	std	Y+3, r25	; 0x03
    66de:	8a 83       	std	Y+2, r24	; 0x02
	req_ws->I2C_BUS=getBus(I2C_TEMP);
    66e0:	80 e0       	ldi	r24, 0x00	; 0
    66e2:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
    66e6:	98 8f       	std	Y+24, r25	; 0x18
    66e8:	8f 8b       	std	Y+23, r24	; 0x17

	ws_set_state( req_ws, WS_ACTIVE_MASTER_READ );
    66ea:	ce 01       	movw	r24, r28
    66ec:	68 e0       	ldi	r22, 0x08	; 8
    66ee:	70 e0       	ldi	r23, 0x00	; 0
    66f0:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>
	}
	ws_free( ws );

	tm100_update_sensor((unsigned char *)&tm100_sensor[sensor_id]);

}
    66f4:	df 91       	pop	r29
    66f6:	cf 91       	pop	r28
    66f8:	1f 91       	pop	r17
    66fa:	0f 91       	pop	r16
    66fc:	ff 90       	pop	r15
    66fe:	ef 90       	pop	r14
    6700:	08 95       	ret
	unsigned char sensor_id;

	printfr(PSTR("tm100_update_sensor_completion_function\n\r"));

	// find sensor id
	for( sensor_id = 0; sensor_id <tm100_sensor_count; sensor_id++ )
    6702:	4e 2f       	mov	r20, r30
    6704:	50 e0       	ldi	r21, 0x00	; 0
    6706:	bf cf       	rjmp	.-130    	; 0x6686 <tm100_update_sensor_completion_function+0x52>
			break;
		case XPORT_REQ_ERR:
		case XPORT_RESP_NOERR:
		case XPORT_RESP_ERR:
		default:
			tm100_sensor[sensor_id].reading_hi = 0;
    6708:	fa 01       	movw	r30, r20
    670a:	ee 0f       	add	r30, r30
    670c:	ff 1f       	adc	r31, r31
    670e:	ee 0f       	add	r30, r30
    6710:	ff 1f       	adc	r31, r31
    6712:	e4 0f       	add	r30, r20
    6714:	f5 1f       	adc	r31, r21
    6716:	ec 55       	subi	r30, 0x5C	; 92
    6718:	f3 4f       	sbci	r31, 0xF3	; 243
    671a:	11 82       	std	Z+1, r1	; 0x01
			tm100_sensor[sensor_id].reading_lo = 0;
    671c:	12 82       	std	Z+2, r1	; 0x02
    671e:	c6 cf       	rjmp	.-116    	; 0x66ac <tm100_update_sensor_completion_function+0x78>
	unsigned char sensor_id;

	printfr(PSTR("tm100_update_sensor_completion_function\n\r"));

	// find sensor id
	for( sensor_id = 0; sensor_id <tm100_sensor_count; sensor_id++ )
    6720:	40 e0       	ldi	r20, 0x00	; 0
    6722:	50 e0       	ldi	r21, 0x00	; 0
    6724:	00 e0       	ldi	r16, 0x00	; 0
    6726:	10 e0       	ldi	r17, 0x00	; 0
    6728:	b2 cf       	rjmp	.-156    	; 0x668e <tm100_update_sensor_completion_function+0x5a>

0000672a <tm100_init_completion_function>:
 * 	- initial config write to tm100
 * 	- write to switch the register selector to the temperature register
 */
void
tm100_init_completion_function( IPMI_WS *ws, int status )
{
    672a:	0f 93       	push	r16
    672c:	1f 93       	push	r17
    672e:	cf 93       	push	r28
    6730:	df 93       	push	r29
    6732:	ec 01       	movw	r28, r24
	POINTER_REGISTER *preg;
	unsigned char sensor_id;

	preg = (POINTER_REGISTER *)&(ws->pkt_out[1]);
    6734:	fc 01       	movw	r30, r24
    6736:	eb 5a       	subi	r30, 0xAB	; 171
    6738:	ff 4f       	sbci	r31, 0xFF	; 255

	if( preg->register_select == REGSEL_CONFIG ) {
    673a:	80 81       	ld	r24, Z
    673c:	28 2f       	mov	r18, r24
    673e:	23 70       	andi	r18, 0x03	; 3
    6740:	21 30       	cpi	r18, 0x01	; 1
    6742:	09 f4       	brne	.+2      	; 0x6746 <tm100_init_completion_function+0x1c>
    6744:	47 c0       	rjmp	.+142    	; 0x67d4 <tm100_init_completion_function+0xaa>
		ws->outgoing_protocol = IPMI_CH_PROTOCOL_IPMB;
		ws->outgoing_medium = IPMI_CH_MEDIUM_IPMB;
		ws->ipmi_completion_function = tm100_init_completion_function;
		ws->len_out = 1;
		ws_set_state( ws, WS_ACTIVE_MASTER_WRITE );
	} else 	if( preg->register_select == REGSEL_TEMP ) {
    6746:	22 23       	and	r18, r18
    6748:	09 f0       	breq	.+2      	; 0x674c <tm100_init_completion_function+0x22>
    674a:	3f c0       	rjmp	.+126    	; 0x67ca <tm100_init_completion_function+0xa0>
		// we completed a write to switch the register
		// selector to the temperature register

		// find sensor id
		for( sensor_id = 0; sensor_id < tm100_sensor_count; sensor_id++ ) {
    674c:	30 91 6b 07 	lds	r19, 0x076B
    6750:	33 23       	and	r19, r19
    6752:	09 f4       	brne	.+2      	; 0x6756 <tm100_init_completion_function+0x2c>
    6754:	52 c0       	rjmp	.+164    	; 0x67fa <tm100_init_completion_function+0xd0>
    6756:	2e 89       	ldd	r18, Y+22	; 0x16
    6758:	a7 ea       	ldi	r26, 0xA7	; 167
    675a:	bc e0       	ldi	r27, 0x0C	; 12
    675c:	e0 e0       	ldi	r30, 0x00	; 0
    675e:	04 c0       	rjmp	.+8      	; 0x6768 <tm100_init_completion_function+0x3e>
    6760:	ef 5f       	subi	r30, 0xFF	; 255
    6762:	15 96       	adiw	r26, 0x05	; 5
    6764:	e3 17       	cp	r30, r19
    6766:	48 f4       	brcc	.+18     	; 0x677a <tm100_init_completion_function+0x50>
			if( ( tm100_sensor[sensor_id].interface == ws->interface ) &&
    6768:	8c 91       	ld	r24, X
    676a:	82 17       	cp	r24, r18
    676c:	c9 f7       	brne	.-14     	; 0x6760 <tm100_init_completion_function+0x36>
    676e:	11 96       	adiw	r26, 0x01	; 1
    6770:	9c 91       	ld	r25, X
    6772:	11 97       	sbiw	r26, 0x01	; 1
    6774:	8f 85       	ldd	r24, Y+15	; 0x0f
    6776:	98 17       	cp	r25, r24
    6778:	99 f7       	brne	.-26     	; 0x6760 <tm100_init_completion_function+0x36>
	} else 	if( preg->register_select == REGSEL_TEMP ) {
		// we completed a write to switch the register
		// selector to the temperature register

		// find sensor id
		for( sensor_id = 0; sensor_id < tm100_sensor_count; sensor_id++ ) {
    677a:	85 e0       	ldi	r24, 0x05	; 5
    677c:	e8 9f       	mul	r30, r24
    677e:	80 01       	movw	r16, r0
    6780:	11 24       	eor	r1, r1
			if( ( tm100_sensor[sensor_id].interface == ws->interface ) &&
			    ( tm100_sensor[sensor_id].i2c_addr == ws->addr_out ) ) {
				break;
			    }
		}
		ws_free( ws );
    6782:	ce 01       	movw	r24, r28
    6784:	0e 94 6e 2e 	call	0x5cdc	; 0x5cdc <ws_free>
void tm100_update_sensor( unsigned char *arg )
{
	IPMI_WS *req_ws;
	TM100_SENSOR_INFO *t100_sensor_info = ( TM100_SENSOR_INFO * )arg;

	if( !( req_ws = ws_alloc() ) ) {
    6788:	0e 94 e7 2d 	call	0x5bce	; 0x5bce <ws_alloc>
    678c:	ec 01       	movw	r28, r24
    678e:	00 97       	sbiw	r24, 0x00	; 0
    6790:	e1 f0       	breq	.+56     	; 0x67ca <tm100_init_completion_function+0xa0>
the first conversion is complete.
*/
void tm100_update_sensor( unsigned char *arg )
{
	IPMI_WS *req_ws;
	TM100_SENSOR_INFO *t100_sensor_info = ( TM100_SENSOR_INFO * )arg;
    6792:	f8 01       	movw	r30, r16
    6794:	ec 55       	subi	r30, 0x5C	; 92
    6796:	f3 4f       	sbci	r31, 0xF3	; 243

	if( !( req_ws = ws_alloc() ) ) {
		return;
	}

	req_ws->incoming_protocol = IPMI_CH_PROTOCOL_IPMB;
    6798:	81 e0       	ldi	r24, 0x01	; 1
    679a:	8a 8b       	std	Y+18, r24	; 0x12
	req_ws->incoming_medium = IPMI_CH_MEDIUM_IPMB;
    679c:	8c 8b       	std	Y+20, r24	; 0x14
	req_ws->ipmi_completion_function = tm100_update_sensor_completion_function;
    679e:	8a e1       	ldi	r24, 0x1A	; 26
    67a0:	93 e3       	ldi	r25, 0x33	; 51
    67a2:	9c a3       	std	Y+36, r25	; 0x24
    67a4:	8b a3       	std	Y+35, r24	; 0x23
	req_ws->addr_out = t100_sensor_info->i2c_addr;
    67a6:	84 81       	ldd	r24, Z+4	; 0x04
    67a8:	8f 87       	std	Y+15, r24	; 0x0f
	req_ws->interface = t100_sensor_info->interface;
    67aa:	83 81       	ldd	r24, Z+3	; 0x03
    67ac:	8e 8b       	std	Y+22, r24	; 0x16
	req_ws->len_rcv = 2;
    67ae:	82 e0       	ldi	r24, 0x02	; 2
    67b0:	90 e0       	ldi	r25, 0x00	; 0
    67b2:	9b 83       	std	Y+3, r25	; 0x03
    67b4:	8a 83       	std	Y+2, r24	; 0x02
	req_ws->I2C_BUS=getBus(I2C_TEMP);
    67b6:	80 e0       	ldi	r24, 0x00	; 0
    67b8:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <getBus>
    67bc:	98 8f       	std	Y+24, r25	; 0x18
    67be:	8f 8b       	std	Y+23, r24	; 0x17

	ws_set_state( req_ws, WS_ACTIVE_MASTER_READ );
    67c0:	ce 01       	movw	r24, r28
    67c2:	68 e0       	ldi	r22, 0x08	; 8
    67c4:	70 e0       	ldi	r23, 0x00	; 0
    67c6:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>
		tm100_update_sensor(&tm100_sensor[sensor_id]);
		// Register a callout to read temp sensors periodically
	//	timer_add_callout_queue( ( void * )&lm75_update_sensor_timer_handle,
	//       		10*HZ, lm75_update_sensor, ( unsigned char * )&lm75_sensor[sensor_id] ); /* 10 sec timeout */
	}
}
    67ca:	df 91       	pop	r29
    67cc:	cf 91       	pop	r28
    67ce:	1f 91       	pop	r17
    67d0:	0f 91       	pop	r16
    67d2:	08 95       	ret
	preg = (POINTER_REGISTER *)&(ws->pkt_out[1]);

	if( preg->register_select == REGSEL_CONFIG ) {
		// if we completed initial config write to tm100,
		// switch the register selector to the temperature register
		preg->register_select = REGSEL_TEMP;
    67d4:	8c 7f       	andi	r24, 0xFC	; 252
    67d6:	80 83       	st	Z, r24
		ws->outgoing_protocol = IPMI_CH_PROTOCOL_IPMB;
    67d8:	2b 8b       	std	Y+19, r18	; 0x13
		ws->outgoing_medium = IPMI_CH_MEDIUM_IPMB;
    67da:	2d 8b       	std	Y+21, r18	; 0x15
		ws->ipmi_completion_function = tm100_init_completion_function;
    67dc:	85 e9       	ldi	r24, 0x95	; 149
    67de:	93 e3       	ldi	r25, 0x33	; 51
    67e0:	9c a3       	std	Y+36, r25	; 0x24
    67e2:	8b a3       	std	Y+35, r24	; 0x23
		ws->len_out = 1;
    67e4:	2d 83       	std	Y+5, r18	; 0x05
		ws_set_state( ws, WS_ACTIVE_MASTER_WRITE );
    67e6:	ce 01       	movw	r24, r28
    67e8:	65 e0       	ldi	r22, 0x05	; 5
    67ea:	70 e0       	ldi	r23, 0x00	; 0
    67ec:	0e 94 17 2e 	call	0x5c2e	; 0x5c2e <ws_set_state>
		tm100_update_sensor(&tm100_sensor[sensor_id]);
		// Register a callout to read temp sensors periodically
	//	timer_add_callout_queue( ( void * )&lm75_update_sensor_timer_handle,
	//       		10*HZ, lm75_update_sensor, ( unsigned char * )&lm75_sensor[sensor_id] ); /* 10 sec timeout */
	}
}
    67f0:	df 91       	pop	r29
    67f2:	cf 91       	pop	r28
    67f4:	1f 91       	pop	r17
    67f6:	0f 91       	pop	r16
    67f8:	08 95       	ret
	} else 	if( preg->register_select == REGSEL_TEMP ) {
		// we completed a write to switch the register
		// selector to the temperature register

		// find sensor id
		for( sensor_id = 0; sensor_id < tm100_sensor_count; sensor_id++ ) {
    67fa:	00 e0       	ldi	r16, 0x00	; 0
    67fc:	10 e0       	ldi	r17, 0x00	; 0
    67fe:	c1 cf       	rjmp	.-126    	; 0x6782 <tm100_init_completion_function+0x58>

00006800 <sensor_add>:
SENSOR_DATA *sensor[MAX_SENSOR_COUNT];

/*======================================================================*/
uint16_t sensor_add( FULL_SENSOR_RECORD *sdr, SENSOR_DATA *sensor_data )
{
    if( current_sensor_count + 1 > MAX_SENSOR_COUNT ) return( -1 );
    6800:	40 91 6c 07 	lds	r20, 0x076C
    6804:	24 2f       	mov	r18, r20
    6806:	30 e0       	ldi	r19, 0x00	; 0
    6808:	22 30       	cpi	r18, 0x02	; 2
    680a:	31 05       	cpc	r19, r1
    680c:	24 f0       	brlt	.+8      	; 0x6816 <sensor_add+0x16>
    680e:	2f ef       	ldi	r18, 0xFF	; 255
    6810:	3f ef       	ldi	r19, 0xFF	; 255
    ((FULL_SENSOR_RECORD *)(sdr_entry_table[current_sensor_count].record_ptr))->sensor_number = current_sensor_count;
    ((FULL_SENSOR_RECORD *)(sdr_entry_table[current_sensor_count].record_ptr))->record_id[0] = current_sensor_count;
    sensor[current_sensor_count] = sensor_data;
    current_sensor_count++;
    return( 0 );
} // sensor_add
    6812:	c9 01       	movw	r24, r18
    6814:	08 95       	ret
/*======================================================================*/
uint16_t sensor_add( FULL_SENSOR_RECORD *sdr, SENSOR_DATA *sensor_data )
{
    if( current_sensor_count + 1 > MAX_SENSOR_COUNT ) return( -1 );

    sdr_entry_table[current_sensor_count].record_ptr = ( uint8_t * )sdr;
    6816:	dc 01       	movw	r26, r24
    6818:	f9 01       	movw	r30, r18
    681a:	ee 0f       	add	r30, r30
    681c:	ff 1f       	adc	r31, r31
    681e:	ee 0f       	add	r30, r30
    6820:	ff 1f       	adc	r31, r31
    6822:	e2 0f       	add	r30, r18
    6824:	f3 1f       	adc	r31, r19
    6826:	e2 51       	subi	r30, 0x12	; 18
    6828:	f3 4f       	sbci	r31, 0xF3	; 243
    682a:	94 83       	std	Z+4, r25	; 0x04
    682c:	83 83       	std	Z+3, r24	; 0x03
    ((FULL_SENSOR_RECORD *)(sdr_entry_table[current_sensor_count].record_ptr))->sensor_number = current_sensor_count;
    682e:	17 96       	adiw	r26, 0x07	; 7
    6830:	4c 93       	st	X, r20
    ((FULL_SENSOR_RECORD *)(sdr_entry_table[current_sensor_count].record_ptr))->record_id[0] = current_sensor_count;
    6832:	03 80       	ldd	r0, Z+3	; 0x03
    6834:	f4 81       	ldd	r31, Z+4	; 0x04
    6836:	e0 2d       	mov	r30, r0
    6838:	40 83       	st	Z, r20
    sensor[current_sensor_count] = sensor_data;
    683a:	80 91 6c 07 	lds	r24, 0x076C
    683e:	e8 2f       	mov	r30, r24
    6840:	f0 e0       	ldi	r31, 0x00	; 0
    6842:	ee 0f       	add	r30, r30
    6844:	ff 1f       	adc	r31, r31
    6846:	e8 50       	subi	r30, 0x08	; 8
    6848:	f3 4f       	sbci	r31, 0xF3	; 243
    684a:	71 83       	std	Z+1, r23	; 0x01
    684c:	60 83       	st	Z, r22
    current_sensor_count++;
    684e:	8f 5f       	subi	r24, 0xFF	; 255
    6850:	80 93 6c 07 	sts	0x076C, r24
    6854:	20 e0       	ldi	r18, 0x00	; 0
    6856:	30 e0       	ldi	r19, 0x00	; 0
    return( 0 );
} // sensor_add
    6858:	c9 01       	movw	r24, r18
    685a:	08 95       	ret

0000685c <adcInit>:
void adcInit(void)
{
	// configure adc port (PORTA) as input

	// so we can receive analog signals
	DDRA &= ~(_BV(PA3)|_BV(PA4)|_BV(PA5)|_BV(PA6)|_BV(PA7));
    685c:	8a b3       	in	r24, 0x1a	; 26
    685e:	87 70       	andi	r24, 0x07	; 7
    6860:	8a bb       	out	0x1a, r24	; 26

	// make sure pull-up resistors are turned off
	PORTA &= ~(_BV(PA3)|_BV(PA4)|_BV(PA5)|_BV(PA6)|_BV(PA7));
    6862:	8b b3       	in	r24, 0x1b	; 27
    6864:	87 70       	andi	r24, 0x07	; 7
    6866:	8b bb       	out	0x1b, r24	; 27


	sbi(ADCSRA, ADEN);				// enable ADC (turn on ADC power)
    6868:	37 9a       	sbi	0x06, 7	; 6
	cbi(ADCSRA, ADFR);				// default to single sample convert mode
    686a:	35 98       	cbi	0x06, 5	; 6
}

// configure adc converter clock division (prescaling)
void adcSetPrescaler(unsigned char prescale)
{
	ADCSRA= (((ADCSRA) & ~ADC_PRESCALE_MASK) | prescale);
    686c:	86 b1       	in	r24, 0x06	; 6
    686e:	88 7f       	andi	r24, 0xF8	; 248
    6870:	86 60       	ori	r24, 0x06	; 6
    6872:	86 b9       	out	0x06, r24	; 6
}

// configure adc converter voltage reference
void adcSetReference(unsigned char ref)
{
	ADMUX= (((ADMUX) & ~ADC_REFERENCE_MASK) | (ref<<6));
    6874:	87 b1       	in	r24, 0x07	; 7
    6876:	8f 73       	andi	r24, 0x3F	; 63
    6878:	80 64       	ori	r24, 0x40	; 64
    687a:	87 b9       	out	0x07, r24	; 7

	sbi(ADCSRA, ADEN);				// enable ADC (turn on ADC power)
	cbi(ADCSRA, ADFR);				// default to single sample convert mode
	adcSetPrescaler(ADC_PRESCALE);	// set default prescaler
	adcSetReference(ADC_REFERENCE_AVCC);	// set default reference
	cbi(ADMUX, ADLAR);				// set to right-adjusted result
    687c:	3d 98       	cbi	0x07, 5	; 7
//	cbi(ADCSRA, ADIE);				// enable ADC interrupts


	//sei();						// turn on interrupts (if not already on)
}
    687e:	08 95       	ret

00006880 <adcOff>:

// turn off adc converter
void adcOff(void)
{
	cbi(ADCSRA, ADIE);				// disable ADC interrupts
    6880:	33 98       	cbi	0x06, 3	; 6
	cbi(ADCSRA, ADEN);				// disable ADC (turn off ADC power)
    6882:	37 98       	cbi	0x06, 7	; 6
}
    6884:	08 95       	ret

00006886 <adcSetPrescaler>:

// configure adc converter clock division (prescaling)
void adcSetPrescaler(unsigned char prescale)
{
	ADCSRA= (((ADCSRA) & ~ADC_PRESCALE_MASK) | prescale);
    6886:	96 b1       	in	r25, 0x06	; 6
    6888:	98 7f       	andi	r25, 0xF8	; 248
    688a:	98 2b       	or	r25, r24
    688c:	96 b9       	out	0x06, r25	; 6
}
    688e:	08 95       	ret

00006890 <adcSetReference>:

// configure adc converter voltage reference
void adcSetReference(unsigned char ref)
{
	ADMUX= (((ADMUX) & ~ADC_REFERENCE_MASK) | (ref<<6));
    6890:	97 b1       	in	r25, 0x07	; 7
    6892:	82 95       	swap	r24
    6894:	88 0f       	add	r24, r24
    6896:	88 0f       	add	r24, r24
    6898:	80 7c       	andi	r24, 0xC0	; 192
    689a:	9f 73       	andi	r25, 0x3F	; 63
    689c:	98 2b       	or	r25, r24
    689e:	97 b9       	out	0x07, r25	; 7
}
    68a0:	08 95       	ret

000068a2 <adcSetChannel>:

// sets the adc input channel
void adcSetChannel(unsigned char ch)
{
	ADMUX=((ADMUX & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
    68a2:	97 b1       	in	r25, 0x07	; 7
    68a4:	8f 70       	andi	r24, 0x0F	; 15
    68a6:	90 7f       	andi	r25, 0xF0	; 240
    68a8:	89 2b       	or	r24, r25
    68aa:	87 b9       	out	0x07, r24	; 7
}
    68ac:	08 95       	ret

000068ae <adcStartConvert>:

// start a conversion on the current adc input channel
void adcStartConvert(void)
{
	sbi(ADCSRA, ADIF);	// clear hardware "conversion complete" flag
    68ae:	34 9a       	sbi	0x06, 4	; 6
	sbi(ADCSRA, ADSC);	// start conversion
    68b0:	36 9a       	sbi	0x06, 6	; 6
}
    68b2:	08 95       	ret

000068b4 <adcIsComplete>:

// return TRUE if conversion is complete
uint8_t adcIsComplete(void)
{
	return bit_is_set(ADCSRA, ADSC);
    68b4:	86 b1       	in	r24, 0x06	; 6
}
    68b6:	80 74       	andi	r24, 0x40	; 64
    68b8:	08 95       	ret

000068ba <adcConvert10bit>:
}

// sets the adc input channel
void adcSetChannel(unsigned char ch)
{
	ADMUX=((ADMUX & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
    68ba:	97 b1       	in	r25, 0x07	; 7
    68bc:	8f 70       	andi	r24, 0x0F	; 15
    68be:	90 7f       	andi	r25, 0xF0	; 240
    68c0:	89 2b       	or	r24, r25
    68c2:	87 b9       	out	0x07, r24	; 7
// starts conversion, waits until conversion is done, and returns result
unsigned short adcConvert10bit(unsigned char ch)
{
	uint8_t adcl,adch;
	adcSetChannel(ch);
	sbi(ADCSRA, ADIF);						// clear hardware "conversion complete" flag
    68c4:	34 9a       	sbi	0x06, 4	; 6
	sbi(ADCSRA, ADSC);						// start conversion
    68c6:	36 9a       	sbi	0x06, 6	; 6

	while( bit_is_set(ADCSRA, ADSC) );		// wait until conversion complete
    68c8:	36 99       	sbic	0x06, 6	; 6
    68ca:	fe cf       	rjmp	.-4      	; 0x68c8 <adcConvert10bit+0xe>

	// CAUTION: MUST READ ADCL BEFORE ADCH!!!
	adcl=ADCL;
    68cc:	24 b1       	in	r18, 0x04	; 4
	adch=ADCH;
    68ce:	45 b1       	in	r20, 0x05	; 5
    68d0:	94 2f       	mov	r25, r20
    68d2:	80 e0       	ldi	r24, 0x00	; 0
    68d4:	30 e0       	ldi	r19, 0x00	; 0
    68d6:	28 2b       	or	r18, r24
    68d8:	39 2b       	or	r19, r25

	return (adcl | (adch<<8));	// read ADC (full 10 bits);
}
    68da:	c9 01       	movw	r24, r18
    68dc:	08 95       	ret

000068de <adcConvert8bit>:
}

// sets the adc input channel
void adcSetChannel(unsigned char ch)
{
	ADMUX=((ADMUX & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
    68de:	97 b1       	in	r25, 0x07	; 7
    68e0:	8f 70       	andi	r24, 0x0F	; 15
    68e2:	90 7f       	andi	r25, 0xF0	; 240
    68e4:	89 2b       	or	r24, r25
    68e6:	87 b9       	out	0x07, r24	; 7
// starts conversion, waits until conversion is done, and returns result
unsigned short adcConvert10bit(unsigned char ch)
{
	uint8_t adcl,adch;
	adcSetChannel(ch);
	sbi(ADCSRA, ADIF);						// clear hardware "conversion complete" flag
    68e8:	34 9a       	sbi	0x06, 4	; 6
	sbi(ADCSRA, ADSC);						// start conversion
    68ea:	36 9a       	sbi	0x06, 6	; 6

	while( bit_is_set(ADCSRA, ADSC) );		// wait until conversion complete
    68ec:	36 99       	sbic	0x06, 6	; 6
    68ee:	fe cf       	rjmp	.-4      	; 0x68ec <adcConvert8bit+0xe>

	// CAUTION: MUST READ ADCL BEFORE ADCH!!!
	adcl=ADCL;
    68f0:	24 b1       	in	r18, 0x04	; 4
	adch=ADCH;
    68f2:	45 b1       	in	r20, 0x05	; 5
    68f4:	94 2f       	mov	r25, r20
    68f6:	80 e0       	ldi	r24, 0x00	; 0
    68f8:	30 e0       	ldi	r19, 0x00	; 0
    68fa:	82 2b       	or	r24, r18
    68fc:	93 2b       	or	r25, r19
    68fe:	96 95       	lsr	r25
    6900:	87 95       	ror	r24
    6902:	96 95       	lsr	r25
    6904:	87 95       	ror	r24
// starts conversion, waits until conversion is done, and returns result
unsigned char adcConvert8bit(unsigned char ch)
{
	// do 10-bit conversion and return highest 8 bits
	return adcConvert10bit(ch)>>2;			// return ADC MSB byte
}
    6906:	08 95       	ret

00006908 <timerInit>:
} // timer_initialize

void timer0SetPrescaler(uint8_t prescale)
{
	// set prescaler on timer 0
	TCCR0= (((TCCR0) & ~TIMER_PRESCALE_MASK) | prescale);
    6908:	83 b7       	in	r24, 0x33	; 51
    690a:	87 60       	ori	r24, 0x07	; 7
    690c:	83 bf       	out	0x33, r24	; 51
void timer0_initialize( void )
{
//
	// initialize timer 0
		timer0SetPrescaler( TIMER_CLK_DIV1024 );	// set prescaler
		TCNT0= 0;							// reset TCNT0
    690e:	12 be       	out	0x32, r1	; 50
		sbi(TIMSK, TOIE0);						// enable TCNT0 overflow interrupt
    6910:	87 b7       	in	r24, 0x37	; 55
    6912:	81 60       	ori	r24, 0x01	; 1
    6914:	87 bf       	out	0x37, r24	; 55


void timer0_ClearOverflowCount(void)
{
	// clear the timer overflow counter registers
	Timer0Reg0 = 0;	// initialize time registers
    6916:	10 92 fc 0c 	sts	0x0CFC, r1
    691a:	10 92 fd 0c 	sts	0x0CFD, r1
    691e:	10 92 fe 0c 	sts	0x0CFE, r1
    6922:	10 92 ff 0c 	sts	0x0CFF, r1
void timerInit(void)
{
	// initialize all timers
	timer0_initialize();

}
    6926:	08 95       	ret

00006928 <timer0_initialize>:
} // timer_initialize

void timer0SetPrescaler(uint8_t prescale)
{
	// set prescaler on timer 0
	TCCR0= (((TCCR0) & ~TIMER_PRESCALE_MASK) | prescale);
    6928:	83 b7       	in	r24, 0x33	; 51
    692a:	87 60       	ori	r24, 0x07	; 7
    692c:	83 bf       	out	0x33, r24	; 51
void timer0_initialize( void )
{
//
	// initialize timer 0
		timer0SetPrescaler( TIMER_CLK_DIV1024 );	// set prescaler
		TCNT0= 0;							// reset TCNT0
    692e:	12 be       	out	0x32, r1	; 50
		sbi(TIMSK, TOIE0);						// enable TCNT0 overflow interrupt
    6930:	87 b7       	in	r24, 0x37	; 55
    6932:	81 60       	ori	r24, 0x01	; 1
    6934:	87 bf       	out	0x37, r24	; 55


void timer0_ClearOverflowCount(void)
{
	// clear the timer overflow counter registers
	Timer0Reg0 = 0;	// initialize time registers
    6936:	10 92 fc 0c 	sts	0x0CFC, r1
    693a:	10 92 fd 0c 	sts	0x0CFD, r1
    693e:	10 92 fe 0c 	sts	0x0CFE, r1
    6942:	10 92 ff 0c 	sts	0x0CFF, r1
		timer0SetPrescaler( TIMER_CLK_DIV1024 );	// set prescaler
		TCNT0= 0;							// reset TCNT0
		sbi(TIMSK, TOIE0);						// enable TCNT0 overflow interrupt

		timer0_ClearOverflowCount();				// initialize time registers
} // timer_initialize
    6946:	08 95       	ret

00006948 <timer0SetPrescaler>:

void timer0SetPrescaler(uint8_t prescale)
{
	// set prescaler on timer 0
	TCCR0= (((TCCR0) & ~TIMER_PRESCALE_MASK) | prescale);
    6948:	93 b7       	in	r25, 0x33	; 51
    694a:	98 7f       	andi	r25, 0xF8	; 248
    694c:	98 2b       	or	r25, r24
    694e:	93 bf       	out	0x33, r25	; 51

}
    6950:	08 95       	ret

00006952 <timer0_ClearOverflowCount>:


void timer0_ClearOverflowCount(void)
{
	// clear the timer overflow counter registers
	Timer0Reg0 = 0;	// initialize time registers
    6952:	10 92 fc 0c 	sts	0x0CFC, r1
    6956:	10 92 fd 0c 	sts	0x0CFD, r1
    695a:	10 92 fe 0c 	sts	0x0CFE, r1
    695e:	10 92 ff 0c 	sts	0x0CFF, r1
}
    6962:	08 95       	ret

00006964 <__vector_16>:

//! Interrupt handler for tcnt0 overflow interrupt
SIGNAL(SIG_OVERFLOW0)
{
    6964:	1f 92       	push	r1
    6966:	0f 92       	push	r0
    6968:	0f b6       	in	r0, 0x3f	; 63
    696a:	0f 92       	push	r0
    696c:	11 24       	eor	r1, r1
    696e:	8f 93       	push	r24
    6970:	9f 93       	push	r25
    6972:	af 93       	push	r26
    6974:	bf 93       	push	r27
	//Timer0Reg0++;			// increment low-order counter
	lbolt++;
    6976:	80 91 00 0d 	lds	r24, 0x0D00
    697a:	90 91 01 0d 	lds	r25, 0x0D01
    697e:	a0 91 02 0d 	lds	r26, 0x0D02
    6982:	b0 91 03 0d 	lds	r27, 0x0D03
    6986:	01 96       	adiw	r24, 0x01	; 1
    6988:	a1 1d       	adc	r26, r1
    698a:	b1 1d       	adc	r27, r1
    698c:	80 93 00 0d 	sts	0x0D00, r24
    6990:	90 93 01 0d 	sts	0x0D01, r25
    6994:	a0 93 02 0d 	sts	0x0D02, r26
    6998:	b0 93 03 0d 	sts	0x0D03, r27

}
    699c:	bf 91       	pop	r27
    699e:	af 91       	pop	r26
    69a0:	9f 91       	pop	r25
    69a2:	8f 91       	pop	r24
    69a4:	0f 90       	pop	r0
    69a6:	0f be       	out	0x3f, r0	; 63
    69a8:	0f 90       	pop	r0
    69aa:	1f 90       	pop	r1
    69ac:	18 95       	reti

000069ae <strtol>:
    69ae:	2f 92       	push	r2
    69b0:	3f 92       	push	r3
    69b2:	5f 92       	push	r5
    69b4:	6f 92       	push	r6
    69b6:	7f 92       	push	r7
    69b8:	8f 92       	push	r8
    69ba:	9f 92       	push	r9
    69bc:	af 92       	push	r10
    69be:	bf 92       	push	r11
    69c0:	cf 92       	push	r12
    69c2:	df 92       	push	r13
    69c4:	ef 92       	push	r14
    69c6:	ff 92       	push	r15
    69c8:	0f 93       	push	r16
    69ca:	1f 93       	push	r17
    69cc:	cf 93       	push	r28
    69ce:	df 93       	push	r29
    69d0:	8c 01       	movw	r16, r24
    69d2:	1b 01       	movw	r2, r22
    69d4:	ea 01       	movw	r28, r20
    69d6:	61 15       	cp	r22, r1
    69d8:	71 05       	cpc	r23, r1
    69da:	19 f0       	breq	.+6      	; 0x69e2 <strtol+0x34>
    69dc:	fb 01       	movw	r30, r22
    69de:	91 83       	std	Z+1, r25	; 0x01
    69e0:	80 83       	st	Z, r24
    69e2:	20 97       	sbiw	r28, 0x00	; 0
    69e4:	49 f0       	breq	.+18     	; 0x69f8 <strtol+0x4a>
    69e6:	ce 01       	movw	r24, r28
    69e8:	02 97       	sbiw	r24, 0x02	; 2
    69ea:	83 97       	sbiw	r24, 0x23	; 35
    69ec:	28 f0       	brcs	.+10     	; 0x69f8 <strtol+0x4a>
    69ee:	20 e0       	ldi	r18, 0x00	; 0
    69f0:	30 e0       	ldi	r19, 0x00	; 0
    69f2:	40 e0       	ldi	r20, 0x00	; 0
    69f4:	50 e0       	ldi	r21, 0x00	; 0
    69f6:	f6 c0       	rjmp	.+492    	; 0x6be4 <strtol+0x236>
    69f8:	f8 01       	movw	r30, r16
    69fa:	a1 90       	ld	r10, Z+
    69fc:	8f 01       	movw	r16, r30
    69fe:	8a 2d       	mov	r24, r10
    6a00:	90 e0       	ldi	r25, 0x00	; 0
    6a02:	0e 94 56 3a 	call	0x74ac	; 0x74ac <isspace>
    6a06:	89 2b       	or	r24, r25
    6a08:	b9 f7       	brne	.-18     	; 0x69f8 <strtol+0x4a>
    6a0a:	fd e2       	ldi	r31, 0x2D	; 45
    6a0c:	af 16       	cp	r10, r31
    6a0e:	31 f4       	brne	.+12     	; 0x6a1c <strtol+0x6e>
    6a10:	f8 01       	movw	r30, r16
    6a12:	a1 90       	ld	r10, Z+
    6a14:	8f 01       	movw	r16, r30
    6a16:	55 24       	eor	r5, r5
    6a18:	53 94       	inc	r5
    6a1a:	07 c0       	rjmp	.+14     	; 0x6a2a <strtol+0x7c>
    6a1c:	fb e2       	ldi	r31, 0x2B	; 43
    6a1e:	af 16       	cp	r10, r31
    6a20:	19 f4       	brne	.+6      	; 0x6a28 <strtol+0x7a>
    6a22:	f8 01       	movw	r30, r16
    6a24:	a1 90       	ld	r10, Z+
    6a26:	8f 01       	movw	r16, r30
    6a28:	55 24       	eor	r5, r5
    6a2a:	20 97       	sbiw	r28, 0x00	; 0
    6a2c:	19 f0       	breq	.+6      	; 0x6a34 <strtol+0x86>
    6a2e:	c0 31       	cpi	r28, 0x10	; 16
    6a30:	d1 05       	cpc	r29, r1
    6a32:	c1 f4       	brne	.+48     	; 0x6a64 <strtol+0xb6>
    6a34:	f0 e3       	ldi	r31, 0x30	; 48
    6a36:	af 16       	cp	r10, r31
    6a38:	79 f4       	brne	.+30     	; 0x6a58 <strtol+0xaa>
    6a3a:	f8 01       	movw	r30, r16
    6a3c:	80 81       	ld	r24, Z
    6a3e:	88 37       	cpi	r24, 0x78	; 120
    6a40:	11 f0       	breq	.+4      	; 0x6a46 <strtol+0x98>
    6a42:	88 35       	cpi	r24, 0x58	; 88
    6a44:	49 f4       	brne	.+18     	; 0x6a58 <strtol+0xaa>
    6a46:	f8 01       	movw	r30, r16
    6a48:	a1 80       	ldd	r10, Z+1	; 0x01
    6a4a:	0e 5f       	subi	r16, 0xFE	; 254
    6a4c:	1f 4f       	sbci	r17, 0xFF	; 255
    6a4e:	f2 e0       	ldi	r31, 0x02	; 2
    6a50:	5f 2a       	or	r5, r31
    6a52:	c0 e1       	ldi	r28, 0x10	; 16
    6a54:	d0 e0       	ldi	r29, 0x00	; 0
    6a56:	06 c0       	rjmp	.+12     	; 0x6a64 <strtol+0xb6>
    6a58:	20 97       	sbiw	r28, 0x00	; 0
    6a5a:	21 f4       	brne	.+8      	; 0x6a64 <strtol+0xb6>
    6a5c:	80 e3       	ldi	r24, 0x30	; 48
    6a5e:	a8 16       	cp	r10, r24
    6a60:	e9 f4       	brne	.+58     	; 0x6a9c <strtol+0xee>
    6a62:	27 c0       	rjmp	.+78     	; 0x6ab2 <strtol+0x104>
    6a64:	c8 30       	cpi	r28, 0x08	; 8
    6a66:	d1 05       	cpc	r29, r1
    6a68:	31 f1       	breq	.+76     	; 0x6ab6 <strtol+0x108>
    6a6a:	c9 30       	cpi	r28, 0x09	; 9
    6a6c:	d1 05       	cpc	r29, r1
    6a6e:	24 f4       	brge	.+8      	; 0x6a78 <strtol+0xca>
    6a70:	c2 30       	cpi	r28, 0x02	; 2
    6a72:	d1 05       	cpc	r29, r1
    6a74:	31 f5       	brne	.+76     	; 0x6ac2 <strtol+0x114>
    6a76:	0c c0       	rjmp	.+24     	; 0x6a90 <strtol+0xe2>
    6a78:	ca 30       	cpi	r28, 0x0A	; 10
    6a7a:	d1 05       	cpc	r29, r1
    6a7c:	89 f0       	breq	.+34     	; 0x6aa0 <strtol+0xf2>
    6a7e:	c0 31       	cpi	r28, 0x10	; 16
    6a80:	d1 05       	cpc	r29, r1
    6a82:	f9 f4       	brne	.+62     	; 0x6ac2 <strtol+0x114>
    6a84:	c1 2c       	mov	r12, r1
    6a86:	d1 2c       	mov	r13, r1
    6a88:	e1 2c       	mov	r14, r1
    6a8a:	b8 e0       	ldi	r27, 0x08	; 8
    6a8c:	fb 2e       	mov	r15, r27
    6a8e:	28 c0       	rjmp	.+80     	; 0x6ae0 <strtol+0x132>
    6a90:	c1 2c       	mov	r12, r1
    6a92:	d1 2c       	mov	r13, r1
    6a94:	e1 2c       	mov	r14, r1
    6a96:	a0 e4       	ldi	r26, 0x40	; 64
    6a98:	fa 2e       	mov	r15, r26
    6a9a:	22 c0       	rjmp	.+68     	; 0x6ae0 <strtol+0x132>
    6a9c:	ca e0       	ldi	r28, 0x0A	; 10
    6a9e:	d0 e0       	ldi	r29, 0x00	; 0
    6aa0:	fc ec       	ldi	r31, 0xCC	; 204
    6aa2:	cf 2e       	mov	r12, r31
    6aa4:	fc ec       	ldi	r31, 0xCC	; 204
    6aa6:	df 2e       	mov	r13, r31
    6aa8:	fc ec       	ldi	r31, 0xCC	; 204
    6aaa:	ef 2e       	mov	r14, r31
    6aac:	fc e0       	ldi	r31, 0x0C	; 12
    6aae:	ff 2e       	mov	r15, r31
    6ab0:	17 c0       	rjmp	.+46     	; 0x6ae0 <strtol+0x132>
    6ab2:	c8 e0       	ldi	r28, 0x08	; 8
    6ab4:	d0 e0       	ldi	r29, 0x00	; 0
    6ab6:	c1 2c       	mov	r12, r1
    6ab8:	d1 2c       	mov	r13, r1
    6aba:	e1 2c       	mov	r14, r1
    6abc:	e0 e1       	ldi	r30, 0x10	; 16
    6abe:	fe 2e       	mov	r15, r30
    6ac0:	0f c0       	rjmp	.+30     	; 0x6ae0 <strtol+0x132>
    6ac2:	9e 01       	movw	r18, r28
    6ac4:	44 27       	eor	r20, r20
    6ac6:	37 fd       	sbrc	r19, 7
    6ac8:	40 95       	com	r20
    6aca:	54 2f       	mov	r21, r20
    6acc:	60 e0       	ldi	r22, 0x00	; 0
    6ace:	70 e0       	ldi	r23, 0x00	; 0
    6ad0:	80 e0       	ldi	r24, 0x00	; 0
    6ad2:	90 e8       	ldi	r25, 0x80	; 128
    6ad4:	0e 94 80 3a 	call	0x7500	; 0x7500 <__udivmodsi4>
    6ad8:	c9 01       	movw	r24, r18
    6ada:	da 01       	movw	r26, r20
    6adc:	6c 01       	movw	r12, r24
    6ade:	7d 01       	movw	r14, r26
    6ae0:	20 e0       	ldi	r18, 0x00	; 0
    6ae2:	30 e0       	ldi	r19, 0x00	; 0
    6ae4:	40 e0       	ldi	r20, 0x00	; 0
    6ae6:	50 e0       	ldi	r21, 0x00	; 0
    6ae8:	60 e0       	ldi	r22, 0x00	; 0
    6aea:	3e 01       	movw	r6, r28
    6aec:	88 24       	eor	r8, r8
    6aee:	77 fc       	sbrc	r7, 7
    6af0:	80 94       	com	r8
    6af2:	98 2c       	mov	r9, r8
    6af4:	70 ed       	ldi	r23, 0xD0	; 208
    6af6:	b7 2e       	mov	r11, r23
    6af8:	ba 0c       	add	r11, r10
    6afa:	e9 e0       	ldi	r30, 0x09	; 9
    6afc:	eb 15       	cp	r30, r11
    6afe:	70 f4       	brcc	.+28     	; 0x6b1c <strtol+0x16e>
    6b00:	8a 2d       	mov	r24, r10
    6b02:	81 54       	subi	r24, 0x41	; 65
    6b04:	8a 31       	cpi	r24, 0x1A	; 26
    6b06:	18 f4       	brcc	.+6      	; 0x6b0e <strtol+0x160>
    6b08:	99 ec       	ldi	r25, 0xC9	; 201
    6b0a:	b9 2e       	mov	r11, r25
    6b0c:	06 c0       	rjmp	.+12     	; 0x6b1a <strtol+0x16c>
    6b0e:	8a 2d       	mov	r24, r10
    6b10:	81 56       	subi	r24, 0x61	; 97
    6b12:	8a 31       	cpi	r24, 0x1A	; 26
    6b14:	50 f5       	brcc	.+84     	; 0x6b6a <strtol+0x1bc>
    6b16:	89 ea       	ldi	r24, 0xA9	; 169
    6b18:	b8 2e       	mov	r11, r24
    6b1a:	ba 0c       	add	r11, r10
    6b1c:	8b 2d       	mov	r24, r11
    6b1e:	90 e0       	ldi	r25, 0x00	; 0
    6b20:	8c 17       	cp	r24, r28
    6b22:	9d 07       	cpc	r25, r29
    6b24:	14 f5       	brge	.+68     	; 0x6b6a <strtol+0x1bc>
    6b26:	6f 3f       	cpi	r22, 0xFF	; 255
    6b28:	e1 f0       	breq	.+56     	; 0x6b62 <strtol+0x1b4>
    6b2a:	c2 16       	cp	r12, r18
    6b2c:	d3 06       	cpc	r13, r19
    6b2e:	e4 06       	cpc	r14, r20
    6b30:	f5 06       	cpc	r15, r21
    6b32:	b0 f0       	brcs	.+44     	; 0x6b60 <strtol+0x1b2>
    6b34:	ca 01       	movw	r24, r20
    6b36:	b9 01       	movw	r22, r18
    6b38:	a4 01       	movw	r20, r8
    6b3a:	93 01       	movw	r18, r6
    6b3c:	0e 94 61 3a 	call	0x74c2	; 0x74c2 <__mulsi3>
    6b40:	9b 01       	movw	r18, r22
    6b42:	ac 01       	movw	r20, r24
    6b44:	2b 0d       	add	r18, r11
    6b46:	31 1d       	adc	r19, r1
    6b48:	41 1d       	adc	r20, r1
    6b4a:	51 1d       	adc	r21, r1
    6b4c:	21 30       	cpi	r18, 0x01	; 1
    6b4e:	f0 e0       	ldi	r31, 0x00	; 0
    6b50:	3f 07       	cpc	r19, r31
    6b52:	f0 e0       	ldi	r31, 0x00	; 0
    6b54:	4f 07       	cpc	r20, r31
    6b56:	f0 e8       	ldi	r31, 0x80	; 128
    6b58:	5f 07       	cpc	r21, r31
    6b5a:	10 f4       	brcc	.+4      	; 0x6b60 <strtol+0x1b2>
    6b5c:	61 e0       	ldi	r22, 0x01	; 1
    6b5e:	01 c0       	rjmp	.+2      	; 0x6b62 <strtol+0x1b4>
    6b60:	6f ef       	ldi	r22, 0xFF	; 255
    6b62:	f8 01       	movw	r30, r16
    6b64:	a1 90       	ld	r10, Z+
    6b66:	8f 01       	movw	r16, r30
    6b68:	c5 cf       	rjmp	.-118    	; 0x6af4 <strtol+0x146>
    6b6a:	21 14       	cp	r2, r1
    6b6c:	31 04       	cpc	r3, r1
    6b6e:	81 f0       	breq	.+32     	; 0x6b90 <strtol+0x1e2>
    6b70:	66 23       	and	r22, r22
    6b72:	31 f0       	breq	.+12     	; 0x6b80 <strtol+0x1d2>
    6b74:	01 50       	subi	r16, 0x01	; 1
    6b76:	10 40       	sbci	r17, 0x00	; 0
    6b78:	f1 01       	movw	r30, r2
    6b7a:	11 83       	std	Z+1, r17	; 0x01
    6b7c:	00 83       	st	Z, r16
    6b7e:	08 c0       	rjmp	.+16     	; 0x6b90 <strtol+0x1e2>
    6b80:	51 fe       	sbrs	r5, 1
    6b82:	1a c0       	rjmp	.+52     	; 0x6bb8 <strtol+0x20a>
    6b84:	02 50       	subi	r16, 0x02	; 2
    6b86:	10 40       	sbci	r17, 0x00	; 0
    6b88:	f1 01       	movw	r30, r2
    6b8a:	11 83       	std	Z+1, r17	; 0x01
    6b8c:	00 83       	st	Z, r16
    6b8e:	14 c0       	rjmp	.+40     	; 0x6bb8 <strtol+0x20a>
    6b90:	67 ff       	sbrs	r22, 7
    6b92:	12 c0       	rjmp	.+36     	; 0x6bb8 <strtol+0x20a>
    6b94:	50 fc       	sbrc	r5, 0
    6b96:	05 c0       	rjmp	.+10     	; 0x6ba2 <strtol+0x1f4>
    6b98:	2f ef       	ldi	r18, 0xFF	; 255
    6b9a:	3f ef       	ldi	r19, 0xFF	; 255
    6b9c:	4f ef       	ldi	r20, 0xFF	; 255
    6b9e:	5f e7       	ldi	r21, 0x7F	; 127
    6ba0:	04 c0       	rjmp	.+8      	; 0x6baa <strtol+0x1fc>
    6ba2:	20 e0       	ldi	r18, 0x00	; 0
    6ba4:	30 e0       	ldi	r19, 0x00	; 0
    6ba6:	40 e0       	ldi	r20, 0x00	; 0
    6ba8:	50 e8       	ldi	r21, 0x80	; 128
    6baa:	82 e2       	ldi	r24, 0x22	; 34
    6bac:	90 e0       	ldi	r25, 0x00	; 0
    6bae:	90 93 0b 0d 	sts	0x0D0B, r25
    6bb2:	80 93 0a 0d 	sts	0x0D0A, r24
    6bb6:	16 c0       	rjmp	.+44     	; 0x6be4 <strtol+0x236>
    6bb8:	50 fe       	sbrs	r5, 0
    6bba:	08 c0       	rjmp	.+16     	; 0x6bcc <strtol+0x21e>
    6bbc:	50 95       	com	r21
    6bbe:	40 95       	com	r20
    6bc0:	30 95       	com	r19
    6bc2:	21 95       	neg	r18
    6bc4:	3f 4f       	sbci	r19, 0xFF	; 255
    6bc6:	4f 4f       	sbci	r20, 0xFF	; 255
    6bc8:	5f 4f       	sbci	r21, 0xFF	; 255
    6bca:	0c c0       	rjmp	.+24     	; 0x6be4 <strtol+0x236>
    6bcc:	57 ff       	sbrs	r21, 7
    6bce:	0a c0       	rjmp	.+20     	; 0x6be4 <strtol+0x236>
    6bd0:	82 e2       	ldi	r24, 0x22	; 34
    6bd2:	90 e0       	ldi	r25, 0x00	; 0
    6bd4:	90 93 0b 0d 	sts	0x0D0B, r25
    6bd8:	80 93 0a 0d 	sts	0x0D0A, r24
    6bdc:	2f ef       	ldi	r18, 0xFF	; 255
    6bde:	3f ef       	ldi	r19, 0xFF	; 255
    6be0:	4f ef       	ldi	r20, 0xFF	; 255
    6be2:	5f e7       	ldi	r21, 0x7F	; 127
    6be4:	b9 01       	movw	r22, r18
    6be6:	ca 01       	movw	r24, r20
    6be8:	df 91       	pop	r29
    6bea:	cf 91       	pop	r28
    6bec:	1f 91       	pop	r17
    6bee:	0f 91       	pop	r16
    6bf0:	ff 90       	pop	r15
    6bf2:	ef 90       	pop	r14
    6bf4:	df 90       	pop	r13
    6bf6:	cf 90       	pop	r12
    6bf8:	bf 90       	pop	r11
    6bfa:	af 90       	pop	r10
    6bfc:	9f 90       	pop	r9
    6bfe:	8f 90       	pop	r8
    6c00:	7f 90       	pop	r7
    6c02:	6f 90       	pop	r6
    6c04:	5f 90       	pop	r5
    6c06:	3f 90       	pop	r3
    6c08:	2f 90       	pop	r2
    6c0a:	08 95       	ret

00006c0c <strcpy>:
    6c0c:	fb 01       	movw	r30, r22
    6c0e:	dc 01       	movw	r26, r24
    6c10:	01 90       	ld	r0, Z+
    6c12:	0d 92       	st	X+, r0
    6c14:	00 20       	and	r0, r0
    6c16:	e1 f7       	brne	.-8      	; 0x6c10 <strcpy+0x4>
    6c18:	08 95       	ret

00006c1a <strncmp>:
    6c1a:	fb 01       	movw	r30, r22
    6c1c:	dc 01       	movw	r26, r24
    6c1e:	41 50       	subi	r20, 0x01	; 1
    6c20:	50 40       	sbci	r21, 0x00	; 0
    6c22:	30 f0       	brcs	.+12     	; 0x6c30 <strncmp+0x16>
    6c24:	8d 91       	ld	r24, X+
    6c26:	01 90       	ld	r0, Z+
    6c28:	80 19       	sub	r24, r0
    6c2a:	19 f4       	brne	.+6      	; 0x6c32 <strncmp+0x18>
    6c2c:	00 20       	and	r0, r0
    6c2e:	b9 f7       	brne	.-18     	; 0x6c1e <strncmp+0x4>
    6c30:	88 1b       	sub	r24, r24
    6c32:	99 0b       	sbc	r25, r25
    6c34:	08 95       	ret

00006c36 <fdevopen>:
    6c36:	0f 93       	push	r16
    6c38:	1f 93       	push	r17
    6c3a:	cf 93       	push	r28
    6c3c:	df 93       	push	r29
    6c3e:	8c 01       	movw	r16, r24
    6c40:	eb 01       	movw	r28, r22
    6c42:	00 97       	sbiw	r24, 0x00	; 0
    6c44:	31 f4       	brne	.+12     	; 0x6c52 <fdevopen+0x1c>
    6c46:	61 15       	cp	r22, r1
    6c48:	71 05       	cpc	r23, r1
    6c4a:	19 f4       	brne	.+6      	; 0x6c52 <fdevopen+0x1c>
    6c4c:	20 e0       	ldi	r18, 0x00	; 0
    6c4e:	30 e0       	ldi	r19, 0x00	; 0
    6c50:	38 c0       	rjmp	.+112    	; 0x6cc2 <fdevopen+0x8c>
    6c52:	81 e0       	ldi	r24, 0x01	; 1
    6c54:	90 e0       	ldi	r25, 0x00	; 0
    6c56:	6e e0       	ldi	r22, 0x0E	; 14
    6c58:	70 e0       	ldi	r23, 0x00	; 0
    6c5a:	0e 94 8e 38 	call	0x711c	; 0x711c <calloc>
    6c5e:	fc 01       	movw	r30, r24
    6c60:	9c 01       	movw	r18, r24
    6c62:	00 97       	sbiw	r24, 0x00	; 0
    6c64:	71 f1       	breq	.+92     	; 0x6cc2 <fdevopen+0x8c>
    6c66:	80 e8       	ldi	r24, 0x80	; 128
    6c68:	83 83       	std	Z+3, r24	; 0x03
    6c6a:	20 97       	sbiw	r28, 0x00	; 0
    6c6c:	71 f0       	breq	.+28     	; 0x6c8a <fdevopen+0x54>
    6c6e:	d3 87       	std	Z+11, r29	; 0x0b
    6c70:	c2 87       	std	Z+10, r28	; 0x0a
    6c72:	81 e8       	ldi	r24, 0x81	; 129
    6c74:	83 83       	std	Z+3, r24	; 0x03
    6c76:	80 91 04 0d 	lds	r24, 0x0D04
    6c7a:	90 91 05 0d 	lds	r25, 0x0D05
    6c7e:	89 2b       	or	r24, r25
    6c80:	21 f4       	brne	.+8      	; 0x6c8a <fdevopen+0x54>
    6c82:	f0 93 05 0d 	sts	0x0D05, r31
    6c86:	e0 93 04 0d 	sts	0x0D04, r30
    6c8a:	01 15       	cp	r16, r1
    6c8c:	11 05       	cpc	r17, r1
    6c8e:	c9 f0       	breq	.+50     	; 0x6cc2 <fdevopen+0x8c>
    6c90:	11 87       	std	Z+9, r17	; 0x09
    6c92:	00 87       	std	Z+8, r16	; 0x08
    6c94:	83 81       	ldd	r24, Z+3	; 0x03
    6c96:	82 60       	ori	r24, 0x02	; 2
    6c98:	83 83       	std	Z+3, r24	; 0x03
    6c9a:	80 91 06 0d 	lds	r24, 0x0D06
    6c9e:	90 91 07 0d 	lds	r25, 0x0D07
    6ca2:	89 2b       	or	r24, r25
    6ca4:	71 f4       	brne	.+28     	; 0x6cc2 <fdevopen+0x8c>
    6ca6:	f0 93 07 0d 	sts	0x0D07, r31
    6caa:	e0 93 06 0d 	sts	0x0D06, r30
    6cae:	80 91 08 0d 	lds	r24, 0x0D08
    6cb2:	90 91 09 0d 	lds	r25, 0x0D09
    6cb6:	89 2b       	or	r24, r25
    6cb8:	21 f4       	brne	.+8      	; 0x6cc2 <fdevopen+0x8c>
    6cba:	f0 93 09 0d 	sts	0x0D09, r31
    6cbe:	e0 93 08 0d 	sts	0x0D08, r30
    6cc2:	c9 01       	movw	r24, r18
    6cc4:	df 91       	pop	r29
    6cc6:	cf 91       	pop	r28
    6cc8:	1f 91       	pop	r17
    6cca:	0f 91       	pop	r16
    6ccc:	08 95       	ret

00006cce <printf>:
    6cce:	a0 e0       	ldi	r26, 0x00	; 0
    6cd0:	b0 e0       	ldi	r27, 0x00	; 0
    6cd2:	ed e6       	ldi	r30, 0x6D	; 109
    6cd4:	f6 e3       	ldi	r31, 0x36	; 54
    6cd6:	0c 94 b2 3a 	jmp	0x7564	; 0x7564 <__prologue_saves__+0x20>
    6cda:	fe 01       	movw	r30, r28
    6cdc:	35 96       	adiw	r30, 0x05	; 5
    6cde:	61 91       	ld	r22, Z+
    6ce0:	71 91       	ld	r23, Z+
    6ce2:	80 91 06 0d 	lds	r24, 0x0D06
    6ce6:	90 91 07 0d 	lds	r25, 0x0D07
    6cea:	af 01       	movw	r20, r30
    6cec:	0e 94 b1 36 	call	0x6d62	; 0x6d62 <vfprintf>
    6cf0:	20 96       	adiw	r28, 0x00	; 0
    6cf2:	e2 e0       	ldi	r30, 0x02	; 2
    6cf4:	0c 94 ce 3a 	jmp	0x759c	; 0x759c <__epilogue_restores__+0x20>

00006cf8 <puts>:
    6cf8:	0f 93       	push	r16
    6cfa:	1f 93       	push	r17
    6cfc:	cf 93       	push	r28
    6cfe:	df 93       	push	r29
    6d00:	8c 01       	movw	r16, r24
    6d02:	e0 91 06 0d 	lds	r30, 0x0D06
    6d06:	f0 91 07 0d 	lds	r31, 0x0D07
    6d0a:	83 81       	ldd	r24, Z+3	; 0x03
    6d0c:	81 ff       	sbrs	r24, 1
    6d0e:	21 c0       	rjmp	.+66     	; 0x6d52 <puts+0x5a>
    6d10:	c0 e0       	ldi	r28, 0x00	; 0
    6d12:	d0 e0       	ldi	r29, 0x00	; 0
    6d14:	0d c0       	rjmp	.+26     	; 0x6d30 <puts+0x38>
    6d16:	e0 91 06 0d 	lds	r30, 0x0D06
    6d1a:	f0 91 07 0d 	lds	r31, 0x0D07
    6d1e:	20 85       	ldd	r18, Z+8	; 0x08
    6d20:	31 85       	ldd	r19, Z+9	; 0x09
    6d22:	bf 01       	movw	r22, r30
    6d24:	f9 01       	movw	r30, r18
    6d26:	09 95       	icall
    6d28:	89 2b       	or	r24, r25
    6d2a:	11 f0       	breq	.+4      	; 0x6d30 <puts+0x38>
    6d2c:	cf ef       	ldi	r28, 0xFF	; 255
    6d2e:	df ef       	ldi	r29, 0xFF	; 255
    6d30:	f8 01       	movw	r30, r16
    6d32:	81 91       	ld	r24, Z+
    6d34:	8f 01       	movw	r16, r30
    6d36:	88 23       	and	r24, r24
    6d38:	71 f7       	brne	.-36     	; 0x6d16 <puts+0x1e>
    6d3a:	e0 91 06 0d 	lds	r30, 0x0D06
    6d3e:	f0 91 07 0d 	lds	r31, 0x0D07
    6d42:	20 85       	ldd	r18, Z+8	; 0x08
    6d44:	31 85       	ldd	r19, Z+9	; 0x09
    6d46:	8a e0       	ldi	r24, 0x0A	; 10
    6d48:	bf 01       	movw	r22, r30
    6d4a:	f9 01       	movw	r30, r18
    6d4c:	09 95       	icall
    6d4e:	89 2b       	or	r24, r25
    6d50:	11 f0       	breq	.+4      	; 0x6d56 <puts+0x5e>
    6d52:	cf ef       	ldi	r28, 0xFF	; 255
    6d54:	df ef       	ldi	r29, 0xFF	; 255
    6d56:	ce 01       	movw	r24, r28
    6d58:	df 91       	pop	r29
    6d5a:	cf 91       	pop	r28
    6d5c:	1f 91       	pop	r17
    6d5e:	0f 91       	pop	r16
    6d60:	08 95       	ret

00006d62 <vfprintf>:
    6d62:	ab e0       	ldi	r26, 0x0B	; 11
    6d64:	b0 e0       	ldi	r27, 0x00	; 0
    6d66:	e7 eb       	ldi	r30, 0xB7	; 183
    6d68:	f6 e3       	ldi	r31, 0x36	; 54
    6d6a:	0c 94 a2 3a 	jmp	0x7544	; 0x7544 <__prologue_saves__>
    6d6e:	3c 01       	movw	r6, r24
    6d70:	2b 01       	movw	r4, r22
    6d72:	5a 01       	movw	r10, r20
    6d74:	fc 01       	movw	r30, r24
    6d76:	17 82       	std	Z+7, r1	; 0x07
    6d78:	16 82       	std	Z+6, r1	; 0x06
    6d7a:	83 81       	ldd	r24, Z+3	; 0x03
    6d7c:	81 fd       	sbrc	r24, 1
    6d7e:	03 c0       	rjmp	.+6      	; 0x6d86 <vfprintf+0x24>
    6d80:	6f ef       	ldi	r22, 0xFF	; 255
    6d82:	7f ef       	ldi	r23, 0xFF	; 255
    6d84:	c6 c1       	rjmp	.+908    	; 0x7112 <vfprintf+0x3b0>
    6d86:	9a e0       	ldi	r25, 0x0A	; 10
    6d88:	89 2e       	mov	r8, r25
    6d8a:	1e 01       	movw	r2, r28
    6d8c:	08 94       	sec
    6d8e:	21 1c       	adc	r2, r1
    6d90:	31 1c       	adc	r3, r1
    6d92:	f3 01       	movw	r30, r6
    6d94:	23 81       	ldd	r18, Z+3	; 0x03
    6d96:	f2 01       	movw	r30, r4
    6d98:	23 fd       	sbrc	r18, 3
    6d9a:	85 91       	lpm	r24, Z+
    6d9c:	23 ff       	sbrs	r18, 3
    6d9e:	81 91       	ld	r24, Z+
    6da0:	2f 01       	movw	r4, r30
    6da2:	88 23       	and	r24, r24
    6da4:	09 f4       	brne	.+2      	; 0x6da8 <vfprintf+0x46>
    6da6:	b2 c1       	rjmp	.+868    	; 0x710c <vfprintf+0x3aa>
    6da8:	85 32       	cpi	r24, 0x25	; 37
    6daa:	39 f4       	brne	.+14     	; 0x6dba <vfprintf+0x58>
    6dac:	23 fd       	sbrc	r18, 3
    6dae:	85 91       	lpm	r24, Z+
    6db0:	23 ff       	sbrs	r18, 3
    6db2:	81 91       	ld	r24, Z+
    6db4:	2f 01       	movw	r4, r30
    6db6:	85 32       	cpi	r24, 0x25	; 37
    6db8:	29 f4       	brne	.+10     	; 0x6dc4 <vfprintf+0x62>
    6dba:	90 e0       	ldi	r25, 0x00	; 0
    6dbc:	b3 01       	movw	r22, r6
    6dbe:	0e 94 cc 39 	call	0x7398	; 0x7398 <fputc>
    6dc2:	e7 cf       	rjmp	.-50     	; 0x6d92 <vfprintf+0x30>
    6dc4:	98 2f       	mov	r25, r24
    6dc6:	ff 24       	eor	r15, r15
    6dc8:	ee 24       	eor	r14, r14
    6dca:	99 24       	eor	r9, r9
    6dcc:	ff e1       	ldi	r31, 0x1F	; 31
    6dce:	ff 15       	cp	r31, r15
    6dd0:	d0 f0       	brcs	.+52     	; 0x6e06 <vfprintf+0xa4>
    6dd2:	9b 32       	cpi	r25, 0x2B	; 43
    6dd4:	69 f0       	breq	.+26     	; 0x6df0 <vfprintf+0x8e>
    6dd6:	9c 32       	cpi	r25, 0x2C	; 44
    6dd8:	28 f4       	brcc	.+10     	; 0x6de4 <vfprintf+0x82>
    6dda:	90 32       	cpi	r25, 0x20	; 32
    6ddc:	59 f0       	breq	.+22     	; 0x6df4 <vfprintf+0x92>
    6dde:	93 32       	cpi	r25, 0x23	; 35
    6de0:	91 f4       	brne	.+36     	; 0x6e06 <vfprintf+0xa4>
    6de2:	0e c0       	rjmp	.+28     	; 0x6e00 <vfprintf+0x9e>
    6de4:	9d 32       	cpi	r25, 0x2D	; 45
    6de6:	49 f0       	breq	.+18     	; 0x6dfa <vfprintf+0x98>
    6de8:	90 33       	cpi	r25, 0x30	; 48
    6dea:	69 f4       	brne	.+26     	; 0x6e06 <vfprintf+0xa4>
    6dec:	41 e0       	ldi	r20, 0x01	; 1
    6dee:	24 c0       	rjmp	.+72     	; 0x6e38 <vfprintf+0xd6>
    6df0:	52 e0       	ldi	r21, 0x02	; 2
    6df2:	f5 2a       	or	r15, r21
    6df4:	84 e0       	ldi	r24, 0x04	; 4
    6df6:	f8 2a       	or	r15, r24
    6df8:	28 c0       	rjmp	.+80     	; 0x6e4a <vfprintf+0xe8>
    6dfa:	98 e0       	ldi	r25, 0x08	; 8
    6dfc:	f9 2a       	or	r15, r25
    6dfe:	25 c0       	rjmp	.+74     	; 0x6e4a <vfprintf+0xe8>
    6e00:	e0 e1       	ldi	r30, 0x10	; 16
    6e02:	fe 2a       	or	r15, r30
    6e04:	22 c0       	rjmp	.+68     	; 0x6e4a <vfprintf+0xe8>
    6e06:	f7 fc       	sbrc	r15, 7
    6e08:	29 c0       	rjmp	.+82     	; 0x6e5c <vfprintf+0xfa>
    6e0a:	89 2f       	mov	r24, r25
    6e0c:	80 53       	subi	r24, 0x30	; 48
    6e0e:	8a 30       	cpi	r24, 0x0A	; 10
    6e10:	70 f4       	brcc	.+28     	; 0x6e2e <vfprintf+0xcc>
    6e12:	f6 fe       	sbrs	r15, 6
    6e14:	05 c0       	rjmp	.+10     	; 0x6e20 <vfprintf+0xbe>
    6e16:	98 9c       	mul	r9, r8
    6e18:	90 2c       	mov	r9, r0
    6e1a:	11 24       	eor	r1, r1
    6e1c:	98 0e       	add	r9, r24
    6e1e:	15 c0       	rjmp	.+42     	; 0x6e4a <vfprintf+0xe8>
    6e20:	e8 9c       	mul	r14, r8
    6e22:	e0 2c       	mov	r14, r0
    6e24:	11 24       	eor	r1, r1
    6e26:	e8 0e       	add	r14, r24
    6e28:	f0 e2       	ldi	r31, 0x20	; 32
    6e2a:	ff 2a       	or	r15, r31
    6e2c:	0e c0       	rjmp	.+28     	; 0x6e4a <vfprintf+0xe8>
    6e2e:	9e 32       	cpi	r25, 0x2E	; 46
    6e30:	29 f4       	brne	.+10     	; 0x6e3c <vfprintf+0xda>
    6e32:	f6 fc       	sbrc	r15, 6
    6e34:	6b c1       	rjmp	.+726    	; 0x710c <vfprintf+0x3aa>
    6e36:	40 e4       	ldi	r20, 0x40	; 64
    6e38:	f4 2a       	or	r15, r20
    6e3a:	07 c0       	rjmp	.+14     	; 0x6e4a <vfprintf+0xe8>
    6e3c:	9c 36       	cpi	r25, 0x6C	; 108
    6e3e:	19 f4       	brne	.+6      	; 0x6e46 <vfprintf+0xe4>
    6e40:	50 e8       	ldi	r21, 0x80	; 128
    6e42:	f5 2a       	or	r15, r21
    6e44:	02 c0       	rjmp	.+4      	; 0x6e4a <vfprintf+0xe8>
    6e46:	98 36       	cpi	r25, 0x68	; 104
    6e48:	49 f4       	brne	.+18     	; 0x6e5c <vfprintf+0xfa>
    6e4a:	f2 01       	movw	r30, r4
    6e4c:	23 fd       	sbrc	r18, 3
    6e4e:	95 91       	lpm	r25, Z+
    6e50:	23 ff       	sbrs	r18, 3
    6e52:	91 91       	ld	r25, Z+
    6e54:	2f 01       	movw	r4, r30
    6e56:	99 23       	and	r25, r25
    6e58:	09 f0       	breq	.+2      	; 0x6e5c <vfprintf+0xfa>
    6e5a:	b8 cf       	rjmp	.-144    	; 0x6dcc <vfprintf+0x6a>
    6e5c:	89 2f       	mov	r24, r25
    6e5e:	85 54       	subi	r24, 0x45	; 69
    6e60:	83 30       	cpi	r24, 0x03	; 3
    6e62:	18 f0       	brcs	.+6      	; 0x6e6a <vfprintf+0x108>
    6e64:	80 52       	subi	r24, 0x20	; 32
    6e66:	83 30       	cpi	r24, 0x03	; 3
    6e68:	38 f4       	brcc	.+14     	; 0x6e78 <vfprintf+0x116>
    6e6a:	44 e0       	ldi	r20, 0x04	; 4
    6e6c:	50 e0       	ldi	r21, 0x00	; 0
    6e6e:	a4 0e       	add	r10, r20
    6e70:	b5 1e       	adc	r11, r21
    6e72:	5f e3       	ldi	r21, 0x3F	; 63
    6e74:	59 83       	std	Y+1, r21	; 0x01
    6e76:	0f c0       	rjmp	.+30     	; 0x6e96 <vfprintf+0x134>
    6e78:	93 36       	cpi	r25, 0x63	; 99
    6e7a:	31 f0       	breq	.+12     	; 0x6e88 <vfprintf+0x126>
    6e7c:	93 37       	cpi	r25, 0x73	; 115
    6e7e:	79 f0       	breq	.+30     	; 0x6e9e <vfprintf+0x13c>
    6e80:	93 35       	cpi	r25, 0x53	; 83
    6e82:	09 f0       	breq	.+2      	; 0x6e86 <vfprintf+0x124>
    6e84:	56 c0       	rjmp	.+172    	; 0x6f32 <vfprintf+0x1d0>
    6e86:	20 c0       	rjmp	.+64     	; 0x6ec8 <vfprintf+0x166>
    6e88:	f5 01       	movw	r30, r10
    6e8a:	80 81       	ld	r24, Z
    6e8c:	89 83       	std	Y+1, r24	; 0x01
    6e8e:	42 e0       	ldi	r20, 0x02	; 2
    6e90:	50 e0       	ldi	r21, 0x00	; 0
    6e92:	a4 0e       	add	r10, r20
    6e94:	b5 1e       	adc	r11, r21
    6e96:	61 01       	movw	r12, r2
    6e98:	01 e0       	ldi	r16, 0x01	; 1
    6e9a:	10 e0       	ldi	r17, 0x00	; 0
    6e9c:	12 c0       	rjmp	.+36     	; 0x6ec2 <vfprintf+0x160>
    6e9e:	f5 01       	movw	r30, r10
    6ea0:	c0 80       	ld	r12, Z
    6ea2:	d1 80       	ldd	r13, Z+1	; 0x01
    6ea4:	f6 fc       	sbrc	r15, 6
    6ea6:	03 c0       	rjmp	.+6      	; 0x6eae <vfprintf+0x14c>
    6ea8:	6f ef       	ldi	r22, 0xFF	; 255
    6eaa:	7f ef       	ldi	r23, 0xFF	; 255
    6eac:	02 c0       	rjmp	.+4      	; 0x6eb2 <vfprintf+0x150>
    6eae:	69 2d       	mov	r22, r9
    6eb0:	70 e0       	ldi	r23, 0x00	; 0
    6eb2:	42 e0       	ldi	r20, 0x02	; 2
    6eb4:	50 e0       	ldi	r21, 0x00	; 0
    6eb6:	a4 0e       	add	r10, r20
    6eb8:	b5 1e       	adc	r11, r21
    6eba:	c6 01       	movw	r24, r12
    6ebc:	0e 94 c1 39 	call	0x7382	; 0x7382 <strnlen>
    6ec0:	8c 01       	movw	r16, r24
    6ec2:	5f e7       	ldi	r21, 0x7F	; 127
    6ec4:	f5 22       	and	r15, r21
    6ec6:	14 c0       	rjmp	.+40     	; 0x6ef0 <vfprintf+0x18e>
    6ec8:	f5 01       	movw	r30, r10
    6eca:	c0 80       	ld	r12, Z
    6ecc:	d1 80       	ldd	r13, Z+1	; 0x01
    6ece:	f6 fc       	sbrc	r15, 6
    6ed0:	03 c0       	rjmp	.+6      	; 0x6ed8 <vfprintf+0x176>
    6ed2:	6f ef       	ldi	r22, 0xFF	; 255
    6ed4:	7f ef       	ldi	r23, 0xFF	; 255
    6ed6:	02 c0       	rjmp	.+4      	; 0x6edc <vfprintf+0x17a>
    6ed8:	69 2d       	mov	r22, r9
    6eda:	70 e0       	ldi	r23, 0x00	; 0
    6edc:	42 e0       	ldi	r20, 0x02	; 2
    6ede:	50 e0       	ldi	r21, 0x00	; 0
    6ee0:	a4 0e       	add	r10, r20
    6ee2:	b5 1e       	adc	r11, r21
    6ee4:	c6 01       	movw	r24, r12
    6ee6:	0e 94 af 39 	call	0x735e	; 0x735e <strnlen_P>
    6eea:	8c 01       	movw	r16, r24
    6eec:	50 e8       	ldi	r21, 0x80	; 128
    6eee:	f5 2a       	or	r15, r21
    6ef0:	f3 fe       	sbrs	r15, 3
    6ef2:	07 c0       	rjmp	.+14     	; 0x6f02 <vfprintf+0x1a0>
    6ef4:	1a c0       	rjmp	.+52     	; 0x6f2a <vfprintf+0x1c8>
    6ef6:	80 e2       	ldi	r24, 0x20	; 32
    6ef8:	90 e0       	ldi	r25, 0x00	; 0
    6efa:	b3 01       	movw	r22, r6
    6efc:	0e 94 cc 39 	call	0x7398	; 0x7398 <fputc>
    6f00:	ea 94       	dec	r14
    6f02:	8e 2d       	mov	r24, r14
    6f04:	90 e0       	ldi	r25, 0x00	; 0
    6f06:	08 17       	cp	r16, r24
    6f08:	19 07       	cpc	r17, r25
    6f0a:	a8 f3       	brcs	.-22     	; 0x6ef6 <vfprintf+0x194>
    6f0c:	0e c0       	rjmp	.+28     	; 0x6f2a <vfprintf+0x1c8>
    6f0e:	f6 01       	movw	r30, r12
    6f10:	f7 fc       	sbrc	r15, 7
    6f12:	85 91       	lpm	r24, Z+
    6f14:	f7 fe       	sbrs	r15, 7
    6f16:	81 91       	ld	r24, Z+
    6f18:	6f 01       	movw	r12, r30
    6f1a:	90 e0       	ldi	r25, 0x00	; 0
    6f1c:	b3 01       	movw	r22, r6
    6f1e:	0e 94 cc 39 	call	0x7398	; 0x7398 <fputc>
    6f22:	e1 10       	cpse	r14, r1
    6f24:	ea 94       	dec	r14
    6f26:	01 50       	subi	r16, 0x01	; 1
    6f28:	10 40       	sbci	r17, 0x00	; 0
    6f2a:	01 15       	cp	r16, r1
    6f2c:	11 05       	cpc	r17, r1
    6f2e:	79 f7       	brne	.-34     	; 0x6f0e <vfprintf+0x1ac>
    6f30:	ea c0       	rjmp	.+468    	; 0x7106 <vfprintf+0x3a4>
    6f32:	94 36       	cpi	r25, 0x64	; 100
    6f34:	11 f0       	breq	.+4      	; 0x6f3a <vfprintf+0x1d8>
    6f36:	99 36       	cpi	r25, 0x69	; 105
    6f38:	69 f5       	brne	.+90     	; 0x6f94 <vfprintf+0x232>
    6f3a:	f7 fe       	sbrs	r15, 7
    6f3c:	08 c0       	rjmp	.+16     	; 0x6f4e <vfprintf+0x1ec>
    6f3e:	f5 01       	movw	r30, r10
    6f40:	20 81       	ld	r18, Z
    6f42:	31 81       	ldd	r19, Z+1	; 0x01
    6f44:	42 81       	ldd	r20, Z+2	; 0x02
    6f46:	53 81       	ldd	r21, Z+3	; 0x03
    6f48:	84 e0       	ldi	r24, 0x04	; 4
    6f4a:	90 e0       	ldi	r25, 0x00	; 0
    6f4c:	0a c0       	rjmp	.+20     	; 0x6f62 <vfprintf+0x200>
    6f4e:	f5 01       	movw	r30, r10
    6f50:	80 81       	ld	r24, Z
    6f52:	91 81       	ldd	r25, Z+1	; 0x01
    6f54:	9c 01       	movw	r18, r24
    6f56:	44 27       	eor	r20, r20
    6f58:	37 fd       	sbrc	r19, 7
    6f5a:	40 95       	com	r20
    6f5c:	54 2f       	mov	r21, r20
    6f5e:	82 e0       	ldi	r24, 0x02	; 2
    6f60:	90 e0       	ldi	r25, 0x00	; 0
    6f62:	a8 0e       	add	r10, r24
    6f64:	b9 1e       	adc	r11, r25
    6f66:	9f e6       	ldi	r25, 0x6F	; 111
    6f68:	f9 22       	and	r15, r25
    6f6a:	57 ff       	sbrs	r21, 7
    6f6c:	09 c0       	rjmp	.+18     	; 0x6f80 <vfprintf+0x21e>
    6f6e:	50 95       	com	r21
    6f70:	40 95       	com	r20
    6f72:	30 95       	com	r19
    6f74:	21 95       	neg	r18
    6f76:	3f 4f       	sbci	r19, 0xFF	; 255
    6f78:	4f 4f       	sbci	r20, 0xFF	; 255
    6f7a:	5f 4f       	sbci	r21, 0xFF	; 255
    6f7c:	e0 e8       	ldi	r30, 0x80	; 128
    6f7e:	fe 2a       	or	r15, r30
    6f80:	ca 01       	movw	r24, r20
    6f82:	b9 01       	movw	r22, r18
    6f84:	a1 01       	movw	r20, r2
    6f86:	2a e0       	ldi	r18, 0x0A	; 10
    6f88:	30 e0       	ldi	r19, 0x00	; 0
    6f8a:	0e 94 f8 39 	call	0x73f0	; 0x73f0 <__ultoa_invert>
    6f8e:	d8 2e       	mov	r13, r24
    6f90:	d2 18       	sub	r13, r2
    6f92:	40 c0       	rjmp	.+128    	; 0x7014 <vfprintf+0x2b2>
    6f94:	95 37       	cpi	r25, 0x75	; 117
    6f96:	29 f4       	brne	.+10     	; 0x6fa2 <vfprintf+0x240>
    6f98:	1f 2d       	mov	r17, r15
    6f9a:	1f 7e       	andi	r17, 0xEF	; 239
    6f9c:	2a e0       	ldi	r18, 0x0A	; 10
    6f9e:	30 e0       	ldi	r19, 0x00	; 0
    6fa0:	1d c0       	rjmp	.+58     	; 0x6fdc <vfprintf+0x27a>
    6fa2:	1f 2d       	mov	r17, r15
    6fa4:	19 7f       	andi	r17, 0xF9	; 249
    6fa6:	9f 36       	cpi	r25, 0x6F	; 111
    6fa8:	61 f0       	breq	.+24     	; 0x6fc2 <vfprintf+0x260>
    6faa:	90 37       	cpi	r25, 0x70	; 112
    6fac:	20 f4       	brcc	.+8      	; 0x6fb6 <vfprintf+0x254>
    6fae:	98 35       	cpi	r25, 0x58	; 88
    6fb0:	09 f0       	breq	.+2      	; 0x6fb4 <vfprintf+0x252>
    6fb2:	ac c0       	rjmp	.+344    	; 0x710c <vfprintf+0x3aa>
    6fb4:	0f c0       	rjmp	.+30     	; 0x6fd4 <vfprintf+0x272>
    6fb6:	90 37       	cpi	r25, 0x70	; 112
    6fb8:	39 f0       	breq	.+14     	; 0x6fc8 <vfprintf+0x266>
    6fba:	98 37       	cpi	r25, 0x78	; 120
    6fbc:	09 f0       	breq	.+2      	; 0x6fc0 <vfprintf+0x25e>
    6fbe:	a6 c0       	rjmp	.+332    	; 0x710c <vfprintf+0x3aa>
    6fc0:	04 c0       	rjmp	.+8      	; 0x6fca <vfprintf+0x268>
    6fc2:	28 e0       	ldi	r18, 0x08	; 8
    6fc4:	30 e0       	ldi	r19, 0x00	; 0
    6fc6:	0a c0       	rjmp	.+20     	; 0x6fdc <vfprintf+0x27a>
    6fc8:	10 61       	ori	r17, 0x10	; 16
    6fca:	14 fd       	sbrc	r17, 4
    6fcc:	14 60       	ori	r17, 0x04	; 4
    6fce:	20 e1       	ldi	r18, 0x10	; 16
    6fd0:	30 e0       	ldi	r19, 0x00	; 0
    6fd2:	04 c0       	rjmp	.+8      	; 0x6fdc <vfprintf+0x27a>
    6fd4:	14 fd       	sbrc	r17, 4
    6fd6:	16 60       	ori	r17, 0x06	; 6
    6fd8:	20 e1       	ldi	r18, 0x10	; 16
    6fda:	32 e0       	ldi	r19, 0x02	; 2
    6fdc:	17 ff       	sbrs	r17, 7
    6fde:	08 c0       	rjmp	.+16     	; 0x6ff0 <vfprintf+0x28e>
    6fe0:	f5 01       	movw	r30, r10
    6fe2:	60 81       	ld	r22, Z
    6fe4:	71 81       	ldd	r23, Z+1	; 0x01
    6fe6:	82 81       	ldd	r24, Z+2	; 0x02
    6fe8:	93 81       	ldd	r25, Z+3	; 0x03
    6fea:	44 e0       	ldi	r20, 0x04	; 4
    6fec:	50 e0       	ldi	r21, 0x00	; 0
    6fee:	08 c0       	rjmp	.+16     	; 0x7000 <vfprintf+0x29e>
    6ff0:	f5 01       	movw	r30, r10
    6ff2:	80 81       	ld	r24, Z
    6ff4:	91 81       	ldd	r25, Z+1	; 0x01
    6ff6:	bc 01       	movw	r22, r24
    6ff8:	80 e0       	ldi	r24, 0x00	; 0
    6ffa:	90 e0       	ldi	r25, 0x00	; 0
    6ffc:	42 e0       	ldi	r20, 0x02	; 2
    6ffe:	50 e0       	ldi	r21, 0x00	; 0
    7000:	a4 0e       	add	r10, r20
    7002:	b5 1e       	adc	r11, r21
    7004:	a1 01       	movw	r20, r2
    7006:	0e 94 f8 39 	call	0x73f0	; 0x73f0 <__ultoa_invert>
    700a:	d8 2e       	mov	r13, r24
    700c:	d2 18       	sub	r13, r2
    700e:	8f e7       	ldi	r24, 0x7F	; 127
    7010:	f8 2e       	mov	r15, r24
    7012:	f1 22       	and	r15, r17
    7014:	f6 fe       	sbrs	r15, 6
    7016:	0b c0       	rjmp	.+22     	; 0x702e <vfprintf+0x2cc>
    7018:	5e ef       	ldi	r21, 0xFE	; 254
    701a:	f5 22       	and	r15, r21
    701c:	d9 14       	cp	r13, r9
    701e:	38 f4       	brcc	.+14     	; 0x702e <vfprintf+0x2cc>
    7020:	f4 fe       	sbrs	r15, 4
    7022:	07 c0       	rjmp	.+14     	; 0x7032 <vfprintf+0x2d0>
    7024:	f2 fc       	sbrc	r15, 2
    7026:	05 c0       	rjmp	.+10     	; 0x7032 <vfprintf+0x2d0>
    7028:	8f ee       	ldi	r24, 0xEF	; 239
    702a:	f8 22       	and	r15, r24
    702c:	02 c0       	rjmp	.+4      	; 0x7032 <vfprintf+0x2d0>
    702e:	1d 2d       	mov	r17, r13
    7030:	01 c0       	rjmp	.+2      	; 0x7034 <vfprintf+0x2d2>
    7032:	19 2d       	mov	r17, r9
    7034:	f4 fe       	sbrs	r15, 4
    7036:	0d c0       	rjmp	.+26     	; 0x7052 <vfprintf+0x2f0>
    7038:	fe 01       	movw	r30, r28
    703a:	ed 0d       	add	r30, r13
    703c:	f1 1d       	adc	r31, r1
    703e:	80 81       	ld	r24, Z
    7040:	80 33       	cpi	r24, 0x30	; 48
    7042:	19 f4       	brne	.+6      	; 0x704a <vfprintf+0x2e8>
    7044:	99 ee       	ldi	r25, 0xE9	; 233
    7046:	f9 22       	and	r15, r25
    7048:	08 c0       	rjmp	.+16     	; 0x705a <vfprintf+0x2f8>
    704a:	1f 5f       	subi	r17, 0xFF	; 255
    704c:	f2 fe       	sbrs	r15, 2
    704e:	05 c0       	rjmp	.+10     	; 0x705a <vfprintf+0x2f8>
    7050:	03 c0       	rjmp	.+6      	; 0x7058 <vfprintf+0x2f6>
    7052:	8f 2d       	mov	r24, r15
    7054:	86 78       	andi	r24, 0x86	; 134
    7056:	09 f0       	breq	.+2      	; 0x705a <vfprintf+0x2f8>
    7058:	1f 5f       	subi	r17, 0xFF	; 255
    705a:	0f 2d       	mov	r16, r15
    705c:	f3 fc       	sbrc	r15, 3
    705e:	14 c0       	rjmp	.+40     	; 0x7088 <vfprintf+0x326>
    7060:	f0 fe       	sbrs	r15, 0
    7062:	0f c0       	rjmp	.+30     	; 0x7082 <vfprintf+0x320>
    7064:	1e 15       	cp	r17, r14
    7066:	10 f0       	brcs	.+4      	; 0x706c <vfprintf+0x30a>
    7068:	9d 2c       	mov	r9, r13
    706a:	0b c0       	rjmp	.+22     	; 0x7082 <vfprintf+0x320>
    706c:	9d 2c       	mov	r9, r13
    706e:	9e 0c       	add	r9, r14
    7070:	91 1a       	sub	r9, r17
    7072:	1e 2d       	mov	r17, r14
    7074:	06 c0       	rjmp	.+12     	; 0x7082 <vfprintf+0x320>
    7076:	80 e2       	ldi	r24, 0x20	; 32
    7078:	90 e0       	ldi	r25, 0x00	; 0
    707a:	b3 01       	movw	r22, r6
    707c:	0e 94 cc 39 	call	0x7398	; 0x7398 <fputc>
    7080:	1f 5f       	subi	r17, 0xFF	; 255
    7082:	1e 15       	cp	r17, r14
    7084:	c0 f3       	brcs	.-16     	; 0x7076 <vfprintf+0x314>
    7086:	04 c0       	rjmp	.+8      	; 0x7090 <vfprintf+0x32e>
    7088:	1e 15       	cp	r17, r14
    708a:	10 f4       	brcc	.+4      	; 0x7090 <vfprintf+0x32e>
    708c:	e1 1a       	sub	r14, r17
    708e:	01 c0       	rjmp	.+2      	; 0x7092 <vfprintf+0x330>
    7090:	ee 24       	eor	r14, r14
    7092:	04 ff       	sbrs	r16, 4
    7094:	0f c0       	rjmp	.+30     	; 0x70b4 <vfprintf+0x352>
    7096:	80 e3       	ldi	r24, 0x30	; 48
    7098:	90 e0       	ldi	r25, 0x00	; 0
    709a:	b3 01       	movw	r22, r6
    709c:	0e 94 cc 39 	call	0x7398	; 0x7398 <fputc>
    70a0:	02 ff       	sbrs	r16, 2
    70a2:	1d c0       	rjmp	.+58     	; 0x70de <vfprintf+0x37c>
    70a4:	01 fd       	sbrc	r16, 1
    70a6:	03 c0       	rjmp	.+6      	; 0x70ae <vfprintf+0x34c>
    70a8:	88 e7       	ldi	r24, 0x78	; 120
    70aa:	90 e0       	ldi	r25, 0x00	; 0
    70ac:	0e c0       	rjmp	.+28     	; 0x70ca <vfprintf+0x368>
    70ae:	88 e5       	ldi	r24, 0x58	; 88
    70b0:	90 e0       	ldi	r25, 0x00	; 0
    70b2:	0b c0       	rjmp	.+22     	; 0x70ca <vfprintf+0x368>
    70b4:	80 2f       	mov	r24, r16
    70b6:	86 78       	andi	r24, 0x86	; 134
    70b8:	91 f0       	breq	.+36     	; 0x70de <vfprintf+0x37c>
    70ba:	01 ff       	sbrs	r16, 1
    70bc:	02 c0       	rjmp	.+4      	; 0x70c2 <vfprintf+0x360>
    70be:	8b e2       	ldi	r24, 0x2B	; 43
    70c0:	01 c0       	rjmp	.+2      	; 0x70c4 <vfprintf+0x362>
    70c2:	80 e2       	ldi	r24, 0x20	; 32
    70c4:	f7 fc       	sbrc	r15, 7
    70c6:	8d e2       	ldi	r24, 0x2D	; 45
    70c8:	90 e0       	ldi	r25, 0x00	; 0
    70ca:	b3 01       	movw	r22, r6
    70cc:	0e 94 cc 39 	call	0x7398	; 0x7398 <fputc>
    70d0:	06 c0       	rjmp	.+12     	; 0x70de <vfprintf+0x37c>
    70d2:	80 e3       	ldi	r24, 0x30	; 48
    70d4:	90 e0       	ldi	r25, 0x00	; 0
    70d6:	b3 01       	movw	r22, r6
    70d8:	0e 94 cc 39 	call	0x7398	; 0x7398 <fputc>
    70dc:	9a 94       	dec	r9
    70de:	d9 14       	cp	r13, r9
    70e0:	c0 f3       	brcs	.-16     	; 0x70d2 <vfprintf+0x370>
    70e2:	da 94       	dec	r13
    70e4:	f1 01       	movw	r30, r2
    70e6:	ed 0d       	add	r30, r13
    70e8:	f1 1d       	adc	r31, r1
    70ea:	80 81       	ld	r24, Z
    70ec:	90 e0       	ldi	r25, 0x00	; 0
    70ee:	b3 01       	movw	r22, r6
    70f0:	0e 94 cc 39 	call	0x7398	; 0x7398 <fputc>
    70f4:	dd 20       	and	r13, r13
    70f6:	a9 f7       	brne	.-22     	; 0x70e2 <vfprintf+0x380>
    70f8:	06 c0       	rjmp	.+12     	; 0x7106 <vfprintf+0x3a4>
    70fa:	80 e2       	ldi	r24, 0x20	; 32
    70fc:	90 e0       	ldi	r25, 0x00	; 0
    70fe:	b3 01       	movw	r22, r6
    7100:	0e 94 cc 39 	call	0x7398	; 0x7398 <fputc>
    7104:	ea 94       	dec	r14
    7106:	ee 20       	and	r14, r14
    7108:	c1 f7       	brne	.-16     	; 0x70fa <vfprintf+0x398>
    710a:	43 ce       	rjmp	.-890    	; 0x6d92 <vfprintf+0x30>
    710c:	f3 01       	movw	r30, r6
    710e:	66 81       	ldd	r22, Z+6	; 0x06
    7110:	77 81       	ldd	r23, Z+7	; 0x07
    7112:	cb 01       	movw	r24, r22
    7114:	2b 96       	adiw	r28, 0x0b	; 11
    7116:	e2 e1       	ldi	r30, 0x12	; 18
    7118:	0c 94 be 3a 	jmp	0x757c	; 0x757c <__epilogue_restores__>

0000711c <calloc>:
    711c:	0f 93       	push	r16
    711e:	1f 93       	push	r17
    7120:	cf 93       	push	r28
    7122:	df 93       	push	r29
    7124:	68 9f       	mul	r22, r24
    7126:	80 01       	movw	r16, r0
    7128:	69 9f       	mul	r22, r25
    712a:	10 0d       	add	r17, r0
    712c:	78 9f       	mul	r23, r24
    712e:	10 0d       	add	r17, r0
    7130:	11 24       	eor	r1, r1
    7132:	c8 01       	movw	r24, r16
    7134:	0e 94 aa 38 	call	0x7154	; 0x7154 <malloc>
    7138:	ec 01       	movw	r28, r24
    713a:	00 97       	sbiw	r24, 0x00	; 0
    713c:	29 f0       	breq	.+10     	; 0x7148 <calloc+0x2c>
    713e:	60 e0       	ldi	r22, 0x00	; 0
    7140:	70 e0       	ldi	r23, 0x00	; 0
    7142:	a8 01       	movw	r20, r16
    7144:	0e 94 ba 39 	call	0x7374	; 0x7374 <memset>
    7148:	ce 01       	movw	r24, r28
    714a:	df 91       	pop	r29
    714c:	cf 91       	pop	r28
    714e:	1f 91       	pop	r17
    7150:	0f 91       	pop	r16
    7152:	08 95       	ret

00007154 <malloc>:
    7154:	cf 93       	push	r28
    7156:	df 93       	push	r29
    7158:	bc 01       	movw	r22, r24
    715a:	82 30       	cpi	r24, 0x02	; 2
    715c:	91 05       	cpc	r25, r1
    715e:	10 f4       	brcc	.+4      	; 0x7164 <malloc+0x10>
    7160:	62 e0       	ldi	r22, 0x02	; 2
    7162:	70 e0       	ldi	r23, 0x00	; 0
    7164:	a0 91 0e 0d 	lds	r26, 0x0D0E
    7168:	b0 91 0f 0d 	lds	r27, 0x0D0F
    716c:	ed 01       	movw	r28, r26
    716e:	e0 e0       	ldi	r30, 0x00	; 0
    7170:	f0 e0       	ldi	r31, 0x00	; 0
    7172:	40 e0       	ldi	r20, 0x00	; 0
    7174:	50 e0       	ldi	r21, 0x00	; 0
    7176:	21 c0       	rjmp	.+66     	; 0x71ba <malloc+0x66>
    7178:	88 81       	ld	r24, Y
    717a:	99 81       	ldd	r25, Y+1	; 0x01
    717c:	86 17       	cp	r24, r22
    717e:	97 07       	cpc	r25, r23
    7180:	69 f4       	brne	.+26     	; 0x719c <malloc+0x48>
    7182:	8a 81       	ldd	r24, Y+2	; 0x02
    7184:	9b 81       	ldd	r25, Y+3	; 0x03
    7186:	30 97       	sbiw	r30, 0x00	; 0
    7188:	19 f0       	breq	.+6      	; 0x7190 <malloc+0x3c>
    718a:	93 83       	std	Z+3, r25	; 0x03
    718c:	82 83       	std	Z+2, r24	; 0x02
    718e:	04 c0       	rjmp	.+8      	; 0x7198 <malloc+0x44>
    7190:	90 93 0f 0d 	sts	0x0D0F, r25
    7194:	80 93 0e 0d 	sts	0x0D0E, r24
    7198:	fe 01       	movw	r30, r28
    719a:	34 c0       	rjmp	.+104    	; 0x7204 <malloc+0xb0>
    719c:	68 17       	cp	r22, r24
    719e:	79 07       	cpc	r23, r25
    71a0:	38 f4       	brcc	.+14     	; 0x71b0 <malloc+0x5c>
    71a2:	41 15       	cp	r20, r1
    71a4:	51 05       	cpc	r21, r1
    71a6:	19 f0       	breq	.+6      	; 0x71ae <malloc+0x5a>
    71a8:	84 17       	cp	r24, r20
    71aa:	95 07       	cpc	r25, r21
    71ac:	08 f4       	brcc	.+2      	; 0x71b0 <malloc+0x5c>
    71ae:	ac 01       	movw	r20, r24
    71b0:	fe 01       	movw	r30, r28
    71b2:	8a 81       	ldd	r24, Y+2	; 0x02
    71b4:	9b 81       	ldd	r25, Y+3	; 0x03
    71b6:	9c 01       	movw	r18, r24
    71b8:	e9 01       	movw	r28, r18
    71ba:	20 97       	sbiw	r28, 0x00	; 0
    71bc:	e9 f6       	brne	.-70     	; 0x7178 <malloc+0x24>
    71be:	41 15       	cp	r20, r1
    71c0:	51 05       	cpc	r21, r1
    71c2:	a9 f1       	breq	.+106    	; 0x722e <malloc+0xda>
    71c4:	ca 01       	movw	r24, r20
    71c6:	86 1b       	sub	r24, r22
    71c8:	97 0b       	sbc	r25, r23
    71ca:	04 97       	sbiw	r24, 0x04	; 4
    71cc:	08 f4       	brcc	.+2      	; 0x71d0 <malloc+0x7c>
    71ce:	ba 01       	movw	r22, r20
    71d0:	e0 e0       	ldi	r30, 0x00	; 0
    71d2:	f0 e0       	ldi	r31, 0x00	; 0
    71d4:	2a c0       	rjmp	.+84     	; 0x722a <malloc+0xd6>
    71d6:	8d 91       	ld	r24, X+
    71d8:	9c 91       	ld	r25, X
    71da:	11 97       	sbiw	r26, 0x01	; 1
    71dc:	84 17       	cp	r24, r20
    71de:	95 07       	cpc	r25, r21
    71e0:	f9 f4       	brne	.+62     	; 0x7220 <malloc+0xcc>
    71e2:	64 17       	cp	r22, r20
    71e4:	75 07       	cpc	r23, r21
    71e6:	81 f4       	brne	.+32     	; 0x7208 <malloc+0xb4>
    71e8:	12 96       	adiw	r26, 0x02	; 2
    71ea:	8d 91       	ld	r24, X+
    71ec:	9c 91       	ld	r25, X
    71ee:	13 97       	sbiw	r26, 0x03	; 3
    71f0:	30 97       	sbiw	r30, 0x00	; 0
    71f2:	19 f0       	breq	.+6      	; 0x71fa <malloc+0xa6>
    71f4:	93 83       	std	Z+3, r25	; 0x03
    71f6:	82 83       	std	Z+2, r24	; 0x02
    71f8:	04 c0       	rjmp	.+8      	; 0x7202 <malloc+0xae>
    71fa:	90 93 0f 0d 	sts	0x0D0F, r25
    71fe:	80 93 0e 0d 	sts	0x0D0E, r24
    7202:	fd 01       	movw	r30, r26
    7204:	32 96       	adiw	r30, 0x02	; 2
    7206:	4f c0       	rjmp	.+158    	; 0x72a6 <malloc+0x152>
    7208:	ca 01       	movw	r24, r20
    720a:	86 1b       	sub	r24, r22
    720c:	97 0b       	sbc	r25, r23
    720e:	fd 01       	movw	r30, r26
    7210:	e8 0f       	add	r30, r24
    7212:	f9 1f       	adc	r31, r25
    7214:	61 93       	st	Z+, r22
    7216:	71 93       	st	Z+, r23
    7218:	02 97       	sbiw	r24, 0x02	; 2
    721a:	8d 93       	st	X+, r24
    721c:	9c 93       	st	X, r25
    721e:	43 c0       	rjmp	.+134    	; 0x72a6 <malloc+0x152>
    7220:	fd 01       	movw	r30, r26
    7222:	82 81       	ldd	r24, Z+2	; 0x02
    7224:	93 81       	ldd	r25, Z+3	; 0x03
    7226:	9c 01       	movw	r18, r24
    7228:	d9 01       	movw	r26, r18
    722a:	10 97       	sbiw	r26, 0x00	; 0
    722c:	a1 f6       	brne	.-88     	; 0x71d6 <malloc+0x82>
    722e:	80 91 0c 0d 	lds	r24, 0x0D0C
    7232:	90 91 0d 0d 	lds	r25, 0x0D0D
    7236:	89 2b       	or	r24, r25
    7238:	41 f4       	brne	.+16     	; 0x724a <malloc+0xf6>
    723a:	80 91 1c 06 	lds	r24, 0x061C
    723e:	90 91 1d 06 	lds	r25, 0x061D
    7242:	90 93 0d 0d 	sts	0x0D0D, r25
    7246:	80 93 0c 0d 	sts	0x0D0C, r24
    724a:	40 91 1e 06 	lds	r20, 0x061E
    724e:	50 91 1f 06 	lds	r21, 0x061F
    7252:	41 15       	cp	r20, r1
    7254:	51 05       	cpc	r21, r1
    7256:	41 f4       	brne	.+16     	; 0x7268 <malloc+0x114>
    7258:	4d b7       	in	r20, 0x3d	; 61
    725a:	5e b7       	in	r21, 0x3e	; 62
    725c:	80 91 1a 06 	lds	r24, 0x061A
    7260:	90 91 1b 06 	lds	r25, 0x061B
    7264:	48 1b       	sub	r20, r24
    7266:	59 0b       	sbc	r21, r25
    7268:	20 91 0c 0d 	lds	r18, 0x0D0C
    726c:	30 91 0d 0d 	lds	r19, 0x0D0D
    7270:	24 17       	cp	r18, r20
    7272:	35 07       	cpc	r19, r21
    7274:	b0 f4       	brcc	.+44     	; 0x72a2 <malloc+0x14e>
    7276:	ca 01       	movw	r24, r20
    7278:	82 1b       	sub	r24, r18
    727a:	93 0b       	sbc	r25, r19
    727c:	86 17       	cp	r24, r22
    727e:	97 07       	cpc	r25, r23
    7280:	80 f0       	brcs	.+32     	; 0x72a2 <malloc+0x14e>
    7282:	ab 01       	movw	r20, r22
    7284:	4e 5f       	subi	r20, 0xFE	; 254
    7286:	5f 4f       	sbci	r21, 0xFF	; 255
    7288:	84 17       	cp	r24, r20
    728a:	95 07       	cpc	r25, r21
    728c:	50 f0       	brcs	.+20     	; 0x72a2 <malloc+0x14e>
    728e:	42 0f       	add	r20, r18
    7290:	53 1f       	adc	r21, r19
    7292:	50 93 0d 0d 	sts	0x0D0D, r21
    7296:	40 93 0c 0d 	sts	0x0D0C, r20
    729a:	f9 01       	movw	r30, r18
    729c:	61 93       	st	Z+, r22
    729e:	71 93       	st	Z+, r23
    72a0:	02 c0       	rjmp	.+4      	; 0x72a6 <malloc+0x152>
    72a2:	e0 e0       	ldi	r30, 0x00	; 0
    72a4:	f0 e0       	ldi	r31, 0x00	; 0
    72a6:	cf 01       	movw	r24, r30
    72a8:	df 91       	pop	r29
    72aa:	cf 91       	pop	r28
    72ac:	08 95       	ret

000072ae <free>:
    72ae:	cf 93       	push	r28
    72b0:	df 93       	push	r29
    72b2:	00 97       	sbiw	r24, 0x00	; 0
    72b4:	09 f4       	brne	.+2      	; 0x72b8 <free+0xa>
    72b6:	50 c0       	rjmp	.+160    	; 0x7358 <free+0xaa>
    72b8:	ec 01       	movw	r28, r24
    72ba:	22 97       	sbiw	r28, 0x02	; 2
    72bc:	1b 82       	std	Y+3, r1	; 0x03
    72be:	1a 82       	std	Y+2, r1	; 0x02
    72c0:	a0 91 0e 0d 	lds	r26, 0x0D0E
    72c4:	b0 91 0f 0d 	lds	r27, 0x0D0F
    72c8:	10 97       	sbiw	r26, 0x00	; 0
    72ca:	09 f1       	breq	.+66     	; 0x730e <free+0x60>
    72cc:	40 e0       	ldi	r20, 0x00	; 0
    72ce:	50 e0       	ldi	r21, 0x00	; 0
    72d0:	ac 17       	cp	r26, r28
    72d2:	bd 07       	cpc	r27, r29
    72d4:	08 f1       	brcs	.+66     	; 0x7318 <free+0x6a>
    72d6:	bb 83       	std	Y+3, r27	; 0x03
    72d8:	aa 83       	std	Y+2, r26	; 0x02
    72da:	fe 01       	movw	r30, r28
    72dc:	21 91       	ld	r18, Z+
    72de:	31 91       	ld	r19, Z+
    72e0:	e2 0f       	add	r30, r18
    72e2:	f3 1f       	adc	r31, r19
    72e4:	ae 17       	cp	r26, r30
    72e6:	bf 07       	cpc	r27, r31
    72e8:	79 f4       	brne	.+30     	; 0x7308 <free+0x5a>
    72ea:	8d 91       	ld	r24, X+
    72ec:	9c 91       	ld	r25, X
    72ee:	11 97       	sbiw	r26, 0x01	; 1
    72f0:	28 0f       	add	r18, r24
    72f2:	39 1f       	adc	r19, r25
    72f4:	2e 5f       	subi	r18, 0xFE	; 254
    72f6:	3f 4f       	sbci	r19, 0xFF	; 255
    72f8:	39 83       	std	Y+1, r19	; 0x01
    72fa:	28 83       	st	Y, r18
    72fc:	12 96       	adiw	r26, 0x02	; 2
    72fe:	8d 91       	ld	r24, X+
    7300:	9c 91       	ld	r25, X
    7302:	13 97       	sbiw	r26, 0x03	; 3
    7304:	9b 83       	std	Y+3, r25	; 0x03
    7306:	8a 83       	std	Y+2, r24	; 0x02
    7308:	41 15       	cp	r20, r1
    730a:	51 05       	cpc	r21, r1
    730c:	71 f4       	brne	.+28     	; 0x732a <free+0x7c>
    730e:	d0 93 0f 0d 	sts	0x0D0F, r29
    7312:	c0 93 0e 0d 	sts	0x0D0E, r28
    7316:	20 c0       	rjmp	.+64     	; 0x7358 <free+0xaa>
    7318:	12 96       	adiw	r26, 0x02	; 2
    731a:	8d 91       	ld	r24, X+
    731c:	9c 91       	ld	r25, X
    731e:	13 97       	sbiw	r26, 0x03	; 3
    7320:	ad 01       	movw	r20, r26
    7322:	00 97       	sbiw	r24, 0x00	; 0
    7324:	11 f0       	breq	.+4      	; 0x732a <free+0x7c>
    7326:	dc 01       	movw	r26, r24
    7328:	d3 cf       	rjmp	.-90     	; 0x72d0 <free+0x22>
    732a:	fa 01       	movw	r30, r20
    732c:	d3 83       	std	Z+3, r29	; 0x03
    732e:	c2 83       	std	Z+2, r28	; 0x02
    7330:	21 91       	ld	r18, Z+
    7332:	31 91       	ld	r19, Z+
    7334:	e2 0f       	add	r30, r18
    7336:	f3 1f       	adc	r31, r19
    7338:	ce 17       	cp	r28, r30
    733a:	df 07       	cpc	r29, r31
    733c:	69 f4       	brne	.+26     	; 0x7358 <free+0xaa>
    733e:	88 81       	ld	r24, Y
    7340:	99 81       	ldd	r25, Y+1	; 0x01
    7342:	28 0f       	add	r18, r24
    7344:	39 1f       	adc	r19, r25
    7346:	2e 5f       	subi	r18, 0xFE	; 254
    7348:	3f 4f       	sbci	r19, 0xFF	; 255
    734a:	fa 01       	movw	r30, r20
    734c:	31 83       	std	Z+1, r19	; 0x01
    734e:	20 83       	st	Z, r18
    7350:	8a 81       	ldd	r24, Y+2	; 0x02
    7352:	9b 81       	ldd	r25, Y+3	; 0x03
    7354:	93 83       	std	Z+3, r25	; 0x03
    7356:	82 83       	std	Z+2, r24	; 0x02
    7358:	df 91       	pop	r29
    735a:	cf 91       	pop	r28
    735c:	08 95       	ret

0000735e <strnlen_P>:
    735e:	fc 01       	movw	r30, r24
    7360:	05 90       	lpm	r0, Z+
    7362:	61 50       	subi	r22, 0x01	; 1
    7364:	70 40       	sbci	r23, 0x00	; 0
    7366:	01 10       	cpse	r0, r1
    7368:	d8 f7       	brcc	.-10     	; 0x7360 <strnlen_P+0x2>
    736a:	80 95       	com	r24
    736c:	90 95       	com	r25
    736e:	8e 0f       	add	r24, r30
    7370:	9f 1f       	adc	r25, r31
    7372:	08 95       	ret

00007374 <memset>:
    7374:	dc 01       	movw	r26, r24
    7376:	01 c0       	rjmp	.+2      	; 0x737a <memset+0x6>
    7378:	6d 93       	st	X+, r22
    737a:	41 50       	subi	r20, 0x01	; 1
    737c:	50 40       	sbci	r21, 0x00	; 0
    737e:	e0 f7       	brcc	.-8      	; 0x7378 <memset+0x4>
    7380:	08 95       	ret

00007382 <strnlen>:
    7382:	fc 01       	movw	r30, r24
    7384:	61 50       	subi	r22, 0x01	; 1
    7386:	70 40       	sbci	r23, 0x00	; 0
    7388:	01 90       	ld	r0, Z+
    738a:	01 10       	cpse	r0, r1
    738c:	d8 f7       	brcc	.-10     	; 0x7384 <strnlen+0x2>
    738e:	80 95       	com	r24
    7390:	90 95       	com	r25
    7392:	8e 0f       	add	r24, r30
    7394:	9f 1f       	adc	r25, r31
    7396:	08 95       	ret

00007398 <fputc>:
    7398:	0f 93       	push	r16
    739a:	1f 93       	push	r17
    739c:	cf 93       	push	r28
    739e:	df 93       	push	r29
    73a0:	8c 01       	movw	r16, r24
    73a2:	eb 01       	movw	r28, r22
    73a4:	8b 81       	ldd	r24, Y+3	; 0x03
    73a6:	81 ff       	sbrs	r24, 1
    73a8:	1b c0       	rjmp	.+54     	; 0x73e0 <fputc+0x48>
    73aa:	82 ff       	sbrs	r24, 2
    73ac:	0d c0       	rjmp	.+26     	; 0x73c8 <fputc+0x30>
    73ae:	2e 81       	ldd	r18, Y+6	; 0x06
    73b0:	3f 81       	ldd	r19, Y+7	; 0x07
    73b2:	8c 81       	ldd	r24, Y+4	; 0x04
    73b4:	9d 81       	ldd	r25, Y+5	; 0x05
    73b6:	28 17       	cp	r18, r24
    73b8:	39 07       	cpc	r19, r25
    73ba:	64 f4       	brge	.+24     	; 0x73d4 <fputc+0x3c>
    73bc:	e8 81       	ld	r30, Y
    73be:	f9 81       	ldd	r31, Y+1	; 0x01
    73c0:	01 93       	st	Z+, r16
    73c2:	f9 83       	std	Y+1, r31	; 0x01
    73c4:	e8 83       	st	Y, r30
    73c6:	06 c0       	rjmp	.+12     	; 0x73d4 <fputc+0x3c>
    73c8:	e8 85       	ldd	r30, Y+8	; 0x08
    73ca:	f9 85       	ldd	r31, Y+9	; 0x09
    73cc:	80 2f       	mov	r24, r16
    73ce:	09 95       	icall
    73d0:	89 2b       	or	r24, r25
    73d2:	31 f4       	brne	.+12     	; 0x73e0 <fputc+0x48>
    73d4:	8e 81       	ldd	r24, Y+6	; 0x06
    73d6:	9f 81       	ldd	r25, Y+7	; 0x07
    73d8:	01 96       	adiw	r24, 0x01	; 1
    73da:	9f 83       	std	Y+7, r25	; 0x07
    73dc:	8e 83       	std	Y+6, r24	; 0x06
    73de:	02 c0       	rjmp	.+4      	; 0x73e4 <fputc+0x4c>
    73e0:	0f ef       	ldi	r16, 0xFF	; 255
    73e2:	1f ef       	ldi	r17, 0xFF	; 255
    73e4:	c8 01       	movw	r24, r16
    73e6:	df 91       	pop	r29
    73e8:	cf 91       	pop	r28
    73ea:	1f 91       	pop	r17
    73ec:	0f 91       	pop	r16
    73ee:	08 95       	ret

000073f0 <__ultoa_invert>:
    73f0:	fa 01       	movw	r30, r20
    73f2:	aa 27       	eor	r26, r26
    73f4:	28 30       	cpi	r18, 0x08	; 8
    73f6:	51 f1       	breq	.+84     	; 0x744c <__ultoa_invert+0x5c>
    73f8:	20 31       	cpi	r18, 0x10	; 16
    73fa:	81 f1       	breq	.+96     	; 0x745c <__ultoa_invert+0x6c>
    73fc:	e8 94       	clt
    73fe:	6f 93       	push	r22
    7400:	6e 7f       	andi	r22, 0xFE	; 254
    7402:	6e 5f       	subi	r22, 0xFE	; 254
    7404:	7f 4f       	sbci	r23, 0xFF	; 255
    7406:	8f 4f       	sbci	r24, 0xFF	; 255
    7408:	9f 4f       	sbci	r25, 0xFF	; 255
    740a:	af 4f       	sbci	r26, 0xFF	; 255
    740c:	b1 e0       	ldi	r27, 0x01	; 1
    740e:	3e d0       	rcall	.+124    	; 0x748c <__ultoa_invert+0x9c>
    7410:	b4 e0       	ldi	r27, 0x04	; 4
    7412:	3c d0       	rcall	.+120    	; 0x748c <__ultoa_invert+0x9c>
    7414:	67 0f       	add	r22, r23
    7416:	78 1f       	adc	r23, r24
    7418:	89 1f       	adc	r24, r25
    741a:	9a 1f       	adc	r25, r26
    741c:	a1 1d       	adc	r26, r1
    741e:	68 0f       	add	r22, r24
    7420:	79 1f       	adc	r23, r25
    7422:	8a 1f       	adc	r24, r26
    7424:	91 1d       	adc	r25, r1
    7426:	a1 1d       	adc	r26, r1
    7428:	6a 0f       	add	r22, r26
    742a:	71 1d       	adc	r23, r1
    742c:	81 1d       	adc	r24, r1
    742e:	91 1d       	adc	r25, r1
    7430:	a1 1d       	adc	r26, r1
    7432:	20 d0       	rcall	.+64     	; 0x7474 <__ultoa_invert+0x84>
    7434:	09 f4       	brne	.+2      	; 0x7438 <__ultoa_invert+0x48>
    7436:	68 94       	set
    7438:	3f 91       	pop	r19
    743a:	2a e0       	ldi	r18, 0x0A	; 10
    743c:	26 9f       	mul	r18, r22
    743e:	11 24       	eor	r1, r1
    7440:	30 19       	sub	r19, r0
    7442:	30 5d       	subi	r19, 0xD0	; 208
    7444:	31 93       	st	Z+, r19
    7446:	de f6       	brtc	.-74     	; 0x73fe <__ultoa_invert+0xe>
    7448:	cf 01       	movw	r24, r30
    744a:	08 95       	ret
    744c:	46 2f       	mov	r20, r22
    744e:	47 70       	andi	r20, 0x07	; 7
    7450:	40 5d       	subi	r20, 0xD0	; 208
    7452:	41 93       	st	Z+, r20
    7454:	b3 e0       	ldi	r27, 0x03	; 3
    7456:	0f d0       	rcall	.+30     	; 0x7476 <__ultoa_invert+0x86>
    7458:	c9 f7       	brne	.-14     	; 0x744c <__ultoa_invert+0x5c>
    745a:	f6 cf       	rjmp	.-20     	; 0x7448 <__ultoa_invert+0x58>
    745c:	46 2f       	mov	r20, r22
    745e:	4f 70       	andi	r20, 0x0F	; 15
    7460:	40 5d       	subi	r20, 0xD0	; 208
    7462:	4a 33       	cpi	r20, 0x3A	; 58
    7464:	18 f0       	brcs	.+6      	; 0x746c <__ultoa_invert+0x7c>
    7466:	49 5d       	subi	r20, 0xD9	; 217
    7468:	31 fd       	sbrc	r19, 1
    746a:	40 52       	subi	r20, 0x20	; 32
    746c:	41 93       	st	Z+, r20
    746e:	02 d0       	rcall	.+4      	; 0x7474 <__ultoa_invert+0x84>
    7470:	a9 f7       	brne	.-22     	; 0x745c <__ultoa_invert+0x6c>
    7472:	ea cf       	rjmp	.-44     	; 0x7448 <__ultoa_invert+0x58>
    7474:	b4 e0       	ldi	r27, 0x04	; 4
    7476:	a6 95       	lsr	r26
    7478:	97 95       	ror	r25
    747a:	87 95       	ror	r24
    747c:	77 95       	ror	r23
    747e:	67 95       	ror	r22
    7480:	ba 95       	dec	r27
    7482:	c9 f7       	brne	.-14     	; 0x7476 <__ultoa_invert+0x86>
    7484:	00 97       	sbiw	r24, 0x00	; 0
    7486:	61 05       	cpc	r22, r1
    7488:	71 05       	cpc	r23, r1
    748a:	08 95       	ret
    748c:	9b 01       	movw	r18, r22
    748e:	ac 01       	movw	r20, r24
    7490:	0a 2e       	mov	r0, r26
    7492:	06 94       	lsr	r0
    7494:	57 95       	ror	r21
    7496:	47 95       	ror	r20
    7498:	37 95       	ror	r19
    749a:	27 95       	ror	r18
    749c:	ba 95       	dec	r27
    749e:	c9 f7       	brne	.-14     	; 0x7492 <__ultoa_invert+0xa2>
    74a0:	62 0f       	add	r22, r18
    74a2:	73 1f       	adc	r23, r19
    74a4:	84 1f       	adc	r24, r20
    74a6:	95 1f       	adc	r25, r21
    74a8:	a0 1d       	adc	r26, r0
    74aa:	08 95       	ret

000074ac <isspace>:
    74ac:	91 11       	cpse	r25, r1
    74ae:	06 c0       	rjmp	.+12     	; 0x74bc <__ctype_isfalse>
    74b0:	80 32       	cpi	r24, 0x20	; 32
    74b2:	19 f0       	breq	.+6      	; 0x74ba <isspace+0xe>
    74b4:	89 50       	subi	r24, 0x09	; 9
    74b6:	85 50       	subi	r24, 0x05	; 5
    74b8:	d0 f7       	brcc	.-12     	; 0x74ae <isspace+0x2>
    74ba:	08 95       	ret

000074bc <__ctype_isfalse>:
    74bc:	99 27       	eor	r25, r25
    74be:	88 27       	eor	r24, r24

000074c0 <__ctype_istrue>:
    74c0:	08 95       	ret

000074c2 <__mulsi3>:
    74c2:	62 9f       	mul	r22, r18
    74c4:	d0 01       	movw	r26, r0
    74c6:	73 9f       	mul	r23, r19
    74c8:	f0 01       	movw	r30, r0
    74ca:	82 9f       	mul	r24, r18
    74cc:	e0 0d       	add	r30, r0
    74ce:	f1 1d       	adc	r31, r1
    74d0:	64 9f       	mul	r22, r20
    74d2:	e0 0d       	add	r30, r0
    74d4:	f1 1d       	adc	r31, r1
    74d6:	92 9f       	mul	r25, r18
    74d8:	f0 0d       	add	r31, r0
    74da:	83 9f       	mul	r24, r19
    74dc:	f0 0d       	add	r31, r0
    74de:	74 9f       	mul	r23, r20
    74e0:	f0 0d       	add	r31, r0
    74e2:	65 9f       	mul	r22, r21
    74e4:	f0 0d       	add	r31, r0
    74e6:	99 27       	eor	r25, r25
    74e8:	72 9f       	mul	r23, r18
    74ea:	b0 0d       	add	r27, r0
    74ec:	e1 1d       	adc	r30, r1
    74ee:	f9 1f       	adc	r31, r25
    74f0:	63 9f       	mul	r22, r19
    74f2:	b0 0d       	add	r27, r0
    74f4:	e1 1d       	adc	r30, r1
    74f6:	f9 1f       	adc	r31, r25
    74f8:	bd 01       	movw	r22, r26
    74fa:	cf 01       	movw	r24, r30
    74fc:	11 24       	eor	r1, r1
    74fe:	08 95       	ret

00007500 <__udivmodsi4>:
    7500:	a1 e2       	ldi	r26, 0x21	; 33
    7502:	1a 2e       	mov	r1, r26
    7504:	aa 1b       	sub	r26, r26
    7506:	bb 1b       	sub	r27, r27
    7508:	fd 01       	movw	r30, r26
    750a:	0d c0       	rjmp	.+26     	; 0x7526 <__udivmodsi4_ep>

0000750c <__udivmodsi4_loop>:
    750c:	aa 1f       	adc	r26, r26
    750e:	bb 1f       	adc	r27, r27
    7510:	ee 1f       	adc	r30, r30
    7512:	ff 1f       	adc	r31, r31
    7514:	a2 17       	cp	r26, r18
    7516:	b3 07       	cpc	r27, r19
    7518:	e4 07       	cpc	r30, r20
    751a:	f5 07       	cpc	r31, r21
    751c:	20 f0       	brcs	.+8      	; 0x7526 <__udivmodsi4_ep>
    751e:	a2 1b       	sub	r26, r18
    7520:	b3 0b       	sbc	r27, r19
    7522:	e4 0b       	sbc	r30, r20
    7524:	f5 0b       	sbc	r31, r21

00007526 <__udivmodsi4_ep>:
    7526:	66 1f       	adc	r22, r22
    7528:	77 1f       	adc	r23, r23
    752a:	88 1f       	adc	r24, r24
    752c:	99 1f       	adc	r25, r25
    752e:	1a 94       	dec	r1
    7530:	69 f7       	brne	.-38     	; 0x750c <__udivmodsi4_loop>
    7532:	60 95       	com	r22
    7534:	70 95       	com	r23
    7536:	80 95       	com	r24
    7538:	90 95       	com	r25
    753a:	9b 01       	movw	r18, r22
    753c:	ac 01       	movw	r20, r24
    753e:	bd 01       	movw	r22, r26
    7540:	cf 01       	movw	r24, r30
    7542:	08 95       	ret

00007544 <__prologue_saves__>:
    7544:	2f 92       	push	r2
    7546:	3f 92       	push	r3
    7548:	4f 92       	push	r4
    754a:	5f 92       	push	r5
    754c:	6f 92       	push	r6
    754e:	7f 92       	push	r7
    7550:	8f 92       	push	r8
    7552:	9f 92       	push	r9
    7554:	af 92       	push	r10
    7556:	bf 92       	push	r11
    7558:	cf 92       	push	r12
    755a:	df 92       	push	r13
    755c:	ef 92       	push	r14
    755e:	ff 92       	push	r15
    7560:	0f 93       	push	r16
    7562:	1f 93       	push	r17
    7564:	cf 93       	push	r28
    7566:	df 93       	push	r29
    7568:	cd b7       	in	r28, 0x3d	; 61
    756a:	de b7       	in	r29, 0x3e	; 62
    756c:	ca 1b       	sub	r28, r26
    756e:	db 0b       	sbc	r29, r27
    7570:	0f b6       	in	r0, 0x3f	; 63
    7572:	f8 94       	cli
    7574:	de bf       	out	0x3e, r29	; 62
    7576:	0f be       	out	0x3f, r0	; 63
    7578:	cd bf       	out	0x3d, r28	; 61
    757a:	09 94       	ijmp

0000757c <__epilogue_restores__>:
    757c:	2a 88       	ldd	r2, Y+18	; 0x12
    757e:	39 88       	ldd	r3, Y+17	; 0x11
    7580:	48 88       	ldd	r4, Y+16	; 0x10
    7582:	5f 84       	ldd	r5, Y+15	; 0x0f
    7584:	6e 84       	ldd	r6, Y+14	; 0x0e
    7586:	7d 84       	ldd	r7, Y+13	; 0x0d
    7588:	8c 84       	ldd	r8, Y+12	; 0x0c
    758a:	9b 84       	ldd	r9, Y+11	; 0x0b
    758c:	aa 84       	ldd	r10, Y+10	; 0x0a
    758e:	b9 84       	ldd	r11, Y+9	; 0x09
    7590:	c8 84       	ldd	r12, Y+8	; 0x08
    7592:	df 80       	ldd	r13, Y+7	; 0x07
    7594:	ee 80       	ldd	r14, Y+6	; 0x06
    7596:	fd 80       	ldd	r15, Y+5	; 0x05
    7598:	0c 81       	ldd	r16, Y+4	; 0x04
    759a:	1b 81       	ldd	r17, Y+3	; 0x03
    759c:	aa 81       	ldd	r26, Y+2	; 0x02
    759e:	b9 81       	ldd	r27, Y+1	; 0x01
    75a0:	ce 0f       	add	r28, r30
    75a2:	d1 1d       	adc	r29, r1
    75a4:	0f b6       	in	r0, 0x3f	; 63
    75a6:	f8 94       	cli
    75a8:	de bf       	out	0x3e, r29	; 62
    75aa:	0f be       	out	0x3f, r0	; 63
    75ac:	cd bf       	out	0x3d, r28	; 61
    75ae:	ed 01       	movw	r28, r26
    75b0:	08 95       	ret

000075b2 <_exit>:
    75b2:	f8 94       	cli

000075b4 <__stop_program>:
    75b4:	ff cf       	rjmp	.-2      	; 0x75b4 <__stop_program>
