
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.5.2
// timestamp : Tue Sep  7 17:29:12 2021 GMT
// usage     : riscv_ctg \
//                  -- cgf $cgf \
//                  -- xlen $xlen \
// -----------
//
// -----------
// Copyright (c) 2021. IIT Madras. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmv.w.x instruction of the RISC-V F extension for the fmv.w.x_b25 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmv.w.x_b25)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x16,test_fp)
RVTEST_SIGBASE(x15,signature_x15_1)

inst_0:// rs1==x6, rd==f5, rs1_val == 0 and rm_val == 0  
// opcode: fmv.w.x ; op1:x6; dest:f5; op1val:0x0; valaddr_reg:x16; val_offset:0; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f5, x6, 0x0, 0, x16, 0, x17, x15, 0, x18)

inst_1:// rs1==x21, rd==f0, rs1_val == -1227077728 and rm_val == 0  
// opcode: fmv.w.x ; op1:x21; dest:f0; op1val:-0x4923b860; valaddr_reg:x16; val_offset:4; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f0, x21, 0x0, 0, x16, 4, x17, x15, 8, x18)

inst_2:// rs1==x0, rd==f17, rs1_val == 1227077728 and rm_val == 0  
// opcode: fmv.w.x ; op1:x0; dest:f17; op1val:0x0; valaddr_reg:x16; val_offset:8; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f17, x0, 0x0, 0, x16, 8, x17, x15, 16, x18)

inst_3:// rs1==x10, rd==f14, rs1_val == -2147483647 and rm_val == 0  
// opcode: fmv.w.x ; op1:x10; dest:f14; op1val:-0x7fffffff; valaddr_reg:x16; val_offset:12; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f14, x10, 0x0, 0, x16, 12, x17, x15, 24, x18)

inst_4:// rs1==x26, rd==f16, rs1_val == 2147483647 and rm_val == 0  
// opcode: fmv.w.x ; op1:x26; dest:f16; op1val:0x7fffffff; valaddr_reg:x16; val_offset:16; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f16, x26, 0x0, 0, x16, 16, x17, x15, 32, x18)

inst_5:// rs1==x1, rd==f3, rs1_val == -1 and rm_val == 0  
// opcode: fmv.w.x ; op1:x1; dest:f3; op1val:-0x1; valaddr_reg:x16; val_offset:20; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f3, x1, 0x0, 0, x16, 20, x17, x15, 40, x18)

inst_6:// rs1==x20, rd==f20, rs1_val == 1 and rm_val == 0  
// opcode: fmv.w.x ; op1:x20; dest:f20; op1val:0x1; valaddr_reg:x16; val_offset:24; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f20, x20, 0x0, 0, x16, 24, x17, x15, 48, x18)

inst_7:// rs1==x9, rd==f15, 
// opcode: fmv.w.x ; op1:x9; dest:f15; op1val:0x0; valaddr_reg:x16; val_offset:28; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f15, x9, 0x0, 0, x16, 28, x17, x15, 56, x18)
RVTEST_VALBASEMOV(x20, x16)
RVTEST_SIGBASE(x19,signature_x19_0)

inst_8:// rs1==x17, rd==f12, 
// opcode: fmv.w.x ; op1:x17; dest:f12; op1val:0x0; valaddr_reg:x20; val_offset:32; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f12, x17, 0x0, 0, x20, 32, x21, x19, 0, x18)
RVTEST_VALBASEMOV(x16, x20)
RVTEST_SIGBASE(x15,signature_x15_2)

inst_9:// rs1==x5, rd==f26, 
// opcode: fmv.w.x ; op1:x5; dest:f26; op1val:0x0; valaddr_reg:x16; val_offset:36; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f26, x5, 0x0, 0, x16, 36, x17, x15, 0, x18)

inst_10:// rs1==x2, rd==f25, 
// opcode: fmv.w.x ; op1:x2; dest:f25; op1val:0x0; valaddr_reg:x16; val_offset:40; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f25, x2, 0x0, 0, x16, 40, x17, x15, 8, x18)

inst_11:// rs1==x13, rd==f23, 
// opcode: fmv.w.x ; op1:x13; dest:f23; op1val:0x0; valaddr_reg:x16; val_offset:44; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f23, x13, 0x0, 0, x16, 44, x17, x15, 16, x18)

inst_12:// rs1==x8, rd==f13, 
// opcode: fmv.w.x ; op1:x8; dest:f13; op1val:0x0; valaddr_reg:x16; val_offset:48; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f13, x8, 0x0, 0, x16, 48, x17, x15, 24, x18)

inst_13:// rs1==x11, rd==f8, 
// opcode: fmv.w.x ; op1:x11; dest:f8; op1val:0x0; valaddr_reg:x16; val_offset:52; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f8, x11, 0x0, 0, x16, 52, x17, x15, 32, x18)

inst_14:// rs1==x25, rd==f18, 
// opcode: fmv.w.x ; op1:x25; dest:f18; op1val:0x0; valaddr_reg:x16; val_offset:56; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f18, x25, 0x0, 0, x16, 56, x17, x15, 40, x18)

inst_15:// rs1==x19, rd==f6, 
// opcode: fmv.w.x ; op1:x19; dest:f6; op1val:0x0; valaddr_reg:x16; val_offset:60; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f6, x19, 0x0, 0, x16, 60, x17, x15, 48, x18)

inst_16:// rs1==x7, rd==f27, 
// opcode: fmv.w.x ; op1:x7; dest:f27; op1val:0x0; valaddr_reg:x16; val_offset:64; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f27, x7, 0x0, 0, x16, 64, x17, x15, 56, x18)

inst_17:// rs1==x24, rd==f10, 
// opcode: fmv.w.x ; op1:x24; dest:f10; op1val:0x0; valaddr_reg:x16; val_offset:68; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f10, x24, 0x0, 0, x16, 68, x17, x15, 64, x18)

inst_18:// rs1==x29, rd==f2, 
// opcode: fmv.w.x ; op1:x29; dest:f2; op1val:0x0; valaddr_reg:x16; val_offset:72; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f2, x29, 0x0, 0, x16, 72, x17, x15, 72, x18)

inst_19:// rs1==x31, rd==f4, 
// opcode: fmv.w.x ; op1:x31; dest:f4; op1val:0x0; valaddr_reg:x16; val_offset:76; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f4, x31, 0x0, 0, x16, 76, x17, x15, 80, x18)

inst_20:// rs1==x3, rd==f22, 
// opcode: fmv.w.x ; op1:x3; dest:f22; op1val:0x0; valaddr_reg:x16; val_offset:80; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f22, x3, 0x0, 0, x16, 80, x17, x15, 88, x18)

inst_21:// rs1==x28, rd==f11, 
// opcode: fmv.w.x ; op1:x28; dest:f11; op1val:0x0; valaddr_reg:x16; val_offset:84; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f11, x28, 0x0, 0, x16, 84, x17, x15, 96, x18)

inst_22:// rs1==x14, rd==f31, 
// opcode: fmv.w.x ; op1:x14; dest:f31; op1val:0x0; valaddr_reg:x16; val_offset:88; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f31, x14, 0x0, 0, x16, 88, x17, x15, 104, x18)

inst_23:// rs1==x12, rd==f1, 
// opcode: fmv.w.x ; op1:x12; dest:f1; op1val:0x0; valaddr_reg:x16; val_offset:92; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f1, x12, 0x0, 0, x16, 92, x17, x15, 112, x18)

inst_24:// rs1==x30, rd==f19, 
// opcode: fmv.w.x ; op1:x30; dest:f19; op1val:0x0; valaddr_reg:x16; val_offset:96; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f19, x30, 0x0, 0, x16, 96, x17, x15, 120, x18)

inst_25:// rs1==x23, rd==f29, 
// opcode: fmv.w.x ; op1:x23; dest:f29; op1val:0x0; valaddr_reg:x16; val_offset:100; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f29, x23, 0x0, 0, x16, 100, x17, x15, 128, x18)

inst_26:// rs1==x18, rd==f28, 
// opcode: fmv.w.x ; op1:x18; dest:f28; op1val:0x0; valaddr_reg:x16; val_offset:104; rmval:0x0; correctval:0; testreg:x22
TEST_FPIO_OP(fmv.w.x, f28, x18, 0x0, 0, x16, 104, x17, x15, 136, x22)
RVTEST_VALBASEMOV(x20, x16)
RVTEST_SIGBASE(x19,signature_x19_1)

inst_27:// rs1==x15, rd==f24, 
// opcode: fmv.w.x ; op1:x15; dest:f24; op1val:0x0; valaddr_reg:x20; val_offset:108; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f24, x15, 0x0, 0, x20, 108, x21, x19, 0, x18)
RVTEST_VALBASEMOV(x16, x20)
RVTEST_SIGBASE(x15,signature_x15_3)

inst_28:// rs1==x4, rd==f7, 
// opcode: fmv.w.x ; op1:x4; dest:f7; op1val:0x0; valaddr_reg:x16; val_offset:112; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f7, x4, 0x0, 0, x16, 112, x17, x15, 0, x18)

inst_29:// rs1==x22, rd==f21, 
// opcode: fmv.w.x ; op1:x22; dest:f21; op1val:0x0; valaddr_reg:x16; val_offset:116; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f21, x22, 0x0, 0, x16, 116, x17, x15, 8, x18)

inst_30:// rs1==x27, rd==f30, 
// opcode: fmv.w.x ; op1:x27; dest:f30; op1val:0x0; valaddr_reg:x16; val_offset:120; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f30, x27, 0x0, 0, x16, 120, x17, x15, 16, x18)
RVTEST_VALBASEMOV(x20, x16)
RVTEST_SIGBASE(x19,signature_x19_2)

inst_31:// rs1==x16, rd==f9, 
// opcode: fmv.w.x ; op1:x16; dest:f9; op1val:0x0; valaddr_reg:x20; val_offset:124; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f9, x16, 0x0, 0, x20, 124, x21, x19, 0, x18)
RVTEST_VALBASEMOV(x16, x20)
RVTEST_SIGBASE(x15,signature_x15_4)

inst_32:// rs1_val == 1227077728 and rm_val == 0  
// opcode: fmv.w.x ; op1:x10; dest:f11; op1val:0x4923b860; valaddr_reg:x16; val_offset:128; rmval:0x0; correctval:0; testreg:x18
TEST_FPIO_OP(fmv.w.x, f11, x10, 0x0, 0, x16, 128, x17, x15, 0, x18)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
test_fp:
.word 0x0
.word -0x4923b860
.word 0x0
.word -0x7fffffff
.word 0x7fffffff
.word -0x1
.word 0x1
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x4923b860
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x15_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x15_1:
    .fill 16*(XLEN/32),4,0xdeadbeef


signature_x19_0:
    .fill 2*(XLEN/32),4,0xdeadbeef


signature_x15_2:
    .fill 36*(XLEN/32),4,0xdeadbeef


signature_x19_1:
    .fill 2*(XLEN/32),4,0xdeadbeef


signature_x15_3:
    .fill 6*(XLEN/32),4,0xdeadbeef


signature_x19_2:
    .fill 2*(XLEN/32),4,0xdeadbeef


signature_x15_4:
    .fill 2*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
