
Project 1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d20  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  08004eb0  08004eb0  00014eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08004eb4  08004eb4  00014eb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000084  20000000  08004eb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
  6 .bss          00001e54  20000084  20000084  00020084  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20001ed8  20001ed8  00020084  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
  9 .debug_info   00010fd9  00000000  00000000  000200b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002ba4  00000000  00000000  0003108b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000de8  00000000  00000000  00033c30  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c70  00000000  00000000  00034a18  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000066e4  00000000  00000000  00035688  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000049d8  00000000  00000000  0003bd6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00040744  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003eb8  00000000  00000000  000407c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004e98 	.word	0x08004e98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	08004e98 	.word	0x08004e98

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030e:	f1a4 0401 	sub.w	r4, r4, #1
 8000312:	d1e9      	bne.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f092 0f00 	teq	r2, #0
 80004ba:	bf14      	ite	ne
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e720      	b.n	8000314 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aedc 	beq.w	80002c2 <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6c1      	b.n	80002c2 <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2iz>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d215      	bcs.n	800099a <__aeabi_d2iz+0x36>
 800096e:	d511      	bpl.n	8000994 <__aeabi_d2iz+0x30>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d912      	bls.n	80009a0 <__aeabi_d2iz+0x3c>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800098a:	fa23 f002 	lsr.w	r0, r3, r2
 800098e:	bf18      	it	ne
 8000990:	4240      	negne	r0, r0
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d105      	bne.n	80009ac <__aeabi_d2iz+0x48>
 80009a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	bf08      	it	eq
 80009a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009aa:	4770      	bx	lr
 80009ac:	f04f 0000 	mov.w	r0, #0
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	f103 0208 	add.w	r2, r3, #8
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	f04f 32ff 	mov.w	r2, #4294967295
 80009cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	f103 0208 	add.w	r2, r3, #8
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	f103 0208 	add.w	r2, r3, #8
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80009e8:	bf00      	nop
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr

080009f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2200      	movs	r2, #0
 8000a00:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000a02:	bf00      	nop
 8000a04:	370c      	adds	r7, #12
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr

08000a0e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000a0e:	b480      	push	{r7}
 8000a10:	b085      	sub	sp, #20
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	6078      	str	r0, [r7, #4]
 8000a16:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	685b      	ldr	r3, [r3, #4]
 8000a1c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	68fa      	ldr	r2, [r7, #12]
 8000a22:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	689a      	ldr	r2, [r3, #8]
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	689b      	ldr	r3, [r3, #8]
 8000a30:	683a      	ldr	r2, [r7, #0]
 8000a32:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	683a      	ldr	r2, [r7, #0]
 8000a38:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	687a      	ldr	r2, [r7, #4]
 8000a3e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	1c5a      	adds	r2, r3, #1
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	601a      	str	r2, [r3, #0]
}
 8000a4a:	bf00      	nop
 8000a4c:	3714      	adds	r7, #20
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr

08000a56 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000a56:	b480      	push	{r7}
 8000a58:	b085      	sub	sp, #20
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
 8000a5e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a6c:	d103      	bne.n	8000a76 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	691b      	ldr	r3, [r3, #16]
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	e00c      	b.n	8000a90 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	3308      	adds	r3, #8
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	e002      	b.n	8000a84 <vListInsert+0x2e>
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	d9f6      	bls.n	8000a7e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	685a      	ldr	r2, [r3, #4]
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	683a      	ldr	r2, [r7, #0]
 8000a9e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	68fa      	ldr	r2, [r7, #12]
 8000aa4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	683a      	ldr	r2, [r7, #0]
 8000aaa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	687a      	ldr	r2, [r7, #4]
 8000ab0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	1c5a      	adds	r2, r3, #1
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	601a      	str	r2, [r3, #0]
}
 8000abc:	bf00      	nop
 8000abe:	3714      	adds	r7, #20
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr

08000ac8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b085      	sub	sp, #20
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	691b      	ldr	r3, [r3, #16]
 8000ad4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	687a      	ldr	r2, [r7, #4]
 8000adc:	6892      	ldr	r2, [r2, #8]
 8000ade:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	689b      	ldr	r3, [r3, #8]
 8000ae4:	687a      	ldr	r2, [r7, #4]
 8000ae6:	6852      	ldr	r2, [r2, #4]
 8000ae8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	685a      	ldr	r2, [r3, #4]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d103      	bne.n	8000afc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	689a      	ldr	r2, [r3, #8]
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2200      	movs	r2, #0
 8000b00:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	1e5a      	subs	r2, r3, #1
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	681b      	ldr	r3, [r3, #0]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3714      	adds	r7, #20
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr

08000b1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	60f8      	str	r0, [r7, #12]
 8000b24:	60b9      	str	r1, [r7, #8]
 8000b26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	3b04      	subs	r3, #4
 8000b2c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000b34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	3b04      	subs	r3, #4
 8000b3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	f023 0201 	bic.w	r2, r3, #1
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	3b04      	subs	r3, #4
 8000b4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000b4c:	4a0c      	ldr	r2, [pc, #48]	; (8000b80 <pxPortInitialiseStack+0x64>)
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	3b14      	subs	r3, #20
 8000b56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000b58:	687a      	ldr	r2, [r7, #4]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	3b04      	subs	r3, #4
 8000b62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	f06f 0202 	mvn.w	r2, #2
 8000b6a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	3b20      	subs	r3, #32
 8000b70:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8000b72:	68fb      	ldr	r3, [r7, #12]
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	3714      	adds	r7, #20
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	08000b85 	.word	0x08000b85

08000b84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000b8a:	4b0c      	ldr	r3, [pc, #48]	; (8000bbc <prvTaskExitError+0x38>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b92:	d009      	beq.n	8000ba8 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b98:	f383 8811 	msr	BASEPRI, r3
 8000b9c:	f3bf 8f6f 	isb	sy
 8000ba0:	f3bf 8f4f 	dsb	sy
 8000ba4:	607b      	str	r3, [r7, #4]
 8000ba6:	e7fe      	b.n	8000ba6 <prvTaskExitError+0x22>
 8000ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bac:	f383 8811 	msr	BASEPRI, r3
 8000bb0:	f3bf 8f6f 	isb	sy
 8000bb4:	f3bf 8f4f 	dsb	sy
 8000bb8:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 8000bba:	e7fe      	b.n	8000bba <prvTaskExitError+0x36>
 8000bbc:	20000000 	.word	0x20000000

08000bc0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000bc0:	4b07      	ldr	r3, [pc, #28]	; (8000be0 <pxCurrentTCBConst2>)
 8000bc2:	6819      	ldr	r1, [r3, #0]
 8000bc4:	6808      	ldr	r0, [r1, #0]
 8000bc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bca:	f380 8809 	msr	PSP, r0
 8000bce:	f3bf 8f6f 	isb	sy
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	f380 8811 	msr	BASEPRI, r0
 8000bda:	4770      	bx	lr
 8000bdc:	f3af 8000 	nop.w

08000be0 <pxCurrentTCBConst2>:
 8000be0:	20001cb0 	.word	0x20001cb0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000be4:	bf00      	nop
 8000be6:	bf00      	nop

08000be8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000be8:	4806      	ldr	r0, [pc, #24]	; (8000c04 <prvPortStartFirstTask+0x1c>)
 8000bea:	6800      	ldr	r0, [r0, #0]
 8000bec:	6800      	ldr	r0, [r0, #0]
 8000bee:	f380 8808 	msr	MSP, r0
 8000bf2:	b662      	cpsie	i
 8000bf4:	b661      	cpsie	f
 8000bf6:	f3bf 8f4f 	dsb	sy
 8000bfa:	f3bf 8f6f 	isb	sy
 8000bfe:	df00      	svc	0
 8000c00:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000c02:	bf00      	nop
 8000c04:	e000ed08 	.word	0xe000ed08

08000c08 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b086      	sub	sp, #24
 8000c0c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000c0e:	4b3b      	ldr	r3, [pc, #236]	; (8000cfc <xPortStartScheduler+0xf4>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a3b      	ldr	r2, [pc, #236]	; (8000d00 <xPortStartScheduler+0xf8>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d109      	bne.n	8000c2c <xPortStartScheduler+0x24>
 8000c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c1c:	f383 8811 	msr	BASEPRI, r3
 8000c20:	f3bf 8f6f 	isb	sy
 8000c24:	f3bf 8f4f 	dsb	sy
 8000c28:	613b      	str	r3, [r7, #16]
 8000c2a:	e7fe      	b.n	8000c2a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000c2c:	4b33      	ldr	r3, [pc, #204]	; (8000cfc <xPortStartScheduler+0xf4>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a34      	ldr	r2, [pc, #208]	; (8000d04 <xPortStartScheduler+0xfc>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d109      	bne.n	8000c4a <xPortStartScheduler+0x42>
 8000c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c3a:	f383 8811 	msr	BASEPRI, r3
 8000c3e:	f3bf 8f6f 	isb	sy
 8000c42:	f3bf 8f4f 	dsb	sy
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	e7fe      	b.n	8000c48 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000c4a:	4b2f      	ldr	r3, [pc, #188]	; (8000d08 <xPortStartScheduler+0x100>)
 8000c4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000c4e:	697b      	ldr	r3, [r7, #20]
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	22ff      	movs	r2, #255	; 0xff
 8000c5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000c6c:	b2da      	uxtb	r2, r3
 8000c6e:	4b27      	ldr	r3, [pc, #156]	; (8000d0c <xPortStartScheduler+0x104>)
 8000c70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000c72:	4b27      	ldr	r3, [pc, #156]	; (8000d10 <xPortStartScheduler+0x108>)
 8000c74:	2207      	movs	r2, #7
 8000c76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000c78:	e009      	b.n	8000c8e <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8000c7a:	4b25      	ldr	r3, [pc, #148]	; (8000d10 <xPortStartScheduler+0x108>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	4a23      	ldr	r2, [pc, #140]	; (8000d10 <xPortStartScheduler+0x108>)
 8000c82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000c84:	79fb      	ldrb	r3, [r7, #7]
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	005b      	lsls	r3, r3, #1
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c96:	2b80      	cmp	r3, #128	; 0x80
 8000c98:	d0ef      	beq.n	8000c7a <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000c9a:	4b1d      	ldr	r3, [pc, #116]	; (8000d10 <xPortStartScheduler+0x108>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	021b      	lsls	r3, r3, #8
 8000ca0:	4a1b      	ldr	r2, [pc, #108]	; (8000d10 <xPortStartScheduler+0x108>)
 8000ca2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000ca4:	4b1a      	ldr	r3, [pc, #104]	; (8000d10 <xPortStartScheduler+0x108>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000cac:	4a18      	ldr	r2, [pc, #96]	; (8000d10 <xPortStartScheduler+0x108>)
 8000cae:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	b2da      	uxtb	r2, r3
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8000cb8:	4a16      	ldr	r2, [pc, #88]	; (8000d14 <xPortStartScheduler+0x10c>)
 8000cba:	4b16      	ldr	r3, [pc, #88]	; (8000d14 <xPortStartScheduler+0x10c>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cc2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8000cc4:	4a13      	ldr	r2, [pc, #76]	; (8000d14 <xPortStartScheduler+0x10c>)
 8000cc6:	4b13      	ldr	r3, [pc, #76]	; (8000d14 <xPortStartScheduler+0x10c>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8000cce:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8000cd0:	f000 f8d2 	bl	8000e78 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8000cd4:	4b10      	ldr	r3, [pc, #64]	; (8000d18 <xPortStartScheduler+0x110>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8000cda:	f000 f8e9 	bl	8000eb0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8000cde:	4a0f      	ldr	r2, [pc, #60]	; (8000d1c <xPortStartScheduler+0x114>)
 8000ce0:	4b0e      	ldr	r3, [pc, #56]	; (8000d1c <xPortStartScheduler+0x114>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000ce8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8000cea:	f7ff ff7d 	bl	8000be8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8000cee:	f7ff ff49 	bl	8000b84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8000cf2:	2300      	movs	r3, #0
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3718      	adds	r7, #24
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	e000ed00 	.word	0xe000ed00
 8000d00:	410fc271 	.word	0x410fc271
 8000d04:	410fc270 	.word	0x410fc270
 8000d08:	e000e400 	.word	0xe000e400
 8000d0c:	200000a0 	.word	0x200000a0
 8000d10:	200000a4 	.word	0x200000a4
 8000d14:	e000ed20 	.word	0xe000ed20
 8000d18:	20000000 	.word	0x20000000
 8000d1c:	e000ef34 	.word	0xe000ef34

08000d20 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d2a:	f383 8811 	msr	BASEPRI, r3
 8000d2e:	f3bf 8f6f 	isb	sy
 8000d32:	f3bf 8f4f 	dsb	sy
 8000d36:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8000d38:	4b0e      	ldr	r3, [pc, #56]	; (8000d74 <vPortEnterCritical+0x54>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	4a0d      	ldr	r2, [pc, #52]	; (8000d74 <vPortEnterCritical+0x54>)
 8000d40:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8000d42:	4b0c      	ldr	r3, [pc, #48]	; (8000d74 <vPortEnterCritical+0x54>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d10e      	bne.n	8000d68 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000d4a:	4b0b      	ldr	r3, [pc, #44]	; (8000d78 <vPortEnterCritical+0x58>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d009      	beq.n	8000d68 <vPortEnterCritical+0x48>
 8000d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d58:	f383 8811 	msr	BASEPRI, r3
 8000d5c:	f3bf 8f6f 	isb	sy
 8000d60:	f3bf 8f4f 	dsb	sy
 8000d64:	603b      	str	r3, [r7, #0]
 8000d66:	e7fe      	b.n	8000d66 <vPortEnterCritical+0x46>
	}
}
 8000d68:	bf00      	nop
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	20000000 	.word	0x20000000
 8000d78:	e000ed04 	.word	0xe000ed04

08000d7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8000d82:	4b11      	ldr	r3, [pc, #68]	; (8000dc8 <vPortExitCritical+0x4c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d109      	bne.n	8000d9e <vPortExitCritical+0x22>
 8000d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d8e:	f383 8811 	msr	BASEPRI, r3
 8000d92:	f3bf 8f6f 	isb	sy
 8000d96:	f3bf 8f4f 	dsb	sy
 8000d9a:	607b      	str	r3, [r7, #4]
 8000d9c:	e7fe      	b.n	8000d9c <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8000d9e:	4b0a      	ldr	r3, [pc, #40]	; (8000dc8 <vPortExitCritical+0x4c>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	3b01      	subs	r3, #1
 8000da4:	4a08      	ldr	r2, [pc, #32]	; (8000dc8 <vPortExitCritical+0x4c>)
 8000da6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8000da8:	4b07      	ldr	r3, [pc, #28]	; (8000dc8 <vPortExitCritical+0x4c>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d104      	bne.n	8000dba <vPortExitCritical+0x3e>
 8000db0:	2300      	movs	r3, #0
 8000db2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8000dba:	bf00      	nop
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	20000000 	.word	0x20000000
 8000dcc:	00000000 	.word	0x00000000

08000dd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8000dd0:	f3ef 8009 	mrs	r0, PSP
 8000dd4:	f3bf 8f6f 	isb	sy
 8000dd8:	4b15      	ldr	r3, [pc, #84]	; (8000e30 <pxCurrentTCBConst>)
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	f01e 0f10 	tst.w	lr, #16
 8000de0:	bf08      	it	eq
 8000de2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000de6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000dea:	6010      	str	r0, [r2, #0]
 8000dec:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8000df0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000df4:	f380 8811 	msr	BASEPRI, r0
 8000df8:	f3bf 8f4f 	dsb	sy
 8000dfc:	f3bf 8f6f 	isb	sy
 8000e00:	f001 f902 	bl	8002008 <vTaskSwitchContext>
 8000e04:	f04f 0000 	mov.w	r0, #0
 8000e08:	f380 8811 	msr	BASEPRI, r0
 8000e0c:	bc08      	pop	{r3}
 8000e0e:	6819      	ldr	r1, [r3, #0]
 8000e10:	6808      	ldr	r0, [r1, #0]
 8000e12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e16:	f01e 0f10 	tst.w	lr, #16
 8000e1a:	bf08      	it	eq
 8000e1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000e20:	f380 8809 	msr	PSP, r0
 8000e24:	f3bf 8f6f 	isb	sy
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	f3af 8000 	nop.w

08000e30 <pxCurrentTCBConst>:
 8000e30:	20001cb0 	.word	0x20001cb0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000e34:	bf00      	nop
 8000e36:	bf00      	nop

08000e38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
	__asm volatile
 8000e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e42:	f383 8811 	msr	BASEPRI, r3
 8000e46:	f3bf 8f6f 	isb	sy
 8000e4a:	f3bf 8f4f 	dsb	sy
 8000e4e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000e50:	f001 f81e 	bl	8001e90 <xTaskIncrementTick>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d003      	beq.n	8000e62 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000e5a:	4b06      	ldr	r3, [pc, #24]	; (8000e74 <SysTick_Handler+0x3c>)
 8000e5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	2300      	movs	r3, #0
 8000e64:	603b      	str	r3, [r7, #0]
	__asm volatile
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8000e6c:	bf00      	nop
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	e000ed04 	.word	0xe000ed04

08000e78 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000e7c:	4a08      	ldr	r2, [pc, #32]	; (8000ea0 <vPortSetupTimerInterrupt+0x28>)
 8000e7e:	4b09      	ldr	r3, [pc, #36]	; (8000ea4 <vPortSetupTimerInterrupt+0x2c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4909      	ldr	r1, [pc, #36]	; (8000ea8 <vPortSetupTimerInterrupt+0x30>)
 8000e84:	fba1 1303 	umull	r1, r3, r1, r3
 8000e88:	099b      	lsrs	r3, r3, #6
 8000e8a:	3b01      	subs	r3, #1
 8000e8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000e8e:	4b07      	ldr	r3, [pc, #28]	; (8000eac <vPortSetupTimerInterrupt+0x34>)
 8000e90:	2207      	movs	r2, #7
 8000e92:	601a      	str	r2, [r3, #0]
}
 8000e94:	bf00      	nop
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	e000e014 	.word	0xe000e014
 8000ea4:	20000014 	.word	0x20000014
 8000ea8:	10624dd3 	.word	0x10624dd3
 8000eac:	e000e010 	.word	0xe000e010

08000eb0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8000eb0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8000ec0 <vPortEnableVFP+0x10>
 8000eb4:	6801      	ldr	r1, [r0, #0]
 8000eb6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000eba:	6001      	str	r1, [r0, #0]
 8000ebc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8000ebe:	bf00      	nop
 8000ec0:	e000ed88 	.word	0xe000ed88

08000ec4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8000eca:	f3ef 8305 	mrs	r3, IPSR
 8000ece:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	2b0f      	cmp	r3, #15
 8000ed4:	d913      	bls.n	8000efe <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8000ed6:	4a16      	ldr	r2, [pc, #88]	; (8000f30 <vPortValidateInterruptPriority+0x6c>)
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	4413      	add	r3, r2
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000ee0:	4b14      	ldr	r3, [pc, #80]	; (8000f34 <vPortValidateInterruptPriority+0x70>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	7afa      	ldrb	r2, [r7, #11]
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	d209      	bcs.n	8000efe <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8000eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000eee:	f383 8811 	msr	BASEPRI, r3
 8000ef2:	f3bf 8f6f 	isb	sy
 8000ef6:	f3bf 8f4f 	dsb	sy
 8000efa:	607b      	str	r3, [r7, #4]
 8000efc:	e7fe      	b.n	8000efc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8000efe:	4b0e      	ldr	r3, [pc, #56]	; (8000f38 <vPortValidateInterruptPriority+0x74>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000f06:	4b0d      	ldr	r3, [pc, #52]	; (8000f3c <vPortValidateInterruptPriority+0x78>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	d909      	bls.n	8000f22 <vPortValidateInterruptPriority+0x5e>
 8000f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f12:	f383 8811 	msr	BASEPRI, r3
 8000f16:	f3bf 8f6f 	isb	sy
 8000f1a:	f3bf 8f4f 	dsb	sy
 8000f1e:	603b      	str	r3, [r7, #0]
 8000f20:	e7fe      	b.n	8000f20 <vPortValidateInterruptPriority+0x5c>
	}
 8000f22:	bf00      	nop
 8000f24:	3714      	adds	r7, #20
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	e000e3f0 	.word	0xe000e3f0
 8000f34:	200000a0 	.word	0x200000a0
 8000f38:	e000ed0c 	.word	0xe000ed0c
 8000f3c:	200000a4 	.word	0x200000a4

08000f40 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	f003 0307 	and.w	r3, r3, #7
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d004      	beq.n	8000f60 <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	f023 0307 	bic.w	r3, r3, #7
 8000f5c:	3308      	adds	r3, #8
 8000f5e:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
 8000f60:	f000 fedc 	bl	8001d1c <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 8000f64:	4b18      	ldr	r3, [pc, #96]	; (8000fc8 <pvPortMalloc+0x88>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d105      	bne.n	8000f78 <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8000f6c:	4b17      	ldr	r3, [pc, #92]	; (8000fcc <pvPortMalloc+0x8c>)
 8000f6e:	f023 0307 	bic.w	r3, r3, #7
 8000f72:	461a      	mov	r2, r3
 8000f74:	4b14      	ldr	r3, [pc, #80]	; (8000fc8 <pvPortMalloc+0x88>)
 8000f76:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8000f78:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <pvPortMalloc+0x90>)
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4413      	add	r3, r2
 8000f80:	f641 32f7 	movw	r2, #7159	; 0x1bf7
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d813      	bhi.n	8000fb0 <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
 8000f88:	4b11      	ldr	r3, [pc, #68]	; (8000fd0 <pvPortMalloc+0x90>)
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	441a      	add	r2, r3
 8000f90:	4b0f      	ldr	r3, [pc, #60]	; (8000fd0 <pvPortMalloc+0x90>)
 8000f92:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d90b      	bls.n	8000fb0 <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 8000f98:	4b0b      	ldr	r3, [pc, #44]	; (8000fc8 <pvPortMalloc+0x88>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	4b0c      	ldr	r3, [pc, #48]	; (8000fd0 <pvPortMalloc+0x90>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
 8000fa4:	4b0a      	ldr	r3, [pc, #40]	; (8000fd0 <pvPortMalloc+0x90>)
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4413      	add	r3, r2
 8000fac:	4a08      	ldr	r2, [pc, #32]	; (8000fd0 <pvPortMalloc+0x90>)
 8000fae:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8000fb0:	f000 fec2 	bl	8001d38 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d101      	bne.n	8000fbe <pvPortMalloc+0x7e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8000fba:	f002 fc59 	bl	8003870 <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	20001cac 	.word	0x20001cac
 8000fcc:	200000b0 	.word	0x200000b0
 8000fd0:	20001ca8 	.word	0x20001ca8

08000fd4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d009      	beq.n	8000ff6 <vPortFree+0x22>
 8000fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fe6:	f383 8811 	msr	BASEPRI, r3
 8000fea:	f3bf 8f6f 	isb	sy
 8000fee:	f3bf 8f4f 	dsb	sy
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	e7fe      	b.n	8000ff4 <vPortFree+0x20>
}
 8000ff6:	bf00      	nop
 8000ff8:	3714      	adds	r7, #20
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
	...

08001004 <xPortGetFreeHeapSize>:
	xNextFreeByte = ( size_t ) 0;
}
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
	return ( configADJUSTED_HEAP_SIZE - xNextFreeByte );
 8001008:	4b04      	ldr	r3, [pc, #16]	; (800101c <xPortGetFreeHeapSize+0x18>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f5c3 53df 	rsb	r3, r3, #7136	; 0x1be0
 8001010:	3318      	adds	r3, #24
}
 8001012:	4618      	mov	r0, r3
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	20001ca8 	.word	0x20001ca8

08001020 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d109      	bne.n	8001048 <xQueueGenericReset+0x28>
 8001034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001038:	f383 8811 	msr	BASEPRI, r3
 800103c:	f3bf 8f6f 	isb	sy
 8001040:	f3bf 8f4f 	dsb	sy
 8001044:	60bb      	str	r3, [r7, #8]
 8001046:	e7fe      	b.n	8001046 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8001048:	f7ff fe6a 	bl	8000d20 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001054:	68f9      	ldr	r1, [r7, #12]
 8001056:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001058:	fb01 f303 	mul.w	r3, r1, r3
 800105c:	441a      	add	r2, r3
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	2200      	movs	r2, #0
 8001066:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001078:	3b01      	subs	r3, #1
 800107a:	68f9      	ldr	r1, [r7, #12]
 800107c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800107e:	fb01 f303 	mul.w	r3, r1, r3
 8001082:	441a      	add	r2, r3
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	22ff      	movs	r2, #255	; 0xff
 800108c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	22ff      	movs	r2, #255	; 0xff
 8001094:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d114      	bne.n	80010c8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	691b      	ldr	r3, [r3, #16]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d01a      	beq.n	80010dc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	3310      	adds	r3, #16
 80010aa:	4618      	mov	r0, r3
 80010ac:	f001 f87a 	bl	80021a4 <xTaskRemoveFromEventList>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d012      	beq.n	80010dc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80010b6:	4b0d      	ldr	r3, [pc, #52]	; (80010ec <xQueueGenericReset+0xcc>)
 80010b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80010bc:	601a      	str	r2, [r3, #0]
 80010be:	f3bf 8f4f 	dsb	sy
 80010c2:	f3bf 8f6f 	isb	sy
 80010c6:	e009      	b.n	80010dc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	3310      	adds	r3, #16
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff fc71 	bl	80009b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	3324      	adds	r3, #36	; 0x24
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fc6c 	bl	80009b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80010dc:	f7ff fe4e 	bl	8000d7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80010e0:	2301      	movs	r3, #1
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	e000ed04 	.word	0xe000ed04

080010f0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b08a      	sub	sp, #40	; 0x28
 80010f4:	af02      	add	r7, sp, #8
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	4613      	mov	r3, r2
 80010fc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d109      	bne.n	8001118 <xQueueGenericCreate+0x28>
 8001104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001108:	f383 8811 	msr	BASEPRI, r3
 800110c:	f3bf 8f6f 	isb	sy
 8001110:	f3bf 8f4f 	dsb	sy
 8001114:	613b      	str	r3, [r7, #16]
 8001116:	e7fe      	b.n	8001116 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d102      	bne.n	8001124 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800111e:	2300      	movs	r3, #0
 8001120:	61fb      	str	r3, [r7, #28]
 8001122:	e004      	b.n	800112e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	68ba      	ldr	r2, [r7, #8]
 8001128:	fb02 f303 	mul.w	r3, r2, r3
 800112c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	3348      	adds	r3, #72	; 0x48
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ff04 	bl	8000f40 <pvPortMalloc>
 8001138:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800113a:	69bb      	ldr	r3, [r7, #24]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d00b      	beq.n	8001158 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001140:	69bb      	ldr	r3, [r7, #24]
 8001142:	3348      	adds	r3, #72	; 0x48
 8001144:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001146:	79fa      	ldrb	r2, [r7, #7]
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	4613      	mov	r3, r2
 800114e:	697a      	ldr	r2, [r7, #20]
 8001150:	68b9      	ldr	r1, [r7, #8]
 8001152:	68f8      	ldr	r0, [r7, #12]
 8001154:	f000 f805 	bl	8001162 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8001158:	69bb      	ldr	r3, [r7, #24]
	}
 800115a:	4618      	mov	r0, r3
 800115c:	3720      	adds	r7, #32
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b084      	sub	sp, #16
 8001166:	af00      	add	r7, sp, #0
 8001168:	60f8      	str	r0, [r7, #12]
 800116a:	60b9      	str	r1, [r7, #8]
 800116c:	607a      	str	r2, [r7, #4]
 800116e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d103      	bne.n	800117e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	e002      	b.n	8001184 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	68fa      	ldr	r2, [r7, #12]
 8001188:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800118a:	69bb      	ldr	r3, [r7, #24]
 800118c:	68ba      	ldr	r2, [r7, #8]
 800118e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001190:	2101      	movs	r1, #1
 8001192:	69b8      	ldr	r0, [r7, #24]
 8001194:	f7ff ff44 	bl	8001020 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001198:	bf00      	nop
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08e      	sub	sp, #56	; 0x38
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	60f8      	str	r0, [r7, #12]
 80011a8:	60b9      	str	r1, [r7, #8]
 80011aa:	607a      	str	r2, [r7, #4]
 80011ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80011ae:	2300      	movs	r3, #0
 80011b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80011b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d109      	bne.n	80011d0 <xQueueGenericSend+0x30>
 80011bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011c0:	f383 8811 	msr	BASEPRI, r3
 80011c4:	f3bf 8f6f 	isb	sy
 80011c8:	f3bf 8f4f 	dsb	sy
 80011cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80011ce:	e7fe      	b.n	80011ce <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d103      	bne.n	80011de <xQueueGenericSend+0x3e>
 80011d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d101      	bne.n	80011e2 <xQueueGenericSend+0x42>
 80011de:	2301      	movs	r3, #1
 80011e0:	e000      	b.n	80011e4 <xQueueGenericSend+0x44>
 80011e2:	2300      	movs	r3, #0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d109      	bne.n	80011fc <xQueueGenericSend+0x5c>
 80011e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011ec:	f383 8811 	msr	BASEPRI, r3
 80011f0:	f3bf 8f6f 	isb	sy
 80011f4:	f3bf 8f4f 	dsb	sy
 80011f8:	627b      	str	r3, [r7, #36]	; 0x24
 80011fa:	e7fe      	b.n	80011fa <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d103      	bne.n	800120a <xQueueGenericSend+0x6a>
 8001202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001206:	2b01      	cmp	r3, #1
 8001208:	d101      	bne.n	800120e <xQueueGenericSend+0x6e>
 800120a:	2301      	movs	r3, #1
 800120c:	e000      	b.n	8001210 <xQueueGenericSend+0x70>
 800120e:	2300      	movs	r3, #0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d109      	bne.n	8001228 <xQueueGenericSend+0x88>
 8001214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001218:	f383 8811 	msr	BASEPRI, r3
 800121c:	f3bf 8f6f 	isb	sy
 8001220:	f3bf 8f4f 	dsb	sy
 8001224:	623b      	str	r3, [r7, #32]
 8001226:	e7fe      	b.n	8001226 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001228:	f001 f978 	bl	800251c <xTaskGetSchedulerState>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d102      	bne.n	8001238 <xQueueGenericSend+0x98>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d101      	bne.n	800123c <xQueueGenericSend+0x9c>
 8001238:	2301      	movs	r3, #1
 800123a:	e000      	b.n	800123e <xQueueGenericSend+0x9e>
 800123c:	2300      	movs	r3, #0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d109      	bne.n	8001256 <xQueueGenericSend+0xb6>
 8001242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001246:	f383 8811 	msr	BASEPRI, r3
 800124a:	f3bf 8f6f 	isb	sy
 800124e:	f3bf 8f4f 	dsb	sy
 8001252:	61fb      	str	r3, [r7, #28]
 8001254:	e7fe      	b.n	8001254 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001256:	f7ff fd63 	bl	8000d20 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800125a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800125c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800125e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001262:	429a      	cmp	r2, r3
 8001264:	d302      	bcc.n	800126c <xQueueGenericSend+0xcc>
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	2b02      	cmp	r3, #2
 800126a:	d129      	bne.n	80012c0 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800126c:	683a      	ldr	r2, [r7, #0]
 800126e:	68b9      	ldr	r1, [r7, #8]
 8001270:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001272:	f000 fa35 	bl	80016e0 <prvCopyDataToQueue>
 8001276:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800127a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800127c:	2b00      	cmp	r3, #0
 800127e:	d010      	beq.n	80012a2 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001282:	3324      	adds	r3, #36	; 0x24
 8001284:	4618      	mov	r0, r3
 8001286:	f000 ff8d 	bl	80021a4 <xTaskRemoveFromEventList>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d013      	beq.n	80012b8 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001290:	4b3f      	ldr	r3, [pc, #252]	; (8001390 <xQueueGenericSend+0x1f0>)
 8001292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	f3bf 8f4f 	dsb	sy
 800129c:	f3bf 8f6f 	isb	sy
 80012a0:	e00a      	b.n	80012b8 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80012a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d007      	beq.n	80012b8 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80012a8:	4b39      	ldr	r3, [pc, #228]	; (8001390 <xQueueGenericSend+0x1f0>)
 80012aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	f3bf 8f4f 	dsb	sy
 80012b4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80012b8:	f7ff fd60 	bl	8000d7c <vPortExitCritical>
				return pdPASS;
 80012bc:	2301      	movs	r3, #1
 80012be:	e063      	b.n	8001388 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d103      	bne.n	80012ce <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80012c6:	f7ff fd59 	bl	8000d7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	e05c      	b.n	8001388 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80012ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d106      	bne.n	80012e2 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 ffc5 	bl	8002268 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80012de:	2301      	movs	r3, #1
 80012e0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80012e2:	f7ff fd4b 	bl	8000d7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80012e6:	f000 fd19 	bl	8001d1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80012ea:	f7ff fd19 	bl	8000d20 <vPortEnterCritical>
 80012ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80012f4:	b25b      	sxtb	r3, r3
 80012f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012fa:	d103      	bne.n	8001304 <xQueueGenericSend+0x164>
 80012fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012fe:	2200      	movs	r2, #0
 8001300:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001306:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800130a:	b25b      	sxtb	r3, r3
 800130c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001310:	d103      	bne.n	800131a <xQueueGenericSend+0x17a>
 8001312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001314:	2200      	movs	r2, #0
 8001316:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800131a:	f7ff fd2f 	bl	8000d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800131e:	1d3a      	adds	r2, r7, #4
 8001320:	f107 0314 	add.w	r3, r7, #20
 8001324:	4611      	mov	r1, r2
 8001326:	4618      	mov	r0, r3
 8001328:	f000 ffc2 	bl	80022b0 <xTaskCheckForTimeOut>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d124      	bne.n	800137c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001332:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001334:	f000 facc 	bl	80018d0 <prvIsQueueFull>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d018      	beq.n	8001370 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800133e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001340:	3310      	adds	r3, #16
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	4611      	mov	r1, r2
 8001346:	4618      	mov	r0, r3
 8001348:	f000 fede 	bl	8002108 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800134c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800134e:	f000 fa57 	bl	8001800 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001352:	f000 fcf1 	bl	8001d38 <xTaskResumeAll>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	f47f af7c 	bne.w	8001256 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800135e:	4b0c      	ldr	r3, [pc, #48]	; (8001390 <xQueueGenericSend+0x1f0>)
 8001360:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	f3bf 8f4f 	dsb	sy
 800136a:	f3bf 8f6f 	isb	sy
 800136e:	e772      	b.n	8001256 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001370:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001372:	f000 fa45 	bl	8001800 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001376:	f000 fcdf 	bl	8001d38 <xTaskResumeAll>
 800137a:	e76c      	b.n	8001256 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800137c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800137e:	f000 fa3f 	bl	8001800 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001382:	f000 fcd9 	bl	8001d38 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001386:	2300      	movs	r3, #0
		}
	}
}
 8001388:	4618      	mov	r0, r3
 800138a:	3738      	adds	r7, #56	; 0x38
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	e000ed04 	.word	0xe000ed04

08001394 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08e      	sub	sp, #56	; 0x38
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
 80013a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80013a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d109      	bne.n	80013c0 <xQueueGenericSendFromISR+0x2c>
 80013ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013b0:	f383 8811 	msr	BASEPRI, r3
 80013b4:	f3bf 8f6f 	isb	sy
 80013b8:	f3bf 8f4f 	dsb	sy
 80013bc:	627b      	str	r3, [r7, #36]	; 0x24
 80013be:	e7fe      	b.n	80013be <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d103      	bne.n	80013ce <xQueueGenericSendFromISR+0x3a>
 80013c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d101      	bne.n	80013d2 <xQueueGenericSendFromISR+0x3e>
 80013ce:	2301      	movs	r3, #1
 80013d0:	e000      	b.n	80013d4 <xQueueGenericSendFromISR+0x40>
 80013d2:	2300      	movs	r3, #0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d109      	bne.n	80013ec <xQueueGenericSendFromISR+0x58>
 80013d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013dc:	f383 8811 	msr	BASEPRI, r3
 80013e0:	f3bf 8f6f 	isb	sy
 80013e4:	f3bf 8f4f 	dsb	sy
 80013e8:	623b      	str	r3, [r7, #32]
 80013ea:	e7fe      	b.n	80013ea <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d103      	bne.n	80013fa <xQueueGenericSendFromISR+0x66>
 80013f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d101      	bne.n	80013fe <xQueueGenericSendFromISR+0x6a>
 80013fa:	2301      	movs	r3, #1
 80013fc:	e000      	b.n	8001400 <xQueueGenericSendFromISR+0x6c>
 80013fe:	2300      	movs	r3, #0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d109      	bne.n	8001418 <xQueueGenericSendFromISR+0x84>
 8001404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001408:	f383 8811 	msr	BASEPRI, r3
 800140c:	f3bf 8f6f 	isb	sy
 8001410:	f3bf 8f4f 	dsb	sy
 8001414:	61fb      	str	r3, [r7, #28]
 8001416:	e7fe      	b.n	8001416 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001418:	f7ff fd54 	bl	8000ec4 <vPortValidateInterruptPriority>
	__asm volatile
 800141c:	f3ef 8211 	mrs	r2, BASEPRI
 8001420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001424:	f383 8811 	msr	BASEPRI, r3
 8001428:	f3bf 8f6f 	isb	sy
 800142c:	f3bf 8f4f 	dsb	sy
 8001430:	61ba      	str	r2, [r7, #24]
 8001432:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8001434:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001436:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800143a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800143c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800143e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001440:	429a      	cmp	r2, r3
 8001442:	d302      	bcc.n	800144a <xQueueGenericSendFromISR+0xb6>
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	2b02      	cmp	r3, #2
 8001448:	d12c      	bne.n	80014a4 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800144a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800144c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001450:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001454:	683a      	ldr	r2, [r7, #0]
 8001456:	68b9      	ldr	r1, [r7, #8]
 8001458:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800145a:	f000 f941 	bl	80016e0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800145e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001466:	d112      	bne.n	800148e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800146a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146c:	2b00      	cmp	r3, #0
 800146e:	d016      	beq.n	800149e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001472:	3324      	adds	r3, #36	; 0x24
 8001474:	4618      	mov	r0, r3
 8001476:	f000 fe95 	bl	80021a4 <xTaskRemoveFromEventList>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d00e      	beq.n	800149e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d00b      	beq.n	800149e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2201      	movs	r2, #1
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	e007      	b.n	800149e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800148e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001492:	3301      	adds	r3, #1
 8001494:	b2db      	uxtb	r3, r3
 8001496:	b25a      	sxtb	r2, r3
 8001498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800149a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800149e:	2301      	movs	r3, #1
 80014a0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80014a2:	e001      	b.n	80014a8 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	637b      	str	r3, [r7, #52]	; 0x34
 80014a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014aa:	613b      	str	r3, [r7, #16]
	__asm volatile
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80014b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3738      	adds	r7, #56	; 0x38
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08e      	sub	sp, #56	; 0x38
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
 80014c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80014ca:	2300      	movs	r3, #0
 80014cc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80014d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d109      	bne.n	80014ec <xQueueGenericReceive+0x30>
	__asm volatile
 80014d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014dc:	f383 8811 	msr	BASEPRI, r3
 80014e0:	f3bf 8f6f 	isb	sy
 80014e4:	f3bf 8f4f 	dsb	sy
 80014e8:	627b      	str	r3, [r7, #36]	; 0x24
 80014ea:	e7fe      	b.n	80014ea <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d103      	bne.n	80014fa <xQueueGenericReceive+0x3e>
 80014f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d101      	bne.n	80014fe <xQueueGenericReceive+0x42>
 80014fa:	2301      	movs	r3, #1
 80014fc:	e000      	b.n	8001500 <xQueueGenericReceive+0x44>
 80014fe:	2300      	movs	r3, #0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d109      	bne.n	8001518 <xQueueGenericReceive+0x5c>
 8001504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001508:	f383 8811 	msr	BASEPRI, r3
 800150c:	f3bf 8f6f 	isb	sy
 8001510:	f3bf 8f4f 	dsb	sy
 8001514:	623b      	str	r3, [r7, #32]
 8001516:	e7fe      	b.n	8001516 <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001518:	f001 f800 	bl	800251c <xTaskGetSchedulerState>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d102      	bne.n	8001528 <xQueueGenericReceive+0x6c>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d101      	bne.n	800152c <xQueueGenericReceive+0x70>
 8001528:	2301      	movs	r3, #1
 800152a:	e000      	b.n	800152e <xQueueGenericReceive+0x72>
 800152c:	2300      	movs	r3, #0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d109      	bne.n	8001546 <xQueueGenericReceive+0x8a>
 8001532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001536:	f383 8811 	msr	BASEPRI, r3
 800153a:	f3bf 8f6f 	isb	sy
 800153e:	f3bf 8f4f 	dsb	sy
 8001542:	61fb      	str	r3, [r7, #28]
 8001544:	e7fe      	b.n	8001544 <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8001546:	f7ff fbeb 	bl	8000d20 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800154a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800154c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800154e:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001552:	2b00      	cmp	r3, #0
 8001554:	d046      	beq.n	80015e4 <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8001556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800155c:	68b9      	ldr	r1, [r7, #8]
 800155e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001560:	f000 f928 	bl	80017b4 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d121      	bne.n	80015ae <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800156a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800156c:	1e5a      	subs	r2, r3, #1
 800156e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001570:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d104      	bne.n	8001584 <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800157a:	f001 f8e7 	bl	800274c <pvTaskIncrementMutexHeldCount>
 800157e:	4602      	mov	r2, r0
 8001580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001582:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001586:	691b      	ldr	r3, [r3, #16]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d027      	beq.n	80015dc <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800158c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800158e:	3310      	adds	r3, #16
 8001590:	4618      	mov	r0, r3
 8001592:	f000 fe07 	bl	80021a4 <xTaskRemoveFromEventList>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d01f      	beq.n	80015dc <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 800159c:	4b4f      	ldr	r3, [pc, #316]	; (80016dc <xQueueGenericReceive+0x220>)
 800159e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	f3bf 8f4f 	dsb	sy
 80015a8:	f3bf 8f6f 	isb	sy
 80015ac:	e016      	b.n	80015dc <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80015ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015b2:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80015b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d00f      	beq.n	80015dc <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80015bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015be:	3324      	adds	r3, #36	; 0x24
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 fdef 	bl	80021a4 <xTaskRemoveFromEventList>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d007      	beq.n	80015dc <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 80015cc:	4b43      	ldr	r3, [pc, #268]	; (80016dc <xQueueGenericReceive+0x220>)
 80015ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	f3bf 8f4f 	dsb	sy
 80015d8:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 80015dc:	f7ff fbce 	bl	8000d7c <vPortExitCritical>
				return pdPASS;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e077      	b.n	80016d4 <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d103      	bne.n	80015f2 <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80015ea:	f7ff fbc7 	bl	8000d7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80015ee:	2300      	movs	r3, #0
 80015f0:	e070      	b.n	80016d4 <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 80015f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d106      	bne.n	8001606 <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	4618      	mov	r0, r3
 80015fe:	f000 fe33 	bl	8002268 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001602:	2301      	movs	r3, #1
 8001604:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001606:	f7ff fbb9 	bl	8000d7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800160a:	f000 fb87 	bl	8001d1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800160e:	f7ff fb87 	bl	8000d20 <vPortEnterCritical>
 8001612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001614:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001618:	b25b      	sxtb	r3, r3
 800161a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800161e:	d103      	bne.n	8001628 <xQueueGenericReceive+0x16c>
 8001620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001622:	2200      	movs	r2, #0
 8001624:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800162a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800162e:	b25b      	sxtb	r3, r3
 8001630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001634:	d103      	bne.n	800163e <xQueueGenericReceive+0x182>
 8001636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001638:	2200      	movs	r2, #0
 800163a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800163e:	f7ff fb9d 	bl	8000d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001642:	1d3a      	adds	r2, r7, #4
 8001644:	f107 0314 	add.w	r3, r7, #20
 8001648:	4611      	mov	r1, r2
 800164a:	4618      	mov	r0, r3
 800164c:	f000 fe30 	bl	80022b0 <xTaskCheckForTimeOut>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d131      	bne.n	80016ba <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001656:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001658:	f000 f924 	bl	80018a4 <prvIsQueueEmpty>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d025      	beq.n	80016ae <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d108      	bne.n	800167c <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 800166a:	f7ff fb59 	bl	8000d20 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800166e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	4618      	mov	r0, r3
 8001674:	f000 ff70 	bl	8002558 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8001678:	f7ff fb80 	bl	8000d7c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800167c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800167e:	3324      	adds	r3, #36	; 0x24
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	4611      	mov	r1, r2
 8001684:	4618      	mov	r0, r3
 8001686:	f000 fd3f 	bl	8002108 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800168a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800168c:	f000 f8b8 	bl	8001800 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001690:	f000 fb52 	bl	8001d38 <xTaskResumeAll>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	f47f af55 	bne.w	8001546 <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 800169c:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <xQueueGenericReceive+0x220>)
 800169e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	f3bf 8f4f 	dsb	sy
 80016a8:	f3bf 8f6f 	isb	sy
 80016ac:	e74b      	b.n	8001546 <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80016ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016b0:	f000 f8a6 	bl	8001800 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80016b4:	f000 fb40 	bl	8001d38 <xTaskResumeAll>
 80016b8:	e745      	b.n	8001546 <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 80016ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016bc:	f000 f8a0 	bl	8001800 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80016c0:	f000 fb3a 	bl	8001d38 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80016c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016c6:	f000 f8ed 	bl	80018a4 <prvIsQueueEmpty>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	f43f af3a 	beq.w	8001546 <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80016d2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3738      	adds	r7, #56	; 0x38
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	e000ed04 	.word	0xe000ed04

080016e0 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d10d      	bne.n	800171a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d14d      	bne.n	80017a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	4618      	mov	r0, r3
 800170c:	f000 ff9a 	bl	8002644 <xTaskPriorityDisinherit>
 8001710:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	2200      	movs	r2, #0
 8001716:	605a      	str	r2, [r3, #4]
 8001718:	e043      	b.n	80017a2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d119      	bne.n	8001754 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	6898      	ldr	r0, [r3, #8]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001728:	461a      	mov	r2, r3
 800172a:	68b9      	ldr	r1, [r7, #8]
 800172c:	f002 fdee 	bl	800430c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001738:	441a      	add	r2, r3
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	689a      	ldr	r2, [r3, #8]
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	429a      	cmp	r2, r3
 8001748:	d32b      	bcc.n	80017a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	609a      	str	r2, [r3, #8]
 8001752:	e026      	b.n	80017a2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	68d8      	ldr	r0, [r3, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175c:	461a      	mov	r2, r3
 800175e:	68b9      	ldr	r1, [r7, #8]
 8001760:	f002 fdd4 	bl	800430c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	68da      	ldr	r2, [r3, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176c:	425b      	negs	r3, r3
 800176e:	441a      	add	r2, r3
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	68da      	ldr	r2, [r3, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	429a      	cmp	r2, r3
 800177e:	d207      	bcs.n	8001790 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	685a      	ldr	r2, [r3, #4]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001788:	425b      	negs	r3, r3
 800178a:	441a      	add	r2, r3
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2b02      	cmp	r3, #2
 8001794:	d105      	bne.n	80017a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d002      	beq.n	80017a2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	3b01      	subs	r3, #1
 80017a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1c5a      	adds	r2, r3, #1
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80017aa:	697b      	ldr	r3, [r7, #20]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3718      	adds	r7, #24
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d018      	beq.n	80017f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	68da      	ldr	r2, [r3, #12]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ce:	441a      	add	r2, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	68da      	ldr	r2, [r3, #12]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d303      	bcc.n	80017e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	68d9      	ldr	r1, [r3, #12]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f0:	461a      	mov	r2, r3
 80017f2:	6838      	ldr	r0, [r7, #0]
 80017f4:	f002 fd8a 	bl	800430c <memcpy>
	}
}
 80017f8:	bf00      	nop
 80017fa:	3708      	adds	r7, #8
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001808:	f7ff fa8a 	bl	8000d20 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001812:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001814:	e011      	b.n	800183a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800181a:	2b00      	cmp	r3, #0
 800181c:	d012      	beq.n	8001844 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	3324      	adds	r3, #36	; 0x24
 8001822:	4618      	mov	r0, r3
 8001824:	f000 fcbe 	bl	80021a4 <xTaskRemoveFromEventList>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800182e:	f000 fd9d 	bl	800236c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001832:	7bfb      	ldrb	r3, [r7, #15]
 8001834:	3b01      	subs	r3, #1
 8001836:	b2db      	uxtb	r3, r3
 8001838:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800183a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800183e:	2b00      	cmp	r3, #0
 8001840:	dce9      	bgt.n	8001816 <prvUnlockQueue+0x16>
 8001842:	e000      	b.n	8001846 <prvUnlockQueue+0x46>
					break;
 8001844:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	22ff      	movs	r2, #255	; 0xff
 800184a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800184e:	f7ff fa95 	bl	8000d7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001852:	f7ff fa65 	bl	8000d20 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800185c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800185e:	e011      	b.n	8001884 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	691b      	ldr	r3, [r3, #16]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d012      	beq.n	800188e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	3310      	adds	r3, #16
 800186c:	4618      	mov	r0, r3
 800186e:	f000 fc99 	bl	80021a4 <xTaskRemoveFromEventList>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8001878:	f000 fd78 	bl	800236c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800187c:	7bbb      	ldrb	r3, [r7, #14]
 800187e:	3b01      	subs	r3, #1
 8001880:	b2db      	uxtb	r3, r3
 8001882:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001884:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001888:	2b00      	cmp	r3, #0
 800188a:	dce9      	bgt.n	8001860 <prvUnlockQueue+0x60>
 800188c:	e000      	b.n	8001890 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800188e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	22ff      	movs	r2, #255	; 0xff
 8001894:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8001898:	f7ff fa70 	bl	8000d7c <vPortExitCritical>
}
 800189c:	bf00      	nop
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80018ac:	f7ff fa38 	bl	8000d20 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d102      	bne.n	80018be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80018b8:	2301      	movs	r3, #1
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	e001      	b.n	80018c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80018be:	2300      	movs	r3, #0
 80018c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80018c2:	f7ff fa5b 	bl	8000d7c <vPortExitCritical>

	return xReturn;
 80018c6:	68fb      	ldr	r3, [r7, #12]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3710      	adds	r7, #16
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80018d8:	f7ff fa22 	bl	8000d20 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d102      	bne.n	80018ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80018e8:	2301      	movs	r3, #1
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	e001      	b.n	80018f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80018ee:	2300      	movs	r3, #0
 80018f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80018f2:	f7ff fa43 	bl	8000d7c <vPortExitCritical>

	return xReturn;
 80018f6:	68fb      	ldr	r3, [r7, #12]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3710      	adds	r7, #16
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001900:	b480      	push	{r7}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]
 800190e:	e014      	b.n	800193a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001910:	4a0e      	ldr	r2, [pc, #56]	; (800194c <vQueueAddToRegistry+0x4c>)
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d10b      	bne.n	8001934 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800191c:	490b      	ldr	r1, [pc, #44]	; (800194c <vQueueAddToRegistry+0x4c>)
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	683a      	ldr	r2, [r7, #0]
 8001922:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8001926:	4a09      	ldr	r2, [pc, #36]	; (800194c <vQueueAddToRegistry+0x4c>)
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	00db      	lsls	r3, r3, #3
 800192c:	4413      	add	r3, r2
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8001932:	e005      	b.n	8001940 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	3301      	adds	r3, #1
 8001938:	60fb      	str	r3, [r7, #12]
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2b07      	cmp	r3, #7
 800193e:	d9e7      	bls.n	8001910 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8001940:	bf00      	nop
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	20001e08 	.word	0x20001e08

08001950 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af00      	add	r7, sp, #0
 8001956:	60f8      	str	r0, [r7, #12]
 8001958:	60b9      	str	r1, [r7, #8]
 800195a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8001960:	f7ff f9de 	bl	8000d20 <vPortEnterCritical>
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800196a:	b25b      	sxtb	r3, r3
 800196c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001970:	d103      	bne.n	800197a <vQueueWaitForMessageRestricted+0x2a>
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	2200      	movs	r2, #0
 8001976:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001980:	b25b      	sxtb	r3, r3
 8001982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001986:	d103      	bne.n	8001990 <vQueueWaitForMessageRestricted+0x40>
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	2200      	movs	r2, #0
 800198c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001990:	f7ff f9f4 	bl	8000d7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001998:	2b00      	cmp	r3, #0
 800199a:	d106      	bne.n	80019aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	3324      	adds	r3, #36	; 0x24
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	68b9      	ldr	r1, [r7, #8]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f000 fbd3 	bl	8002150 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80019aa:	6978      	ldr	r0, [r7, #20]
 80019ac:	f7ff ff28 	bl	8001800 <prvUnlockQueue>
	}
 80019b0:	bf00      	nop
 80019b2:	3718      	adds	r7, #24
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08c      	sub	sp, #48	; 0x30
 80019bc:	af04      	add	r7, sp, #16
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	603b      	str	r3, [r7, #0]
 80019c4:	4613      	mov	r3, r2
 80019c6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80019c8:	88fb      	ldrh	r3, [r7, #6]
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff fab7 	bl	8000f40 <pvPortMalloc>
 80019d2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d00e      	beq.n	80019f8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80019da:	2050      	movs	r0, #80	; 0x50
 80019dc:	f7ff fab0 	bl	8000f40 <pvPortMalloc>
 80019e0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d003      	beq.n	80019f0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	631a      	str	r2, [r3, #48]	; 0x30
 80019ee:	e005      	b.n	80019fc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80019f0:	6978      	ldr	r0, [r7, #20]
 80019f2:	f7ff faef 	bl	8000fd4 <vPortFree>
 80019f6:	e001      	b.n	80019fc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d013      	beq.n	8001a2a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001a02:	88fa      	ldrh	r2, [r7, #6]
 8001a04:	2300      	movs	r3, #0
 8001a06:	9303      	str	r3, [sp, #12]
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	9302      	str	r3, [sp, #8]
 8001a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a0e:	9301      	str	r3, [sp, #4]
 8001a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	68b9      	ldr	r1, [r7, #8]
 8001a18:	68f8      	ldr	r0, [r7, #12]
 8001a1a:	f000 f80e 	bl	8001a3a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001a1e:	69f8      	ldr	r0, [r7, #28]
 8001a20:	f000 f892 	bl	8001b48 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001a24:	2301      	movs	r3, #1
 8001a26:	61bb      	str	r3, [r7, #24]
 8001a28:	e002      	b.n	8001a30 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001a30:	69bb      	ldr	r3, [r7, #24]
	}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3720      	adds	r7, #32
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b088      	sub	sp, #32
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	60f8      	str	r0, [r7, #12]
 8001a42:	60b9      	str	r1, [r7, #8]
 8001a44:	607a      	str	r2, [r7, #4]
 8001a46:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a4a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	461a      	mov	r2, r3
 8001a52:	21a5      	movs	r1, #165	; 0xa5
 8001a54:	f002 fc65 	bl	8004322 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a62:	3b01      	subs	r3, #1
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	4413      	add	r3, r2
 8001a68:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	f023 0307 	bic.w	r3, r3, #7
 8001a70:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	f003 0307 	and.w	r3, r3, #7
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d009      	beq.n	8001a90 <prvInitialiseNewTask+0x56>
 8001a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a80:	f383 8811 	msr	BASEPRI, r3
 8001a84:	f3bf 8f6f 	isb	sy
 8001a88:	f3bf 8f4f 	dsb	sy
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	e7fe      	b.n	8001a8e <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001a90:	2300      	movs	r3, #0
 8001a92:	61fb      	str	r3, [r7, #28]
 8001a94:	e012      	b.n	8001abc <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001a96:	68ba      	ldr	r2, [r7, #8]
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	7819      	ldrb	r1, [r3, #0]
 8001a9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	3334      	adds	r3, #52	; 0x34
 8001aa6:	460a      	mov	r2, r1
 8001aa8:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8001aaa:	68ba      	ldr	r2, [r7, #8]
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	4413      	add	r3, r2
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d006      	beq.n	8001ac4 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	61fb      	str	r3, [r7, #28]
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	2b09      	cmp	r3, #9
 8001ac0:	d9e9      	bls.n	8001a96 <prvInitialiseNewTask+0x5c>
 8001ac2:	e000      	b.n	8001ac6 <prvInitialiseNewTask+0x8c>
		{
			break;
 8001ac4:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad0:	2b04      	cmp	r3, #4
 8001ad2:	d901      	bls.n	8001ad8 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001ad4:	2304      	movs	r3, #4
 8001ad6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ada:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001adc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ae0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ae2:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
 8001ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aec:	3304      	adds	r3, #4
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7fe ff80 	bl	80009f4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001af6:	3318      	adds	r3, #24
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7fe ff7b 	bl	80009f4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b02:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b06:	f1c3 0205 	rsb	r2, r3, #5
 8001b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b0c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b12:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b16:	2200      	movs	r2, #0
 8001b18:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001b22:	683a      	ldr	r2, [r7, #0]
 8001b24:	68f9      	ldr	r1, [r7, #12]
 8001b26:	69b8      	ldr	r0, [r7, #24]
 8001b28:	f7fe fff8 	bl	8000b1c <pxPortInitialiseStack>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b30:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d002      	beq.n	8001b3e <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001b38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001b3e:	bf00      	nop
 8001b40:	3720      	adds	r7, #32
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
	...

08001b48 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001b50:	f7ff f8e6 	bl	8000d20 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001b54:	4b2a      	ldr	r3, [pc, #168]	; (8001c00 <prvAddNewTaskToReadyList+0xb8>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	4a29      	ldr	r2, [pc, #164]	; (8001c00 <prvAddNewTaskToReadyList+0xb8>)
 8001b5c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001b5e:	4b29      	ldr	r3, [pc, #164]	; (8001c04 <prvAddNewTaskToReadyList+0xbc>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d109      	bne.n	8001b7a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001b66:	4a27      	ldr	r2, [pc, #156]	; (8001c04 <prvAddNewTaskToReadyList+0xbc>)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001b6c:	4b24      	ldr	r3, [pc, #144]	; (8001c00 <prvAddNewTaskToReadyList+0xb8>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d110      	bne.n	8001b96 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001b74:	f000 fc20 	bl	80023b8 <prvInitialiseTaskLists>
 8001b78:	e00d      	b.n	8001b96 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001b7a:	4b23      	ldr	r3, [pc, #140]	; (8001c08 <prvAddNewTaskToReadyList+0xc0>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d109      	bne.n	8001b96 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001b82:	4b20      	ldr	r3, [pc, #128]	; (8001c04 <prvAddNewTaskToReadyList+0xbc>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d802      	bhi.n	8001b96 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001b90:	4a1c      	ldr	r2, [pc, #112]	; (8001c04 <prvAddNewTaskToReadyList+0xbc>)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001b96:	4b1d      	ldr	r3, [pc, #116]	; (8001c0c <prvAddNewTaskToReadyList+0xc4>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	4a1b      	ldr	r2, [pc, #108]	; (8001c0c <prvAddNewTaskToReadyList+0xc4>)
 8001b9e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	409a      	lsls	r2, r3
 8001ba8:	4b19      	ldr	r3, [pc, #100]	; (8001c10 <prvAddNewTaskToReadyList+0xc8>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	4a18      	ldr	r2, [pc, #96]	; (8001c10 <prvAddNewTaskToReadyList+0xc8>)
 8001bb0:	6013      	str	r3, [r2, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	4413      	add	r3, r2
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	4a15      	ldr	r2, [pc, #84]	; (8001c14 <prvAddNewTaskToReadyList+0xcc>)
 8001bc0:	441a      	add	r2, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3304      	adds	r3, #4
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4610      	mov	r0, r2
 8001bca:	f7fe ff20 	bl	8000a0e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001bce:	f7ff f8d5 	bl	8000d7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001bd2:	4b0d      	ldr	r3, [pc, #52]	; (8001c08 <prvAddNewTaskToReadyList+0xc0>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d00e      	beq.n	8001bf8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001bda:	4b0a      	ldr	r3, [pc, #40]	; (8001c04 <prvAddNewTaskToReadyList+0xbc>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d207      	bcs.n	8001bf8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001be8:	4b0b      	ldr	r3, [pc, #44]	; (8001c18 <prvAddNewTaskToReadyList+0xd0>)
 8001bea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	f3bf 8f4f 	dsb	sy
 8001bf4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001bf8:	bf00      	nop
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20001d88 	.word	0x20001d88
 8001c04:	20001cb0 	.word	0x20001cb0
 8001c08:	20001d94 	.word	0x20001d94
 8001c0c:	20001da4 	.word	0x20001da4
 8001c10:	20001d90 	.word	0x20001d90
 8001c14:	20001cb4 	.word	0x20001cb4
 8001c18:	e000ed04 	.word	0xe000ed04

08001c1c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d016      	beq.n	8001c5c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001c2e:	4b13      	ldr	r3, [pc, #76]	; (8001c7c <vTaskDelay+0x60>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d009      	beq.n	8001c4a <vTaskDelay+0x2e>
 8001c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c3a:	f383 8811 	msr	BASEPRI, r3
 8001c3e:	f3bf 8f6f 	isb	sy
 8001c42:	f3bf 8f4f 	dsb	sy
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	e7fe      	b.n	8001c48 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8001c4a:	f000 f867 	bl	8001d1c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001c4e:	2100      	movs	r1, #0
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f000 fd8f 	bl	8002774 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001c56:	f000 f86f 	bl	8001d38 <xTaskResumeAll>
 8001c5a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d107      	bne.n	8001c72 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8001c62:	4b07      	ldr	r3, [pc, #28]	; (8001c80 <vTaskDelay+0x64>)
 8001c64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c68:	601a      	str	r2, [r3, #0]
 8001c6a:	f3bf 8f4f 	dsb	sy
 8001c6e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001c72:	bf00      	nop
 8001c74:	3710      	adds	r7, #16
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20001db0 	.word	0x20001db0
 8001c80:	e000ed04 	.word	0xe000ed04

08001c84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b086      	sub	sp, #24
 8001c88:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8001c8a:	4b1e      	ldr	r3, [pc, #120]	; (8001d04 <vTaskStartScheduler+0x80>)
 8001c8c:	9301      	str	r3, [sp, #4]
 8001c8e:	2300      	movs	r3, #0
 8001c90:	9300      	str	r3, [sp, #0]
 8001c92:	2300      	movs	r3, #0
 8001c94:	2282      	movs	r2, #130	; 0x82
 8001c96:	491c      	ldr	r1, [pc, #112]	; (8001d08 <vTaskStartScheduler+0x84>)
 8001c98:	481c      	ldr	r0, [pc, #112]	; (8001d0c <vTaskStartScheduler+0x88>)
 8001c9a:	f7ff fe8d 	bl	80019b8 <xTaskCreate>
 8001c9e:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d102      	bne.n	8001cac <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8001ca6:	f000 fdcb 	bl	8002840 <xTimerCreateTimerTask>
 8001caa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d115      	bne.n	8001cde <vTaskStartScheduler+0x5a>
 8001cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cb6:	f383 8811 	msr	BASEPRI, r3
 8001cba:	f3bf 8f6f 	isb	sy
 8001cbe:	f3bf 8f4f 	dsb	sy
 8001cc2:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001cc4:	4b12      	ldr	r3, [pc, #72]	; (8001d10 <vTaskStartScheduler+0x8c>)
 8001cc6:	f04f 32ff 	mov.w	r2, #4294967295
 8001cca:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001ccc:	4b11      	ldr	r3, [pc, #68]	; (8001d14 <vTaskStartScheduler+0x90>)
 8001cce:	2201      	movs	r2, #1
 8001cd0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001cd2:	4b11      	ldr	r3, [pc, #68]	; (8001d18 <vTaskStartScheduler+0x94>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001cd8:	f7fe ff96 	bl	8000c08 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001cdc:	e00d      	b.n	8001cfa <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce4:	d109      	bne.n	8001cfa <vTaskStartScheduler+0x76>
 8001ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cea:	f383 8811 	msr	BASEPRI, r3
 8001cee:	f3bf 8f6f 	isb	sy
 8001cf2:	f3bf 8f4f 	dsb	sy
 8001cf6:	607b      	str	r3, [r7, #4]
 8001cf8:	e7fe      	b.n	8001cf8 <vTaskStartScheduler+0x74>
}
 8001cfa:	bf00      	nop
 8001cfc:	3710      	adds	r7, #16
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20001dac 	.word	0x20001dac
 8001d08:	08004c94 	.word	0x08004c94
 8001d0c:	08002385 	.word	0x08002385
 8001d10:	20001da8 	.word	0x20001da8
 8001d14:	20001d94 	.word	0x20001d94
 8001d18:	20001d8c 	.word	0x20001d8c

08001d1c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001d20:	4b04      	ldr	r3, [pc, #16]	; (8001d34 <vTaskSuspendAll+0x18>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	3301      	adds	r3, #1
 8001d26:	4a03      	ldr	r2, [pc, #12]	; (8001d34 <vTaskSuspendAll+0x18>)
 8001d28:	6013      	str	r3, [r2, #0]
}
 8001d2a:	bf00      	nop
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	20001db0 	.word	0x20001db0

08001d38 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001d42:	2300      	movs	r3, #0
 8001d44:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001d46:	4b41      	ldr	r3, [pc, #260]	; (8001e4c <xTaskResumeAll+0x114>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d109      	bne.n	8001d62 <xTaskResumeAll+0x2a>
 8001d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d52:	f383 8811 	msr	BASEPRI, r3
 8001d56:	f3bf 8f6f 	isb	sy
 8001d5a:	f3bf 8f4f 	dsb	sy
 8001d5e:	603b      	str	r3, [r7, #0]
 8001d60:	e7fe      	b.n	8001d60 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001d62:	f7fe ffdd 	bl	8000d20 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001d66:	4b39      	ldr	r3, [pc, #228]	; (8001e4c <xTaskResumeAll+0x114>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	4a37      	ldr	r2, [pc, #220]	; (8001e4c <xTaskResumeAll+0x114>)
 8001d6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001d70:	4b36      	ldr	r3, [pc, #216]	; (8001e4c <xTaskResumeAll+0x114>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d161      	bne.n	8001e3c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001d78:	4b35      	ldr	r3, [pc, #212]	; (8001e50 <xTaskResumeAll+0x118>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d05d      	beq.n	8001e3c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001d80:	e02e      	b.n	8001de0 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001d82:	4b34      	ldr	r3, [pc, #208]	; (8001e54 <xTaskResumeAll+0x11c>)
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	3318      	adds	r3, #24
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7fe fe9a 	bl	8000ac8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	3304      	adds	r3, #4
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7fe fe95 	bl	8000ac8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da2:	2201      	movs	r2, #1
 8001da4:	409a      	lsls	r2, r3
 8001da6:	4b2c      	ldr	r3, [pc, #176]	; (8001e58 <xTaskResumeAll+0x120>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	4a2a      	ldr	r2, [pc, #168]	; (8001e58 <xTaskResumeAll+0x120>)
 8001dae:	6013      	str	r3, [r2, #0]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001db4:	4613      	mov	r3, r2
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	4413      	add	r3, r2
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	4a27      	ldr	r2, [pc, #156]	; (8001e5c <xTaskResumeAll+0x124>)
 8001dbe:	441a      	add	r2, r3
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	3304      	adds	r3, #4
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4610      	mov	r0, r2
 8001dc8:	f7fe fe21 	bl	8000a0e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dd0:	4b23      	ldr	r3, [pc, #140]	; (8001e60 <xTaskResumeAll+0x128>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d302      	bcc.n	8001de0 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8001dda:	4b22      	ldr	r3, [pc, #136]	; (8001e64 <xTaskResumeAll+0x12c>)
 8001ddc:	2201      	movs	r2, #1
 8001dde:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001de0:	4b1c      	ldr	r3, [pc, #112]	; (8001e54 <xTaskResumeAll+0x11c>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d1cc      	bne.n	8001d82 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001dee:	f000 fb6f 	bl	80024d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001df2:	4b1d      	ldr	r3, [pc, #116]	; (8001e68 <xTaskResumeAll+0x130>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d010      	beq.n	8001e20 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001dfe:	f000 f847 	bl	8001e90 <xTaskIncrementTick>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d002      	beq.n	8001e0e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8001e08:	4b16      	ldr	r3, [pc, #88]	; (8001e64 <xTaskResumeAll+0x12c>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	3b01      	subs	r3, #1
 8001e12:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d1f1      	bne.n	8001dfe <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8001e1a:	4b13      	ldr	r3, [pc, #76]	; (8001e68 <xTaskResumeAll+0x130>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001e20:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <xTaskResumeAll+0x12c>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d009      	beq.n	8001e3c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001e2c:	4b0f      	ldr	r3, [pc, #60]	; (8001e6c <xTaskResumeAll+0x134>)
 8001e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	f3bf 8f4f 	dsb	sy
 8001e38:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001e3c:	f7fe ff9e 	bl	8000d7c <vPortExitCritical>

	return xAlreadyYielded;
 8001e40:	68bb      	ldr	r3, [r7, #8]
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	20001db0 	.word	0x20001db0
 8001e50:	20001d88 	.word	0x20001d88
 8001e54:	20001d48 	.word	0x20001d48
 8001e58:	20001d90 	.word	0x20001d90
 8001e5c:	20001cb4 	.word	0x20001cb4
 8001e60:	20001cb0 	.word	0x20001cb0
 8001e64:	20001d9c 	.word	0x20001d9c
 8001e68:	20001d98 	.word	0x20001d98
 8001e6c:	e000ed04 	.word	0xe000ed04

08001e70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8001e76:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <xTaskGetTickCount+0x1c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8001e7c:	687b      	ldr	r3, [r7, #4]
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	370c      	adds	r7, #12
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	20001d8c 	.word	0x20001d8c

08001e90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b086      	sub	sp, #24
 8001e94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001e96:	2300      	movs	r3, #0
 8001e98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e9a:	4b50      	ldr	r3, [pc, #320]	; (8001fdc <xTaskIncrementTick+0x14c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f040 808c 	bne.w	8001fbc <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8001ea4:	4b4e      	ldr	r3, [pc, #312]	; (8001fe0 <xTaskIncrementTick+0x150>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001eac:	4a4c      	ldr	r2, [pc, #304]	; (8001fe0 <xTaskIncrementTick+0x150>)
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d11f      	bne.n	8001ef8 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8001eb8:	4b4a      	ldr	r3, [pc, #296]	; (8001fe4 <xTaskIncrementTick+0x154>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d009      	beq.n	8001ed6 <xTaskIncrementTick+0x46>
 8001ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ec6:	f383 8811 	msr	BASEPRI, r3
 8001eca:	f3bf 8f6f 	isb	sy
 8001ece:	f3bf 8f4f 	dsb	sy
 8001ed2:	603b      	str	r3, [r7, #0]
 8001ed4:	e7fe      	b.n	8001ed4 <xTaskIncrementTick+0x44>
 8001ed6:	4b43      	ldr	r3, [pc, #268]	; (8001fe4 <xTaskIncrementTick+0x154>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	4b42      	ldr	r3, [pc, #264]	; (8001fe8 <xTaskIncrementTick+0x158>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a40      	ldr	r2, [pc, #256]	; (8001fe4 <xTaskIncrementTick+0x154>)
 8001ee2:	6013      	str	r3, [r2, #0]
 8001ee4:	4a40      	ldr	r2, [pc, #256]	; (8001fe8 <xTaskIncrementTick+0x158>)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	6013      	str	r3, [r2, #0]
 8001eea:	4b40      	ldr	r3, [pc, #256]	; (8001fec <xTaskIncrementTick+0x15c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	4a3e      	ldr	r2, [pc, #248]	; (8001fec <xTaskIncrementTick+0x15c>)
 8001ef2:	6013      	str	r3, [r2, #0]
 8001ef4:	f000 faec 	bl	80024d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001ef8:	4b3d      	ldr	r3, [pc, #244]	; (8001ff0 <xTaskIncrementTick+0x160>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	693a      	ldr	r2, [r7, #16]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d34d      	bcc.n	8001f9e <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001f02:	4b38      	ldr	r3, [pc, #224]	; (8001fe4 <xTaskIncrementTick+0x154>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d101      	bne.n	8001f10 <xTaskIncrementTick+0x80>
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e000      	b.n	8001f12 <xTaskIncrementTick+0x82>
 8001f10:	2300      	movs	r3, #0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d004      	beq.n	8001f20 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f16:	4b36      	ldr	r3, [pc, #216]	; (8001ff0 <xTaskIncrementTick+0x160>)
 8001f18:	f04f 32ff 	mov.w	r2, #4294967295
 8001f1c:	601a      	str	r2, [r3, #0]
					break;
 8001f1e:	e03e      	b.n	8001f9e <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001f20:	4b30      	ldr	r3, [pc, #192]	; (8001fe4 <xTaskIncrementTick+0x154>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d203      	bcs.n	8001f40 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001f38:	4a2d      	ldr	r2, [pc, #180]	; (8001ff0 <xTaskIncrementTick+0x160>)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6013      	str	r3, [r2, #0]
						break;
 8001f3e:	e02e      	b.n	8001f9e <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	3304      	adds	r3, #4
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7fe fdbf 	bl	8000ac8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d004      	beq.n	8001f5c <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	3318      	adds	r3, #24
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7fe fdb6 	bl	8000ac8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f60:	2201      	movs	r2, #1
 8001f62:	409a      	lsls	r2, r3
 8001f64:	4b23      	ldr	r3, [pc, #140]	; (8001ff4 <xTaskIncrementTick+0x164>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	4a22      	ldr	r2, [pc, #136]	; (8001ff4 <xTaskIncrementTick+0x164>)
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f72:	4613      	mov	r3, r2
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	4413      	add	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	4a1f      	ldr	r2, [pc, #124]	; (8001ff8 <xTaskIncrementTick+0x168>)
 8001f7c:	441a      	add	r2, r3
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	3304      	adds	r3, #4
 8001f82:	4619      	mov	r1, r3
 8001f84:	4610      	mov	r0, r2
 8001f86:	f7fe fd42 	bl	8000a0e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f8e:	4b1b      	ldr	r3, [pc, #108]	; (8001ffc <xTaskIncrementTick+0x16c>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d3b4      	bcc.n	8001f02 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001f9c:	e7b1      	b.n	8001f02 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001f9e:	4b17      	ldr	r3, [pc, #92]	; (8001ffc <xTaskIncrementTick+0x16c>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fa4:	4914      	ldr	r1, [pc, #80]	; (8001ff8 <xTaskIncrementTick+0x168>)
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	4413      	add	r3, r2
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	440b      	add	r3, r1
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d907      	bls.n	8001fc6 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	617b      	str	r3, [r7, #20]
 8001fba:	e004      	b.n	8001fc6 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8001fbc:	4b10      	ldr	r3, [pc, #64]	; (8002000 <xTaskIncrementTick+0x170>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	4a0f      	ldr	r2, [pc, #60]	; (8002000 <xTaskIncrementTick+0x170>)
 8001fc4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8001fc6:	4b0f      	ldr	r3, [pc, #60]	; (8002004 <xTaskIncrementTick+0x174>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8001fd2:	697b      	ldr	r3, [r7, #20]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3718      	adds	r7, #24
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	20001db0 	.word	0x20001db0
 8001fe0:	20001d8c 	.word	0x20001d8c
 8001fe4:	20001d40 	.word	0x20001d40
 8001fe8:	20001d44 	.word	0x20001d44
 8001fec:	20001da0 	.word	0x20001da0
 8001ff0:	20001da8 	.word	0x20001da8
 8001ff4:	20001d90 	.word	0x20001d90
 8001ff8:	20001cb4 	.word	0x20001cb4
 8001ffc:	20001cb0 	.word	0x20001cb0
 8002000:	20001d98 	.word	0x20001d98
 8002004:	20001d9c 	.word	0x20001d9c

08002008 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b088      	sub	sp, #32
 800200c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800200e:	4b39      	ldr	r3, [pc, #228]	; (80020f4 <vTaskSwitchContext+0xec>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002016:	4b38      	ldr	r3, [pc, #224]	; (80020f8 <vTaskSwitchContext+0xf0>)
 8002018:	2201      	movs	r2, #1
 800201a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800201c:	e065      	b.n	80020ea <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
 800201e:	4b36      	ldr	r3, [pc, #216]	; (80020f8 <vTaskSwitchContext+0xf0>)
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8002024:	4b35      	ldr	r3, [pc, #212]	; (80020fc <vTaskSwitchContext+0xf4>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202a:	61fb      	str	r3, [r7, #28]
 800202c:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8002030:	61bb      	str	r3, [r7, #24]
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	429a      	cmp	r2, r3
 800203a:	d111      	bne.n	8002060 <vTaskSwitchContext+0x58>
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	3304      	adds	r3, #4
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	429a      	cmp	r2, r3
 8002046:	d10b      	bne.n	8002060 <vTaskSwitchContext+0x58>
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	3308      	adds	r3, #8
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	429a      	cmp	r2, r3
 8002052:	d105      	bne.n	8002060 <vTaskSwitchContext+0x58>
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	330c      	adds	r3, #12
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	429a      	cmp	r2, r3
 800205e:	d008      	beq.n	8002072 <vTaskSwitchContext+0x6a>
 8002060:	4b26      	ldr	r3, [pc, #152]	; (80020fc <vTaskSwitchContext+0xf4>)
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	4b25      	ldr	r3, [pc, #148]	; (80020fc <vTaskSwitchContext+0xf4>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	3334      	adds	r3, #52	; 0x34
 800206a:	4619      	mov	r1, r3
 800206c:	4610      	mov	r0, r2
 800206e:	f001 fc02 	bl	8003876 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002072:	4b23      	ldr	r3, [pc, #140]	; (8002100 <vTaskSwitchContext+0xf8>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	fab3 f383 	clz	r3, r3
 800207e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002080:	7afb      	ldrb	r3, [r7, #11]
 8002082:	f1c3 031f 	rsb	r3, r3, #31
 8002086:	617b      	str	r3, [r7, #20]
 8002088:	491e      	ldr	r1, [pc, #120]	; (8002104 <vTaskSwitchContext+0xfc>)
 800208a:	697a      	ldr	r2, [r7, #20]
 800208c:	4613      	mov	r3, r2
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	4413      	add	r3, r2
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	440b      	add	r3, r1
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d109      	bne.n	80020b0 <vTaskSwitchContext+0xa8>
	__asm volatile
 800209c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020a0:	f383 8811 	msr	BASEPRI, r3
 80020a4:	f3bf 8f6f 	isb	sy
 80020a8:	f3bf 8f4f 	dsb	sy
 80020ac:	607b      	str	r3, [r7, #4]
 80020ae:	e7fe      	b.n	80020ae <vTaskSwitchContext+0xa6>
 80020b0:	697a      	ldr	r2, [r7, #20]
 80020b2:	4613      	mov	r3, r2
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	4413      	add	r3, r2
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	4a12      	ldr	r2, [pc, #72]	; (8002104 <vTaskSwitchContext+0xfc>)
 80020bc:	4413      	add	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	605a      	str	r2, [r3, #4]
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	685a      	ldr	r2, [r3, #4]
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	3308      	adds	r3, #8
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d104      	bne.n	80020e0 <vTaskSwitchContext+0xd8>
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	685a      	ldr	r2, [r3, #4]
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	605a      	str	r2, [r3, #4]
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	4a05      	ldr	r2, [pc, #20]	; (80020fc <vTaskSwitchContext+0xf4>)
 80020e8:	6013      	str	r3, [r2, #0]
}
 80020ea:	bf00      	nop
 80020ec:	3720      	adds	r7, #32
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	20001db0 	.word	0x20001db0
 80020f8:	20001d9c 	.word	0x20001d9c
 80020fc:	20001cb0 	.word	0x20001cb0
 8002100:	20001d90 	.word	0x20001d90
 8002104:	20001cb4 	.word	0x20001cb4

08002108 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d109      	bne.n	800212c <vTaskPlaceOnEventList+0x24>
 8002118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800211c:	f383 8811 	msr	BASEPRI, r3
 8002120:	f3bf 8f6f 	isb	sy
 8002124:	f3bf 8f4f 	dsb	sy
 8002128:	60fb      	str	r3, [r7, #12]
 800212a:	e7fe      	b.n	800212a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800212c:	4b07      	ldr	r3, [pc, #28]	; (800214c <vTaskPlaceOnEventList+0x44>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	3318      	adds	r3, #24
 8002132:	4619      	mov	r1, r3
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f7fe fc8e 	bl	8000a56 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800213a:	2101      	movs	r1, #1
 800213c:	6838      	ldr	r0, [r7, #0]
 800213e:	f000 fb19 	bl	8002774 <prvAddCurrentTaskToDelayedList>
}
 8002142:	bf00      	nop
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20001cb0 	.word	0x20001cb0

08002150 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d109      	bne.n	8002176 <vTaskPlaceOnEventListRestricted+0x26>
 8002162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002166:	f383 8811 	msr	BASEPRI, r3
 800216a:	f3bf 8f6f 	isb	sy
 800216e:	f3bf 8f4f 	dsb	sy
 8002172:	617b      	str	r3, [r7, #20]
 8002174:	e7fe      	b.n	8002174 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002176:	4b0a      	ldr	r3, [pc, #40]	; (80021a0 <vTaskPlaceOnEventListRestricted+0x50>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	3318      	adds	r3, #24
 800217c:	4619      	mov	r1, r3
 800217e:	68f8      	ldr	r0, [r7, #12]
 8002180:	f7fe fc45 	bl	8000a0e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d002      	beq.n	8002190 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800218a:	f04f 33ff 	mov.w	r3, #4294967295
 800218e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002190:	6879      	ldr	r1, [r7, #4]
 8002192:	68b8      	ldr	r0, [r7, #8]
 8002194:	f000 faee 	bl	8002774 <prvAddCurrentTaskToDelayedList>
	}
 8002198:	bf00      	nop
 800219a:	3718      	adds	r7, #24
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	20001cb0 	.word	0x20001cb0

080021a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b086      	sub	sp, #24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d109      	bne.n	80021ce <xTaskRemoveFromEventList+0x2a>
 80021ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021be:	f383 8811 	msr	BASEPRI, r3
 80021c2:	f3bf 8f6f 	isb	sy
 80021c6:	f3bf 8f4f 	dsb	sy
 80021ca:	60fb      	str	r3, [r7, #12]
 80021cc:	e7fe      	b.n	80021cc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	3318      	adds	r3, #24
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7fe fc78 	bl	8000ac8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80021d8:	4b1d      	ldr	r3, [pc, #116]	; (8002250 <xTaskRemoveFromEventList+0xac>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d11c      	bne.n	800221a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	3304      	adds	r3, #4
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7fe fc6f 	bl	8000ac8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ee:	2201      	movs	r2, #1
 80021f0:	409a      	lsls	r2, r3
 80021f2:	4b18      	ldr	r3, [pc, #96]	; (8002254 <xTaskRemoveFromEventList+0xb0>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	4a16      	ldr	r2, [pc, #88]	; (8002254 <xTaskRemoveFromEventList+0xb0>)
 80021fa:	6013      	str	r3, [r2, #0]
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002200:	4613      	mov	r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	4a13      	ldr	r2, [pc, #76]	; (8002258 <xTaskRemoveFromEventList+0xb4>)
 800220a:	441a      	add	r2, r3
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	3304      	adds	r3, #4
 8002210:	4619      	mov	r1, r3
 8002212:	4610      	mov	r0, r2
 8002214:	f7fe fbfb 	bl	8000a0e <vListInsertEnd>
 8002218:	e005      	b.n	8002226 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	3318      	adds	r3, #24
 800221e:	4619      	mov	r1, r3
 8002220:	480e      	ldr	r0, [pc, #56]	; (800225c <xTaskRemoveFromEventList+0xb8>)
 8002222:	f7fe fbf4 	bl	8000a0e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800222a:	4b0d      	ldr	r3, [pc, #52]	; (8002260 <xTaskRemoveFromEventList+0xbc>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002230:	429a      	cmp	r2, r3
 8002232:	d905      	bls.n	8002240 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002234:	2301      	movs	r3, #1
 8002236:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002238:	4b0a      	ldr	r3, [pc, #40]	; (8002264 <xTaskRemoveFromEventList+0xc0>)
 800223a:	2201      	movs	r2, #1
 800223c:	601a      	str	r2, [r3, #0]
 800223e:	e001      	b.n	8002244 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8002240:	2300      	movs	r3, #0
 8002242:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8002244:	697b      	ldr	r3, [r7, #20]
}
 8002246:	4618      	mov	r0, r3
 8002248:	3718      	adds	r7, #24
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20001db0 	.word	0x20001db0
 8002254:	20001d90 	.word	0x20001d90
 8002258:	20001cb4 	.word	0x20001cb4
 800225c:	20001d48 	.word	0x20001d48
 8002260:	20001cb0 	.word	0x20001cb0
 8002264:	20001d9c 	.word	0x20001d9c

08002268 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002268:	b480      	push	{r7}
 800226a:	b085      	sub	sp, #20
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d109      	bne.n	800228a <vTaskSetTimeOutState+0x22>
 8002276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800227a:	f383 8811 	msr	BASEPRI, r3
 800227e:	f3bf 8f6f 	isb	sy
 8002282:	f3bf 8f4f 	dsb	sy
 8002286:	60fb      	str	r3, [r7, #12]
 8002288:	e7fe      	b.n	8002288 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800228a:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <vTaskSetTimeOutState+0x40>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002292:	4b06      	ldr	r3, [pc, #24]	; (80022ac <vTaskSetTimeOutState+0x44>)
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	605a      	str	r2, [r3, #4]
}
 800229a:	bf00      	nop
 800229c:	3714      	adds	r7, #20
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	20001da0 	.word	0x20001da0
 80022ac:	20001d8c 	.word	0x20001d8c

080022b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b086      	sub	sp, #24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d109      	bne.n	80022d4 <xTaskCheckForTimeOut+0x24>
 80022c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022c4:	f383 8811 	msr	BASEPRI, r3
 80022c8:	f3bf 8f6f 	isb	sy
 80022cc:	f3bf 8f4f 	dsb	sy
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	e7fe      	b.n	80022d2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d109      	bne.n	80022ee <xTaskCheckForTimeOut+0x3e>
 80022da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022de:	f383 8811 	msr	BASEPRI, r3
 80022e2:	f3bf 8f6f 	isb	sy
 80022e6:	f3bf 8f4f 	dsb	sy
 80022ea:	60bb      	str	r3, [r7, #8]
 80022ec:	e7fe      	b.n	80022ec <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80022ee:	f7fe fd17 	bl	8000d20 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80022f2:	4b1c      	ldr	r3, [pc, #112]	; (8002364 <xTaskCheckForTimeOut+0xb4>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002300:	d102      	bne.n	8002308 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002302:	2300      	movs	r3, #0
 8002304:	617b      	str	r3, [r7, #20]
 8002306:	e026      	b.n	8002356 <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	4b16      	ldr	r3, [pc, #88]	; (8002368 <xTaskCheckForTimeOut+0xb8>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	429a      	cmp	r2, r3
 8002312:	d007      	beq.n	8002324 <xTaskCheckForTimeOut+0x74>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	429a      	cmp	r2, r3
 800231c:	d802      	bhi.n	8002324 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800231e:	2301      	movs	r3, #1
 8002320:	617b      	str	r3, [r7, #20]
 8002322:	e018      	b.n	8002356 <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	1ad2      	subs	r2, r2, r3
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d20e      	bcs.n	8002352 <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6859      	ldr	r1, [r3, #4]
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	1acb      	subs	r3, r1, r3
 8002340:	441a      	add	r2, r3
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f7ff ff8e 	bl	8002268 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 800234c:	2300      	movs	r3, #0
 800234e:	617b      	str	r3, [r7, #20]
 8002350:	e001      	b.n	8002356 <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 8002352:	2301      	movs	r3, #1
 8002354:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8002356:	f7fe fd11 	bl	8000d7c <vPortExitCritical>

	return xReturn;
 800235a:	697b      	ldr	r3, [r7, #20]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3718      	adds	r7, #24
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20001d8c 	.word	0x20001d8c
 8002368:	20001da0 	.word	0x20001da0

0800236c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002370:	4b03      	ldr	r3, [pc, #12]	; (8002380 <vTaskMissedYield+0x14>)
 8002372:	2201      	movs	r2, #1
 8002374:	601a      	str	r2, [r3, #0]
}
 8002376:	bf00      	nop
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr
 8002380:	20001d9c 	.word	0x20001d9c

08002384 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800238c:	f000 f854 	bl	8002438 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002390:	4b07      	ldr	r3, [pc, #28]	; (80023b0 <prvIdleTask+0x2c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b01      	cmp	r3, #1
 8002396:	d907      	bls.n	80023a8 <prvIdleTask+0x24>
			{
				taskYIELD();
 8002398:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <prvIdleTask+0x30>)
 800239a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	f3bf 8f4f 	dsb	sy
 80023a4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80023a8:	f001 fa6b 	bl	8003882 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80023ac:	e7ee      	b.n	800238c <prvIdleTask+0x8>
 80023ae:	bf00      	nop
 80023b0:	20001cb4 	.word	0x20001cb4
 80023b4:	e000ed04 	.word	0xe000ed04

080023b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80023be:	2300      	movs	r3, #0
 80023c0:	607b      	str	r3, [r7, #4]
 80023c2:	e00c      	b.n	80023de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	4613      	mov	r3, r2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	4413      	add	r3, r2
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	4a12      	ldr	r2, [pc, #72]	; (8002418 <prvInitialiseTaskLists+0x60>)
 80023d0:	4413      	add	r3, r2
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7fe faee 	bl	80009b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	3301      	adds	r3, #1
 80023dc:	607b      	str	r3, [r7, #4]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2b04      	cmp	r3, #4
 80023e2:	d9ef      	bls.n	80023c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80023e4:	480d      	ldr	r0, [pc, #52]	; (800241c <prvInitialiseTaskLists+0x64>)
 80023e6:	f7fe fae5 	bl	80009b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80023ea:	480d      	ldr	r0, [pc, #52]	; (8002420 <prvInitialiseTaskLists+0x68>)
 80023ec:	f7fe fae2 	bl	80009b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80023f0:	480c      	ldr	r0, [pc, #48]	; (8002424 <prvInitialiseTaskLists+0x6c>)
 80023f2:	f7fe fadf 	bl	80009b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80023f6:	480c      	ldr	r0, [pc, #48]	; (8002428 <prvInitialiseTaskLists+0x70>)
 80023f8:	f7fe fadc 	bl	80009b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80023fc:	480b      	ldr	r0, [pc, #44]	; (800242c <prvInitialiseTaskLists+0x74>)
 80023fe:	f7fe fad9 	bl	80009b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002402:	4b0b      	ldr	r3, [pc, #44]	; (8002430 <prvInitialiseTaskLists+0x78>)
 8002404:	4a05      	ldr	r2, [pc, #20]	; (800241c <prvInitialiseTaskLists+0x64>)
 8002406:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002408:	4b0a      	ldr	r3, [pc, #40]	; (8002434 <prvInitialiseTaskLists+0x7c>)
 800240a:	4a05      	ldr	r2, [pc, #20]	; (8002420 <prvInitialiseTaskLists+0x68>)
 800240c:	601a      	str	r2, [r3, #0]
}
 800240e:	bf00      	nop
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20001cb4 	.word	0x20001cb4
 800241c:	20001d18 	.word	0x20001d18
 8002420:	20001d2c 	.word	0x20001d2c
 8002424:	20001d48 	.word	0x20001d48
 8002428:	20001d5c 	.word	0x20001d5c
 800242c:	20001d74 	.word	0x20001d74
 8002430:	20001d40 	.word	0x20001d40
 8002434:	20001d44 	.word	0x20001d44

08002438 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800243e:	e028      	b.n	8002492 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8002440:	f7ff fc6c 	bl	8001d1c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002444:	4b17      	ldr	r3, [pc, #92]	; (80024a4 <prvCheckTasksWaitingTermination+0x6c>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	bf0c      	ite	eq
 800244c:	2301      	moveq	r3, #1
 800244e:	2300      	movne	r3, #0
 8002450:	b2db      	uxtb	r3, r3
 8002452:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8002454:	f7ff fc70 	bl	8001d38 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d119      	bne.n	8002492 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800245e:	f7fe fc5f 	bl	8000d20 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002462:	4b10      	ldr	r3, [pc, #64]	; (80024a4 <prvCheckTasksWaitingTermination+0x6c>)
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	3304      	adds	r3, #4
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe fb2a 	bl	8000ac8 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8002474:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <prvCheckTasksWaitingTermination+0x70>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	3b01      	subs	r3, #1
 800247a:	4a0b      	ldr	r2, [pc, #44]	; (80024a8 <prvCheckTasksWaitingTermination+0x70>)
 800247c:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800247e:	4b0b      	ldr	r3, [pc, #44]	; (80024ac <prvCheckTasksWaitingTermination+0x74>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	3b01      	subs	r3, #1
 8002484:	4a09      	ldr	r2, [pc, #36]	; (80024ac <prvCheckTasksWaitingTermination+0x74>)
 8002486:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8002488:	f7fe fc78 	bl	8000d7c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800248c:	6838      	ldr	r0, [r7, #0]
 800248e:	f000 f80f 	bl	80024b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002492:	4b06      	ldr	r3, [pc, #24]	; (80024ac <prvCheckTasksWaitingTermination+0x74>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1d2      	bne.n	8002440 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20001d5c 	.word	0x20001d5c
 80024a8:	20001d88 	.word	0x20001d88
 80024ac:	20001d70 	.word	0x20001d70

080024b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024bc:	4618      	mov	r0, r3
 80024be:	f7fe fd89 	bl	8000fd4 <vPortFree>
			vPortFree( pxTCB );
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f7fe fd86 	bl	8000fd4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80024c8:	bf00      	nop
 80024ca:	3708      	adds	r7, #8
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80024d6:	4b0f      	ldr	r3, [pc, #60]	; (8002514 <prvResetNextTaskUnblockTime+0x44>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d101      	bne.n	80024e4 <prvResetNextTaskUnblockTime+0x14>
 80024e0:	2301      	movs	r3, #1
 80024e2:	e000      	b.n	80024e6 <prvResetNextTaskUnblockTime+0x16>
 80024e4:	2300      	movs	r3, #0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d004      	beq.n	80024f4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80024ea:	4b0b      	ldr	r3, [pc, #44]	; (8002518 <prvResetNextTaskUnblockTime+0x48>)
 80024ec:	f04f 32ff 	mov.w	r2, #4294967295
 80024f0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80024f2:	e008      	b.n	8002506 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80024f4:	4b07      	ldr	r3, [pc, #28]	; (8002514 <prvResetNextTaskUnblockTime+0x44>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	4a05      	ldr	r2, [pc, #20]	; (8002518 <prvResetNextTaskUnblockTime+0x48>)
 8002504:	6013      	str	r3, [r2, #0]
}
 8002506:	bf00      	nop
 8002508:	370c      	adds	r7, #12
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	20001d40 	.word	0x20001d40
 8002518:	20001da8 	.word	0x20001da8

0800251c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002522:	4b0b      	ldr	r3, [pc, #44]	; (8002550 <xTaskGetSchedulerState+0x34>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d102      	bne.n	8002530 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800252a:	2301      	movs	r3, #1
 800252c:	607b      	str	r3, [r7, #4]
 800252e:	e008      	b.n	8002542 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002530:	4b08      	ldr	r3, [pc, #32]	; (8002554 <xTaskGetSchedulerState+0x38>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d102      	bne.n	800253e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002538:	2302      	movs	r3, #2
 800253a:	607b      	str	r3, [r7, #4]
 800253c:	e001      	b.n	8002542 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800253e:	2300      	movs	r3, #0
 8002540:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002542:	687b      	ldr	r3, [r7, #4]
	}
 8002544:	4618      	mov	r0, r3
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	20001d94 	.word	0x20001d94
 8002554:	20001db0 	.word	0x20001db0

08002558 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d062      	beq.n	8002630 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800256e:	4b32      	ldr	r3, [pc, #200]	; (8002638 <vTaskPriorityInherit+0xe0>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002574:	429a      	cmp	r2, r3
 8002576:	d25b      	bcs.n	8002630 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	2b00      	cmp	r3, #0
 800257e:	db06      	blt.n	800258e <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002580:	4b2d      	ldr	r3, [pc, #180]	; (8002638 <vTaskPriorityInherit+0xe0>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002586:	f1c3 0205 	rsb	r2, r3, #5
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	6959      	ldr	r1, [r3, #20]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002596:	4613      	mov	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	4413      	add	r3, r2
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	4a27      	ldr	r2, [pc, #156]	; (800263c <vTaskPriorityInherit+0xe4>)
 80025a0:	4413      	add	r3, r2
 80025a2:	4299      	cmp	r1, r3
 80025a4:	d101      	bne.n	80025aa <vTaskPriorityInherit+0x52>
 80025a6:	2301      	movs	r3, #1
 80025a8:	e000      	b.n	80025ac <vTaskPriorityInherit+0x54>
 80025aa:	2300      	movs	r3, #0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d03a      	beq.n	8002626 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	3304      	adds	r3, #4
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7fe fa87 	bl	8000ac8 <uxListRemove>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d115      	bne.n	80025ec <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025c4:	491d      	ldr	r1, [pc, #116]	; (800263c <vTaskPriorityInherit+0xe4>)
 80025c6:	4613      	mov	r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4413      	add	r3, r2
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	440b      	add	r3, r1
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d10a      	bne.n	80025ec <vTaskPriorityInherit+0x94>
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025da:	2201      	movs	r2, #1
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	43da      	mvns	r2, r3
 80025e2:	4b17      	ldr	r3, [pc, #92]	; (8002640 <vTaskPriorityInherit+0xe8>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4013      	ands	r3, r2
 80025e8:	4a15      	ldr	r2, [pc, #84]	; (8002640 <vTaskPriorityInherit+0xe8>)
 80025ea:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80025ec:	4b12      	ldr	r3, [pc, #72]	; (8002638 <vTaskPriorityInherit+0xe0>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fa:	2201      	movs	r2, #1
 80025fc:	409a      	lsls	r2, r3
 80025fe:	4b10      	ldr	r3, [pc, #64]	; (8002640 <vTaskPriorityInherit+0xe8>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4313      	orrs	r3, r2
 8002604:	4a0e      	ldr	r2, [pc, #56]	; (8002640 <vTaskPriorityInherit+0xe8>)
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800260c:	4613      	mov	r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4413      	add	r3, r2
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	4a09      	ldr	r2, [pc, #36]	; (800263c <vTaskPriorityInherit+0xe4>)
 8002616:	441a      	add	r2, r3
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	3304      	adds	r3, #4
 800261c:	4619      	mov	r1, r3
 800261e:	4610      	mov	r0, r2
 8002620:	f7fe f9f5 	bl	8000a0e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002624:	e004      	b.n	8002630 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002626:	4b04      	ldr	r3, [pc, #16]	; (8002638 <vTaskPriorityInherit+0xe0>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 8002630:	bf00      	nop
 8002632:	3710      	adds	r7, #16
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	20001cb0 	.word	0x20001cb0
 800263c:	20001cb4 	.word	0x20001cb4
 8002640:	20001d90 	.word	0x20001d90

08002644 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002644:	b580      	push	{r7, lr}
 8002646:	b086      	sub	sp, #24
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002650:	2300      	movs	r3, #0
 8002652:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d06c      	beq.n	8002734 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800265a:	4b39      	ldr	r3, [pc, #228]	; (8002740 <xTaskPriorityDisinherit+0xfc>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	429a      	cmp	r2, r3
 8002662:	d009      	beq.n	8002678 <xTaskPriorityDisinherit+0x34>
 8002664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002668:	f383 8811 	msr	BASEPRI, r3
 800266c:	f3bf 8f6f 	isb	sy
 8002670:	f3bf 8f4f 	dsb	sy
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	e7fe      	b.n	8002676 <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267c:	2b00      	cmp	r3, #0
 800267e:	d109      	bne.n	8002694 <xTaskPriorityDisinherit+0x50>
 8002680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002684:	f383 8811 	msr	BASEPRI, r3
 8002688:	f3bf 8f6f 	isb	sy
 800268c:	f3bf 8f4f 	dsb	sy
 8002690:	60bb      	str	r3, [r7, #8]
 8002692:	e7fe      	b.n	8002692 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002698:	1e5a      	subs	r2, r3, #1
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	645a      	str	r2, [r3, #68]	; 0x44

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d044      	beq.n	8002734 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d140      	bne.n	8002734 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	3304      	adds	r3, #4
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7fe fa06 	bl	8000ac8 <uxListRemove>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d115      	bne.n	80026ee <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026c6:	491f      	ldr	r1, [pc, #124]	; (8002744 <xTaskPriorityDisinherit+0x100>)
 80026c8:	4613      	mov	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	4413      	add	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	440b      	add	r3, r1
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d10a      	bne.n	80026ee <xTaskPriorityDisinherit+0xaa>
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026dc:	2201      	movs	r2, #1
 80026de:	fa02 f303 	lsl.w	r3, r2, r3
 80026e2:	43da      	mvns	r2, r3
 80026e4:	4b18      	ldr	r3, [pc, #96]	; (8002748 <xTaskPriorityDisinherit+0x104>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4013      	ands	r3, r2
 80026ea:	4a17      	ldr	r2, [pc, #92]	; (8002748 <xTaskPriorityDisinherit+0x104>)
 80026ec:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026fa:	f1c3 0205 	rsb	r2, r3, #5
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002706:	2201      	movs	r2, #1
 8002708:	409a      	lsls	r2, r3
 800270a:	4b0f      	ldr	r3, [pc, #60]	; (8002748 <xTaskPriorityDisinherit+0x104>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4313      	orrs	r3, r2
 8002710:	4a0d      	ldr	r2, [pc, #52]	; (8002748 <xTaskPriorityDisinherit+0x104>)
 8002712:	6013      	str	r3, [r2, #0]
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002718:	4613      	mov	r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	4a08      	ldr	r2, [pc, #32]	; (8002744 <xTaskPriorityDisinherit+0x100>)
 8002722:	441a      	add	r2, r3
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	3304      	adds	r3, #4
 8002728:	4619      	mov	r1, r3
 800272a:	4610      	mov	r0, r2
 800272c:	f7fe f96f 	bl	8000a0e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002730:	2301      	movs	r3, #1
 8002732:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002734:	697b      	ldr	r3, [r7, #20]
	}
 8002736:	4618      	mov	r0, r3
 8002738:	3718      	adds	r7, #24
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	20001cb0 	.word	0x20001cb0
 8002744:	20001cb4 	.word	0x20001cb4
 8002748:	20001d90 	.word	0x20001d90

0800274c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8002750:	4b07      	ldr	r3, [pc, #28]	; (8002770 <pvTaskIncrementMutexHeldCount+0x24>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d004      	beq.n	8002762 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8002758:	4b05      	ldr	r3, [pc, #20]	; (8002770 <pvTaskIncrementMutexHeldCount+0x24>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800275e:	3201      	adds	r2, #1
 8002760:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
 8002762:	4b03      	ldr	r3, [pc, #12]	; (8002770 <pvTaskIncrementMutexHeldCount+0x24>)
 8002764:	681b      	ldr	r3, [r3, #0]
	}
 8002766:	4618      	mov	r0, r3
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	20001cb0 	.word	0x20001cb0

08002774 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800277e:	4b29      	ldr	r3, [pc, #164]	; (8002824 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002784:	4b28      	ldr	r3, [pc, #160]	; (8002828 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	3304      	adds	r3, #4
 800278a:	4618      	mov	r0, r3
 800278c:	f7fe f99c 	bl	8000ac8 <uxListRemove>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d10b      	bne.n	80027ae <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002796:	4b24      	ldr	r3, [pc, #144]	; (8002828 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279c:	2201      	movs	r2, #1
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	43da      	mvns	r2, r3
 80027a4:	4b21      	ldr	r3, [pc, #132]	; (800282c <prvAddCurrentTaskToDelayedList+0xb8>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4013      	ands	r3, r2
 80027aa:	4a20      	ldr	r2, [pc, #128]	; (800282c <prvAddCurrentTaskToDelayedList+0xb8>)
 80027ac:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027b4:	d10a      	bne.n	80027cc <prvAddCurrentTaskToDelayedList+0x58>
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d007      	beq.n	80027cc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80027bc:	4b1a      	ldr	r3, [pc, #104]	; (8002828 <prvAddCurrentTaskToDelayedList+0xb4>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	3304      	adds	r3, #4
 80027c2:	4619      	mov	r1, r3
 80027c4:	481a      	ldr	r0, [pc, #104]	; (8002830 <prvAddCurrentTaskToDelayedList+0xbc>)
 80027c6:	f7fe f922 	bl	8000a0e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80027ca:	e026      	b.n	800281a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80027cc:	68fa      	ldr	r2, [r7, #12]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4413      	add	r3, r2
 80027d2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80027d4:	4b14      	ldr	r3, [pc, #80]	; (8002828 <prvAddCurrentTaskToDelayedList+0xb4>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68ba      	ldr	r2, [r7, #8]
 80027da:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80027dc:	68ba      	ldr	r2, [r7, #8]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d209      	bcs.n	80027f8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80027e4:	4b13      	ldr	r3, [pc, #76]	; (8002834 <prvAddCurrentTaskToDelayedList+0xc0>)
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	4b0f      	ldr	r3, [pc, #60]	; (8002828 <prvAddCurrentTaskToDelayedList+0xb4>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	3304      	adds	r3, #4
 80027ee:	4619      	mov	r1, r3
 80027f0:	4610      	mov	r0, r2
 80027f2:	f7fe f930 	bl	8000a56 <vListInsert>
}
 80027f6:	e010      	b.n	800281a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80027f8:	4b0f      	ldr	r3, [pc, #60]	; (8002838 <prvAddCurrentTaskToDelayedList+0xc4>)
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	4b0a      	ldr	r3, [pc, #40]	; (8002828 <prvAddCurrentTaskToDelayedList+0xb4>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	3304      	adds	r3, #4
 8002802:	4619      	mov	r1, r3
 8002804:	4610      	mov	r0, r2
 8002806:	f7fe f926 	bl	8000a56 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800280a:	4b0c      	ldr	r3, [pc, #48]	; (800283c <prvAddCurrentTaskToDelayedList+0xc8>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	68ba      	ldr	r2, [r7, #8]
 8002810:	429a      	cmp	r2, r3
 8002812:	d202      	bcs.n	800281a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002814:	4a09      	ldr	r2, [pc, #36]	; (800283c <prvAddCurrentTaskToDelayedList+0xc8>)
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	6013      	str	r3, [r2, #0]
}
 800281a:	bf00      	nop
 800281c:	3710      	adds	r7, #16
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	20001d8c 	.word	0x20001d8c
 8002828:	20001cb0 	.word	0x20001cb0
 800282c:	20001d90 	.word	0x20001d90
 8002830:	20001d74 	.word	0x20001d74
 8002834:	20001d44 	.word	0x20001d44
 8002838:	20001d40 	.word	0x20001d40
 800283c:	20001da8 	.word	0x20001da8

08002840 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8002846:	2300      	movs	r3, #0
 8002848:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800284a:	f000 fadd 	bl	8002e08 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800284e:	4b11      	ldr	r3, [pc, #68]	; (8002894 <xTimerCreateTimerTask+0x54>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d00b      	beq.n	800286e <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8002856:	4b10      	ldr	r3, [pc, #64]	; (8002898 <xTimerCreateTimerTask+0x58>)
 8002858:	9301      	str	r3, [sp, #4]
 800285a:	2304      	movs	r3, #4
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	2300      	movs	r3, #0
 8002860:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002864:	490d      	ldr	r1, [pc, #52]	; (800289c <xTimerCreateTimerTask+0x5c>)
 8002866:	480e      	ldr	r0, [pc, #56]	; (80028a0 <xTimerCreateTimerTask+0x60>)
 8002868:	f7ff f8a6 	bl	80019b8 <xTaskCreate>
 800286c:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d109      	bne.n	8002888 <xTimerCreateTimerTask+0x48>
 8002874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002878:	f383 8811 	msr	BASEPRI, r3
 800287c:	f3bf 8f6f 	isb	sy
 8002880:	f3bf 8f4f 	dsb	sy
 8002884:	603b      	str	r3, [r7, #0]
 8002886:	e7fe      	b.n	8002886 <xTimerCreateTimerTask+0x46>
	return xReturn;
 8002888:	687b      	ldr	r3, [r7, #4]
}
 800288a:	4618      	mov	r0, r3
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	20001de4 	.word	0x20001de4
 8002898:	20001de8 	.word	0x20001de8
 800289c:	08004c9c 	.word	0x08004c9c
 80028a0:	08002a59 	.word	0x08002a59

080028a4 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b088      	sub	sp, #32
 80028a8:	af02      	add	r7, sp, #8
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]
 80028b0:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 80028b2:	2028      	movs	r0, #40	; 0x28
 80028b4:	f7fe fb44 	bl	8000f40 <pvPortMalloc>
 80028b8:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d009      	beq.n	80028d4 <xTimerCreate+0x30>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	9301      	str	r3, [sp, #4]
 80028c4:	6a3b      	ldr	r3, [r7, #32]
 80028c6:	9300      	str	r3, [sp, #0]
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	68b9      	ldr	r1, [r7, #8]
 80028ce:	68f8      	ldr	r0, [r7, #12]
 80028d0:	f000 f805 	bl	80028de <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 80028d4:	697b      	ldr	r3, [r7, #20]
	}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3718      	adds	r7, #24
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}

080028de <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80028de:	b580      	push	{r7, lr}
 80028e0:	b086      	sub	sp, #24
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	60f8      	str	r0, [r7, #12]
 80028e6:	60b9      	str	r1, [r7, #8]
 80028e8:	607a      	str	r2, [r7, #4]
 80028ea:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d109      	bne.n	8002906 <prvInitialiseNewTimer+0x28>
 80028f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f6:	f383 8811 	msr	BASEPRI, r3
 80028fa:	f3bf 8f6f 	isb	sy
 80028fe:	f3bf 8f4f 	dsb	sy
 8002902:	617b      	str	r3, [r7, #20]
 8002904:	e7fe      	b.n	8002904 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 8002906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002908:	2b00      	cmp	r3, #0
 800290a:	d015      	beq.n	8002938 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800290c:	f000 fa7c 	bl	8002e08 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8002910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002912:	68fa      	ldr	r2, [r7, #12]
 8002914:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8002916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002918:	68ba      	ldr	r2, [r7, #8]
 800291a:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 800291c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 8002922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002924:	683a      	ldr	r2, [r7, #0]
 8002926:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8002928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292a:	6a3a      	ldr	r2, [r7, #32]
 800292c:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800292e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002930:	3304      	adds	r3, #4
 8002932:	4618      	mov	r0, r3
 8002934:	f7fe f85e 	bl	80009f4 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8002938:	bf00      	nop
 800293a:	3718      	adds	r7, #24
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b08a      	sub	sp, #40	; 0x28
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	60b9      	str	r1, [r7, #8]
 800294a:	607a      	str	r2, [r7, #4]
 800294c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800294e:	2300      	movs	r3, #0
 8002950:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d109      	bne.n	800296c <xTimerGenericCommand+0x2c>
 8002958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800295c:	f383 8811 	msr	BASEPRI, r3
 8002960:	f3bf 8f6f 	isb	sy
 8002964:	f3bf 8f4f 	dsb	sy
 8002968:	623b      	str	r3, [r7, #32]
 800296a:	e7fe      	b.n	800296a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800296c:	4b19      	ldr	r3, [pc, #100]	; (80029d4 <xTimerGenericCommand+0x94>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d02a      	beq.n	80029ca <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	2b05      	cmp	r3, #5
 8002984:	dc18      	bgt.n	80029b8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002986:	f7ff fdc9 	bl	800251c <xTaskGetSchedulerState>
 800298a:	4603      	mov	r3, r0
 800298c:	2b02      	cmp	r3, #2
 800298e:	d109      	bne.n	80029a4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002990:	4b10      	ldr	r3, [pc, #64]	; (80029d4 <xTimerGenericCommand+0x94>)
 8002992:	6818      	ldr	r0, [r3, #0]
 8002994:	f107 0114 	add.w	r1, r7, #20
 8002998:	2300      	movs	r3, #0
 800299a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800299c:	f7fe fc00 	bl	80011a0 <xQueueGenericSend>
 80029a0:	6278      	str	r0, [r7, #36]	; 0x24
 80029a2:	e012      	b.n	80029ca <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80029a4:	4b0b      	ldr	r3, [pc, #44]	; (80029d4 <xTimerGenericCommand+0x94>)
 80029a6:	6818      	ldr	r0, [r3, #0]
 80029a8:	f107 0114 	add.w	r1, r7, #20
 80029ac:	2300      	movs	r3, #0
 80029ae:	2200      	movs	r2, #0
 80029b0:	f7fe fbf6 	bl	80011a0 <xQueueGenericSend>
 80029b4:	6278      	str	r0, [r7, #36]	; 0x24
 80029b6:	e008      	b.n	80029ca <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80029b8:	4b06      	ldr	r3, [pc, #24]	; (80029d4 <xTimerGenericCommand+0x94>)
 80029ba:	6818      	ldr	r0, [r3, #0]
 80029bc:	f107 0114 	add.w	r1, r7, #20
 80029c0:	2300      	movs	r3, #0
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	f7fe fce6 	bl	8001394 <xQueueGenericSendFromISR>
 80029c8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80029ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3728      	adds	r7, #40	; 0x28
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	20001de4 	.word	0x20001de4

080029d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b088      	sub	sp, #32
 80029dc:	af02      	add	r7, sp, #8
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80029e2:	4b1c      	ldr	r3, [pc, #112]	; (8002a54 <prvProcessExpiredTimer+0x7c>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	3304      	adds	r3, #4
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7fe f869 	bl	8000ac8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	69db      	ldr	r3, [r3, #28]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d121      	bne.n	8002a42 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	699a      	ldr	r2, [r3, #24]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	18d1      	adds	r1, r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	683a      	ldr	r2, [r7, #0]
 8002a0a:	6978      	ldr	r0, [r7, #20]
 8002a0c:	f000 f8c8 	bl	8002ba0 <prvInsertTimerInActiveList>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d015      	beq.n	8002a42 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002a16:	2300      	movs	r3, #0
 8002a18:	9300      	str	r3, [sp, #0]
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	2100      	movs	r1, #0
 8002a20:	6978      	ldr	r0, [r7, #20]
 8002a22:	f7ff ff8d 	bl	8002940 <xTimerGenericCommand>
 8002a26:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d109      	bne.n	8002a42 <prvProcessExpiredTimer+0x6a>
 8002a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a32:	f383 8811 	msr	BASEPRI, r3
 8002a36:	f3bf 8f6f 	isb	sy
 8002a3a:	f3bf 8f4f 	dsb	sy
 8002a3e:	60fb      	str	r3, [r7, #12]
 8002a40:	e7fe      	b.n	8002a40 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a46:	6978      	ldr	r0, [r7, #20]
 8002a48:	4798      	blx	r3
}
 8002a4a:	bf00      	nop
 8002a4c:	3718      	adds	r7, #24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20001ddc 	.word	0x20001ddc

08002a58 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002a60:	f107 0308 	add.w	r3, r7, #8
 8002a64:	4618      	mov	r0, r3
 8002a66:	f000 f857 	bl	8002b18 <prvGetNextExpireTime>
 8002a6a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	4619      	mov	r1, r3
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f000 f803 	bl	8002a7c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8002a76:	f000 f8d5 	bl	8002c24 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002a7a:	e7f1      	b.n	8002a60 <prvTimerTask+0x8>

08002a7c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8002a86:	f7ff f949 	bl	8001d1c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002a8a:	f107 0308 	add.w	r3, r7, #8
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f000 f866 	bl	8002b60 <prvSampleTimeNow>
 8002a94:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d130      	bne.n	8002afe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d10a      	bne.n	8002ab8 <prvProcessTimerOrBlockTask+0x3c>
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d806      	bhi.n	8002ab8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8002aaa:	f7ff f945 	bl	8001d38 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002aae:	68f9      	ldr	r1, [r7, #12]
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f7ff ff91 	bl	80029d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8002ab6:	e024      	b.n	8002b02 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d008      	beq.n	8002ad0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002abe:	4b13      	ldr	r3, [pc, #76]	; (8002b0c <prvProcessTimerOrBlockTask+0x90>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	bf0c      	ite	eq
 8002ac8:	2301      	moveq	r3, #1
 8002aca:	2300      	movne	r3, #0
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002ad0:	4b0f      	ldr	r3, [pc, #60]	; (8002b10 <prvProcessTimerOrBlockTask+0x94>)
 8002ad2:	6818      	ldr	r0, [r3, #0]
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	683a      	ldr	r2, [r7, #0]
 8002adc:	4619      	mov	r1, r3
 8002ade:	f7fe ff37 	bl	8001950 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8002ae2:	f7ff f929 	bl	8001d38 <xTaskResumeAll>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d10a      	bne.n	8002b02 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8002aec:	4b09      	ldr	r3, [pc, #36]	; (8002b14 <prvProcessTimerOrBlockTask+0x98>)
 8002aee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002af2:	601a      	str	r2, [r3, #0]
 8002af4:	f3bf 8f4f 	dsb	sy
 8002af8:	f3bf 8f6f 	isb	sy
}
 8002afc:	e001      	b.n	8002b02 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8002afe:	f7ff f91b 	bl	8001d38 <xTaskResumeAll>
}
 8002b02:	bf00      	nop
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	20001de0 	.word	0x20001de0
 8002b10:	20001de4 	.word	0x20001de4
 8002b14:	e000ed04 	.word	0xe000ed04

08002b18 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002b20:	4b0e      	ldr	r3, [pc, #56]	; (8002b5c <prvGetNextExpireTime+0x44>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	bf0c      	ite	eq
 8002b2a:	2301      	moveq	r3, #1
 8002b2c:	2300      	movne	r3, #0
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	461a      	mov	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d105      	bne.n	8002b4a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002b3e:	4b07      	ldr	r3, [pc, #28]	; (8002b5c <prvGetNextExpireTime+0x44>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	e001      	b.n	8002b4e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3714      	adds	r7, #20
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr
 8002b5c:	20001ddc 	.word	0x20001ddc

08002b60 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8002b68:	f7ff f982 	bl	8001e70 <xTaskGetTickCount>
 8002b6c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8002b6e:	4b0b      	ldr	r3, [pc, #44]	; (8002b9c <prvSampleTimeNow+0x3c>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d205      	bcs.n	8002b84 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8002b78:	f000 f8e6 	bl	8002d48 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	601a      	str	r2, [r3, #0]
 8002b82:	e002      	b.n	8002b8a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8002b8a:	4a04      	ldr	r2, [pc, #16]	; (8002b9c <prvSampleTimeNow+0x3c>)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8002b90:	68fb      	ldr	r3, [r7, #12]
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20001dec 	.word	0x20001dec

08002ba0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b086      	sub	sp, #24
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
 8002bac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	68ba      	ldr	r2, [r7, #8]
 8002bb6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d812      	bhi.n	8002bec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	1ad2      	subs	r2, r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d302      	bcc.n	8002bda <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	617b      	str	r3, [r7, #20]
 8002bd8:	e01b      	b.n	8002c12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002bda:	4b10      	ldr	r3, [pc, #64]	; (8002c1c <prvInsertTimerInActiveList+0x7c>)
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	3304      	adds	r3, #4
 8002be2:	4619      	mov	r1, r3
 8002be4:	4610      	mov	r0, r2
 8002be6:	f7fd ff36 	bl	8000a56 <vListInsert>
 8002bea:	e012      	b.n	8002c12 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d206      	bcs.n	8002c02 <prvInsertTimerInActiveList+0x62>
 8002bf4:	68ba      	ldr	r2, [r7, #8]
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d302      	bcc.n	8002c02 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	617b      	str	r3, [r7, #20]
 8002c00:	e007      	b.n	8002c12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002c02:	4b07      	ldr	r3, [pc, #28]	; (8002c20 <prvInsertTimerInActiveList+0x80>)
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	3304      	adds	r3, #4
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	4610      	mov	r0, r2
 8002c0e:	f7fd ff22 	bl	8000a56 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8002c12:	697b      	ldr	r3, [r7, #20]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3718      	adds	r7, #24
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	20001de0 	.word	0x20001de0
 8002c20:	20001ddc 	.word	0x20001ddc

08002c24 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b08c      	sub	sp, #48	; 0x30
 8002c28:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002c2a:	e07a      	b.n	8002d22 <prvProcessReceivedCommands+0xfe>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	db77      	blt.n	8002d22 <prvProcessReceivedCommands+0xfe>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8002c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c38:	695b      	ldr	r3, [r3, #20]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d004      	beq.n	8002c48 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c40:	3304      	adds	r3, #4
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fd ff40 	bl	8000ac8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002c48:	1d3b      	adds	r3, r7, #4
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7ff ff88 	bl	8002b60 <prvSampleTimeNow>
 8002c50:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	2b09      	cmp	r3, #9
 8002c56:	d863      	bhi.n	8002d20 <prvProcessReceivedCommands+0xfc>
 8002c58:	a201      	add	r2, pc, #4	; (adr r2, 8002c60 <prvProcessReceivedCommands+0x3c>)
 8002c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c5e:	bf00      	nop
 8002c60:	08002c89 	.word	0x08002c89
 8002c64:	08002c89 	.word	0x08002c89
 8002c68:	08002c89 	.word	0x08002c89
 8002c6c:	08002d23 	.word	0x08002d23
 8002c70:	08002ce3 	.word	0x08002ce3
 8002c74:	08002d19 	.word	0x08002d19
 8002c78:	08002c89 	.word	0x08002c89
 8002c7c:	08002c89 	.word	0x08002c89
 8002c80:	08002d23 	.word	0x08002d23
 8002c84:	08002ce3 	.word	0x08002ce3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002c88:	68fa      	ldr	r2, [r7, #12]
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8c:	699b      	ldr	r3, [r3, #24]
 8002c8e:	18d1      	adds	r1, r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6a3a      	ldr	r2, [r7, #32]
 8002c94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c96:	f7ff ff83 	bl	8002ba0 <prvInsertTimerInActiveList>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d040      	beq.n	8002d22 <prvProcessReceivedCommands+0xfe>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ca6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d138      	bne.n	8002d22 <prvProcessReceivedCommands+0xfe>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002cb0:	68fa      	ldr	r2, [r7, #12]
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	441a      	add	r2, r3
 8002cb8:	2300      	movs	r3, #0
 8002cba:	9300      	str	r3, [sp, #0]
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002cc2:	f7ff fe3d 	bl	8002940 <xTimerGenericCommand>
 8002cc6:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d129      	bne.n	8002d22 <prvProcessReceivedCommands+0xfe>
 8002cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cd2:	f383 8811 	msr	BASEPRI, r3
 8002cd6:	f3bf 8f6f 	isb	sy
 8002cda:	f3bf 8f4f 	dsb	sy
 8002cde:	61bb      	str	r3, [r7, #24]
 8002ce0:	e7fe      	b.n	8002ce0 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d109      	bne.n	8002d04 <prvProcessReceivedCommands+0xe0>
 8002cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cf4:	f383 8811 	msr	BASEPRI, r3
 8002cf8:	f3bf 8f6f 	isb	sy
 8002cfc:	f3bf 8f4f 	dsb	sy
 8002d00:	617b      	str	r3, [r7, #20]
 8002d02:	e7fe      	b.n	8002d02 <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d06:	699a      	ldr	r2, [r3, #24]
 8002d08:	6a3b      	ldr	r3, [r7, #32]
 8002d0a:	18d1      	adds	r1, r2, r3
 8002d0c:	6a3b      	ldr	r3, [r7, #32]
 8002d0e:	6a3a      	ldr	r2, [r7, #32]
 8002d10:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002d12:	f7ff ff45 	bl	8002ba0 <prvInsertTimerInActiveList>
					break;
 8002d16:	e004      	b.n	8002d22 <prvProcessReceivedCommands+0xfe>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 8002d18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002d1a:	f7fe f95b 	bl	8000fd4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8002d1e:	e000      	b.n	8002d22 <prvProcessReceivedCommands+0xfe>

				default	:
					/* Don't expect to get here. */
					break;
 8002d20:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002d22:	4b08      	ldr	r3, [pc, #32]	; (8002d44 <prvProcessReceivedCommands+0x120>)
 8002d24:	6818      	ldr	r0, [r3, #0]
 8002d26:	f107 0108 	add.w	r1, r7, #8
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f7fe fbc5 	bl	80014bc <xQueueGenericReceive>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	f47f af79 	bne.w	8002c2c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8002d3a:	bf00      	nop
 8002d3c:	3728      	adds	r7, #40	; 0x28
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	20001de4 	.word	0x20001de4

08002d48 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b088      	sub	sp, #32
 8002d4c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002d4e:	e044      	b.n	8002dda <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002d50:	4b2b      	ldr	r3, [pc, #172]	; (8002e00 <prvSwitchTimerLists+0xb8>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002d5a:	4b29      	ldr	r3, [pc, #164]	; (8002e00 <prvSwitchTimerLists+0xb8>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	3304      	adds	r3, #4
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fd fead 	bl	8000ac8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d72:	6938      	ldr	r0, [r7, #16]
 8002d74:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	69db      	ldr	r3, [r3, #28]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d12d      	bne.n	8002dda <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	699a      	ldr	r2, [r3, #24]
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	4413      	add	r3, r2
 8002d86:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d90e      	bls.n	8002dae <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	693a      	ldr	r2, [r7, #16]
 8002d9a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002d9c:	4b18      	ldr	r3, [pc, #96]	; (8002e00 <prvSwitchTimerLists+0xb8>)
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	3304      	adds	r3, #4
 8002da4:	4619      	mov	r1, r3
 8002da6:	4610      	mov	r0, r2
 8002da8:	f7fd fe55 	bl	8000a56 <vListInsert>
 8002dac:	e015      	b.n	8002dda <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002dae:	2300      	movs	r3, #0
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	2300      	movs	r3, #0
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	2100      	movs	r1, #0
 8002db8:	6938      	ldr	r0, [r7, #16]
 8002dba:	f7ff fdc1 	bl	8002940 <xTimerGenericCommand>
 8002dbe:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d109      	bne.n	8002dda <prvSwitchTimerLists+0x92>
 8002dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dca:	f383 8811 	msr	BASEPRI, r3
 8002dce:	f3bf 8f6f 	isb	sy
 8002dd2:	f3bf 8f4f 	dsb	sy
 8002dd6:	603b      	str	r3, [r7, #0]
 8002dd8:	e7fe      	b.n	8002dd8 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002dda:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <prvSwitchTimerLists+0xb8>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1b5      	bne.n	8002d50 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8002de4:	4b06      	ldr	r3, [pc, #24]	; (8002e00 <prvSwitchTimerLists+0xb8>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8002dea:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <prvSwitchTimerLists+0xbc>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a04      	ldr	r2, [pc, #16]	; (8002e00 <prvSwitchTimerLists+0xb8>)
 8002df0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8002df2:	4a04      	ldr	r2, [pc, #16]	; (8002e04 <prvSwitchTimerLists+0xbc>)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6013      	str	r3, [r2, #0]
}
 8002df8:	bf00      	nop
 8002dfa:	3718      	adds	r7, #24
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	20001ddc 	.word	0x20001ddc
 8002e04:	20001de0 	.word	0x20001de0

08002e08 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8002e0c:	f7fd ff88 	bl	8000d20 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8002e10:	4b12      	ldr	r3, [pc, #72]	; (8002e5c <prvCheckForValidListAndQueue+0x54>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d11d      	bne.n	8002e54 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 8002e18:	4811      	ldr	r0, [pc, #68]	; (8002e60 <prvCheckForValidListAndQueue+0x58>)
 8002e1a:	f7fd fdcb 	bl	80009b4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002e1e:	4811      	ldr	r0, [pc, #68]	; (8002e64 <prvCheckForValidListAndQueue+0x5c>)
 8002e20:	f7fd fdc8 	bl	80009b4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002e24:	4b10      	ldr	r3, [pc, #64]	; (8002e68 <prvCheckForValidListAndQueue+0x60>)
 8002e26:	4a0e      	ldr	r2, [pc, #56]	; (8002e60 <prvCheckForValidListAndQueue+0x58>)
 8002e28:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002e2a:	4b10      	ldr	r3, [pc, #64]	; (8002e6c <prvCheckForValidListAndQueue+0x64>)
 8002e2c:	4a0d      	ldr	r2, [pc, #52]	; (8002e64 <prvCheckForValidListAndQueue+0x5c>)
 8002e2e:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002e30:	2200      	movs	r2, #0
 8002e32:	210c      	movs	r1, #12
 8002e34:	2005      	movs	r0, #5
 8002e36:	f7fe f95b 	bl	80010f0 <xQueueGenericCreate>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	4b07      	ldr	r3, [pc, #28]	; (8002e5c <prvCheckForValidListAndQueue+0x54>)
 8002e3e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8002e40:	4b06      	ldr	r3, [pc, #24]	; (8002e5c <prvCheckForValidListAndQueue+0x54>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d005      	beq.n	8002e54 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002e48:	4b04      	ldr	r3, [pc, #16]	; (8002e5c <prvCheckForValidListAndQueue+0x54>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4908      	ldr	r1, [pc, #32]	; (8002e70 <prvCheckForValidListAndQueue+0x68>)
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7fe fd56 	bl	8001900 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002e54:	f7fd ff92 	bl	8000d7c <vPortExitCritical>
}
 8002e58:	bf00      	nop
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	20001de4 	.word	0x20001de4
 8002e60:	20001db4 	.word	0x20001db4
 8002e64:	20001dc8 	.word	0x20001dc8
 8002e68:	20001ddc 	.word	0x20001ddc
 8002e6c:	20001de0 	.word	0x20001de0
 8002e70:	08004ca4 	.word	0x08004ca4

08002e74 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b085      	sub	sp, #20
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8002e82:	2300      	movs	r3, #0
 8002e84:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002e92:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e96:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	791b      	ldrb	r3, [r3, #4]
 8002e9c:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	4b18      	ldr	r3, [pc, #96]	; (8002f1c <ADC_Init+0xa8>)
 8002eba:	4013      	ands	r3, r2
 8002ebc:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8002ec6:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8002ecc:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	795b      	ldrb	r3, [r3, #5]
 8002ed2:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee6:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002eee:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	7d1b      	ldrb	r3, [r3, #20]
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	b2da      	uxtb	r2, r3
 8002ef8:	7afb      	ldrb	r3, [r7, #11]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8002efe:	7afb      	ldrb	r3, [r7, #11]
 8002f00:	051b      	lsls	r3, r3, #20
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002f0e:	bf00      	nop
 8002f10:	3714      	adds	r7, #20
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	c0fff7fd 	.word	0xc0fff7fd

08002f20 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	460b      	mov	r3, r1
 8002f2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002f2c:	78fb      	ldrb	r3, [r7, #3]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d006      	beq.n	8002f40 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f043 0201 	orr.w	r2, r3, #1
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8002f3e:	e005      	b.n	8002f4c <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f023 0201 	bic.w	r2, r3, #1
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	609a      	str	r2, [r3, #8]
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	4608      	mov	r0, r1
 8002f62:	4611      	mov	r1, r2
 8002f64:	461a      	mov	r2, r3
 8002f66:	4603      	mov	r3, r0
 8002f68:	70fb      	strb	r3, [r7, #3]
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	70bb      	strb	r3, [r7, #2]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8002f72:	2300      	movs	r3, #0
 8002f74:	60fb      	str	r3, [r7, #12]
 8002f76:	2300      	movs	r3, #0
 8002f78:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8002f7a:	78fb      	ldrb	r3, [r7, #3]
 8002f7c:	2b09      	cmp	r3, #9
 8002f7e:	d923      	bls.n	8002fc8 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8002f86:	78fb      	ldrb	r3, [r7, #3]
 8002f88:	f1a3 020a 	sub.w	r2, r3, #10
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	4413      	add	r3, r2
 8002f92:	2207      	movs	r2, #7
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	43db      	mvns	r3, r3
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8002fa4:	7879      	ldrb	r1, [r7, #1]
 8002fa6:	78fb      	ldrb	r3, [r7, #3]
 8002fa8:	f1a3 020a 	sub.w	r2, r3, #10
 8002fac:	4613      	mov	r3, r2
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	4413      	add	r3, r2
 8002fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb6:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	68fa      	ldr	r2, [r7, #12]
 8002fc4:	60da      	str	r2, [r3, #12]
 8002fc6:	e01e      	b.n	8003006 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	691b      	ldr	r3, [r3, #16]
 8002fcc:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8002fce:	78fa      	ldrb	r2, [r7, #3]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	4413      	add	r3, r2
 8002fd6:	2207      	movs	r2, #7
 8002fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fdc:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	43db      	mvns	r3, r3
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8002fe8:	7879      	ldrb	r1, [r7, #1]
 8002fea:	78fa      	ldrb	r2, [r7, #3]
 8002fec:	4613      	mov	r3, r2
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	4413      	add	r3, r2
 8002ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff6:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003006:	78bb      	ldrb	r3, [r7, #2]
 8003008:	2b06      	cmp	r3, #6
 800300a:	d821      	bhi.n	8003050 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003010:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8003012:	78bb      	ldrb	r3, [r7, #2]
 8003014:	1e5a      	subs	r2, r3, #1
 8003016:	4613      	mov	r3, r2
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	4413      	add	r3, r2
 800301c:	221f      	movs	r2, #31
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	43db      	mvns	r3, r3
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	4013      	ands	r3, r2
 800302c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800302e:	78f9      	ldrb	r1, [r7, #3]
 8003030:	78bb      	ldrb	r3, [r7, #2]
 8003032:	1e5a      	subs	r2, r3, #1
 8003034:	4613      	mov	r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	4413      	add	r3, r2
 800303a:	fa01 f303 	lsl.w	r3, r1, r3
 800303e:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	4313      	orrs	r3, r2
 8003046:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800304e:	e047      	b.n	80030e0 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 8003050:	78bb      	ldrb	r3, [r7, #2]
 8003052:	2b0c      	cmp	r3, #12
 8003054:	d821      	bhi.n	800309a <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 800305c:	78bb      	ldrb	r3, [r7, #2]
 800305e:	1fda      	subs	r2, r3, #7
 8003060:	4613      	mov	r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	4413      	add	r3, r2
 8003066:	221f      	movs	r2, #31
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	43db      	mvns	r3, r3
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	4013      	ands	r3, r2
 8003076:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8003078:	78f9      	ldrb	r1, [r7, #3]
 800307a:	78bb      	ldrb	r3, [r7, #2]
 800307c:	1fda      	subs	r2, r3, #7
 800307e:	4613      	mov	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	4413      	add	r3, r2
 8003084:	fa01 f303 	lsl.w	r3, r1, r3
 8003088:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	4313      	orrs	r3, r2
 8003090:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	68fa      	ldr	r2, [r7, #12]
 8003096:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003098:	e022      	b.n	80030e0 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800309e:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 80030a0:	78bb      	ldrb	r3, [r7, #2]
 80030a2:	f1a3 020d 	sub.w	r2, r3, #13
 80030a6:	4613      	mov	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	4413      	add	r3, r2
 80030ac:	221f      	movs	r2, #31
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	43db      	mvns	r3, r3
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	4013      	ands	r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80030be:	78f9      	ldrb	r1, [r7, #3]
 80030c0:	78bb      	ldrb	r3, [r7, #2]
 80030c2:	f1a3 020d 	sub.w	r2, r3, #13
 80030c6:	4613      	mov	r3, r2
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	4413      	add	r3, r2
 80030cc:	fa01 f303 	lsl.w	r3, r1, r3
 80030d0:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80030e0:	bf00      	nop
 80030e2:	3714      	adds	r7, #20
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	609a      	str	r2, [r3, #8]
}
 8003100:	bf00      	nop
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003118:	b29b      	uxth	r3, r3
}
 800311a:	4618      	mov	r0, r3
 800311c:	370c      	adds	r7, #12
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr

08003126 <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8003126:	b480      	push	{r7}
 8003128:	b085      	sub	sp, #20
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
 800312e:	460b      	mov	r3, r1
 8003130:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8003132:	2300      	movs	r3, #0
 8003134:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	78fb      	ldrb	r3, [r7, #3]
 800313c:	4013      	ands	r3, r2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d002      	beq.n	8003148 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8003142:	2301      	movs	r3, #1
 8003144:	73fb      	strb	r3, [r7, #15]
 8003146:	e001      	b.n	800314c <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8003148:	2300      	movs	r3, #0
 800314a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 800314c:	7bfb      	ldrb	r3, [r7, #15]
}
 800314e:	4618      	mov	r0, r3
 8003150:	3714      	adds	r7, #20
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
	...

0800315c <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	460b      	mov	r3, r1
 8003166:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8003168:	2300      	movs	r3, #0
 800316a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 800316c:	4b08      	ldr	r3, [pc, #32]	; (8003190 <DAC_SetChannel1Data+0x34>)
 800316e:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4413      	add	r3, r2
 8003176:	3308      	adds	r3, #8
 8003178:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	461a      	mov	r2, r3
 800317e:	887b      	ldrh	r3, [r7, #2]
 8003180:	6013      	str	r3, [r2, #0]
}
 8003182:	bf00      	nop
 8003184:	3714      	adds	r7, #20
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	40007400 	.word	0x40007400

08003194 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8003194:	b480      	push	{r7}
 8003196:	b085      	sub	sp, #20
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800319e:	2300      	movs	r3, #0
 80031a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031a8:	68fa      	ldr	r2, [r7, #12]
 80031aa:	4b25      	ldr	r3, [pc, #148]	; (8003240 <DMA_Init+0xac>)
 80031ac:	4013      	ands	r3, r2
 80031ae:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80031be:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80031ca:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	6a1b      	ldr	r3, [r3, #32]
 80031d0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80031d6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031dc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80031e2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e8:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f023 0307 	bic.w	r3, r3, #7
 8003202:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320c:	4313      	orrs	r3, r2
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	4313      	orrs	r3, r2
 8003212:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68fa      	ldr	r2, [r7, #12]
 8003218:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	691a      	ldr	r2, [r3, #16]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685a      	ldr	r2, [r3, #4]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	689a      	ldr	r2, [r3, #8]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	60da      	str	r2, [r3, #12]
}
 8003232:	bf00      	nop
 8003234:	3714      	adds	r7, #20
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	f01c803f 	.word	0xf01c803f

08003244 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	460b      	mov	r3, r1
 800324e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003250:	78fb      	ldrb	r3, [r7, #3]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d006      	beq.n	8003264 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f043 0201 	orr.w	r2, r3, #1
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8003262:	e005      	b.n	8003270 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f023 0201 	bic.w	r2, r3, #1
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	601a      	str	r2, [r3, #0]
}
 8003270:	bf00      	nop
 8003272:	370c      	adds	r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr

0800327c <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800327c:	b480      	push	{r7}
 800327e:	b085      	sub	sp, #20
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8003284:	2300      	movs	r3, #0
 8003286:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	2b00      	cmp	r3, #0
 8003292:	d002      	beq.n	800329a <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8003294:	2301      	movs	r3, #1
 8003296:	73fb      	strb	r3, [r7, #15]
 8003298:	e001      	b.n	800329e <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800329a:	2300      	movs	r3, #0
 800329c:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 800329e:	7bfb      	ldrb	r3, [r7, #15]
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3714      	adds	r7, #20
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b087      	sub	sp, #28
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80032b6:	2300      	movs	r3, #0
 80032b8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80032ba:	2300      	movs	r3, #0
 80032bc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a15      	ldr	r2, [pc, #84]	; (8003318 <DMA_GetFlagStatus+0x6c>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d802      	bhi.n	80032cc <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80032c6:	4b15      	ldr	r3, [pc, #84]	; (800331c <DMA_GetFlagStatus+0x70>)
 80032c8:	613b      	str	r3, [r7, #16]
 80032ca:	e001      	b.n	80032d0 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80032cc:	4b14      	ldr	r3, [pc, #80]	; (8003320 <DMA_GetFlagStatus+0x74>)
 80032ce:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d003      	beq.n	80032e2 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	e002      	b.n	80032e8 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80032ee:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80032f2:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	4013      	ands	r3, r2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d002      	beq.n	8003304 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 80032fe:	2301      	movs	r3, #1
 8003300:	75fb      	strb	r3, [r7, #23]
 8003302:	e001      	b.n	8003308 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8003304:	2300      	movs	r3, #0
 8003306:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8003308:	7dfb      	ldrb	r3, [r7, #23]
}
 800330a:	4618      	mov	r0, r3
 800330c:	371c      	adds	r7, #28
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	4002640f 	.word	0x4002640f
 800331c:	40026000 	.word	0x40026000
 8003320:	40026400 	.word	0x40026400

08003324 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a10      	ldr	r2, [pc, #64]	; (8003374 <DMA_ClearFlag+0x50>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d802      	bhi.n	800333c <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8003336:	4b10      	ldr	r3, [pc, #64]	; (8003378 <DMA_ClearFlag+0x54>)
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	e001      	b.n	8003340 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800333c:	4b0f      	ldr	r3, [pc, #60]	; (800337c <DMA_ClearFlag+0x58>)
 800333e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d007      	beq.n	800335a <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8003350:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8003354:	68fa      	ldr	r2, [r7, #12]
 8003356:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8003358:	e006      	b.n	8003368 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8003360:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	6093      	str	r3, [r2, #8]
}
 8003368:	bf00      	nop
 800336a:	3714      	adds	r7, #20
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr
 8003374:	4002640f 	.word	0x4002640f
 8003378:	40026000 	.word	0x40026000
 800337c:	40026400 	.word	0x40026400

08003380 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003380:	b480      	push	{r7}
 8003382:	b087      	sub	sp, #28
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800338a:	2300      	movs	r3, #0
 800338c:	617b      	str	r3, [r7, #20]
 800338e:	2300      	movs	r3, #0
 8003390:	613b      	str	r3, [r7, #16]
 8003392:	2300      	movs	r3, #0
 8003394:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8003396:	2300      	movs	r3, #0
 8003398:	617b      	str	r3, [r7, #20]
 800339a:	e076      	b.n	800348a <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800339c:	2201      	movs	r2, #1
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	4013      	ands	r3, r2
 80033ae:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d165      	bne.n	8003484 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	2103      	movs	r1, #3
 80033c2:	fa01 f303 	lsl.w	r3, r1, r3
 80033c6:	43db      	mvns	r3, r3
 80033c8:	401a      	ands	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	791b      	ldrb	r3, [r3, #4]
 80033d6:	4619      	mov	r1, r3
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	fa01 f303 	lsl.w	r3, r1, r3
 80033e0:	431a      	orrs	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	791b      	ldrb	r3, [r3, #4]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d003      	beq.n	80033f6 <GPIO_Init+0x76>
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	791b      	ldrb	r3, [r3, #4]
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d12e      	bne.n	8003454 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	689a      	ldr	r2, [r3, #8]
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	2103      	movs	r1, #3
 8003400:	fa01 f303 	lsl.w	r3, r1, r3
 8003404:	43db      	mvns	r3, r3
 8003406:	401a      	ands	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	795b      	ldrb	r3, [r3, #5]
 8003414:	4619      	mov	r1, r3
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	fa01 f303 	lsl.w	r3, r1, r3
 800341e:	431a      	orrs	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685a      	ldr	r2, [r3, #4]
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	b29b      	uxth	r3, r3
 800342c:	4619      	mov	r1, r3
 800342e:	2301      	movs	r3, #1
 8003430:	408b      	lsls	r3, r1
 8003432:	43db      	mvns	r3, r3
 8003434:	401a      	ands	r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	683a      	ldr	r2, [r7, #0]
 8003440:	7992      	ldrb	r2, [r2, #6]
 8003442:	4611      	mov	r1, r2
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	b292      	uxth	r2, r2
 8003448:	fa01 f202 	lsl.w	r2, r1, r2
 800344c:	b292      	uxth	r2, r2
 800344e:	431a      	orrs	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	68da      	ldr	r2, [r3, #12]
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	b29b      	uxth	r3, r3
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	2103      	movs	r1, #3
 8003460:	fa01 f303 	lsl.w	r3, r1, r3
 8003464:	43db      	mvns	r3, r3
 8003466:	401a      	ands	r2, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	68da      	ldr	r2, [r3, #12]
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	79db      	ldrb	r3, [r3, #7]
 8003474:	4619      	mov	r1, r3
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	fa01 f303 	lsl.w	r3, r1, r3
 800347e:	431a      	orrs	r2, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	3301      	adds	r3, #1
 8003488:	617b      	str	r3, [r7, #20]
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	2b0f      	cmp	r3, #15
 800348e:	d985      	bls.n	800339c <GPIO_Init+0x1c>
    }
  }
}
 8003490:	bf00      	nop
 8003492:	371c      	adds	r7, #28
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	460b      	mov	r3, r1
 80034a6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	887a      	ldrh	r2, [r7, #2]
 80034ac:	831a      	strh	r2, [r3, #24]
}
 80034ae:	bf00      	nop
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr

080034ba <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b083      	sub	sp, #12
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
 80034c2:	460b      	mov	r3, r1
 80034c4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	887a      	ldrh	r2, [r7, #2]
 80034ca:	835a      	strh	r2, [r3, #26]
}
 80034cc:	bf00      	nop
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr

080034d8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80034e4:	78fb      	ldrb	r3, [r7, #3]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d006      	beq.n	80034f8 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80034ea:	490a      	ldr	r1, [pc, #40]	; (8003514 <RCC_AHB1PeriphClockCmd+0x3c>)
 80034ec:	4b09      	ldr	r3, [pc, #36]	; (8003514 <RCC_AHB1PeriphClockCmd+0x3c>)
 80034ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80034f6:	e006      	b.n	8003506 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80034f8:	4906      	ldr	r1, [pc, #24]	; (8003514 <RCC_AHB1PeriphClockCmd+0x3c>)
 80034fa:	4b06      	ldr	r3, [pc, #24]	; (8003514 <RCC_AHB1PeriphClockCmd+0x3c>)
 80034fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	43db      	mvns	r3, r3
 8003502:	4013      	ands	r3, r2
 8003504:	630b      	str	r3, [r1, #48]	; 0x30
}
 8003506:	bf00      	nop
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	40023800 	.word	0x40023800

08003518 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	460b      	mov	r3, r1
 8003522:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003524:	78fb      	ldrb	r3, [r7, #3]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d006      	beq.n	8003538 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800352a:	490a      	ldr	r1, [pc, #40]	; (8003554 <RCC_APB2PeriphClockCmd+0x3c>)
 800352c:	4b09      	ldr	r3, [pc, #36]	; (8003554 <RCC_APB2PeriphClockCmd+0x3c>)
 800352e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	4313      	orrs	r3, r2
 8003534:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8003536:	e006      	b.n	8003546 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8003538:	4906      	ldr	r1, [pc, #24]	; (8003554 <RCC_APB2PeriphClockCmd+0x3c>)
 800353a:	4b06      	ldr	r3, [pc, #24]	; (8003554 <RCC_APB2PeriphClockCmd+0x3c>)
 800353c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	43db      	mvns	r3, r3
 8003542:	4013      	ands	r3, r2
 8003544:	644b      	str	r3, [r1, #68]	; 0x44
}
 8003546:	bf00      	nop
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	40023800 	.word	0x40023800

08003558 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	460b      	mov	r3, r1
 8003562:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	887a      	ldrh	r2, [r7, #2]
 8003568:	819a      	strh	r2, [r3, #12]
}
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8003576:	b480      	push	{r7}
 8003578:	b085      	sub	sp, #20
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
 800357e:	460b      	mov	r3, r1
 8003580:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8003582:	2300      	movs	r3, #0
 8003584:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	891b      	ldrh	r3, [r3, #8]
 800358a:	b29a      	uxth	r2, r3
 800358c:	887b      	ldrh	r3, [r7, #2]
 800358e:	4013      	ands	r3, r2
 8003590:	b29b      	uxth	r3, r3
 8003592:	2b00      	cmp	r3, #0
 8003594:	d002      	beq.n	800359c <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8003596:	2301      	movs	r3, #1
 8003598:	73fb      	strb	r3, [r7, #15]
 800359a:	e001      	b.n	80035a0 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 800359c:	2300      	movs	r3, #0
 800359e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3714      	adds	r7, #20
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
	...

080035b0 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80035b4:	4b38      	ldr	r3, [pc, #224]	; (8003698 <Audio_MAL_IRQHandler+0xe8>)
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	4b38      	ldr	r3, [pc, #224]	; (800369c <Audio_MAL_IRQHandler+0xec>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4619      	mov	r1, r3
 80035be:	4610      	mov	r0, r2
 80035c0:	f7ff fe74 	bl	80032ac <DMA_GetFlagStatus>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d064      	beq.n	8003694 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80035ca:	4b35      	ldr	r3, [pc, #212]	; (80036a0 <Audio_MAL_IRQHandler+0xf0>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d04c      	beq.n	800366c <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80035d2:	bf00      	nop
 80035d4:	4b30      	ldr	r3, [pc, #192]	; (8003698 <Audio_MAL_IRQHandler+0xe8>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4618      	mov	r0, r3
 80035da:	f7ff fe4f 	bl	800327c <DMA_GetCmdStatus>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d1f7      	bne.n	80035d4 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 80035e4:	4b2c      	ldr	r3, [pc, #176]	; (8003698 <Audio_MAL_IRQHandler+0xe8>)
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	4b2c      	ldr	r3, [pc, #176]	; (800369c <Audio_MAL_IRQHandler+0xec>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4619      	mov	r1, r3
 80035ee:	4610      	mov	r0, r2
 80035f0:	f7ff fe98 	bl	8003324 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 80035f4:	4b2b      	ldr	r3, [pc, #172]	; (80036a4 <Audio_MAL_IRQHandler+0xf4>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	461a      	mov	r2, r3
 80035fa:	4b2b      	ldr	r3, [pc, #172]	; (80036a8 <Audio_MAL_IRQHandler+0xf8>)
 80035fc:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 80035fe:	4b28      	ldr	r3, [pc, #160]	; (80036a0 <Audio_MAL_IRQHandler+0xf0>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003606:	4293      	cmp	r3, r2
 8003608:	bf28      	it	cs
 800360a:	4613      	movcs	r3, r2
 800360c:	4a26      	ldr	r2, [pc, #152]	; (80036a8 <Audio_MAL_IRQHandler+0xf8>)
 800360e:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8003610:	4b21      	ldr	r3, [pc, #132]	; (8003698 <Audio_MAL_IRQHandler+0xe8>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4924      	ldr	r1, [pc, #144]	; (80036a8 <Audio_MAL_IRQHandler+0xf8>)
 8003616:	4618      	mov	r0, r3
 8003618:	f7ff fdbc 	bl	8003194 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 800361c:	4b1e      	ldr	r3, [pc, #120]	; (8003698 <Audio_MAL_IRQHandler+0xe8>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2101      	movs	r1, #1
 8003622:	4618      	mov	r0, r3
 8003624:	f7ff fe0e 	bl	8003244 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8003628:	4b1e      	ldr	r3, [pc, #120]	; (80036a4 <Audio_MAL_IRQHandler+0xf4>)
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	4b1c      	ldr	r3, [pc, #112]	; (80036a0 <Audio_MAL_IRQHandler+0xf0>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003634:	d203      	bcs.n	800363e <Audio_MAL_IRQHandler+0x8e>
 8003636:	4b1a      	ldr	r3, [pc, #104]	; (80036a0 <Audio_MAL_IRQHandler+0xf0>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	e000      	b.n	8003640 <Audio_MAL_IRQHandler+0x90>
 800363e:	4b1b      	ldr	r3, [pc, #108]	; (80036ac <Audio_MAL_IRQHandler+0xfc>)
 8003640:	4413      	add	r3, r2
 8003642:	4a18      	ldr	r2, [pc, #96]	; (80036a4 <Audio_MAL_IRQHandler+0xf4>)
 8003644:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8003646:	4b16      	ldr	r3, [pc, #88]	; (80036a0 <Audio_MAL_IRQHandler+0xf0>)
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	4b15      	ldr	r3, [pc, #84]	; (80036a0 <Audio_MAL_IRQHandler+0xf0>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003652:	428b      	cmp	r3, r1
 8003654:	bf28      	it	cs
 8003656:	460b      	movcs	r3, r1
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	4a11      	ldr	r2, [pc, #68]	; (80036a0 <Audio_MAL_IRQHandler+0xf0>)
 800365c:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800365e:	4b0e      	ldr	r3, [pc, #56]	; (8003698 <Audio_MAL_IRQHandler+0xe8>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2101      	movs	r1, #1
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff fded 	bl	8003244 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800366a:	e013      	b.n	8003694 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 800366c:	4b0a      	ldr	r3, [pc, #40]	; (8003698 <Audio_MAL_IRQHandler+0xe8>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2100      	movs	r1, #0
 8003672:	4618      	mov	r0, r3
 8003674:	f7ff fde6 	bl	8003244 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8003678:	4b07      	ldr	r3, [pc, #28]	; (8003698 <Audio_MAL_IRQHandler+0xe8>)
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	4b07      	ldr	r3, [pc, #28]	; (800369c <Audio_MAL_IRQHandler+0xec>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4619      	mov	r1, r3
 8003682:	4610      	mov	r0, r2
 8003684:	f7ff fe4e 	bl	8003324 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8003688:	4b06      	ldr	r3, [pc, #24]	; (80036a4 <Audio_MAL_IRQHandler+0xf4>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2100      	movs	r1, #0
 800368e:	4618      	mov	r0, r3
 8003690:	f000 f83c 	bl	800370c <EVAL_AUDIO_TransferComplete_CallBack>
}
 8003694:	bf00      	nop
 8003696:	bd80      	pop	{r7, pc}
 8003698:	2000000c 	.word	0x2000000c
 800369c:	20000010 	.word	0x20000010
 80036a0:	20000004 	.word	0x20000004
 80036a4:	20001e48 	.word	0x20001e48
 80036a8:	20001e88 	.word	0x20001e88
 80036ac:	0001fffe 	.word	0x0001fffe

080036b0 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80036b4:	f7ff ff7c 	bl	80035b0 <Audio_MAL_IRQHandler>
}
 80036b8:	bf00      	nop
 80036ba:	bd80      	pop	{r7, pc}

080036bc <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80036c0:	f7ff ff76 	bl	80035b0 <Audio_MAL_IRQHandler>
}
 80036c4:	bf00      	nop
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80036cc:	2102      	movs	r1, #2
 80036ce:	480d      	ldr	r0, [pc, #52]	; (8003704 <SPI3_IRQHandler+0x3c>)
 80036d0:	f7ff ff51 	bl	8003576 <SPI_I2S_GetFlagStatus>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d011      	beq.n	80036fe <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80036da:	4b0b      	ldr	r3, [pc, #44]	; (8003708 <SPI3_IRQHandler+0x40>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d106      	bne.n	80036f0 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80036e2:	f000 f81e 	bl	8003722 <EVAL_AUDIO_GetSampleCallBack>
 80036e6:	4603      	mov	r3, r0
 80036e8:	4619      	mov	r1, r3
 80036ea:	2004      	movs	r0, #4
 80036ec:	f7ff fd36 	bl	800315c <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80036f0:	f000 f817 	bl	8003722 <EVAL_AUDIO_GetSampleCallBack>
 80036f4:	4603      	mov	r3, r0
 80036f6:	4619      	mov	r1, r3
 80036f8:	4802      	ldr	r0, [pc, #8]	; (8003704 <SPI3_IRQHandler+0x3c>)
 80036fa:	f7ff ff2d 	bl	8003558 <SPI_I2S_SendData>
  }
}
 80036fe:	bf00      	nop
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	40003c00 	.word	0x40003c00
 8003708:	20000008 	.word	0x20000008

0800370c <EVAL_AUDIO_TransferComplete_CallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size)
{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8003716:	bf00      	nop
}
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr

08003722 <EVAL_AUDIO_GetSampleCallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) uint16_t EVAL_AUDIO_GetSampleCallBack(void)
{
 8003722:	b480      	push	{r7}
 8003724:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return 0;
 8003726:	2300      	movs	r3, #0
}
 8003728:	4618      	mov	r0, r3
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
	...

08003734 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field
 */
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f003 0307 	and.w	r3, r3, #7
 8003742:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003744:	4b0c      	ldr	r3, [pc, #48]	; (8003778 <NVIC_SetPriorityGrouping+0x44>)
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 800374a:	68ba      	ldr	r2, [r7, #8]
 800374c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003750:	4013      	ands	r3, r2
 8003752:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                 |
 800375c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003760:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003764:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003766:	4a04      	ldr	r2, [pc, #16]	; (8003778 <NVIC_SetPriorityGrouping+0x44>)
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	60d3      	str	r3, [r2, #12]
}
 800376c:	bf00      	nop
 800376e:	3714      	adds	r7, #20
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr
 8003778:	e000ed00 	.word	0xe000ed00

0800377c <main>:
xQueueHandle xQueue_generated_traffic;

/*-----------------------------------------------------------*/

int main(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af02      	add	r7, sp, #8
	/* Configure the system ready to run the demo.  The clock configuration
	can be done here if it was not done before main() was called. */
	prvSetupHardware();
 8003782:	f000 f88b 	bl	800389c <prvSetupHardware>

	/* Initialize the queues. */
	xQueue_traffic_flow = xQueueCreate( 1, sizeof (uint8_t) );
 8003786:	2200      	movs	r2, #0
 8003788:	2101      	movs	r1, #1
 800378a:	2001      	movs	r0, #1
 800378c:	f7fd fcb0 	bl	80010f0 <xQueueGenericCreate>
 8003790:	4602      	mov	r2, r0
 8003792:	4b29      	ldr	r3, [pc, #164]	; (8003838 <main+0xbc>)
 8003794:	601a      	str	r2, [r3, #0]
	xQueue_traffic_light = xQueueCreate( 2, sizeof (uint8_t) );
 8003796:	2200      	movs	r2, #0
 8003798:	2101      	movs	r1, #1
 800379a:	2002      	movs	r0, #2
 800379c:	f7fd fca8 	bl	80010f0 <xQueueGenericCreate>
 80037a0:	4602      	mov	r2, r0
 80037a2:	4b26      	ldr	r3, [pc, #152]	; (800383c <main+0xc0>)
 80037a4:	601a      	str	r2, [r3, #0]
	xQueue_generated_traffic = xQueueCreate( 2, sizeof (uint32_t) );
 80037a6:	2200      	movs	r2, #0
 80037a8:	2104      	movs	r1, #4
 80037aa:	2002      	movs	r0, #2
 80037ac:	f7fd fca0 	bl	80010f0 <xQueueGenericCreate>
 80037b0:	4602      	mov	r2, r0
 80037b2:	4b23      	ldr	r3, [pc, #140]	; (8003840 <main+0xc4>)
 80037b4:	601a      	str	r2, [r3, #0]

	vQueueAddToRegistry( xQueue_traffic_flow, "TrafficFlowReadingQueue" );
 80037b6:	4b20      	ldr	r3, [pc, #128]	; (8003838 <main+0xbc>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4922      	ldr	r1, [pc, #136]	; (8003844 <main+0xc8>)
 80037bc:	4618      	mov	r0, r3
 80037be:	f7fe f89f 	bl	8001900 <vQueueAddToRegistry>
	vQueueAddToRegistry( xQueue_traffic_light, "TrafficLightStateQueue" );
 80037c2:	4b1e      	ldr	r3, [pc, #120]	; (800383c <main+0xc0>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4920      	ldr	r1, [pc, #128]	; (8003848 <main+0xcc>)
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7fe f899 	bl	8001900 <vQueueAddToRegistry>
	vQueueAddToRegistry( xQueue_generated_traffic, "TrafficGeneratorQueue" );
 80037ce:	4b1c      	ldr	r3, [pc, #112]	; (8003840 <main+0xc4>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	491e      	ldr	r1, [pc, #120]	; (800384c <main+0xd0>)
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7fe f893 	bl	8001900 <vQueueAddToRegistry>

	/* Create the tasks. */
	xTaskCreate( Traffic_Light_State_Task, "TLState", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 80037da:	2300      	movs	r3, #0
 80037dc:	9301      	str	r3, [sp, #4]
 80037de:	2302      	movs	r3, #2
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	2300      	movs	r3, #0
 80037e4:	2282      	movs	r2, #130	; 0x82
 80037e6:	491a      	ldr	r1, [pc, #104]	; (8003850 <main+0xd4>)
 80037e8:	481a      	ldr	r0, [pc, #104]	; (8003854 <main+0xd8>)
 80037ea:	f7fe f8e5 	bl	80019b8 <xTaskCreate>
	xTaskCreate( Traffic_Flow_Generator_Task, "FlowGenerator", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 80037ee:	2300      	movs	r3, #0
 80037f0:	9301      	str	r3, [sp, #4]
 80037f2:	2302      	movs	r3, #2
 80037f4:	9300      	str	r3, [sp, #0]
 80037f6:	2300      	movs	r3, #0
 80037f8:	2282      	movs	r2, #130	; 0x82
 80037fa:	4917      	ldr	r1, [pc, #92]	; (8003858 <main+0xdc>)
 80037fc:	4817      	ldr	r0, [pc, #92]	; (800385c <main+0xe0>)
 80037fe:	f7fe f8db 	bl	80019b8 <xTaskCreate>
	xTaskCreate( Traffic_Flow_Adjustment_Task, "FlowAdjustment", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 8003802:	2300      	movs	r3, #0
 8003804:	9301      	str	r3, [sp, #4]
 8003806:	2301      	movs	r3, #1
 8003808:	9300      	str	r3, [sp, #0]
 800380a:	2300      	movs	r3, #0
 800380c:	2282      	movs	r2, #130	; 0x82
 800380e:	4914      	ldr	r1, [pc, #80]	; (8003860 <main+0xe4>)
 8003810:	4814      	ldr	r0, [pc, #80]	; (8003864 <main+0xe8>)
 8003812:	f7fe f8d1 	bl	80019b8 <xTaskCreate>
	xTaskCreate( System_Display_Task, "SystemDisplay", configMINIMAL_STACK_SIZE, NULL, 3, NULL);
 8003816:	2300      	movs	r3, #0
 8003818:	9301      	str	r3, [sp, #4]
 800381a:	2303      	movs	r3, #3
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	2300      	movs	r3, #0
 8003820:	2282      	movs	r2, #130	; 0x82
 8003822:	4911      	ldr	r1, [pc, #68]	; (8003868 <main+0xec>)
 8003824:	4811      	ldr	r0, [pc, #68]	; (800386c <main+0xf0>)
 8003826:	f7fe f8c7 	bl	80019b8 <xTaskCreate>

	// Start the tasks and timer running.
	vTaskStartScheduler();
 800382a:	f7fe fa2b 	bl	8001c84 <vTaskStartScheduler>

	return 0;
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	20001ec8 	.word	0x20001ec8
 800383c:	20001ecc 	.word	0x20001ecc
 8003840:	20001ec4 	.word	0x20001ec4
 8003844:	08004cac 	.word	0x08004cac
 8003848:	08004cc4 	.word	0x08004cc4
 800384c:	08004cdc 	.word	0x08004cdc
 8003850:	08004cf4 	.word	0x08004cf4
 8003854:	08003ec9 	.word	0x08003ec9
 8003858:	08004cfc 	.word	0x08004cfc
 800385c:	08003e09 	.word	0x08003e09
 8003860:	08004d0c 	.word	0x08004d0c
 8003864:	08003dd5 	.word	0x08003dd5
 8003868:	08004d1c 	.word	0x08004d1c
 800386c:	08003cc5 	.word	0x08003cc5

08003870 <vApplicationMallocFailedHook>:

/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
	Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software 
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
 8003874:	e7fe      	b.n	8003874 <vApplicationMallocFailedHook+0x4>

08003876 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( xTaskHandle pxTask, signed char *pcTaskName )
{
 8003876:	b480      	push	{r7}
 8003878:	b083      	sub	sp, #12
 800387a:	af00      	add	r7, sp, #0
 800387c:	6078      	str	r0, [r7, #4]
 800387e:	6039      	str	r1, [r7, #0]
	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected.  pxCurrentTCB can be
	inspected in the debugger if the task name passed into this function is
	corrupt. */
	for( ;; );
 8003880:	e7fe      	b.n	8003880 <vApplicationStackOverflowHook+0xa>

08003882 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
 8003882:	b580      	push	{r7, lr}
 8003884:	b082      	sub	sp, #8
 8003886:	af00      	add	r7, sp, #0
	FreeRTOSConfig.h.

	This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amount of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 8003888:	f7fd fbbc 	bl	8001004 <xPortGetFreeHeapSize>
 800388c:	4603      	mov	r3, r0
 800388e:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
 8003890:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
 8003892:	bf00      	nop
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
	...

0800389c <prvSetupHardware>:
/*-----------------------------------------------------------*/

static void prvSetupHardware( void )
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b08a      	sub	sp, #40	; 0x28
 80038a0:	af00      	add	r7, sp, #0
	/* Ensure all priority bits are assigned as preemption priority bits.
	http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	NVIC_SetPriorityGrouping( 0 );
 80038a2:	2000      	movs	r0, #0
 80038a4:	f7ff ff46 	bl	8003734 <NVIC_SetPriorityGrouping>

	printf("Setting up the hardware.\n");
 80038a8:	4826      	ldr	r0, [pc, #152]	; (8003944 <prvSetupHardware+0xa8>)
 80038aa:	f000 fd9f 	bl	80043ec <puts>

	/* Start clock for GPIOC */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80038ae:	2101      	movs	r1, #1
 80038b0:	2004      	movs	r0, #4
 80038b2:	f7ff fe11 	bl	80034d8 <RCC_AHB1PeriphClockCmd>

	/* GPIO and ADC for potentiometer. */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80038b6:	2101      	movs	r1, #1
 80038b8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80038bc:	f7ff fe2c 	bl	8003518 <RCC_APB2PeriphClockCmd>
	GPIO_InitTypeDef GPIO_FlowInitStruct;
	GPIO_FlowInitStruct.GPIO_Pin = GPIO_Pin_3;
 80038c0:	2308      	movs	r3, #8
 80038c2:	623b      	str	r3, [r7, #32]
	GPIO_FlowInitStruct.GPIO_Mode = GPIO_Mode_AN;
 80038c4:	2303      	movs	r3, #3
 80038c6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_FlowInitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80038ca:	2300      	movs	r3, #0
 80038cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOC, &GPIO_FlowInitStruct);
 80038d0:	f107 0320 	add.w	r3, r7, #32
 80038d4:	4619      	mov	r1, r3
 80038d6:	481c      	ldr	r0, [pc, #112]	; (8003948 <prvSetupHardware+0xac>)
 80038d8:	f7ff fd52 	bl	8003380 <GPIO_Init>

	ADC_InitTypeDef ADC_InitStruct;
	ADC_InitStruct.ADC_ScanConvMode = DISABLE;
 80038dc:	2300      	movs	r3, #0
 80038de:	733b      	strb	r3, [r7, #12]
	ADC_InitStruct.ADC_ContinuousConvMode = DISABLE;
 80038e0:	2300      	movs	r3, #0
 80038e2:	737b      	strb	r3, [r7, #13]
	ADC_InitStruct.ADC_ExternalTrigConv = DISABLE;
 80038e4:	2300      	movs	r3, #0
 80038e6:	617b      	str	r3, [r7, #20]
	ADC_InitStruct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 80038e8:	2300      	movs	r3, #0
 80038ea:	613b      	str	r3, [r7, #16]
	ADC_InitStruct.ADC_NbrOfConversion = 1;
 80038ec:	2301      	movs	r3, #1
 80038ee:	773b      	strb	r3, [r7, #28]
	ADC_InitStruct.ADC_DataAlign = ADC_DataAlign_Right;
 80038f0:	2300      	movs	r3, #0
 80038f2:	61bb      	str	r3, [r7, #24]
	ADC_InitStruct.ADC_Resolution = ADC_Resolution_8b;
 80038f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038f8:	60bb      	str	r3, [r7, #8]
	ADC_Init(ADC1, &ADC_InitStruct);
 80038fa:	f107 0308 	add.w	r3, r7, #8
 80038fe:	4619      	mov	r1, r3
 8003900:	4812      	ldr	r0, [pc, #72]	; (800394c <prvSetupHardware+0xb0>)
 8003902:	f7ff fab7 	bl	8002e74 <ADC_Init>
	ADC_Cmd(ADC1, ENABLE);
 8003906:	2101      	movs	r1, #1
 8003908:	4810      	ldr	r0, [pc, #64]	; (800394c <prvSetupHardware+0xb0>)
 800390a:	f7ff fb09 	bl	8002f20 <ADC_Cmd>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_13, 1, ADC_SampleTime_84Cycles);
 800390e:	2304      	movs	r3, #4
 8003910:	2201      	movs	r2, #1
 8003912:	210d      	movs	r1, #13
 8003914:	480d      	ldr	r0, [pc, #52]	; (800394c <prvSetupHardware+0xb0>)
 8003916:	f7ff fb1f 	bl	8002f58 <ADC_RegularChannelConfig>

	/* GPIO for Traffic Light LEDs and Traffic Flow LEDs. */
	GPIO_InitTypeDef GPIO_LightInitStruct;
	GPIO_LightInitStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_8;
 800391a:	f240 13c7 	movw	r3, #455	; 0x1c7
 800391e:	603b      	str	r3, [r7, #0]
	GPIO_LightInitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8003920:	2301      	movs	r3, #1
 8003922:	713b      	strb	r3, [r7, #4]
	GPIO_LightInitStruct.GPIO_OType = GPIO_OType_PP;
 8003924:	2300      	movs	r3, #0
 8003926:	71bb      	strb	r3, [r7, #6]
	GPIO_LightInitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003928:	2300      	movs	r3, #0
 800392a:	71fb      	strb	r3, [r7, #7]
	GPIO_LightInitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800392c:	2303      	movs	r3, #3
 800392e:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOC, &GPIO_LightInitStruct);
 8003930:	463b      	mov	r3, r7
 8003932:	4619      	mov	r1, r3
 8003934:	4804      	ldr	r0, [pc, #16]	; (8003948 <prvSetupHardware+0xac>)
 8003936:	f7ff fd23 	bl	8003380 <GPIO_Init>
}
 800393a:	bf00      	nop
 800393c:	3728      	adds	r7, #40	; 0x28
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	08004d2c 	.word	0x08004d2c
 8003948:	40020800 	.word	0x40020800
 800394c:	40012000 	.word	0x40012000

08003950 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003950:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003952:	e003      	b.n	800395c <LoopCopyDataInit>

08003954 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003954:	4b0b      	ldr	r3, [pc, #44]	; (8003984 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8003956:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003958:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800395a:	3104      	adds	r1, #4

0800395c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800395c:	480a      	ldr	r0, [pc, #40]	; (8003988 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800395e:	4b0b      	ldr	r3, [pc, #44]	; (800398c <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8003960:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003962:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003964:	d3f6      	bcc.n	8003954 <CopyDataInit>
  ldr  r2, =_sbss
 8003966:	4a0a      	ldr	r2, [pc, #40]	; (8003990 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8003968:	e002      	b.n	8003970 <LoopFillZerobss>

0800396a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800396a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800396c:	f842 3b04 	str.w	r3, [r2], #4

08003970 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003970:	4b08      	ldr	r3, [pc, #32]	; (8003994 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8003972:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003974:	d3f9      	bcc.n	800396a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003976:	f000 f8f3 	bl	8003b60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800397a:	f000 fca3 	bl	80042c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800397e:	f7ff fefd 	bl	800377c <main>
  bx  lr    
 8003982:	4770      	bx	lr
  ldr  r3, =_sidata
 8003984:	08004eb8 	.word	0x08004eb8
  ldr  r0, =_sdata
 8003988:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800398c:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 8003990:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 8003994:	20001ed8 	.word	0x20001ed8

08003998 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003998:	e7fe      	b.n	8003998 <ADC_IRQHandler>

0800399a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800399a:	b480      	push	{r7}
 800399c:	af00      	add	r7, sp, #0
}
 800399e:	bf00      	nop
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80039ac:	e7fe      	b.n	80039ac <HardFault_Handler+0x4>

080039ae <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80039ae:	b480      	push	{r7}
 80039b0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80039b2:	e7fe      	b.n	80039b2 <MemManage_Handler+0x4>

080039b4 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80039b8:	e7fe      	b.n	80039b8 <BusFault_Handler+0x4>

080039ba <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80039ba:	b480      	push	{r7}
 80039bc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80039be:	e7fe      	b.n	80039be <UsageFault_Handler+0x4>

080039c0 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
}
 80039c4:	bf00      	nop
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
	...

080039d0 <ITM_SendChar>:

    \param [in]     ch  Character to transmit
    \return             Character to transmit
 */
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
 80039d8:	4b13      	ldr	r3, [pc, #76]	; (8003a28 <ITM_SendChar+0x58>)
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d01a      	beq.n	8003a1a <ITM_SendChar+0x4a>
      (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 80039e4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80039e8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80039ec:	f003 0301 	and.w	r3, r3, #1
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d012      	beq.n	8003a1a <ITM_SendChar+0x4a>
      (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
 80039f4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80039f8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80039fc:	f003 0301 	and.w	r3, r3, #1
      (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00a      	beq.n	8003a1a <ITM_SendChar+0x4a>
  {
    while (ITM->PORT[0].u32 == 0);
 8003a04:	bf00      	nop
 8003a06:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d0fa      	beq.n	8003a06 <ITM_SendChar+0x36>
    ITM->PORT[0].u8 = (uint8_t) ch;
 8003a10:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	b2d2      	uxtb	r2, r2
 8003a18:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003a1a:	687b      	ldr	r3, [r7, #4]
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	370c      	adds	r7, #12
 8003a20:	46bd      	mov	sp, r7
 8003a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a26:	4770      	bx	lr
 8003a28:	e000edf0 	.word	0xe000edf0

08003a2c <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int file, char *ptr, int len)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b086      	sub	sp, #24
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]
 /* Implement your write code here, this is used by
puts and printf for example */
 int i=0;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	617b      	str	r3, [r7, #20]
 for(i=0 ; i<len ; i++)
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	617b      	str	r3, [r7, #20]
 8003a40:	e009      	b.n	8003a56 <_write+0x2a>
	 ITM_SendChar((*ptr++));
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	1c5a      	adds	r2, r3, #1
 8003a46:	60ba      	str	r2, [r7, #8]
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7ff ffc0 	bl	80039d0 <ITM_SendChar>
 for(i=0 ; i<len ; i++)
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	3301      	adds	r3, #1
 8003a54:	617b      	str	r3, [r7, #20]
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	dbf1      	blt.n	8003a42 <_write+0x16>
 return len;
 8003a5e:	687b      	ldr	r3, [r7, #4]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3718      	adds	r7, #24
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <_sbrk>:


void * _sbrk(int32_t incr)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8003a70:	4b0b      	ldr	r3, [pc, #44]	; (8003aa0 <_sbrk+0x38>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d102      	bne.n	8003a7e <_sbrk+0x16>
		heap_end = & end;
 8003a78:	4b09      	ldr	r3, [pc, #36]	; (8003aa0 <_sbrk+0x38>)
 8003a7a:	4a0a      	ldr	r2, [pc, #40]	; (8003aa4 <_sbrk+0x3c>)
 8003a7c:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 8003a7e:	4b08      	ldr	r3, [pc, #32]	; (8003aa0 <_sbrk+0x38>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 8003a84:	4b06      	ldr	r3, [pc, #24]	; (8003aa0 <_sbrk+0x38>)
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4413      	add	r3, r2
 8003a8c:	4a04      	ldr	r2, [pc, #16]	; (8003aa0 <_sbrk+0x38>)
 8003a8e:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 8003a90:	68fb      	ldr	r3, [r7, #12]
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3714      	adds	r7, #20
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	20001df0 	.word	0x20001df0
 8003aa4:	20001ed8 	.word	0x20001ed8

08003aa8 <_close>:

int _close(int32_t file)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 8003ab0:	4b05      	ldr	r3, [pc, #20]	; (8003ac8 <_close+0x20>)
 8003ab2:	2258      	movs	r2, #88	; 0x58
 8003ab4:	601a      	str	r2, [r3, #0]
	return -1;
 8003ab6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	20001ed4 	.word	0x20001ed4

08003acc <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
	errno = ENOSYS;
 8003ad6:	4b05      	ldr	r3, [pc, #20]	; (8003aec <_fstat+0x20>)
 8003ad8:	2258      	movs	r2, #88	; 0x58
 8003ada:	601a      	str	r2, [r3, #0]
	return -1;
 8003adc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr
 8003aec:	20001ed4 	.word	0x20001ed4

08003af0 <_isatty>:

int _isatty(int32_t file)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 8003af8:	4b04      	ldr	r3, [pc, #16]	; (8003b0c <_isatty+0x1c>)
 8003afa:	2258      	movs	r2, #88	; 0x58
 8003afc:	601a      	str	r2, [r3, #0]
	return 0;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr
 8003b0c:	20001ed4 	.word	0x20001ed4

08003b10 <_lseek>:

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b085      	sub	sp, #20
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 8003b1c:	4b05      	ldr	r3, [pc, #20]	; (8003b34 <_lseek+0x24>)
 8003b1e:	2258      	movs	r2, #88	; 0x58
 8003b20:	601a      	str	r2, [r3, #0]
	return -1;
 8003b22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3714      	adds	r7, #20
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	20001ed4 	.word	0x20001ed4

08003b38 <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b085      	sub	sp, #20
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 8003b44:	4b05      	ldr	r3, [pc, #20]	; (8003b5c <_read+0x24>)
 8003b46:	2258      	movs	r2, #88	; 0x58
 8003b48:	601a      	str	r2, [r3, #0]
	return -1;
 8003b4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3714      	adds	r7, #20
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	20001ed4 	.word	0x20001ed4

08003b60 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b64:	4a16      	ldr	r2, [pc, #88]	; (8003bc0 <SystemInit+0x60>)
 8003b66:	4b16      	ldr	r3, [pc, #88]	; (8003bc0 <SystemInit+0x60>)
 8003b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003b74:	4a13      	ldr	r2, [pc, #76]	; (8003bc4 <SystemInit+0x64>)
 8003b76:	4b13      	ldr	r3, [pc, #76]	; (8003bc4 <SystemInit+0x64>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f043 0301 	orr.w	r3, r3, #1
 8003b7e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003b80:	4b10      	ldr	r3, [pc, #64]	; (8003bc4 <SystemInit+0x64>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003b86:	4a0f      	ldr	r2, [pc, #60]	; (8003bc4 <SystemInit+0x64>)
 8003b88:	4b0e      	ldr	r3, [pc, #56]	; (8003bc4 <SystemInit+0x64>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003b90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b94:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003b96:	4b0b      	ldr	r3, [pc, #44]	; (8003bc4 <SystemInit+0x64>)
 8003b98:	4a0b      	ldr	r2, [pc, #44]	; (8003bc8 <SystemInit+0x68>)
 8003b9a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003b9c:	4a09      	ldr	r2, [pc, #36]	; (8003bc4 <SystemInit+0x64>)
 8003b9e:	4b09      	ldr	r3, [pc, #36]	; (8003bc4 <SystemInit+0x64>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ba6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003ba8:	4b06      	ldr	r3, [pc, #24]	; (8003bc4 <SystemInit+0x64>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8003bae:	f000 f80d 	bl	8003bcc <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003bb2:	4b03      	ldr	r3, [pc, #12]	; (8003bc0 <SystemInit+0x60>)
 8003bb4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003bb8:	609a      	str	r2, [r3, #8]
#endif
}
 8003bba:	bf00      	nop
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	e000ed00 	.word	0xe000ed00
 8003bc4:	40023800 	.word	0x40023800
 8003bc8:	24003010 	.word	0x24003010

08003bcc <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	607b      	str	r3, [r7, #4]
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003bda:	4a36      	ldr	r2, [pc, #216]	; (8003cb4 <SetSysClock+0xe8>)
 8003bdc:	4b35      	ldr	r3, [pc, #212]	; (8003cb4 <SetSysClock+0xe8>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003be4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003be6:	4b33      	ldr	r3, [pc, #204]	; (8003cb4 <SetSysClock+0xe8>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bee:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d103      	bne.n	8003c04 <SetSysClock+0x38>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003c02:	d1f0      	bne.n	8003be6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003c04:	4b2b      	ldr	r3, [pc, #172]	; (8003cb4 <SetSysClock+0xe8>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d002      	beq.n	8003c16 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003c10:	2301      	movs	r3, #1
 8003c12:	603b      	str	r3, [r7, #0]
 8003c14:	e001      	b.n	8003c1a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003c16:	2300      	movs	r3, #0
 8003c18:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d142      	bne.n	8003ca6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003c20:	4a24      	ldr	r2, [pc, #144]	; (8003cb4 <SetSysClock+0xe8>)
 8003c22:	4b24      	ldr	r3, [pc, #144]	; (8003cb4 <SetSysClock+0xe8>)
 8003c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c2a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8003c2c:	4a22      	ldr	r2, [pc, #136]	; (8003cb8 <SetSysClock+0xec>)
 8003c2e:	4b22      	ldr	r3, [pc, #136]	; (8003cb8 <SetSysClock+0xec>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c36:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003c38:	4a1e      	ldr	r2, [pc, #120]	; (8003cb4 <SetSysClock+0xe8>)
 8003c3a:	4b1e      	ldr	r3, [pc, #120]	; (8003cb4 <SetSysClock+0xe8>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8003c40:	4a1c      	ldr	r2, [pc, #112]	; (8003cb4 <SetSysClock+0xe8>)
 8003c42:	4b1c      	ldr	r3, [pc, #112]	; (8003cb4 <SetSysClock+0xe8>)
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c4a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003c4c:	4a19      	ldr	r2, [pc, #100]	; (8003cb4 <SetSysClock+0xe8>)
 8003c4e:	4b19      	ldr	r3, [pc, #100]	; (8003cb4 <SetSysClock+0xe8>)
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8003c56:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003c58:	4b16      	ldr	r3, [pc, #88]	; (8003cb4 <SetSysClock+0xe8>)
 8003c5a:	4a18      	ldr	r2, [pc, #96]	; (8003cbc <SetSysClock+0xf0>)
 8003c5c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003c5e:	4a15      	ldr	r2, [pc, #84]	; (8003cb4 <SetSysClock+0xe8>)
 8003c60:	4b14      	ldr	r3, [pc, #80]	; (8003cb4 <SetSysClock+0xe8>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c68:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003c6a:	bf00      	nop
 8003c6c:	4b11      	ldr	r3, [pc, #68]	; (8003cb4 <SetSysClock+0xe8>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0f9      	beq.n	8003c6c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8003c78:	4b11      	ldr	r3, [pc, #68]	; (8003cc0 <SetSysClock+0xf4>)
 8003c7a:	f240 6205 	movw	r2, #1541	; 0x605
 8003c7e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003c80:	4a0c      	ldr	r2, [pc, #48]	; (8003cb4 <SetSysClock+0xe8>)
 8003c82:	4b0c      	ldr	r3, [pc, #48]	; (8003cb4 <SetSysClock+0xe8>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f023 0303 	bic.w	r3, r3, #3
 8003c8a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003c8c:	4a09      	ldr	r2, [pc, #36]	; (8003cb4 <SetSysClock+0xe8>)
 8003c8e:	4b09      	ldr	r3, [pc, #36]	; (8003cb4 <SetSysClock+0xe8>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f043 0302 	orr.w	r3, r3, #2
 8003c96:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 8003c98:	bf00      	nop
 8003c9a:	4b06      	ldr	r3, [pc, #24]	; (8003cb4 <SetSysClock+0xe8>)
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f003 030c 	and.w	r3, r3, #12
 8003ca2:	2b08      	cmp	r3, #8
 8003ca4:	d1f9      	bne.n	8003c9a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	40023800 	.word	0x40023800
 8003cb8:	40007000 	.word	0x40007000
 8003cbc:	07405408 	.word	0x07405408
 8003cc0:	40023c00 	.word	0x40023c00

08003cc4 <System_Display_Task>:

#define LOW8_MASK 0xff
#define HIGH11_MASK 0x7ff00

void System_Display_Task( void *pvParameters )
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b086      	sub	sp, #24
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
	printf("The System Display Task has started.\n");
 8003ccc:	483d      	ldr	r0, [pc, #244]	; (8003dc4 <System_Display_Task+0x100>)
 8003cce:	f000 fb8d 	bl	80043ec <puts>

	extern xQueueHandle xQueue_generated_traffic;
	extern xQueueHandle xQueue_traffic_light;

	uint32_t ul_spc_data = 0x00000000; // Represents the traffic.
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	617b      	str	r3, [r7, #20]
	uint8_t uc_generated_traffic = 0; // 1 = car, 0 = no car
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	72fb      	strb	r3, [r7, #11]
	uint32_t accumulate_mask = 0; // Used for shifting traffic on non-green lights.
 8003cda:	2300      	movs	r3, #0
 8003cdc:	613b      	str	r3, [r7, #16]

	uint8_t uc_traffic_state; // represents the traffic light state
	uc_traffic_state = light_green; // start green.
 8003cde:	2302      	movs	r3, #2
 8003ce0:	72bb      	strb	r3, [r7, #10]
	vSetGreen();
 8003ce2:	f000 fa61 	bl	80041a8 <vSetGreen>

	/* Initialize the display */
	vResetTrafficLights();
 8003ce6:	f000 fa55 	bl	8004194 <vResetTrafficLights>

	for(;;)
	{

		// Get generated traffic.
		if ( xQueueReceive( xQueue_generated_traffic, &uc_generated_traffic, pdMS_TO_TICKS(250) ) == pdTRUE )
 8003cea:	4b37      	ldr	r3, [pc, #220]	; (8003dc8 <System_Display_Task+0x104>)
 8003cec:	6818      	ldr	r0, [r3, #0]
 8003cee:	f107 010b 	add.w	r1, r7, #11
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	22fa      	movs	r2, #250	; 0xfa
 8003cf6:	f7fd fbe1 	bl	80014bc <xQueueGenericReceive>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d143      	bne.n	8003d88 <System_Display_Task+0xc4>
			 * If the light is green then shift all bits at once.
			 *
			 * If the light is not green then accumulate the first 8 bits
			 * and shift the rest.
			 * */
			if ( uc_traffic_state == light_green )
 8003d00:	7abb      	ldrb	r3, [r7, #10]
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d105      	bne.n	8003d12 <System_Display_Task+0x4e>
			{
				ul_spc_data = (ul_spc_data << 1) + uc_generated_traffic;
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	005b      	lsls	r3, r3, #1
 8003d0a:	7afa      	ldrb	r2, [r7, #11]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	617b      	str	r3, [r7, #20]
 8003d10:	e037      	b.n	8003d82 <System_Display_Task+0xbe>
			}
			else
			{
				// Accumulate bits from 7 to 0
				accumulate_mask = 0x80; //0b10000000
 8003d12:	2380      	movs	r3, #128	; 0x80
 8003d14:	613b      	str	r3, [r7, #16]
				for (int i = 0; i < 7; i++, accumulate_mask = accumulate_mask >> 1 )
 8003d16:	2300      	movs	r3, #0
 8003d18:	60fb      	str	r3, [r7, #12]
 8003d1a:	e01b      	b.n	8003d54 <System_Display_Task+0x90>
				{
					if ( ul_spc_data & accumulate_mask )
 8003d1c:	697a      	ldr	r2, [r7, #20]
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	4013      	ands	r3, r2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d10f      	bne.n	8003d46 <System_Display_Task+0x82>
					{
						// If current bit is 1 do nothing.
						continue;
					}
					else if ( ul_spc_data & (accumulate_mask >> 1) )
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	085a      	lsrs	r2, r3, #1
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00a      	beq.n	8003d48 <System_Display_Task+0x84>
					{
						// If next bit is 1 'shift' it over.
						ul_spc_data = ul_spc_data + accumulate_mask;
 8003d32:	697a      	ldr	r2, [r7, #20]
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	4413      	add	r3, r2
 8003d38:	617b      	str	r3, [r7, #20]
						ul_spc_data = ul_spc_data - (accumulate_mask >> 1);
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	085b      	lsrs	r3, r3, #1
 8003d3e:	697a      	ldr	r2, [r7, #20]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	617b      	str	r3, [r7, #20]
 8003d44:	e000      	b.n	8003d48 <System_Display_Task+0x84>
						continue;
 8003d46:	bf00      	nop
				for (int i = 0; i < 7; i++, accumulate_mask = accumulate_mask >> 1 )
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	60fb      	str	r3, [r7, #12]
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	085b      	lsrs	r3, r3, #1
 8003d52:	613b      	str	r3, [r7, #16]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2b06      	cmp	r3, #6
 8003d58:	dde0      	ble.n	8003d1c <System_Display_Task+0x58>
					}
				}

				// Set bit 0 if there is new traffic and its not full.
				if ( !(ul_spc_data & 0x1) )
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	f003 0301 	and.w	r3, r3, #1
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d104      	bne.n	8003d6e <System_Display_Task+0xaa>
				{
					ul_spc_data = ul_spc_data + uc_generated_traffic;
 8003d64:	7afb      	ldrb	r3, [r7, #11]
 8003d66:	461a      	mov	r2, r3
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	617b      	str	r3, [r7, #20]
				}

				// Shift bits 8 - 18+
				accumulate_mask = (ul_spc_data & HIGH11_MASK) << 1; // Gets shifted bits 8 to 18
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	005a      	lsls	r2, r3, #1
 8003d72:	4b16      	ldr	r3, [pc, #88]	; (8003dcc <System_Display_Task+0x108>)
 8003d74:	4013      	ands	r3, r2
 8003d76:	613b      	str	r3, [r7, #16]

				// Put together
				ul_spc_data = (accumulate_mask) + (ul_spc_data & LOW8_MASK);
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	b2da      	uxtb	r2, r3
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	4413      	add	r3, r2
 8003d80:	617b      	str	r3, [r7, #20]
			}

			// Update the traffic LEDs.
			vSetTraffic( ul_spc_data );
 8003d82:	6978      	ldr	r0, [r7, #20]
 8003d84:	f000 fa3a 	bl	80041fc <vSetTraffic>
		}


		vTaskDelay( pdMS_TO_TICKS(2000) );
 8003d88:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003d8c:	f7fd ff46 	bl	8001c1c <vTaskDelay>

		// Get and set the traffic light state.
		if ( xQueueReceive( xQueue_traffic_light, &uc_traffic_state, pdMS_TO_TICKS(250)) )
 8003d90:	4b0f      	ldr	r3, [pc, #60]	; (8003dd0 <System_Display_Task+0x10c>)
 8003d92:	6818      	ldr	r0, [r3, #0]
 8003d94:	f107 010a 	add.w	r1, r7, #10
 8003d98:	2300      	movs	r3, #0
 8003d9a:	22fa      	movs	r2, #250	; 0xfa
 8003d9c:	f7fd fb8e 	bl	80014bc <xQueueGenericReceive>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d0a1      	beq.n	8003cea <System_Display_Task+0x26>
		{
			if ( uc_traffic_state == light_red )
 8003da6:	7abb      	ldrb	r3, [r7, #10]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d102      	bne.n	8003db2 <System_Display_Task+0xee>
			{
				vSetRed();
 8003dac:	f000 fa18 	bl	80041e0 <vSetRed>
 8003db0:	e79b      	b.n	8003cea <System_Display_Task+0x26>
			}
			else if ( uc_traffic_state == light_amber )
 8003db2:	7abb      	ldrb	r3, [r7, #10]
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d102      	bne.n	8003dbe <System_Display_Task+0xfa>
			{
				vSetAmber();
 8003db8:	f000 fa04 	bl	80041c4 <vSetAmber>
 8003dbc:	e795      	b.n	8003cea <System_Display_Task+0x26>
			}
			else
			{
				vSetGreen();
 8003dbe:	f000 f9f3 	bl	80041a8 <vSetGreen>
		if ( xQueueReceive( xQueue_generated_traffic, &uc_generated_traffic, pdMS_TO_TICKS(250) ) == pdTRUE )
 8003dc2:	e792      	b.n	8003cea <System_Display_Task+0x26>
 8003dc4:	08004d48 	.word	0x08004d48
 8003dc8:	20001ec4 	.word	0x20001ec4
 8003dcc:	000ffe00 	.word	0x000ffe00
 8003dd0:	20001ecc 	.word	0x20001ecc

08003dd4 <Traffic_Flow_Adjustment_Task>:
/**
 * Reads the value of the potentiometer and sends the traffic flow value to
 * other tasks.
 */
void Traffic_Flow_Adjustment_Task( void *pvParameters )
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
	printf("The Traffic Flow Adjustment Task has started.\n");
 8003ddc:	4808      	ldr	r0, [pc, #32]	; (8003e00 <Traffic_Flow_Adjustment_Task+0x2c>)
 8003dde:	f000 fb05 	bl	80043ec <puts>

	extern xQueueHandle xQueue_traffic_flow;

	uint8_t traffic_flow = 0;
 8003de2:	2300      	movs	r3, #0
 8003de4:	73fb      	strb	r3, [r7, #15]

	for(;;)
	{
		// Get potentiometer value from the ADC.
		traffic_flow = xGetTrafficFlow();
 8003de6:	f000 f9bf 	bl	8004168 <xGetTrafficFlow>
 8003dea:	4603      	mov	r3, r0
 8003dec:	73fb      	strb	r3, [r7, #15]

		// Write it to the queue.
		xQueueOverwrite( xQueue_traffic_flow, &traffic_flow );
 8003dee:	4b05      	ldr	r3, [pc, #20]	; (8003e04 <Traffic_Flow_Adjustment_Task+0x30>)
 8003df0:	6818      	ldr	r0, [r3, #0]
 8003df2:	f107 010f 	add.w	r1, r7, #15
 8003df6:	2302      	movs	r3, #2
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f7fd f9d1 	bl	80011a0 <xQueueGenericSend>
		traffic_flow = xGetTrafficFlow();
 8003dfe:	e7f2      	b.n	8003de6 <Traffic_Flow_Adjustment_Task+0x12>
 8003e00:	08004d70 	.word	0x08004d70
 8003e04:	20001ec8 	.word	0x20001ec8

08003e08 <Traffic_Flow_Generator_Task>:

/**
 * Task for managing the traffic flow.
 */
void Traffic_Flow_Generator_Task( void *pvParameters)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
	printf("The Traffic Flow Generator Task has been started.\n");
 8003e10:	4817      	ldr	r0, [pc, #92]	; (8003e70 <Traffic_Flow_Generator_Task+0x68>)
 8003e12:	f000 faeb 	bl	80043ec <puts>

	extern xQueueHandle xQueue_traffic_flow;
	extern xQueueHandle xQueue_generated_traffic;

	uint8_t uc_traffic_rate = 0;
 8003e16:	2300      	movs	r3, #0
 8003e18:	73fb      	strb	r3, [r7, #15]
	uint8_t uc_generated_traffic = 0;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	73bb      	strb	r3, [r7, #14]

	for(;;)
	{

		// Generate traffic.
		if ( xQueuePeek( xQueue_traffic_flow, &uc_traffic_rate, pdMS_TO_TICKS(150) ) )
 8003e1e:	4b15      	ldr	r3, [pc, #84]	; (8003e74 <Traffic_Flow_Generator_Task+0x6c>)
 8003e20:	6818      	ldr	r0, [r3, #0]
 8003e22:	f107 010f 	add.w	r1, r7, #15
 8003e26:	2301      	movs	r3, #1
 8003e28:	2296      	movs	r2, #150	; 0x96
 8003e2a:	f7fd fb47 	bl	80014bc <xQueueGenericReceive>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d006      	beq.n	8003e42 <Traffic_Flow_Generator_Task+0x3a>
		{
			uc_generated_traffic = prvTrafficGenerator( uc_traffic_rate );
 8003e34:	7bfb      	ldrb	r3, [r7, #15]
 8003e36:	4618      	mov	r0, r3
 8003e38:	f000 f820 	bl	8003e7c <prvTrafficGenerator>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	73bb      	strb	r3, [r7, #14]
 8003e40:	e001      	b.n	8003e46 <Traffic_Flow_Generator_Task+0x3e>
		}
		else
		{
			uc_generated_traffic = 0;
 8003e42:	2300      	movs	r3, #0
 8003e44:	73bb      	strb	r3, [r7, #14]
		}

		// Add the traffic to the queue.
		if ( xQueueSend( xQueue_generated_traffic, &uc_generated_traffic, pdMS_TO_TICKS(0) ) )
 8003e46:	4b0c      	ldr	r3, [pc, #48]	; (8003e78 <Traffic_Flow_Generator_Task+0x70>)
 8003e48:	6818      	ldr	r0, [r3, #0]
 8003e4a:	f107 010e 	add.w	r1, r7, #14
 8003e4e:	2300      	movs	r3, #0
 8003e50:	2200      	movs	r2, #0
 8003e52:	f7fd f9a5 	bl	80011a0 <xQueueGenericSend>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d004      	beq.n	8003e66 <Traffic_Flow_Generator_Task+0x5e>
		{
			vTaskDelay( pdMS_TO_TICKS(500) );//
 8003e5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003e60:	f7fd fedc 	bl	8001c1c <vTaskDelay>
 8003e64:	e7db      	b.n	8003e1e <Traffic_Flow_Generator_Task+0x16>
		}
		else
		{
			vTaskDelay( pdMS_TO_TICKS(50) );
 8003e66:	2032      	movs	r0, #50	; 0x32
 8003e68:	f7fd fed8 	bl	8001c1c <vTaskDelay>
		if ( xQueuePeek( xQueue_traffic_flow, &uc_traffic_rate, pdMS_TO_TICKS(150) ) )
 8003e6c:	e7d7      	b.n	8003e1e <Traffic_Flow_Generator_Task+0x16>
 8003e6e:	bf00      	nop
 8003e70:	08004da0 	.word	0x08004da0
 8003e74:	20001ec8 	.word	0x20001ec8
 8003e78:	20001ec4 	.word	0x20001ec4

08003e7c <prvTrafficGenerator>:

	}
}

uint8_t prvTrafficGenerator ( uint8_t traffic_rate )
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	4603      	mov	r3, r0
 8003e84:	71fb      	strb	r3, [r7, #7]
	if (traffic_rate < 30) // Helps make traffic more consistent at a low rate.
 8003e86:	79fb      	ldrb	r3, [r7, #7]
 8003e88:	2b1d      	cmp	r3, #29
 8003e8a:	d801      	bhi.n	8003e90 <prvTrafficGenerator+0x14>
		traffic_rate = 30;
 8003e8c:	231e      	movs	r3, #30
 8003e8e:	71fb      	strb	r3, [r7, #7]

	return (rand() % UINT8_MAX) > (UINT8_MAX - traffic_rate);
 8003e90:	f000 fab4 	bl	80043fc <rand>
 8003e94:	4601      	mov	r1, r0
 8003e96:	4b0b      	ldr	r3, [pc, #44]	; (8003ec4 <prvTrafficGenerator+0x48>)
 8003e98:	fb83 2301 	smull	r2, r3, r3, r1
 8003e9c:	440b      	add	r3, r1
 8003e9e:	11da      	asrs	r2, r3, #7
 8003ea0:	17cb      	asrs	r3, r1, #31
 8003ea2:	1ad2      	subs	r2, r2, r3
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	021b      	lsls	r3, r3, #8
 8003ea8:	1a9b      	subs	r3, r3, r2
 8003eaa:	1aca      	subs	r2, r1, r3
 8003eac:	79fb      	ldrb	r3, [r7, #7]
 8003eae:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	bfcc      	ite	gt
 8003eb6:	2301      	movgt	r3, #1
 8003eb8:	2300      	movle	r3, #0
 8003eba:	b2db      	uxtb	r3, r3
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3708      	adds	r7, #8
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	80808081 	.word	0x80808081

08003ec8 <Traffic_Light_State_Task>:

/**
 * Task for managing traffic lights.
 */
void Traffic_Light_State_Task( void *pvParameters )
{
 8003ec8:	b590      	push	{r4, r7, lr}
 8003eca:	b087      	sub	sp, #28
 8003ecc:	af02      	add	r7, sp, #8
 8003ece:	6078      	str	r0, [r7, #4]
	printf("The Traffic Light State Task has been started.\n");
 8003ed0:	4836      	ldr	r0, [pc, #216]	; (8003fac <Traffic_Light_State_Task+0xe4>)
 8003ed2:	f000 fa8b 	bl	80043ec <puts>

	extern xQueueHandle xQueue_traffic_flow;
	extern xQueueHandle xQueue_traffic_light;

	/* Create the traffic light timers. */
	xTimer_red = xTimerCreate( "RedLightTimer", pdMS_TO_TICKS(x_red_timer_length), pdFALSE, 0, RedLightTimerCallback);
 8003ed6:	4b36      	ldr	r3, [pc, #216]	; (8003fb0 <Traffic_Light_State_Task+0xe8>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	461a      	mov	r2, r3
 8003edc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ee0:	fb03 f302 	mul.w	r3, r3, r2
 8003ee4:	4a33      	ldr	r2, [pc, #204]	; (8003fb4 <Traffic_Light_State_Task+0xec>)
 8003ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eea:	0999      	lsrs	r1, r3, #6
 8003eec:	4b32      	ldr	r3, [pc, #200]	; (8003fb8 <Traffic_Light_State_Task+0xf0>)
 8003eee:	9300      	str	r3, [sp, #0]
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	4831      	ldr	r0, [pc, #196]	; (8003fbc <Traffic_Light_State_Task+0xf4>)
 8003ef6:	f7fe fcd5 	bl	80028a4 <xTimerCreate>
 8003efa:	4602      	mov	r2, r0
 8003efc:	4b30      	ldr	r3, [pc, #192]	; (8003fc0 <Traffic_Light_State_Task+0xf8>)
 8003efe:	601a      	str	r2, [r3, #0]
	xTimer_amber = xTimerCreate( "AmberLightTimer", pdMS_TO_TICKS(AMBER_DURATION), pdFALSE, 0, AmberLightTimerCallback);
 8003f00:	4b30      	ldr	r3, [pc, #192]	; (8003fc4 <Traffic_Light_State_Task+0xfc>)
 8003f02:	9300      	str	r3, [sp, #0]
 8003f04:	2300      	movs	r3, #0
 8003f06:	2200      	movs	r2, #0
 8003f08:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8003f0c:	482e      	ldr	r0, [pc, #184]	; (8003fc8 <Traffic_Light_State_Task+0x100>)
 8003f0e:	f7fe fcc9 	bl	80028a4 <xTimerCreate>
 8003f12:	4602      	mov	r2, r0
 8003f14:	4b2d      	ldr	r3, [pc, #180]	; (8003fcc <Traffic_Light_State_Task+0x104>)
 8003f16:	601a      	str	r2, [r3, #0]
	xTimer_green = xTimerCreate( "GreenLightTimer", pdMS_TO_TICKS(x_green_timer_length), pdFALSE, 0, GreenLightTimerCallback);
 8003f18:	4b2d      	ldr	r3, [pc, #180]	; (8003fd0 <Traffic_Light_State_Task+0x108>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f22:	fb03 f302 	mul.w	r3, r3, r2
 8003f26:	4a23      	ldr	r2, [pc, #140]	; (8003fb4 <Traffic_Light_State_Task+0xec>)
 8003f28:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2c:	0999      	lsrs	r1, r3, #6
 8003f2e:	4b29      	ldr	r3, [pc, #164]	; (8003fd4 <Traffic_Light_State_Task+0x10c>)
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	2300      	movs	r3, #0
 8003f34:	2200      	movs	r2, #0
 8003f36:	4828      	ldr	r0, [pc, #160]	; (8003fd8 <Traffic_Light_State_Task+0x110>)
 8003f38:	f7fe fcb4 	bl	80028a4 <xTimerCreate>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	4b27      	ldr	r3, [pc, #156]	; (8003fdc <Traffic_Light_State_Task+0x114>)
 8003f40:	601a      	str	r2, [r3, #0]

	// Initialize the green light to start.
	traffic_light_state = light_green;
 8003f42:	4b27      	ldr	r3, [pc, #156]	; (8003fe0 <Traffic_Light_State_Task+0x118>)
 8003f44:	2202      	movs	r2, #2
 8003f46:	701a      	strb	r2, [r3, #0]
	xTimerStart(xTimer_green, pdMS_TO_TICKS(500) );
 8003f48:	4b24      	ldr	r3, [pc, #144]	; (8003fdc <Traffic_Light_State_Task+0x114>)
 8003f4a:	681c      	ldr	r4, [r3, #0]
 8003f4c:	f7fd ff90 	bl	8001e70 <xTaskGetTickCount>
 8003f50:	4602      	mov	r2, r0
 8003f52:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003f56:	9300      	str	r3, [sp, #0]
 8003f58:	2300      	movs	r3, #0
 8003f5a:	2101      	movs	r1, #1
 8003f5c:	4620      	mov	r0, r4
 8003f5e:	f7fe fcef 	bl	8002940 <xTimerGenericCommand>

	uint8_t traffic_flow = 0;
 8003f62:	2300      	movs	r3, #0
 8003f64:	73fb      	strb	r3, [r7, #15]

	// Updates the traffic light state every 1 second.
	for (;;)
	{
		// Get the traffic flow.
		if ( xQueuePeek( xQueue_traffic_flow, &traffic_flow, pdMS_TO_TICKS(150) ) )
 8003f66:	4b1f      	ldr	r3, [pc, #124]	; (8003fe4 <Traffic_Light_State_Task+0x11c>)
 8003f68:	6818      	ldr	r0, [r3, #0]
 8003f6a:	f107 010f 	add.w	r1, r7, #15
 8003f6e:	2301      	movs	r3, #1
 8003f70:	2296      	movs	r2, #150	; 0x96
 8003f72:	f7fd faa3 	bl	80014bc <xQueueGenericReceive>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d003      	beq.n	8003f84 <Traffic_Light_State_Task+0xbc>
		{
			// Update the traffic light durations
			prvUpdateLightDurations( traffic_flow );
 8003f7c:	7bfb      	ldrb	r3, [r7, #15]
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f000 f836 	bl	8003ff0 <prvUpdateLightDurations>
		}

		// Add the traffic light to the queue.
		if ( xQueueSend( xQueue_traffic_light, &traffic_light_state, pdMS_TO_TICKS(0) ) )
 8003f84:	4b18      	ldr	r3, [pc, #96]	; (8003fe8 <Traffic_Light_State_Task+0x120>)
 8003f86:	6818      	ldr	r0, [r3, #0]
 8003f88:	2300      	movs	r3, #0
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	4914      	ldr	r1, [pc, #80]	; (8003fe0 <Traffic_Light_State_Task+0x118>)
 8003f8e:	f7fd f907 	bl	80011a0 <xQueueGenericSend>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d004      	beq.n	8003fa2 <Traffic_Light_State_Task+0xda>
		{
			vTaskDelay( pdMS_TO_TICKS(1000) );
 8003f98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f9c:	f7fd fe3e 	bl	8001c1c <vTaskDelay>
 8003fa0:	e7e1      	b.n	8003f66 <Traffic_Light_State_Task+0x9e>
		}
		else
		{
			vTaskDelay( pdMS_TO_TICKS(50) );
 8003fa2:	2032      	movs	r0, #50	; 0x32
 8003fa4:	f7fd fe3a 	bl	8001c1c <vTaskDelay>
		if ( xQueuePeek( xQueue_traffic_flow, &traffic_flow, pdMS_TO_TICKS(150) ) )
 8003fa8:	e7dd      	b.n	8003f66 <Traffic_Light_State_Task+0x9e>
 8003faa:	bf00      	nop
 8003fac:	08004dd4 	.word	0x08004dd4
 8003fb0:	20000018 	.word	0x20000018
 8003fb4:	10624dd3 	.word	0x10624dd3
 8003fb8:	08004091 	.word	0x08004091
 8003fbc:	08004e04 	.word	0x08004e04
 8003fc0:	20001df4 	.word	0x20001df4
 8003fc4:	080040e1 	.word	0x080040e1
 8003fc8:	08004e14 	.word	0x08004e14
 8003fcc:	20001df8 	.word	0x20001df8
 8003fd0:	2000001c 	.word	0x2000001c
 8003fd4:	08004131 	.word	0x08004131
 8003fd8:	08004e24 	.word	0x08004e24
 8003fdc:	20001dfc 	.word	0x20001dfc
 8003fe0:	20001ed0 	.word	0x20001ed0
 8003fe4:	20001ec8 	.word	0x20001ec8
 8003fe8:	20001ecc 	.word	0x20001ecc
 8003fec:	00000000 	.word	0x00000000

08003ff0 <prvUpdateLightDurations>:

	}
}

void prvUpdateLightDurations ( uint8_t traffic_flow )
{
 8003ff0:	b590      	push	{r4, r7, lr}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	71fb      	strb	r3, [r7, #7]
	x_green_timer_length = (BaseType_t)( MAX_TIMER_LENGTH * ((float)traffic_flow / 255.0));
 8003ffa:	79fb      	ldrb	r3, [r7, #7]
 8003ffc:	ee07 3a90 	vmov	s15, r3
 8004000:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004004:	ee17 0a90 	vmov	r0, s15
 8004008:	f7fc fa46 	bl	8000498 <__aeabi_f2d>
 800400c:	a31c      	add	r3, pc, #112	; (adr r3, 8004080 <prvUpdateLightDurations+0x90>)
 800400e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004012:	f7fc fbbf 	bl	8000794 <__aeabi_ddiv>
 8004016:	4603      	mov	r3, r0
 8004018:	460c      	mov	r4, r1
 800401a:	4618      	mov	r0, r3
 800401c:	4621      	mov	r1, r4
 800401e:	a31a      	add	r3, pc, #104	; (adr r3, 8004088 <prvUpdateLightDurations+0x98>)
 8004020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004024:	f7fc fa8c 	bl	8000540 <__aeabi_dmul>
 8004028:	4603      	mov	r3, r0
 800402a:	460c      	mov	r4, r1
 800402c:	4618      	mov	r0, r3
 800402e:	4621      	mov	r1, r4
 8004030:	f7fc fc98 	bl	8000964 <__aeabi_d2iz>
 8004034:	4602      	mov	r2, r0
 8004036:	4b10      	ldr	r3, [pc, #64]	; (8004078 <prvUpdateLightDurations+0x88>)
 8004038:	601a      	str	r2, [r3, #0]
	x_red_timer_length = MAX_TIMER_LENGTH - x_green_timer_length;
 800403a:	4b0f      	ldr	r3, [pc, #60]	; (8004078 <prvUpdateLightDurations+0x88>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f5c3 439c 	rsb	r3, r3, #19968	; 0x4e00
 8004042:	3320      	adds	r3, #32
 8004044:	4a0d      	ldr	r2, [pc, #52]	; (800407c <prvUpdateLightDurations+0x8c>)
 8004046:	6013      	str	r3, [r2, #0]

	if ( x_green_timer_length < MIN_TIMER_LENGTH )
 8004048:	4b0b      	ldr	r3, [pc, #44]	; (8004078 <prvUpdateLightDurations+0x88>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8004050:	4293      	cmp	r3, r2
 8004052:	dc03      	bgt.n	800405c <prvUpdateLightDurations+0x6c>
		x_green_timer_length = MIN_TIMER_LENGTH;
 8004054:	4b08      	ldr	r3, [pc, #32]	; (8004078 <prvUpdateLightDurations+0x88>)
 8004056:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800405a:	601a      	str	r2, [r3, #0]
	if ( x_red_timer_length < MIN_TIMER_LENGTH )
 800405c:	4b07      	ldr	r3, [pc, #28]	; (800407c <prvUpdateLightDurations+0x8c>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8004064:	4293      	cmp	r3, r2
 8004066:	dc03      	bgt.n	8004070 <prvUpdateLightDurations+0x80>
		x_red_timer_length = MIN_TIMER_LENGTH;
 8004068:	4b04      	ldr	r3, [pc, #16]	; (800407c <prvUpdateLightDurations+0x8c>)
 800406a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800406e:	601a      	str	r2, [r3, #0]
}
 8004070:	bf00      	nop
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	bd90      	pop	{r4, r7, pc}
 8004078:	2000001c 	.word	0x2000001c
 800407c:	20000018 	.word	0x20000018
 8004080:	00000000 	.word	0x00000000
 8004084:	406fe000 	.word	0x406fe000
 8004088:	00000000 	.word	0x00000000
 800408c:	40d38800 	.word	0x40d38800

08004090 <RedLightTimerCallback>:

void RedLightTimerCallback( TimerHandle_t xTimer )
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af02      	add	r7, sp, #8
 8004096:	6078      	str	r0, [r7, #4]
	traffic_light_state = light_green;
 8004098:	4b0d      	ldr	r3, [pc, #52]	; (80040d0 <RedLightTimerCallback+0x40>)
 800409a:	2202      	movs	r2, #2
 800409c:	701a      	strb	r2, [r3, #0]
	xTimerChangePeriod( xTimer_green, pdMS_TO_TICKS(x_green_timer_length), pdMS_TO_TICKS(500) );
 800409e:	4b0d      	ldr	r3, [pc, #52]	; (80040d4 <RedLightTimerCallback+0x44>)
 80040a0:	6818      	ldr	r0, [r3, #0]
 80040a2:	4b0d      	ldr	r3, [pc, #52]	; (80040d8 <RedLightTimerCallback+0x48>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	461a      	mov	r2, r3
 80040a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040ac:	fb03 f302 	mul.w	r3, r3, r2
 80040b0:	4a0a      	ldr	r2, [pc, #40]	; (80040dc <RedLightTimerCallback+0x4c>)
 80040b2:	fba2 2303 	umull	r2, r3, r2, r3
 80040b6:	099a      	lsrs	r2, r3, #6
 80040b8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80040bc:	9300      	str	r3, [sp, #0]
 80040be:	2300      	movs	r3, #0
 80040c0:	2104      	movs	r1, #4
 80040c2:	f7fe fc3d 	bl	8002940 <xTimerGenericCommand>
}
 80040c6:	bf00      	nop
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	20001ed0 	.word	0x20001ed0
 80040d4:	20001dfc 	.word	0x20001dfc
 80040d8:	2000001c 	.word	0x2000001c
 80040dc:	10624dd3 	.word	0x10624dd3

080040e0 <AmberLightTimerCallback>:

void AmberLightTimerCallback( TimerHandle_t xTimer )
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af02      	add	r7, sp, #8
 80040e6:	6078      	str	r0, [r7, #4]
	traffic_light_state = light_red;
 80040e8:	4b0d      	ldr	r3, [pc, #52]	; (8004120 <AmberLightTimerCallback+0x40>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	701a      	strb	r2, [r3, #0]
	xTimerChangePeriod( xTimer_red, pdMS_TO_TICKS(x_red_timer_length), pdMS_TO_TICKS(500) );
 80040ee:	4b0d      	ldr	r3, [pc, #52]	; (8004124 <AmberLightTimerCallback+0x44>)
 80040f0:	6818      	ldr	r0, [r3, #0]
 80040f2:	4b0d      	ldr	r3, [pc, #52]	; (8004128 <AmberLightTimerCallback+0x48>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	461a      	mov	r2, r3
 80040f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040fc:	fb03 f302 	mul.w	r3, r3, r2
 8004100:	4a0a      	ldr	r2, [pc, #40]	; (800412c <AmberLightTimerCallback+0x4c>)
 8004102:	fba2 2303 	umull	r2, r3, r2, r3
 8004106:	099a      	lsrs	r2, r3, #6
 8004108:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800410c:	9300      	str	r3, [sp, #0]
 800410e:	2300      	movs	r3, #0
 8004110:	2104      	movs	r1, #4
 8004112:	f7fe fc15 	bl	8002940 <xTimerGenericCommand>
}
 8004116:	bf00      	nop
 8004118:	3708      	adds	r7, #8
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	20001ed0 	.word	0x20001ed0
 8004124:	20001df4 	.word	0x20001df4
 8004128:	20000018 	.word	0x20000018
 800412c:	10624dd3 	.word	0x10624dd3

08004130 <GreenLightTimerCallback>:

void GreenLightTimerCallback( TimerHandle_t xTimer )
{
 8004130:	b590      	push	{r4, r7, lr}
 8004132:	b085      	sub	sp, #20
 8004134:	af02      	add	r7, sp, #8
 8004136:	6078      	str	r0, [r7, #4]
	traffic_light_state = light_amber;
 8004138:	4b09      	ldr	r3, [pc, #36]	; (8004160 <GreenLightTimerCallback+0x30>)
 800413a:	2201      	movs	r2, #1
 800413c:	701a      	strb	r2, [r3, #0]
	xTimerStart( xTimer_amber, pdMS_TO_TICKS(500) );
 800413e:	4b09      	ldr	r3, [pc, #36]	; (8004164 <GreenLightTimerCallback+0x34>)
 8004140:	681c      	ldr	r4, [r3, #0]
 8004142:	f7fd fe95 	bl	8001e70 <xTaskGetTickCount>
 8004146:	4602      	mov	r2, r0
 8004148:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800414c:	9300      	str	r3, [sp, #0]
 800414e:	2300      	movs	r3, #0
 8004150:	2101      	movs	r1, #1
 8004152:	4620      	mov	r0, r4
 8004154:	f7fe fbf4 	bl	8002940 <xTimerGenericCommand>
}
 8004158:	bf00      	nop
 800415a:	370c      	adds	r7, #12
 800415c:	46bd      	mov	sp, r7
 800415e:	bd90      	pop	{r4, r7, pc}
 8004160:	20001ed0 	.word	0x20001ed0
 8004164:	20001df8 	.word	0x20001df8

08004168 <xGetTrafficFlow>:
 *
 * Return values range from 0 - UINT8_MAX.
 **/
uint8_t max = UINT8_MAX;
uint8_t xGetTrafficFlow()
{
 8004168:	b580      	push	{r7, lr}
 800416a:	af00      	add	r7, sp, #0
	ADC_SoftwareStartConv(ADC1);
 800416c:	4808      	ldr	r0, [pc, #32]	; (8004190 <xGetTrafficFlow+0x28>)
 800416e:	f7fe ffbd 	bl	80030ec <ADC_SoftwareStartConv>
	while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC));
 8004172:	bf00      	nop
 8004174:	2102      	movs	r1, #2
 8004176:	4806      	ldr	r0, [pc, #24]	; (8004190 <xGetTrafficFlow+0x28>)
 8004178:	f7fe ffd5 	bl	8003126 <ADC_GetFlagStatus>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d0f8      	beq.n	8004174 <xGetTrafficFlow+0xc>
	return ADC_GetConversionValue(ADC1);
 8004182:	4803      	ldr	r0, [pc, #12]	; (8004190 <xGetTrafficFlow+0x28>)
 8004184:	f7fe ffc2 	bl	800310c <ADC_GetConversionValue>
 8004188:	4603      	mov	r3, r0
 800418a:	b2db      	uxtb	r3, r3
}
 800418c:	4618      	mov	r0, r3
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40012000 	.word	0x40012000

08004194 <vResetTrafficLights>:
#define amber	GPIO_Pin_1
#define green	GPIO_Pin_2

/* Turn off all traffic lights. */
void vResetTrafficLights ( void )
{
 8004194:	b580      	push	{r7, lr}
 8004196:	af00      	add	r7, sp, #0
	GPIO_ResetBits( GPIOC, red | amber | green );
 8004198:	2107      	movs	r1, #7
 800419a:	4802      	ldr	r0, [pc, #8]	; (80041a4 <vResetTrafficLights+0x10>)
 800419c:	f7ff f98d 	bl	80034ba <GPIO_ResetBits>
}
 80041a0:	bf00      	nop
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	40020800 	.word	0x40020800

080041a8 <vSetGreen>:

/* Set the green traffic light. */
void vSetGreen ( void )
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
	GPIO_ResetBits( GPIOC, red | amber );
 80041ac:	2103      	movs	r1, #3
 80041ae:	4804      	ldr	r0, [pc, #16]	; (80041c0 <vSetGreen+0x18>)
 80041b0:	f7ff f983 	bl	80034ba <GPIO_ResetBits>
	GPIO_SetBits( GPIOC, green );
 80041b4:	2104      	movs	r1, #4
 80041b6:	4802      	ldr	r0, [pc, #8]	; (80041c0 <vSetGreen+0x18>)
 80041b8:	f7ff f970 	bl	800349c <GPIO_SetBits>
}
 80041bc:	bf00      	nop
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40020800 	.word	0x40020800

080041c4 <vSetAmber>:

/* Set the amber traffic light. */
void vSetAmber ( void )
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
	GPIO_ResetBits( GPIOC, red | green );
 80041c8:	2105      	movs	r1, #5
 80041ca:	4804      	ldr	r0, [pc, #16]	; (80041dc <vSetAmber+0x18>)
 80041cc:	f7ff f975 	bl	80034ba <GPIO_ResetBits>
	GPIO_SetBits( GPIOC, amber );
 80041d0:	2102      	movs	r1, #2
 80041d2:	4802      	ldr	r0, [pc, #8]	; (80041dc <vSetAmber+0x18>)
 80041d4:	f7ff f962 	bl	800349c <GPIO_SetBits>
}
 80041d8:	bf00      	nop
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	40020800 	.word	0x40020800

080041e0 <vSetRed>:

/* Set the red traffic light. */
void vSetRed ( void )
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
	GPIO_ResetBits( GPIOC, amber | green );
 80041e4:	2106      	movs	r1, #6
 80041e6:	4804      	ldr	r0, [pc, #16]	; (80041f8 <vSetRed+0x18>)
 80041e8:	f7ff f967 	bl	80034ba <GPIO_ResetBits>
	GPIO_SetBits( GPIOC, red );
 80041ec:	2101      	movs	r1, #1
 80041ee:	4802      	ldr	r0, [pc, #8]	; (80041f8 <vSetRed+0x18>)
 80041f0:	f7ff f954 	bl	800349c <GPIO_SetBits>
}
 80041f4:	bf00      	nop
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	40020800 	.word	0x40020800

080041fc <vSetTraffic>:
 *
 * @param ul_spc_data Bits 0-18 represent each of the 19 traffic LEDs. Bit 19 onwards does
 * not represent anything. If the bit is set then the corresponding LED will get turned on.
 **/
void vSetTraffic ( uint32_t ul_spc_data )
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
	// Clock has to start high.
	GPIO_SetBits(GPIOC, spc_clock);
 8004204:	2180      	movs	r1, #128	; 0x80
 8004206:	4811      	ldr	r0, [pc, #68]	; (800424c <vSetTraffic+0x50>)
 8004208:	f7ff f948 	bl	800349c <GPIO_SetBits>

	// Clear the traffic.
	prvClearTraffic();
 800420c:	f000 f820 	bl	8004250 <prvClearTraffic>

	uint32_t ul_mask = 0x40000; // The mask starts at the 18th bit.
 8004210:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004214:	60fb      	str	r3, [r7, #12]

	uint8_t i;
	for(i = 0; i < 19; i++, ul_mask = ul_mask >> 1)
 8004216:	2300      	movs	r3, #0
 8004218:	72fb      	strb	r3, [r7, #11]
 800421a:	e00f      	b.n	800423c <vSetTraffic+0x40>
	{
		if ( ul_spc_data & ul_mask )
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	4013      	ands	r3, r2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d002      	beq.n	800422c <vSetTraffic+0x30>
		{
			// Insert high.
			prvInsertHigh();
 8004226:	f000 f829 	bl	800427c <prvInsertHigh>
 800422a:	e001      	b.n	8004230 <vSetTraffic+0x34>

		}
		else
		{
			// Insert low.
			prvInsertLow();
 800422c:	f000 f838 	bl	80042a0 <prvInsertLow>
	for(i = 0; i < 19; i++, ul_mask = ul_mask >> 1)
 8004230:	7afb      	ldrb	r3, [r7, #11]
 8004232:	3301      	adds	r3, #1
 8004234:	72fb      	strb	r3, [r7, #11]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	085b      	lsrs	r3, r3, #1
 800423a:	60fb      	str	r3, [r7, #12]
 800423c:	7afb      	ldrb	r3, [r7, #11]
 800423e:	2b12      	cmp	r3, #18
 8004240:	d9ec      	bls.n	800421c <vSetTraffic+0x20>
		}
	}
}
 8004242:	bf00      	nop
 8004244:	3710      	adds	r7, #16
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	40020800 	.word	0x40020800

08004250 <prvClearTraffic>:

/* Turns off all Traffic LEDs */
void prvClearTraffic ( void )
{
 8004250:	b580      	push	{r7, lr}
 8004252:	af00      	add	r7, sp, #0
	GPIO_SetBits( GPIOC, spc_reset );
 8004254:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004258:	4807      	ldr	r0, [pc, #28]	; (8004278 <prvClearTraffic+0x28>)
 800425a:	f7ff f91f 	bl	800349c <GPIO_SetBits>
	GPIO_ResetBits( GPIOC, spc_reset );
 800425e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004262:	4805      	ldr	r0, [pc, #20]	; (8004278 <prvClearTraffic+0x28>)
 8004264:	f7ff f929 	bl	80034ba <GPIO_ResetBits>
	GPIO_SetBits( GPIOC, spc_reset );
 8004268:	f44f 7180 	mov.w	r1, #256	; 0x100
 800426c:	4802      	ldr	r0, [pc, #8]	; (8004278 <prvClearTraffic+0x28>)
 800426e:	f7ff f915 	bl	800349c <GPIO_SetBits>
}
 8004272:	bf00      	nop
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	40020800 	.word	0x40020800

0800427c <prvInsertHigh>:

/* Inserts a low value into the traffic flow. */
void prvInsertHigh ( void )
{
 800427c:	b580      	push	{r7, lr}
 800427e:	af00      	add	r7, sp, #0
	GPIO_SetBits( GPIOC, spc_data );
 8004280:	2140      	movs	r1, #64	; 0x40
 8004282:	4806      	ldr	r0, [pc, #24]	; (800429c <prvInsertHigh+0x20>)
 8004284:	f7ff f90a 	bl	800349c <GPIO_SetBits>
	GPIO_ResetBits( GPIOC, spc_clock );
 8004288:	2180      	movs	r1, #128	; 0x80
 800428a:	4804      	ldr	r0, [pc, #16]	; (800429c <prvInsertHigh+0x20>)
 800428c:	f7ff f915 	bl	80034ba <GPIO_ResetBits>
	GPIO_SetBits( GPIOC, spc_clock );
 8004290:	2180      	movs	r1, #128	; 0x80
 8004292:	4802      	ldr	r0, [pc, #8]	; (800429c <prvInsertHigh+0x20>)
 8004294:	f7ff f902 	bl	800349c <GPIO_SetBits>
}
 8004298:	bf00      	nop
 800429a:	bd80      	pop	{r7, pc}
 800429c:	40020800 	.word	0x40020800

080042a0 <prvInsertLow>:

/* Inserts a low value into the traffic flow. */
void prvInsertLow ( void )
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
	GPIO_ResetBits( GPIOC, spc_data );
 80042a4:	2140      	movs	r1, #64	; 0x40
 80042a6:	4806      	ldr	r0, [pc, #24]	; (80042c0 <prvInsertLow+0x20>)
 80042a8:	f7ff f907 	bl	80034ba <GPIO_ResetBits>
	GPIO_ResetBits( GPIOC, spc_clock );
 80042ac:	2180      	movs	r1, #128	; 0x80
 80042ae:	4804      	ldr	r0, [pc, #16]	; (80042c0 <prvInsertLow+0x20>)
 80042b0:	f7ff f903 	bl	80034ba <GPIO_ResetBits>
	GPIO_SetBits( GPIOC, spc_clock );
 80042b4:	2180      	movs	r1, #128	; 0x80
 80042b6:	4802      	ldr	r0, [pc, #8]	; (80042c0 <prvInsertLow+0x20>)
 80042b8:	f7ff f8f0 	bl	800349c <GPIO_SetBits>
}
 80042bc:	bf00      	nop
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	40020800 	.word	0x40020800

080042c4 <__libc_init_array>:
 80042c4:	b570      	push	{r4, r5, r6, lr}
 80042c6:	4e0d      	ldr	r6, [pc, #52]	; (80042fc <__libc_init_array+0x38>)
 80042c8:	4c0d      	ldr	r4, [pc, #52]	; (8004300 <__libc_init_array+0x3c>)
 80042ca:	1ba4      	subs	r4, r4, r6
 80042cc:	10a4      	asrs	r4, r4, #2
 80042ce:	2500      	movs	r5, #0
 80042d0:	42a5      	cmp	r5, r4
 80042d2:	d109      	bne.n	80042e8 <__libc_init_array+0x24>
 80042d4:	4e0b      	ldr	r6, [pc, #44]	; (8004304 <__libc_init_array+0x40>)
 80042d6:	4c0c      	ldr	r4, [pc, #48]	; (8004308 <__libc_init_array+0x44>)
 80042d8:	f000 fdde 	bl	8004e98 <_init>
 80042dc:	1ba4      	subs	r4, r4, r6
 80042de:	10a4      	asrs	r4, r4, #2
 80042e0:	2500      	movs	r5, #0
 80042e2:	42a5      	cmp	r5, r4
 80042e4:	d105      	bne.n	80042f2 <__libc_init_array+0x2e>
 80042e6:	bd70      	pop	{r4, r5, r6, pc}
 80042e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80042ec:	4798      	blx	r3
 80042ee:	3501      	adds	r5, #1
 80042f0:	e7ee      	b.n	80042d0 <__libc_init_array+0xc>
 80042f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80042f6:	4798      	blx	r3
 80042f8:	3501      	adds	r5, #1
 80042fa:	e7f2      	b.n	80042e2 <__libc_init_array+0x1e>
 80042fc:	08004eb0 	.word	0x08004eb0
 8004300:	08004eb0 	.word	0x08004eb0
 8004304:	08004eb0 	.word	0x08004eb0
 8004308:	08004eb4 	.word	0x08004eb4

0800430c <memcpy>:
 800430c:	b510      	push	{r4, lr}
 800430e:	1e43      	subs	r3, r0, #1
 8004310:	440a      	add	r2, r1
 8004312:	4291      	cmp	r1, r2
 8004314:	d100      	bne.n	8004318 <memcpy+0xc>
 8004316:	bd10      	pop	{r4, pc}
 8004318:	f811 4b01 	ldrb.w	r4, [r1], #1
 800431c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004320:	e7f7      	b.n	8004312 <memcpy+0x6>

08004322 <memset>:
 8004322:	4402      	add	r2, r0
 8004324:	4603      	mov	r3, r0
 8004326:	4293      	cmp	r3, r2
 8004328:	d100      	bne.n	800432c <memset+0xa>
 800432a:	4770      	bx	lr
 800432c:	f803 1b01 	strb.w	r1, [r3], #1
 8004330:	e7f9      	b.n	8004326 <memset+0x4>
	...

08004334 <_puts_r>:
 8004334:	b570      	push	{r4, r5, r6, lr}
 8004336:	460e      	mov	r6, r1
 8004338:	4605      	mov	r5, r0
 800433a:	b118      	cbz	r0, 8004344 <_puts_r+0x10>
 800433c:	6983      	ldr	r3, [r0, #24]
 800433e:	b90b      	cbnz	r3, 8004344 <_puts_r+0x10>
 8004340:	f000 fa48 	bl	80047d4 <__sinit>
 8004344:	69ab      	ldr	r3, [r5, #24]
 8004346:	68ac      	ldr	r4, [r5, #8]
 8004348:	b913      	cbnz	r3, 8004350 <_puts_r+0x1c>
 800434a:	4628      	mov	r0, r5
 800434c:	f000 fa42 	bl	80047d4 <__sinit>
 8004350:	4b23      	ldr	r3, [pc, #140]	; (80043e0 <_puts_r+0xac>)
 8004352:	429c      	cmp	r4, r3
 8004354:	d117      	bne.n	8004386 <_puts_r+0x52>
 8004356:	686c      	ldr	r4, [r5, #4]
 8004358:	89a3      	ldrh	r3, [r4, #12]
 800435a:	071b      	lsls	r3, r3, #28
 800435c:	d51d      	bpl.n	800439a <_puts_r+0x66>
 800435e:	6923      	ldr	r3, [r4, #16]
 8004360:	b1db      	cbz	r3, 800439a <_puts_r+0x66>
 8004362:	3e01      	subs	r6, #1
 8004364:	68a3      	ldr	r3, [r4, #8]
 8004366:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800436a:	3b01      	subs	r3, #1
 800436c:	60a3      	str	r3, [r4, #8]
 800436e:	b9e9      	cbnz	r1, 80043ac <_puts_r+0x78>
 8004370:	2b00      	cmp	r3, #0
 8004372:	da2e      	bge.n	80043d2 <_puts_r+0x9e>
 8004374:	4622      	mov	r2, r4
 8004376:	210a      	movs	r1, #10
 8004378:	4628      	mov	r0, r5
 800437a:	f000 f879 	bl	8004470 <__swbuf_r>
 800437e:	3001      	adds	r0, #1
 8004380:	d011      	beq.n	80043a6 <_puts_r+0x72>
 8004382:	200a      	movs	r0, #10
 8004384:	bd70      	pop	{r4, r5, r6, pc}
 8004386:	4b17      	ldr	r3, [pc, #92]	; (80043e4 <_puts_r+0xb0>)
 8004388:	429c      	cmp	r4, r3
 800438a:	d101      	bne.n	8004390 <_puts_r+0x5c>
 800438c:	68ac      	ldr	r4, [r5, #8]
 800438e:	e7e3      	b.n	8004358 <_puts_r+0x24>
 8004390:	4b15      	ldr	r3, [pc, #84]	; (80043e8 <_puts_r+0xb4>)
 8004392:	429c      	cmp	r4, r3
 8004394:	bf08      	it	eq
 8004396:	68ec      	ldreq	r4, [r5, #12]
 8004398:	e7de      	b.n	8004358 <_puts_r+0x24>
 800439a:	4621      	mov	r1, r4
 800439c:	4628      	mov	r0, r5
 800439e:	f000 f8b9 	bl	8004514 <__swsetup_r>
 80043a2:	2800      	cmp	r0, #0
 80043a4:	d0dd      	beq.n	8004362 <_puts_r+0x2e>
 80043a6:	f04f 30ff 	mov.w	r0, #4294967295
 80043aa:	bd70      	pop	{r4, r5, r6, pc}
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	da04      	bge.n	80043ba <_puts_r+0x86>
 80043b0:	69a2      	ldr	r2, [r4, #24]
 80043b2:	4293      	cmp	r3, r2
 80043b4:	db06      	blt.n	80043c4 <_puts_r+0x90>
 80043b6:	290a      	cmp	r1, #10
 80043b8:	d004      	beq.n	80043c4 <_puts_r+0x90>
 80043ba:	6823      	ldr	r3, [r4, #0]
 80043bc:	1c5a      	adds	r2, r3, #1
 80043be:	6022      	str	r2, [r4, #0]
 80043c0:	7019      	strb	r1, [r3, #0]
 80043c2:	e7cf      	b.n	8004364 <_puts_r+0x30>
 80043c4:	4622      	mov	r2, r4
 80043c6:	4628      	mov	r0, r5
 80043c8:	f000 f852 	bl	8004470 <__swbuf_r>
 80043cc:	3001      	adds	r0, #1
 80043ce:	d1c9      	bne.n	8004364 <_puts_r+0x30>
 80043d0:	e7e9      	b.n	80043a6 <_puts_r+0x72>
 80043d2:	6823      	ldr	r3, [r4, #0]
 80043d4:	200a      	movs	r0, #10
 80043d6:	1c5a      	adds	r2, r3, #1
 80043d8:	6022      	str	r2, [r4, #0]
 80043da:	7018      	strb	r0, [r3, #0]
 80043dc:	bd70      	pop	{r4, r5, r6, pc}
 80043de:	bf00      	nop
 80043e0:	08004e54 	.word	0x08004e54
 80043e4:	08004e74 	.word	0x08004e74
 80043e8:	08004e34 	.word	0x08004e34

080043ec <puts>:
 80043ec:	4b02      	ldr	r3, [pc, #8]	; (80043f8 <puts+0xc>)
 80043ee:	4601      	mov	r1, r0
 80043f0:	6818      	ldr	r0, [r3, #0]
 80043f2:	f7ff bf9f 	b.w	8004334 <_puts_r>
 80043f6:	bf00      	nop
 80043f8:	20000020 	.word	0x20000020

080043fc <rand>:
 80043fc:	4b19      	ldr	r3, [pc, #100]	; (8004464 <rand+0x68>)
 80043fe:	b510      	push	{r4, lr}
 8004400:	681c      	ldr	r4, [r3, #0]
 8004402:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004404:	b9d3      	cbnz	r3, 800443c <rand+0x40>
 8004406:	2018      	movs	r0, #24
 8004408:	f000 fad2 	bl	80049b0 <malloc>
 800440c:	f243 330e 	movw	r3, #13070	; 0x330e
 8004410:	63a0      	str	r0, [r4, #56]	; 0x38
 8004412:	8003      	strh	r3, [r0, #0]
 8004414:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 8004418:	8043      	strh	r3, [r0, #2]
 800441a:	f241 2334 	movw	r3, #4660	; 0x1234
 800441e:	8083      	strh	r3, [r0, #4]
 8004420:	f24e 636d 	movw	r3, #58989	; 0xe66d
 8004424:	80c3      	strh	r3, [r0, #6]
 8004426:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 800442a:	8103      	strh	r3, [r0, #8]
 800442c:	2305      	movs	r3, #5
 800442e:	8143      	strh	r3, [r0, #10]
 8004430:	230b      	movs	r3, #11
 8004432:	8183      	strh	r3, [r0, #12]
 8004434:	2201      	movs	r2, #1
 8004436:	2300      	movs	r3, #0
 8004438:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800443c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800443e:	480a      	ldr	r0, [pc, #40]	; (8004468 <rand+0x6c>)
 8004440:	690a      	ldr	r2, [r1, #16]
 8004442:	694b      	ldr	r3, [r1, #20]
 8004444:	4c09      	ldr	r4, [pc, #36]	; (800446c <rand+0x70>)
 8004446:	4350      	muls	r0, r2
 8004448:	fb04 0003 	mla	r0, r4, r3, r0
 800444c:	fba2 2304 	umull	r2, r3, r2, r4
 8004450:	3201      	adds	r2, #1
 8004452:	4403      	add	r3, r0
 8004454:	f143 0300 	adc.w	r3, r3, #0
 8004458:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800445c:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8004460:	bd10      	pop	{r4, pc}
 8004462:	bf00      	nop
 8004464:	20000020 	.word	0x20000020
 8004468:	5851f42d 	.word	0x5851f42d
 800446c:	4c957f2d 	.word	0x4c957f2d

08004470 <__swbuf_r>:
 8004470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004472:	460e      	mov	r6, r1
 8004474:	4614      	mov	r4, r2
 8004476:	4605      	mov	r5, r0
 8004478:	b118      	cbz	r0, 8004482 <__swbuf_r+0x12>
 800447a:	6983      	ldr	r3, [r0, #24]
 800447c:	b90b      	cbnz	r3, 8004482 <__swbuf_r+0x12>
 800447e:	f000 f9a9 	bl	80047d4 <__sinit>
 8004482:	4b21      	ldr	r3, [pc, #132]	; (8004508 <__swbuf_r+0x98>)
 8004484:	429c      	cmp	r4, r3
 8004486:	d12a      	bne.n	80044de <__swbuf_r+0x6e>
 8004488:	686c      	ldr	r4, [r5, #4]
 800448a:	69a3      	ldr	r3, [r4, #24]
 800448c:	60a3      	str	r3, [r4, #8]
 800448e:	89a3      	ldrh	r3, [r4, #12]
 8004490:	071a      	lsls	r2, r3, #28
 8004492:	d52e      	bpl.n	80044f2 <__swbuf_r+0x82>
 8004494:	6923      	ldr	r3, [r4, #16]
 8004496:	b363      	cbz	r3, 80044f2 <__swbuf_r+0x82>
 8004498:	6923      	ldr	r3, [r4, #16]
 800449a:	6820      	ldr	r0, [r4, #0]
 800449c:	1ac0      	subs	r0, r0, r3
 800449e:	6963      	ldr	r3, [r4, #20]
 80044a0:	b2f6      	uxtb	r6, r6
 80044a2:	4298      	cmp	r0, r3
 80044a4:	4637      	mov	r7, r6
 80044a6:	db04      	blt.n	80044b2 <__swbuf_r+0x42>
 80044a8:	4621      	mov	r1, r4
 80044aa:	4628      	mov	r0, r5
 80044ac:	f000 f928 	bl	8004700 <_fflush_r>
 80044b0:	bb28      	cbnz	r0, 80044fe <__swbuf_r+0x8e>
 80044b2:	68a3      	ldr	r3, [r4, #8]
 80044b4:	3b01      	subs	r3, #1
 80044b6:	60a3      	str	r3, [r4, #8]
 80044b8:	6823      	ldr	r3, [r4, #0]
 80044ba:	1c5a      	adds	r2, r3, #1
 80044bc:	6022      	str	r2, [r4, #0]
 80044be:	701e      	strb	r6, [r3, #0]
 80044c0:	6963      	ldr	r3, [r4, #20]
 80044c2:	3001      	adds	r0, #1
 80044c4:	4298      	cmp	r0, r3
 80044c6:	d004      	beq.n	80044d2 <__swbuf_r+0x62>
 80044c8:	89a3      	ldrh	r3, [r4, #12]
 80044ca:	07db      	lsls	r3, r3, #31
 80044cc:	d519      	bpl.n	8004502 <__swbuf_r+0x92>
 80044ce:	2e0a      	cmp	r6, #10
 80044d0:	d117      	bne.n	8004502 <__swbuf_r+0x92>
 80044d2:	4621      	mov	r1, r4
 80044d4:	4628      	mov	r0, r5
 80044d6:	f000 f913 	bl	8004700 <_fflush_r>
 80044da:	b190      	cbz	r0, 8004502 <__swbuf_r+0x92>
 80044dc:	e00f      	b.n	80044fe <__swbuf_r+0x8e>
 80044de:	4b0b      	ldr	r3, [pc, #44]	; (800450c <__swbuf_r+0x9c>)
 80044e0:	429c      	cmp	r4, r3
 80044e2:	d101      	bne.n	80044e8 <__swbuf_r+0x78>
 80044e4:	68ac      	ldr	r4, [r5, #8]
 80044e6:	e7d0      	b.n	800448a <__swbuf_r+0x1a>
 80044e8:	4b09      	ldr	r3, [pc, #36]	; (8004510 <__swbuf_r+0xa0>)
 80044ea:	429c      	cmp	r4, r3
 80044ec:	bf08      	it	eq
 80044ee:	68ec      	ldreq	r4, [r5, #12]
 80044f0:	e7cb      	b.n	800448a <__swbuf_r+0x1a>
 80044f2:	4621      	mov	r1, r4
 80044f4:	4628      	mov	r0, r5
 80044f6:	f000 f80d 	bl	8004514 <__swsetup_r>
 80044fa:	2800      	cmp	r0, #0
 80044fc:	d0cc      	beq.n	8004498 <__swbuf_r+0x28>
 80044fe:	f04f 37ff 	mov.w	r7, #4294967295
 8004502:	4638      	mov	r0, r7
 8004504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004506:	bf00      	nop
 8004508:	08004e54 	.word	0x08004e54
 800450c:	08004e74 	.word	0x08004e74
 8004510:	08004e34 	.word	0x08004e34

08004514 <__swsetup_r>:
 8004514:	4b32      	ldr	r3, [pc, #200]	; (80045e0 <__swsetup_r+0xcc>)
 8004516:	b570      	push	{r4, r5, r6, lr}
 8004518:	681d      	ldr	r5, [r3, #0]
 800451a:	4606      	mov	r6, r0
 800451c:	460c      	mov	r4, r1
 800451e:	b125      	cbz	r5, 800452a <__swsetup_r+0x16>
 8004520:	69ab      	ldr	r3, [r5, #24]
 8004522:	b913      	cbnz	r3, 800452a <__swsetup_r+0x16>
 8004524:	4628      	mov	r0, r5
 8004526:	f000 f955 	bl	80047d4 <__sinit>
 800452a:	4b2e      	ldr	r3, [pc, #184]	; (80045e4 <__swsetup_r+0xd0>)
 800452c:	429c      	cmp	r4, r3
 800452e:	d10f      	bne.n	8004550 <__swsetup_r+0x3c>
 8004530:	686c      	ldr	r4, [r5, #4]
 8004532:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004536:	b29a      	uxth	r2, r3
 8004538:	0715      	lsls	r5, r2, #28
 800453a:	d42c      	bmi.n	8004596 <__swsetup_r+0x82>
 800453c:	06d0      	lsls	r0, r2, #27
 800453e:	d411      	bmi.n	8004564 <__swsetup_r+0x50>
 8004540:	2209      	movs	r2, #9
 8004542:	6032      	str	r2, [r6, #0]
 8004544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004548:	81a3      	strh	r3, [r4, #12]
 800454a:	f04f 30ff 	mov.w	r0, #4294967295
 800454e:	bd70      	pop	{r4, r5, r6, pc}
 8004550:	4b25      	ldr	r3, [pc, #148]	; (80045e8 <__swsetup_r+0xd4>)
 8004552:	429c      	cmp	r4, r3
 8004554:	d101      	bne.n	800455a <__swsetup_r+0x46>
 8004556:	68ac      	ldr	r4, [r5, #8]
 8004558:	e7eb      	b.n	8004532 <__swsetup_r+0x1e>
 800455a:	4b24      	ldr	r3, [pc, #144]	; (80045ec <__swsetup_r+0xd8>)
 800455c:	429c      	cmp	r4, r3
 800455e:	bf08      	it	eq
 8004560:	68ec      	ldreq	r4, [r5, #12]
 8004562:	e7e6      	b.n	8004532 <__swsetup_r+0x1e>
 8004564:	0751      	lsls	r1, r2, #29
 8004566:	d512      	bpl.n	800458e <__swsetup_r+0x7a>
 8004568:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800456a:	b141      	cbz	r1, 800457e <__swsetup_r+0x6a>
 800456c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004570:	4299      	cmp	r1, r3
 8004572:	d002      	beq.n	800457a <__swsetup_r+0x66>
 8004574:	4630      	mov	r0, r6
 8004576:	f000 fa23 	bl	80049c0 <_free_r>
 800457a:	2300      	movs	r3, #0
 800457c:	6363      	str	r3, [r4, #52]	; 0x34
 800457e:	89a3      	ldrh	r3, [r4, #12]
 8004580:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004584:	81a3      	strh	r3, [r4, #12]
 8004586:	2300      	movs	r3, #0
 8004588:	6063      	str	r3, [r4, #4]
 800458a:	6923      	ldr	r3, [r4, #16]
 800458c:	6023      	str	r3, [r4, #0]
 800458e:	89a3      	ldrh	r3, [r4, #12]
 8004590:	f043 0308 	orr.w	r3, r3, #8
 8004594:	81a3      	strh	r3, [r4, #12]
 8004596:	6923      	ldr	r3, [r4, #16]
 8004598:	b94b      	cbnz	r3, 80045ae <__swsetup_r+0x9a>
 800459a:	89a3      	ldrh	r3, [r4, #12]
 800459c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80045a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045a4:	d003      	beq.n	80045ae <__swsetup_r+0x9a>
 80045a6:	4621      	mov	r1, r4
 80045a8:	4630      	mov	r0, r6
 80045aa:	f000 f9c1 	bl	8004930 <__smakebuf_r>
 80045ae:	89a2      	ldrh	r2, [r4, #12]
 80045b0:	f012 0301 	ands.w	r3, r2, #1
 80045b4:	d00c      	beq.n	80045d0 <__swsetup_r+0xbc>
 80045b6:	2300      	movs	r3, #0
 80045b8:	60a3      	str	r3, [r4, #8]
 80045ba:	6963      	ldr	r3, [r4, #20]
 80045bc:	425b      	negs	r3, r3
 80045be:	61a3      	str	r3, [r4, #24]
 80045c0:	6923      	ldr	r3, [r4, #16]
 80045c2:	b953      	cbnz	r3, 80045da <__swsetup_r+0xc6>
 80045c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045c8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80045cc:	d1ba      	bne.n	8004544 <__swsetup_r+0x30>
 80045ce:	bd70      	pop	{r4, r5, r6, pc}
 80045d0:	0792      	lsls	r2, r2, #30
 80045d2:	bf58      	it	pl
 80045d4:	6963      	ldrpl	r3, [r4, #20]
 80045d6:	60a3      	str	r3, [r4, #8]
 80045d8:	e7f2      	b.n	80045c0 <__swsetup_r+0xac>
 80045da:	2000      	movs	r0, #0
 80045dc:	e7f7      	b.n	80045ce <__swsetup_r+0xba>
 80045de:	bf00      	nop
 80045e0:	20000020 	.word	0x20000020
 80045e4:	08004e54 	.word	0x08004e54
 80045e8:	08004e74 	.word	0x08004e74
 80045ec:	08004e34 	.word	0x08004e34

080045f0 <__sflush_r>:
 80045f0:	898a      	ldrh	r2, [r1, #12]
 80045f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045f6:	4605      	mov	r5, r0
 80045f8:	0710      	lsls	r0, r2, #28
 80045fa:	460c      	mov	r4, r1
 80045fc:	d45a      	bmi.n	80046b4 <__sflush_r+0xc4>
 80045fe:	684b      	ldr	r3, [r1, #4]
 8004600:	2b00      	cmp	r3, #0
 8004602:	dc05      	bgt.n	8004610 <__sflush_r+0x20>
 8004604:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004606:	2b00      	cmp	r3, #0
 8004608:	dc02      	bgt.n	8004610 <__sflush_r+0x20>
 800460a:	2000      	movs	r0, #0
 800460c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004610:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004612:	2e00      	cmp	r6, #0
 8004614:	d0f9      	beq.n	800460a <__sflush_r+0x1a>
 8004616:	2300      	movs	r3, #0
 8004618:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800461c:	682f      	ldr	r7, [r5, #0]
 800461e:	602b      	str	r3, [r5, #0]
 8004620:	d033      	beq.n	800468a <__sflush_r+0x9a>
 8004622:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004624:	89a3      	ldrh	r3, [r4, #12]
 8004626:	075a      	lsls	r2, r3, #29
 8004628:	d505      	bpl.n	8004636 <__sflush_r+0x46>
 800462a:	6863      	ldr	r3, [r4, #4]
 800462c:	1ac0      	subs	r0, r0, r3
 800462e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004630:	b10b      	cbz	r3, 8004636 <__sflush_r+0x46>
 8004632:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004634:	1ac0      	subs	r0, r0, r3
 8004636:	2300      	movs	r3, #0
 8004638:	4602      	mov	r2, r0
 800463a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800463c:	6a21      	ldr	r1, [r4, #32]
 800463e:	4628      	mov	r0, r5
 8004640:	47b0      	blx	r6
 8004642:	1c43      	adds	r3, r0, #1
 8004644:	89a3      	ldrh	r3, [r4, #12]
 8004646:	d106      	bne.n	8004656 <__sflush_r+0x66>
 8004648:	6829      	ldr	r1, [r5, #0]
 800464a:	291d      	cmp	r1, #29
 800464c:	d84b      	bhi.n	80046e6 <__sflush_r+0xf6>
 800464e:	4a2b      	ldr	r2, [pc, #172]	; (80046fc <__sflush_r+0x10c>)
 8004650:	40ca      	lsrs	r2, r1
 8004652:	07d6      	lsls	r6, r2, #31
 8004654:	d547      	bpl.n	80046e6 <__sflush_r+0xf6>
 8004656:	2200      	movs	r2, #0
 8004658:	6062      	str	r2, [r4, #4]
 800465a:	04d9      	lsls	r1, r3, #19
 800465c:	6922      	ldr	r2, [r4, #16]
 800465e:	6022      	str	r2, [r4, #0]
 8004660:	d504      	bpl.n	800466c <__sflush_r+0x7c>
 8004662:	1c42      	adds	r2, r0, #1
 8004664:	d101      	bne.n	800466a <__sflush_r+0x7a>
 8004666:	682b      	ldr	r3, [r5, #0]
 8004668:	b903      	cbnz	r3, 800466c <__sflush_r+0x7c>
 800466a:	6560      	str	r0, [r4, #84]	; 0x54
 800466c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800466e:	602f      	str	r7, [r5, #0]
 8004670:	2900      	cmp	r1, #0
 8004672:	d0ca      	beq.n	800460a <__sflush_r+0x1a>
 8004674:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004678:	4299      	cmp	r1, r3
 800467a:	d002      	beq.n	8004682 <__sflush_r+0x92>
 800467c:	4628      	mov	r0, r5
 800467e:	f000 f99f 	bl	80049c0 <_free_r>
 8004682:	2000      	movs	r0, #0
 8004684:	6360      	str	r0, [r4, #52]	; 0x34
 8004686:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800468a:	6a21      	ldr	r1, [r4, #32]
 800468c:	2301      	movs	r3, #1
 800468e:	4628      	mov	r0, r5
 8004690:	47b0      	blx	r6
 8004692:	1c41      	adds	r1, r0, #1
 8004694:	d1c6      	bne.n	8004624 <__sflush_r+0x34>
 8004696:	682b      	ldr	r3, [r5, #0]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d0c3      	beq.n	8004624 <__sflush_r+0x34>
 800469c:	2b1d      	cmp	r3, #29
 800469e:	d001      	beq.n	80046a4 <__sflush_r+0xb4>
 80046a0:	2b16      	cmp	r3, #22
 80046a2:	d101      	bne.n	80046a8 <__sflush_r+0xb8>
 80046a4:	602f      	str	r7, [r5, #0]
 80046a6:	e7b0      	b.n	800460a <__sflush_r+0x1a>
 80046a8:	89a3      	ldrh	r3, [r4, #12]
 80046aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046ae:	81a3      	strh	r3, [r4, #12]
 80046b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046b4:	690f      	ldr	r7, [r1, #16]
 80046b6:	2f00      	cmp	r7, #0
 80046b8:	d0a7      	beq.n	800460a <__sflush_r+0x1a>
 80046ba:	0793      	lsls	r3, r2, #30
 80046bc:	680e      	ldr	r6, [r1, #0]
 80046be:	bf08      	it	eq
 80046c0:	694b      	ldreq	r3, [r1, #20]
 80046c2:	600f      	str	r7, [r1, #0]
 80046c4:	bf18      	it	ne
 80046c6:	2300      	movne	r3, #0
 80046c8:	eba6 0807 	sub.w	r8, r6, r7
 80046cc:	608b      	str	r3, [r1, #8]
 80046ce:	f1b8 0f00 	cmp.w	r8, #0
 80046d2:	dd9a      	ble.n	800460a <__sflush_r+0x1a>
 80046d4:	4643      	mov	r3, r8
 80046d6:	463a      	mov	r2, r7
 80046d8:	6a21      	ldr	r1, [r4, #32]
 80046da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80046dc:	4628      	mov	r0, r5
 80046de:	47b0      	blx	r6
 80046e0:	2800      	cmp	r0, #0
 80046e2:	dc07      	bgt.n	80046f4 <__sflush_r+0x104>
 80046e4:	89a3      	ldrh	r3, [r4, #12]
 80046e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046ea:	81a3      	strh	r3, [r4, #12]
 80046ec:	f04f 30ff 	mov.w	r0, #4294967295
 80046f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046f4:	4407      	add	r7, r0
 80046f6:	eba8 0800 	sub.w	r8, r8, r0
 80046fa:	e7e8      	b.n	80046ce <__sflush_r+0xde>
 80046fc:	20400001 	.word	0x20400001

08004700 <_fflush_r>:
 8004700:	b538      	push	{r3, r4, r5, lr}
 8004702:	690b      	ldr	r3, [r1, #16]
 8004704:	4605      	mov	r5, r0
 8004706:	460c      	mov	r4, r1
 8004708:	b1db      	cbz	r3, 8004742 <_fflush_r+0x42>
 800470a:	b118      	cbz	r0, 8004714 <_fflush_r+0x14>
 800470c:	6983      	ldr	r3, [r0, #24]
 800470e:	b90b      	cbnz	r3, 8004714 <_fflush_r+0x14>
 8004710:	f000 f860 	bl	80047d4 <__sinit>
 8004714:	4b0c      	ldr	r3, [pc, #48]	; (8004748 <_fflush_r+0x48>)
 8004716:	429c      	cmp	r4, r3
 8004718:	d109      	bne.n	800472e <_fflush_r+0x2e>
 800471a:	686c      	ldr	r4, [r5, #4]
 800471c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004720:	b17b      	cbz	r3, 8004742 <_fflush_r+0x42>
 8004722:	4621      	mov	r1, r4
 8004724:	4628      	mov	r0, r5
 8004726:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800472a:	f7ff bf61 	b.w	80045f0 <__sflush_r>
 800472e:	4b07      	ldr	r3, [pc, #28]	; (800474c <_fflush_r+0x4c>)
 8004730:	429c      	cmp	r4, r3
 8004732:	d101      	bne.n	8004738 <_fflush_r+0x38>
 8004734:	68ac      	ldr	r4, [r5, #8]
 8004736:	e7f1      	b.n	800471c <_fflush_r+0x1c>
 8004738:	4b05      	ldr	r3, [pc, #20]	; (8004750 <_fflush_r+0x50>)
 800473a:	429c      	cmp	r4, r3
 800473c:	bf08      	it	eq
 800473e:	68ec      	ldreq	r4, [r5, #12]
 8004740:	e7ec      	b.n	800471c <_fflush_r+0x1c>
 8004742:	2000      	movs	r0, #0
 8004744:	bd38      	pop	{r3, r4, r5, pc}
 8004746:	bf00      	nop
 8004748:	08004e54 	.word	0x08004e54
 800474c:	08004e74 	.word	0x08004e74
 8004750:	08004e34 	.word	0x08004e34

08004754 <_cleanup_r>:
 8004754:	4901      	ldr	r1, [pc, #4]	; (800475c <_cleanup_r+0x8>)
 8004756:	f000 b8a9 	b.w	80048ac <_fwalk_reent>
 800475a:	bf00      	nop
 800475c:	08004701 	.word	0x08004701

08004760 <std.isra.0>:
 8004760:	2300      	movs	r3, #0
 8004762:	b510      	push	{r4, lr}
 8004764:	4604      	mov	r4, r0
 8004766:	6003      	str	r3, [r0, #0]
 8004768:	6043      	str	r3, [r0, #4]
 800476a:	6083      	str	r3, [r0, #8]
 800476c:	8181      	strh	r1, [r0, #12]
 800476e:	6643      	str	r3, [r0, #100]	; 0x64
 8004770:	81c2      	strh	r2, [r0, #14]
 8004772:	6103      	str	r3, [r0, #16]
 8004774:	6143      	str	r3, [r0, #20]
 8004776:	6183      	str	r3, [r0, #24]
 8004778:	4619      	mov	r1, r3
 800477a:	2208      	movs	r2, #8
 800477c:	305c      	adds	r0, #92	; 0x5c
 800477e:	f7ff fdd0 	bl	8004322 <memset>
 8004782:	4b05      	ldr	r3, [pc, #20]	; (8004798 <std.isra.0+0x38>)
 8004784:	6263      	str	r3, [r4, #36]	; 0x24
 8004786:	4b05      	ldr	r3, [pc, #20]	; (800479c <std.isra.0+0x3c>)
 8004788:	62a3      	str	r3, [r4, #40]	; 0x28
 800478a:	4b05      	ldr	r3, [pc, #20]	; (80047a0 <std.isra.0+0x40>)
 800478c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800478e:	4b05      	ldr	r3, [pc, #20]	; (80047a4 <std.isra.0+0x44>)
 8004790:	6224      	str	r4, [r4, #32]
 8004792:	6323      	str	r3, [r4, #48]	; 0x30
 8004794:	bd10      	pop	{r4, pc}
 8004796:	bf00      	nop
 8004798:	08004b39 	.word	0x08004b39
 800479c:	08004b5b 	.word	0x08004b5b
 80047a0:	08004b93 	.word	0x08004b93
 80047a4:	08004bb7 	.word	0x08004bb7

080047a8 <__sfmoreglue>:
 80047a8:	b570      	push	{r4, r5, r6, lr}
 80047aa:	1e4a      	subs	r2, r1, #1
 80047ac:	2568      	movs	r5, #104	; 0x68
 80047ae:	4355      	muls	r5, r2
 80047b0:	460e      	mov	r6, r1
 80047b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80047b6:	f000 f951 	bl	8004a5c <_malloc_r>
 80047ba:	4604      	mov	r4, r0
 80047bc:	b140      	cbz	r0, 80047d0 <__sfmoreglue+0x28>
 80047be:	2100      	movs	r1, #0
 80047c0:	e880 0042 	stmia.w	r0, {r1, r6}
 80047c4:	300c      	adds	r0, #12
 80047c6:	60a0      	str	r0, [r4, #8]
 80047c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80047cc:	f7ff fda9 	bl	8004322 <memset>
 80047d0:	4620      	mov	r0, r4
 80047d2:	bd70      	pop	{r4, r5, r6, pc}

080047d4 <__sinit>:
 80047d4:	6983      	ldr	r3, [r0, #24]
 80047d6:	b510      	push	{r4, lr}
 80047d8:	4604      	mov	r4, r0
 80047da:	bb33      	cbnz	r3, 800482a <__sinit+0x56>
 80047dc:	6483      	str	r3, [r0, #72]	; 0x48
 80047de:	64c3      	str	r3, [r0, #76]	; 0x4c
 80047e0:	6503      	str	r3, [r0, #80]	; 0x50
 80047e2:	4b12      	ldr	r3, [pc, #72]	; (800482c <__sinit+0x58>)
 80047e4:	4a12      	ldr	r2, [pc, #72]	; (8004830 <__sinit+0x5c>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	6282      	str	r2, [r0, #40]	; 0x28
 80047ea:	4298      	cmp	r0, r3
 80047ec:	bf04      	itt	eq
 80047ee:	2301      	moveq	r3, #1
 80047f0:	6183      	streq	r3, [r0, #24]
 80047f2:	f000 f81f 	bl	8004834 <__sfp>
 80047f6:	6060      	str	r0, [r4, #4]
 80047f8:	4620      	mov	r0, r4
 80047fa:	f000 f81b 	bl	8004834 <__sfp>
 80047fe:	60a0      	str	r0, [r4, #8]
 8004800:	4620      	mov	r0, r4
 8004802:	f000 f817 	bl	8004834 <__sfp>
 8004806:	2200      	movs	r2, #0
 8004808:	60e0      	str	r0, [r4, #12]
 800480a:	2104      	movs	r1, #4
 800480c:	6860      	ldr	r0, [r4, #4]
 800480e:	f7ff ffa7 	bl	8004760 <std.isra.0>
 8004812:	2201      	movs	r2, #1
 8004814:	2109      	movs	r1, #9
 8004816:	68a0      	ldr	r0, [r4, #8]
 8004818:	f7ff ffa2 	bl	8004760 <std.isra.0>
 800481c:	2202      	movs	r2, #2
 800481e:	2112      	movs	r1, #18
 8004820:	68e0      	ldr	r0, [r4, #12]
 8004822:	f7ff ff9d 	bl	8004760 <std.isra.0>
 8004826:	2301      	movs	r3, #1
 8004828:	61a3      	str	r3, [r4, #24]
 800482a:	bd10      	pop	{r4, pc}
 800482c:	08004e94 	.word	0x08004e94
 8004830:	08004755 	.word	0x08004755

08004834 <__sfp>:
 8004834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004836:	4b1c      	ldr	r3, [pc, #112]	; (80048a8 <__sfp+0x74>)
 8004838:	681e      	ldr	r6, [r3, #0]
 800483a:	69b3      	ldr	r3, [r6, #24]
 800483c:	4607      	mov	r7, r0
 800483e:	b913      	cbnz	r3, 8004846 <__sfp+0x12>
 8004840:	4630      	mov	r0, r6
 8004842:	f7ff ffc7 	bl	80047d4 <__sinit>
 8004846:	3648      	adds	r6, #72	; 0x48
 8004848:	68b4      	ldr	r4, [r6, #8]
 800484a:	6873      	ldr	r3, [r6, #4]
 800484c:	3b01      	subs	r3, #1
 800484e:	d503      	bpl.n	8004858 <__sfp+0x24>
 8004850:	6833      	ldr	r3, [r6, #0]
 8004852:	b133      	cbz	r3, 8004862 <__sfp+0x2e>
 8004854:	6836      	ldr	r6, [r6, #0]
 8004856:	e7f7      	b.n	8004848 <__sfp+0x14>
 8004858:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800485c:	b16d      	cbz	r5, 800487a <__sfp+0x46>
 800485e:	3468      	adds	r4, #104	; 0x68
 8004860:	e7f4      	b.n	800484c <__sfp+0x18>
 8004862:	2104      	movs	r1, #4
 8004864:	4638      	mov	r0, r7
 8004866:	f7ff ff9f 	bl	80047a8 <__sfmoreglue>
 800486a:	6030      	str	r0, [r6, #0]
 800486c:	2800      	cmp	r0, #0
 800486e:	d1f1      	bne.n	8004854 <__sfp+0x20>
 8004870:	230c      	movs	r3, #12
 8004872:	603b      	str	r3, [r7, #0]
 8004874:	4604      	mov	r4, r0
 8004876:	4620      	mov	r0, r4
 8004878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800487a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800487e:	81e3      	strh	r3, [r4, #14]
 8004880:	2301      	movs	r3, #1
 8004882:	81a3      	strh	r3, [r4, #12]
 8004884:	6665      	str	r5, [r4, #100]	; 0x64
 8004886:	6025      	str	r5, [r4, #0]
 8004888:	60a5      	str	r5, [r4, #8]
 800488a:	6065      	str	r5, [r4, #4]
 800488c:	6125      	str	r5, [r4, #16]
 800488e:	6165      	str	r5, [r4, #20]
 8004890:	61a5      	str	r5, [r4, #24]
 8004892:	2208      	movs	r2, #8
 8004894:	4629      	mov	r1, r5
 8004896:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800489a:	f7ff fd42 	bl	8004322 <memset>
 800489e:	6365      	str	r5, [r4, #52]	; 0x34
 80048a0:	63a5      	str	r5, [r4, #56]	; 0x38
 80048a2:	64a5      	str	r5, [r4, #72]	; 0x48
 80048a4:	64e5      	str	r5, [r4, #76]	; 0x4c
 80048a6:	e7e6      	b.n	8004876 <__sfp+0x42>
 80048a8:	08004e94 	.word	0x08004e94

080048ac <_fwalk_reent>:
 80048ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048b0:	4680      	mov	r8, r0
 80048b2:	4689      	mov	r9, r1
 80048b4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80048b8:	2600      	movs	r6, #0
 80048ba:	b914      	cbnz	r4, 80048c2 <_fwalk_reent+0x16>
 80048bc:	4630      	mov	r0, r6
 80048be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048c2:	68a5      	ldr	r5, [r4, #8]
 80048c4:	6867      	ldr	r7, [r4, #4]
 80048c6:	3f01      	subs	r7, #1
 80048c8:	d501      	bpl.n	80048ce <_fwalk_reent+0x22>
 80048ca:	6824      	ldr	r4, [r4, #0]
 80048cc:	e7f5      	b.n	80048ba <_fwalk_reent+0xe>
 80048ce:	89ab      	ldrh	r3, [r5, #12]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d907      	bls.n	80048e4 <_fwalk_reent+0x38>
 80048d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80048d8:	3301      	adds	r3, #1
 80048da:	d003      	beq.n	80048e4 <_fwalk_reent+0x38>
 80048dc:	4629      	mov	r1, r5
 80048de:	4640      	mov	r0, r8
 80048e0:	47c8      	blx	r9
 80048e2:	4306      	orrs	r6, r0
 80048e4:	3568      	adds	r5, #104	; 0x68
 80048e6:	e7ee      	b.n	80048c6 <_fwalk_reent+0x1a>

080048e8 <__swhatbuf_r>:
 80048e8:	b570      	push	{r4, r5, r6, lr}
 80048ea:	460e      	mov	r6, r1
 80048ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048f0:	2900      	cmp	r1, #0
 80048f2:	b090      	sub	sp, #64	; 0x40
 80048f4:	4614      	mov	r4, r2
 80048f6:	461d      	mov	r5, r3
 80048f8:	da07      	bge.n	800490a <__swhatbuf_r+0x22>
 80048fa:	2300      	movs	r3, #0
 80048fc:	602b      	str	r3, [r5, #0]
 80048fe:	89b3      	ldrh	r3, [r6, #12]
 8004900:	061a      	lsls	r2, r3, #24
 8004902:	d410      	bmi.n	8004926 <__swhatbuf_r+0x3e>
 8004904:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004908:	e00e      	b.n	8004928 <__swhatbuf_r+0x40>
 800490a:	aa01      	add	r2, sp, #4
 800490c:	f000 f97a 	bl	8004c04 <_fstat_r>
 8004910:	2800      	cmp	r0, #0
 8004912:	dbf2      	blt.n	80048fa <__swhatbuf_r+0x12>
 8004914:	9a02      	ldr	r2, [sp, #8]
 8004916:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800491a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800491e:	425a      	negs	r2, r3
 8004920:	415a      	adcs	r2, r3
 8004922:	602a      	str	r2, [r5, #0]
 8004924:	e7ee      	b.n	8004904 <__swhatbuf_r+0x1c>
 8004926:	2340      	movs	r3, #64	; 0x40
 8004928:	2000      	movs	r0, #0
 800492a:	6023      	str	r3, [r4, #0]
 800492c:	b010      	add	sp, #64	; 0x40
 800492e:	bd70      	pop	{r4, r5, r6, pc}

08004930 <__smakebuf_r>:
 8004930:	898b      	ldrh	r3, [r1, #12]
 8004932:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004934:	079d      	lsls	r5, r3, #30
 8004936:	4606      	mov	r6, r0
 8004938:	460c      	mov	r4, r1
 800493a:	d507      	bpl.n	800494c <__smakebuf_r+0x1c>
 800493c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004940:	6023      	str	r3, [r4, #0]
 8004942:	6123      	str	r3, [r4, #16]
 8004944:	2301      	movs	r3, #1
 8004946:	6163      	str	r3, [r4, #20]
 8004948:	b002      	add	sp, #8
 800494a:	bd70      	pop	{r4, r5, r6, pc}
 800494c:	ab01      	add	r3, sp, #4
 800494e:	466a      	mov	r2, sp
 8004950:	f7ff ffca 	bl	80048e8 <__swhatbuf_r>
 8004954:	9900      	ldr	r1, [sp, #0]
 8004956:	4605      	mov	r5, r0
 8004958:	4630      	mov	r0, r6
 800495a:	f000 f87f 	bl	8004a5c <_malloc_r>
 800495e:	b948      	cbnz	r0, 8004974 <__smakebuf_r+0x44>
 8004960:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004964:	059a      	lsls	r2, r3, #22
 8004966:	d4ef      	bmi.n	8004948 <__smakebuf_r+0x18>
 8004968:	f023 0303 	bic.w	r3, r3, #3
 800496c:	f043 0302 	orr.w	r3, r3, #2
 8004970:	81a3      	strh	r3, [r4, #12]
 8004972:	e7e3      	b.n	800493c <__smakebuf_r+0xc>
 8004974:	4b0d      	ldr	r3, [pc, #52]	; (80049ac <__smakebuf_r+0x7c>)
 8004976:	62b3      	str	r3, [r6, #40]	; 0x28
 8004978:	89a3      	ldrh	r3, [r4, #12]
 800497a:	6020      	str	r0, [r4, #0]
 800497c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004980:	81a3      	strh	r3, [r4, #12]
 8004982:	9b00      	ldr	r3, [sp, #0]
 8004984:	6163      	str	r3, [r4, #20]
 8004986:	9b01      	ldr	r3, [sp, #4]
 8004988:	6120      	str	r0, [r4, #16]
 800498a:	b15b      	cbz	r3, 80049a4 <__smakebuf_r+0x74>
 800498c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004990:	4630      	mov	r0, r6
 8004992:	f000 f949 	bl	8004c28 <_isatty_r>
 8004996:	b128      	cbz	r0, 80049a4 <__smakebuf_r+0x74>
 8004998:	89a3      	ldrh	r3, [r4, #12]
 800499a:	f023 0303 	bic.w	r3, r3, #3
 800499e:	f043 0301 	orr.w	r3, r3, #1
 80049a2:	81a3      	strh	r3, [r4, #12]
 80049a4:	89a3      	ldrh	r3, [r4, #12]
 80049a6:	431d      	orrs	r5, r3
 80049a8:	81a5      	strh	r5, [r4, #12]
 80049aa:	e7cd      	b.n	8004948 <__smakebuf_r+0x18>
 80049ac:	08004755 	.word	0x08004755

080049b0 <malloc>:
 80049b0:	4b02      	ldr	r3, [pc, #8]	; (80049bc <malloc+0xc>)
 80049b2:	4601      	mov	r1, r0
 80049b4:	6818      	ldr	r0, [r3, #0]
 80049b6:	f000 b851 	b.w	8004a5c <_malloc_r>
 80049ba:	bf00      	nop
 80049bc:	20000020 	.word	0x20000020

080049c0 <_free_r>:
 80049c0:	b538      	push	{r3, r4, r5, lr}
 80049c2:	4605      	mov	r5, r0
 80049c4:	2900      	cmp	r1, #0
 80049c6:	d045      	beq.n	8004a54 <_free_r+0x94>
 80049c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049cc:	1f0c      	subs	r4, r1, #4
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	bfb8      	it	lt
 80049d2:	18e4      	addlt	r4, r4, r3
 80049d4:	f000 f94a 	bl	8004c6c <__malloc_lock>
 80049d8:	4a1f      	ldr	r2, [pc, #124]	; (8004a58 <_free_r+0x98>)
 80049da:	6813      	ldr	r3, [r2, #0]
 80049dc:	4610      	mov	r0, r2
 80049de:	b933      	cbnz	r3, 80049ee <_free_r+0x2e>
 80049e0:	6063      	str	r3, [r4, #4]
 80049e2:	6014      	str	r4, [r2, #0]
 80049e4:	4628      	mov	r0, r5
 80049e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049ea:	f000 b940 	b.w	8004c6e <__malloc_unlock>
 80049ee:	42a3      	cmp	r3, r4
 80049f0:	d90c      	bls.n	8004a0c <_free_r+0x4c>
 80049f2:	6821      	ldr	r1, [r4, #0]
 80049f4:	1862      	adds	r2, r4, r1
 80049f6:	4293      	cmp	r3, r2
 80049f8:	bf04      	itt	eq
 80049fa:	681a      	ldreq	r2, [r3, #0]
 80049fc:	685b      	ldreq	r3, [r3, #4]
 80049fe:	6063      	str	r3, [r4, #4]
 8004a00:	bf04      	itt	eq
 8004a02:	1852      	addeq	r2, r2, r1
 8004a04:	6022      	streq	r2, [r4, #0]
 8004a06:	6004      	str	r4, [r0, #0]
 8004a08:	e7ec      	b.n	80049e4 <_free_r+0x24>
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	685a      	ldr	r2, [r3, #4]
 8004a0e:	b10a      	cbz	r2, 8004a14 <_free_r+0x54>
 8004a10:	42a2      	cmp	r2, r4
 8004a12:	d9fa      	bls.n	8004a0a <_free_r+0x4a>
 8004a14:	6819      	ldr	r1, [r3, #0]
 8004a16:	1858      	adds	r0, r3, r1
 8004a18:	42a0      	cmp	r0, r4
 8004a1a:	d10b      	bne.n	8004a34 <_free_r+0x74>
 8004a1c:	6820      	ldr	r0, [r4, #0]
 8004a1e:	4401      	add	r1, r0
 8004a20:	1858      	adds	r0, r3, r1
 8004a22:	4282      	cmp	r2, r0
 8004a24:	6019      	str	r1, [r3, #0]
 8004a26:	d1dd      	bne.n	80049e4 <_free_r+0x24>
 8004a28:	6810      	ldr	r0, [r2, #0]
 8004a2a:	6852      	ldr	r2, [r2, #4]
 8004a2c:	605a      	str	r2, [r3, #4]
 8004a2e:	4401      	add	r1, r0
 8004a30:	6019      	str	r1, [r3, #0]
 8004a32:	e7d7      	b.n	80049e4 <_free_r+0x24>
 8004a34:	d902      	bls.n	8004a3c <_free_r+0x7c>
 8004a36:	230c      	movs	r3, #12
 8004a38:	602b      	str	r3, [r5, #0]
 8004a3a:	e7d3      	b.n	80049e4 <_free_r+0x24>
 8004a3c:	6820      	ldr	r0, [r4, #0]
 8004a3e:	1821      	adds	r1, r4, r0
 8004a40:	428a      	cmp	r2, r1
 8004a42:	bf04      	itt	eq
 8004a44:	6811      	ldreq	r1, [r2, #0]
 8004a46:	6852      	ldreq	r2, [r2, #4]
 8004a48:	6062      	str	r2, [r4, #4]
 8004a4a:	bf04      	itt	eq
 8004a4c:	1809      	addeq	r1, r1, r0
 8004a4e:	6021      	streq	r1, [r4, #0]
 8004a50:	605c      	str	r4, [r3, #4]
 8004a52:	e7c7      	b.n	80049e4 <_free_r+0x24>
 8004a54:	bd38      	pop	{r3, r4, r5, pc}
 8004a56:	bf00      	nop
 8004a58:	20001e00 	.word	0x20001e00

08004a5c <_malloc_r>:
 8004a5c:	b570      	push	{r4, r5, r6, lr}
 8004a5e:	1ccd      	adds	r5, r1, #3
 8004a60:	f025 0503 	bic.w	r5, r5, #3
 8004a64:	3508      	adds	r5, #8
 8004a66:	2d0c      	cmp	r5, #12
 8004a68:	bf38      	it	cc
 8004a6a:	250c      	movcc	r5, #12
 8004a6c:	2d00      	cmp	r5, #0
 8004a6e:	4606      	mov	r6, r0
 8004a70:	db01      	blt.n	8004a76 <_malloc_r+0x1a>
 8004a72:	42a9      	cmp	r1, r5
 8004a74:	d903      	bls.n	8004a7e <_malloc_r+0x22>
 8004a76:	230c      	movs	r3, #12
 8004a78:	6033      	str	r3, [r6, #0]
 8004a7a:	2000      	movs	r0, #0
 8004a7c:	bd70      	pop	{r4, r5, r6, pc}
 8004a7e:	f000 f8f5 	bl	8004c6c <__malloc_lock>
 8004a82:	4a23      	ldr	r2, [pc, #140]	; (8004b10 <_malloc_r+0xb4>)
 8004a84:	6814      	ldr	r4, [r2, #0]
 8004a86:	4621      	mov	r1, r4
 8004a88:	b991      	cbnz	r1, 8004ab0 <_malloc_r+0x54>
 8004a8a:	4c22      	ldr	r4, [pc, #136]	; (8004b14 <_malloc_r+0xb8>)
 8004a8c:	6823      	ldr	r3, [r4, #0]
 8004a8e:	b91b      	cbnz	r3, 8004a98 <_malloc_r+0x3c>
 8004a90:	4630      	mov	r0, r6
 8004a92:	f000 f841 	bl	8004b18 <_sbrk_r>
 8004a96:	6020      	str	r0, [r4, #0]
 8004a98:	4629      	mov	r1, r5
 8004a9a:	4630      	mov	r0, r6
 8004a9c:	f000 f83c 	bl	8004b18 <_sbrk_r>
 8004aa0:	1c43      	adds	r3, r0, #1
 8004aa2:	d126      	bne.n	8004af2 <_malloc_r+0x96>
 8004aa4:	230c      	movs	r3, #12
 8004aa6:	6033      	str	r3, [r6, #0]
 8004aa8:	4630      	mov	r0, r6
 8004aaa:	f000 f8e0 	bl	8004c6e <__malloc_unlock>
 8004aae:	e7e4      	b.n	8004a7a <_malloc_r+0x1e>
 8004ab0:	680b      	ldr	r3, [r1, #0]
 8004ab2:	1b5b      	subs	r3, r3, r5
 8004ab4:	d41a      	bmi.n	8004aec <_malloc_r+0x90>
 8004ab6:	2b0b      	cmp	r3, #11
 8004ab8:	d90f      	bls.n	8004ada <_malloc_r+0x7e>
 8004aba:	600b      	str	r3, [r1, #0]
 8004abc:	50cd      	str	r5, [r1, r3]
 8004abe:	18cc      	adds	r4, r1, r3
 8004ac0:	4630      	mov	r0, r6
 8004ac2:	f000 f8d4 	bl	8004c6e <__malloc_unlock>
 8004ac6:	f104 000b 	add.w	r0, r4, #11
 8004aca:	1d23      	adds	r3, r4, #4
 8004acc:	f020 0007 	bic.w	r0, r0, #7
 8004ad0:	1ac3      	subs	r3, r0, r3
 8004ad2:	d01b      	beq.n	8004b0c <_malloc_r+0xb0>
 8004ad4:	425a      	negs	r2, r3
 8004ad6:	50e2      	str	r2, [r4, r3]
 8004ad8:	bd70      	pop	{r4, r5, r6, pc}
 8004ada:	428c      	cmp	r4, r1
 8004adc:	bf0d      	iteet	eq
 8004ade:	6863      	ldreq	r3, [r4, #4]
 8004ae0:	684b      	ldrne	r3, [r1, #4]
 8004ae2:	6063      	strne	r3, [r4, #4]
 8004ae4:	6013      	streq	r3, [r2, #0]
 8004ae6:	bf18      	it	ne
 8004ae8:	460c      	movne	r4, r1
 8004aea:	e7e9      	b.n	8004ac0 <_malloc_r+0x64>
 8004aec:	460c      	mov	r4, r1
 8004aee:	6849      	ldr	r1, [r1, #4]
 8004af0:	e7ca      	b.n	8004a88 <_malloc_r+0x2c>
 8004af2:	1cc4      	adds	r4, r0, #3
 8004af4:	f024 0403 	bic.w	r4, r4, #3
 8004af8:	42a0      	cmp	r0, r4
 8004afa:	d005      	beq.n	8004b08 <_malloc_r+0xac>
 8004afc:	1a21      	subs	r1, r4, r0
 8004afe:	4630      	mov	r0, r6
 8004b00:	f000 f80a 	bl	8004b18 <_sbrk_r>
 8004b04:	3001      	adds	r0, #1
 8004b06:	d0cd      	beq.n	8004aa4 <_malloc_r+0x48>
 8004b08:	6025      	str	r5, [r4, #0]
 8004b0a:	e7d9      	b.n	8004ac0 <_malloc_r+0x64>
 8004b0c:	bd70      	pop	{r4, r5, r6, pc}
 8004b0e:	bf00      	nop
 8004b10:	20001e00 	.word	0x20001e00
 8004b14:	20001e04 	.word	0x20001e04

08004b18 <_sbrk_r>:
 8004b18:	b538      	push	{r3, r4, r5, lr}
 8004b1a:	4c06      	ldr	r4, [pc, #24]	; (8004b34 <_sbrk_r+0x1c>)
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	4605      	mov	r5, r0
 8004b20:	4608      	mov	r0, r1
 8004b22:	6023      	str	r3, [r4, #0]
 8004b24:	f7fe ffa0 	bl	8003a68 <_sbrk>
 8004b28:	1c43      	adds	r3, r0, #1
 8004b2a:	d102      	bne.n	8004b32 <_sbrk_r+0x1a>
 8004b2c:	6823      	ldr	r3, [r4, #0]
 8004b2e:	b103      	cbz	r3, 8004b32 <_sbrk_r+0x1a>
 8004b30:	602b      	str	r3, [r5, #0]
 8004b32:	bd38      	pop	{r3, r4, r5, pc}
 8004b34:	20001ed4 	.word	0x20001ed4

08004b38 <__sread>:
 8004b38:	b510      	push	{r4, lr}
 8004b3a:	460c      	mov	r4, r1
 8004b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b40:	f000 f896 	bl	8004c70 <_read_r>
 8004b44:	2800      	cmp	r0, #0
 8004b46:	bfab      	itete	ge
 8004b48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004b4a:	89a3      	ldrhlt	r3, [r4, #12]
 8004b4c:	181b      	addge	r3, r3, r0
 8004b4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004b52:	bfac      	ite	ge
 8004b54:	6563      	strge	r3, [r4, #84]	; 0x54
 8004b56:	81a3      	strhlt	r3, [r4, #12]
 8004b58:	bd10      	pop	{r4, pc}

08004b5a <__swrite>:
 8004b5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b5e:	461f      	mov	r7, r3
 8004b60:	898b      	ldrh	r3, [r1, #12]
 8004b62:	05db      	lsls	r3, r3, #23
 8004b64:	4605      	mov	r5, r0
 8004b66:	460c      	mov	r4, r1
 8004b68:	4616      	mov	r6, r2
 8004b6a:	d505      	bpl.n	8004b78 <__swrite+0x1e>
 8004b6c:	2302      	movs	r3, #2
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b74:	f000 f868 	bl	8004c48 <_lseek_r>
 8004b78:	89a3      	ldrh	r3, [r4, #12]
 8004b7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b82:	81a3      	strh	r3, [r4, #12]
 8004b84:	4632      	mov	r2, r6
 8004b86:	463b      	mov	r3, r7
 8004b88:	4628      	mov	r0, r5
 8004b8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b8e:	f000 b817 	b.w	8004bc0 <_write_r>

08004b92 <__sseek>:
 8004b92:	b510      	push	{r4, lr}
 8004b94:	460c      	mov	r4, r1
 8004b96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b9a:	f000 f855 	bl	8004c48 <_lseek_r>
 8004b9e:	1c43      	adds	r3, r0, #1
 8004ba0:	89a3      	ldrh	r3, [r4, #12]
 8004ba2:	bf15      	itete	ne
 8004ba4:	6560      	strne	r0, [r4, #84]	; 0x54
 8004ba6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004baa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004bae:	81a3      	strheq	r3, [r4, #12]
 8004bb0:	bf18      	it	ne
 8004bb2:	81a3      	strhne	r3, [r4, #12]
 8004bb4:	bd10      	pop	{r4, pc}

08004bb6 <__sclose>:
 8004bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bba:	f000 b813 	b.w	8004be4 <_close_r>
	...

08004bc0 <_write_r>:
 8004bc0:	b538      	push	{r3, r4, r5, lr}
 8004bc2:	4c07      	ldr	r4, [pc, #28]	; (8004be0 <_write_r+0x20>)
 8004bc4:	4605      	mov	r5, r0
 8004bc6:	4608      	mov	r0, r1
 8004bc8:	4611      	mov	r1, r2
 8004bca:	2200      	movs	r2, #0
 8004bcc:	6022      	str	r2, [r4, #0]
 8004bce:	461a      	mov	r2, r3
 8004bd0:	f7fe ff2c 	bl	8003a2c <_write>
 8004bd4:	1c43      	adds	r3, r0, #1
 8004bd6:	d102      	bne.n	8004bde <_write_r+0x1e>
 8004bd8:	6823      	ldr	r3, [r4, #0]
 8004bda:	b103      	cbz	r3, 8004bde <_write_r+0x1e>
 8004bdc:	602b      	str	r3, [r5, #0]
 8004bde:	bd38      	pop	{r3, r4, r5, pc}
 8004be0:	20001ed4 	.word	0x20001ed4

08004be4 <_close_r>:
 8004be4:	b538      	push	{r3, r4, r5, lr}
 8004be6:	4c06      	ldr	r4, [pc, #24]	; (8004c00 <_close_r+0x1c>)
 8004be8:	2300      	movs	r3, #0
 8004bea:	4605      	mov	r5, r0
 8004bec:	4608      	mov	r0, r1
 8004bee:	6023      	str	r3, [r4, #0]
 8004bf0:	f7fe ff5a 	bl	8003aa8 <_close>
 8004bf4:	1c43      	adds	r3, r0, #1
 8004bf6:	d102      	bne.n	8004bfe <_close_r+0x1a>
 8004bf8:	6823      	ldr	r3, [r4, #0]
 8004bfa:	b103      	cbz	r3, 8004bfe <_close_r+0x1a>
 8004bfc:	602b      	str	r3, [r5, #0]
 8004bfe:	bd38      	pop	{r3, r4, r5, pc}
 8004c00:	20001ed4 	.word	0x20001ed4

08004c04 <_fstat_r>:
 8004c04:	b538      	push	{r3, r4, r5, lr}
 8004c06:	4c07      	ldr	r4, [pc, #28]	; (8004c24 <_fstat_r+0x20>)
 8004c08:	2300      	movs	r3, #0
 8004c0a:	4605      	mov	r5, r0
 8004c0c:	4608      	mov	r0, r1
 8004c0e:	4611      	mov	r1, r2
 8004c10:	6023      	str	r3, [r4, #0]
 8004c12:	f7fe ff5b 	bl	8003acc <_fstat>
 8004c16:	1c43      	adds	r3, r0, #1
 8004c18:	d102      	bne.n	8004c20 <_fstat_r+0x1c>
 8004c1a:	6823      	ldr	r3, [r4, #0]
 8004c1c:	b103      	cbz	r3, 8004c20 <_fstat_r+0x1c>
 8004c1e:	602b      	str	r3, [r5, #0]
 8004c20:	bd38      	pop	{r3, r4, r5, pc}
 8004c22:	bf00      	nop
 8004c24:	20001ed4 	.word	0x20001ed4

08004c28 <_isatty_r>:
 8004c28:	b538      	push	{r3, r4, r5, lr}
 8004c2a:	4c06      	ldr	r4, [pc, #24]	; (8004c44 <_isatty_r+0x1c>)
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	4605      	mov	r5, r0
 8004c30:	4608      	mov	r0, r1
 8004c32:	6023      	str	r3, [r4, #0]
 8004c34:	f7fe ff5c 	bl	8003af0 <_isatty>
 8004c38:	1c43      	adds	r3, r0, #1
 8004c3a:	d102      	bne.n	8004c42 <_isatty_r+0x1a>
 8004c3c:	6823      	ldr	r3, [r4, #0]
 8004c3e:	b103      	cbz	r3, 8004c42 <_isatty_r+0x1a>
 8004c40:	602b      	str	r3, [r5, #0]
 8004c42:	bd38      	pop	{r3, r4, r5, pc}
 8004c44:	20001ed4 	.word	0x20001ed4

08004c48 <_lseek_r>:
 8004c48:	b538      	push	{r3, r4, r5, lr}
 8004c4a:	4c07      	ldr	r4, [pc, #28]	; (8004c68 <_lseek_r+0x20>)
 8004c4c:	4605      	mov	r5, r0
 8004c4e:	4608      	mov	r0, r1
 8004c50:	4611      	mov	r1, r2
 8004c52:	2200      	movs	r2, #0
 8004c54:	6022      	str	r2, [r4, #0]
 8004c56:	461a      	mov	r2, r3
 8004c58:	f7fe ff5a 	bl	8003b10 <_lseek>
 8004c5c:	1c43      	adds	r3, r0, #1
 8004c5e:	d102      	bne.n	8004c66 <_lseek_r+0x1e>
 8004c60:	6823      	ldr	r3, [r4, #0]
 8004c62:	b103      	cbz	r3, 8004c66 <_lseek_r+0x1e>
 8004c64:	602b      	str	r3, [r5, #0]
 8004c66:	bd38      	pop	{r3, r4, r5, pc}
 8004c68:	20001ed4 	.word	0x20001ed4

08004c6c <__malloc_lock>:
 8004c6c:	4770      	bx	lr

08004c6e <__malloc_unlock>:
 8004c6e:	4770      	bx	lr

08004c70 <_read_r>:
 8004c70:	b538      	push	{r3, r4, r5, lr}
 8004c72:	4c07      	ldr	r4, [pc, #28]	; (8004c90 <_read_r+0x20>)
 8004c74:	4605      	mov	r5, r0
 8004c76:	4608      	mov	r0, r1
 8004c78:	4611      	mov	r1, r2
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	6022      	str	r2, [r4, #0]
 8004c7e:	461a      	mov	r2, r3
 8004c80:	f7fe ff5a 	bl	8003b38 <_read>
 8004c84:	1c43      	adds	r3, r0, #1
 8004c86:	d102      	bne.n	8004c8e <_read_r+0x1e>
 8004c88:	6823      	ldr	r3, [r4, #0]
 8004c8a:	b103      	cbz	r3, 8004c8e <_read_r+0x1e>
 8004c8c:	602b      	str	r3, [r5, #0]
 8004c8e:	bd38      	pop	{r3, r4, r5, pc}
 8004c90:	20001ed4 	.word	0x20001ed4
 8004c94:	454c4449 	.word	0x454c4449
 8004c98:	00000000 	.word	0x00000000
 8004c9c:	20726d54 	.word	0x20726d54
 8004ca0:	00637653 	.word	0x00637653
 8004ca4:	51726d54 	.word	0x51726d54
 8004ca8:	00000000 	.word	0x00000000
 8004cac:	66617254 	.word	0x66617254
 8004cb0:	46636966 	.word	0x46636966
 8004cb4:	52776f6c 	.word	0x52776f6c
 8004cb8:	69646165 	.word	0x69646165
 8004cbc:	7551676e 	.word	0x7551676e
 8004cc0:	00657565 	.word	0x00657565
 8004cc4:	66617254 	.word	0x66617254
 8004cc8:	4c636966 	.word	0x4c636966
 8004ccc:	74686769 	.word	0x74686769
 8004cd0:	74617453 	.word	0x74617453
 8004cd4:	65755165 	.word	0x65755165
 8004cd8:	00006575 	.word	0x00006575
 8004cdc:	66617254 	.word	0x66617254
 8004ce0:	47636966 	.word	0x47636966
 8004ce4:	72656e65 	.word	0x72656e65
 8004ce8:	726f7461 	.word	0x726f7461
 8004cec:	75657551 	.word	0x75657551
 8004cf0:	00000065 	.word	0x00000065
 8004cf4:	74534c54 	.word	0x74534c54
 8004cf8:	00657461 	.word	0x00657461
 8004cfc:	776f6c46 	.word	0x776f6c46
 8004d00:	656e6547 	.word	0x656e6547
 8004d04:	6f746172 	.word	0x6f746172
 8004d08:	00000072 	.word	0x00000072
 8004d0c:	776f6c46 	.word	0x776f6c46
 8004d10:	756a6441 	.word	0x756a6441
 8004d14:	656d7473 	.word	0x656d7473
 8004d18:	0000746e 	.word	0x0000746e
 8004d1c:	74737953 	.word	0x74737953
 8004d20:	69446d65 	.word	0x69446d65
 8004d24:	616c7073 	.word	0x616c7073
 8004d28:	00000079 	.word	0x00000079
 8004d2c:	74746553 	.word	0x74746553
 8004d30:	20676e69 	.word	0x20676e69
 8004d34:	74207075 	.word	0x74207075
 8004d38:	68206568 	.word	0x68206568
 8004d3c:	77647261 	.word	0x77647261
 8004d40:	2e657261 	.word	0x2e657261
 8004d44:	00000000 	.word	0x00000000
 8004d48:	20656854 	.word	0x20656854
 8004d4c:	74737953 	.word	0x74737953
 8004d50:	44206d65 	.word	0x44206d65
 8004d54:	6c707369 	.word	0x6c707369
 8004d58:	54207961 	.word	0x54207961
 8004d5c:	206b7361 	.word	0x206b7361
 8004d60:	20736168 	.word	0x20736168
 8004d64:	72617473 	.word	0x72617473
 8004d68:	2e646574 	.word	0x2e646574
 8004d6c:	00000000 	.word	0x00000000
 8004d70:	20656854 	.word	0x20656854
 8004d74:	66617254 	.word	0x66617254
 8004d78:	20636966 	.word	0x20636966
 8004d7c:	776f6c46 	.word	0x776f6c46
 8004d80:	6a644120 	.word	0x6a644120
 8004d84:	6d747375 	.word	0x6d747375
 8004d88:	20746e65 	.word	0x20746e65
 8004d8c:	6b736154 	.word	0x6b736154
 8004d90:	73616820 	.word	0x73616820
 8004d94:	61747320 	.word	0x61747320
 8004d98:	64657472 	.word	0x64657472
 8004d9c:	0000002e 	.word	0x0000002e
 8004da0:	20656854 	.word	0x20656854
 8004da4:	66617254 	.word	0x66617254
 8004da8:	20636966 	.word	0x20636966
 8004dac:	776f6c46 	.word	0x776f6c46
 8004db0:	6e654720 	.word	0x6e654720
 8004db4:	74617265 	.word	0x74617265
 8004db8:	5420726f 	.word	0x5420726f
 8004dbc:	206b7361 	.word	0x206b7361
 8004dc0:	20736168 	.word	0x20736168
 8004dc4:	6e656562 	.word	0x6e656562
 8004dc8:	61747320 	.word	0x61747320
 8004dcc:	64657472 	.word	0x64657472
 8004dd0:	0000002e 	.word	0x0000002e
 8004dd4:	20656854 	.word	0x20656854
 8004dd8:	66617254 	.word	0x66617254
 8004ddc:	20636966 	.word	0x20636966
 8004de0:	6867694c 	.word	0x6867694c
 8004de4:	74532074 	.word	0x74532074
 8004de8:	20657461 	.word	0x20657461
 8004dec:	6b736154 	.word	0x6b736154
 8004df0:	73616820 	.word	0x73616820
 8004df4:	65656220 	.word	0x65656220
 8004df8:	7473206e 	.word	0x7473206e
 8004dfc:	65747261 	.word	0x65747261
 8004e00:	00002e64 	.word	0x00002e64
 8004e04:	4c646552 	.word	0x4c646552
 8004e08:	74686769 	.word	0x74686769
 8004e0c:	656d6954 	.word	0x656d6954
 8004e10:	00000072 	.word	0x00000072
 8004e14:	65626d41 	.word	0x65626d41
 8004e18:	67694c72 	.word	0x67694c72
 8004e1c:	69547468 	.word	0x69547468
 8004e20:	0072656d 	.word	0x0072656d
 8004e24:	65657247 	.word	0x65657247
 8004e28:	67694c6e 	.word	0x67694c6e
 8004e2c:	69547468 	.word	0x69547468
 8004e30:	0072656d 	.word	0x0072656d

08004e34 <__sf_fake_stderr>:
	...

08004e54 <__sf_fake_stdin>:
	...

08004e74 <__sf_fake_stdout>:
	...

08004e94 <_global_impure_ptr>:
 8004e94:	20000024                                $.. 

08004e98 <_init>:
 8004e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e9a:	bf00      	nop
 8004e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e9e:	bc08      	pop	{r3}
 8004ea0:	469e      	mov	lr, r3
 8004ea2:	4770      	bx	lr

08004ea4 <_fini>:
 8004ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ea6:	bf00      	nop
 8004ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eaa:	bc08      	pop	{r3}
 8004eac:	469e      	mov	lr, r3
 8004eae:	4770      	bx	lr
