<!DOCTYPE html>
<html>
<head><title> Artificial Intelligence </title>
	<style>
	body {background-color: white;}
        h1   {color: blue;}
        p    {color: red;}
		
	</style>	
	</head>
		
<body>
<center><h1> Artificial Intelligence</h1></center>
<hr>

<h3>Instructor Details: </h3> 
Name: Dhruba Jyoti Kalita <br>	
Email: dhruba.nitjsr18@gmail.com <br>
Google Scholar Link : https://scholar.google.com/citations?user=wbn6bn4AAAAJ&hl=en	

<hr>

<h3>Book to be followed in class: </h3>

 <ul>
         <li>Book 1 </li>
	 <li>Book 2</li>
	 <li>Book 3</li>
         
      </ul>
<hr>
    
<h3>Syllabus: </h3> 

<table border=1>
  <tr>
    <th><h3> Unit No</h3></th>
    <th><h3> Details </h3></th>
	<th><h3> No. of Lectures</h3> </th>
	
	
  </tr>
  <tr>
    <td>1</td>
    <td>Functional blocks of a computer: CPU, memory, input-output subsystems, control unit.
Instruction set architecture of a CPU–registers, instruction execution cycle, RTL interpretation of
instructions, addressing modes, instruction set. Case study – instruction sets of some common
CPUs. <br>
	  Data representation: signed number representation, fixed and floating point representations,
character representation. Computer arithmetic – integer addition and subtraction, ripple carry adder,
carry look-ahead adder, etc. multiplication – shift-and-add, Booth multiplier, carry save multiplier,
etc. Division restoring and non-restoring techniques, floating point arithmetic.</td>
	 <td> 2 </td>
     
  </tr>
  <tr>
    <td>2</td>
     <td>Introduction to x86 architecture. CPU control unit design: hardwired and micro- programmed
design approaches, Case study – design of a simple hypothetical CPU. Memory system design:
semiconductor memory technologies, memory organization.<br>
Peripheral devices and their characteristics: Input-output subsystems, I/O device interface,
I/O transfers–program controlled, interrupt driven and DMA, privileged and non-privileged
instructions, software interrupts and exceptions. Programs and processes–role of interrupts in
process state transitions, I/O device interfaces – SCII, USB.</td>
	 <td></td>
    
  </tr>
  <tr>
    <td>3</td>
     <td>Pipelining: Basic concepts of pipelining, throughput and speedup, pipeline hazards.<br>
Parallel Processors: Introduction to parallel processors, Concurrent access to memory and cache
coherency</td>
	 <td></td>
     
  </tr>
  <tr>
    <td>4</td>
    <td>Memory organization: Memory interleaving, concept of hierarchical memory organization, cache
memory, cache size vs. Block size, mapping functions, replacement algorithms, write policies.</td>
	 <td></td>
    
  </tr>
  
</table>
<hr>
<h3>Study Materials </h3>
<table border=1>
<tbody>
 <tr>
   <th> Unit </th>
   <th> Study Materials</th>  
   
    
 <tr>

   <td> 1 </td>
   <td><p>[<a href="https://www.youtube.com/watch?v=u_B_pCkAgak&t=358s">Cache-1(Video)</a> ] |
	   [<a href="https://www.youtube.com/watch?v=PpB5D5yI1QY&t=159s">Cache-2 (Video)</a> ] 
	   [<a href="Memory Interfacing.pdf">Memory Interfacing</a> ]
	   [<a href="https://www.youtube.com/watch?v=8ajG_v97Mlo&list=PL2F82ECDF8BB71B0C&index=20"> Pipelining 1</a> ]
	   [<a href="https://www.youtube.com/watch?v=pbY2D_0GwGE&list=PL2F82ECDF8BB71B0C&index=21"> Pipelining 2</a> ]
	   [<a href="https://www.youtube.com/watch?v=67yV7JX-OIU&list=PL2F82ECDF8BB71B0C&index=22"> Pipelining 3</a> ]
	   [<a href="https://www.youtube.com/watch?v=U8C48-lCa8g&list=PL2F82ECDF8BB71B0C&index=23"> Pipelining 4</a> ]
	   [<a href="https://www.youtube.com/watch?v=cIlKSD8ptAk"> Virtual Memory </a> ]
	   
	   
	   </td>
   
 </tr >
	
	    
 <tr>

   <td> 2 </td>
   <td><p>[<a href="https://www.youtube.com/watch?v=3RfqkVyvnnc">DMA Controller</a> ] |
	   [<a href="https://www.youtube.com/watch?v=XtBEfavXclg">Isolated I/O and Memmory Mapped I/O</a> ] 
	   [<a href="https://www.youtube.com/watch?v=_6IzWp9jQcc">Data Transfer Techniques</a> ]
	   [<a href="https://www.youtube.com/watch?v=tZQOjC1V8LE">Flynn's Classification for Computer Architecture</a> ]
	   [<a href="https://www.youtube.com/watch?v=pt-OOSSGezc">RISC and CISC</a> ]
	   [<a href="https://www.youtube.com/watch?v=Ro70ySbJzv8">I/O subsystem</a> ]
	   [<a href="https://www.youtube.com/watch?v=nbWWMPPC8aE">Bus Handshaking</a> ]
	   </td>
   
 </tr >
	
	

 </tbody>
</table>
<hr>	
 <h3>Unit Wise Notes: </h3>
	<ul><li> <a href="chapter1.pdf">Fundamentals of Computer Design</a>  </li>
	   <li> <a href="chapter2.pdf">Basic Organization of a computer</a>  </li>
	   <li> <a href="chapter3.pdf">Instruction set Design</a>  </li>
	   <li> <a href="chapter4.pdf">Addressing Modes</a>  </li>
	   <li> <a href="chapter5.pdf">CPU Implementaion</a>  </li>
	   <li> <a href="chapter6.pdf">Interrupts</a>  </li>
	   <li> <a href="chapter7.pdf">Memory Heirarchy</a>  </li>
	   <li> <a href="chapter8.pdf">Cache Memory</a>  </li>
	   <li> <a href="chapter9.pdf">Main Memory</a>  </li>
	   <li> <a href="chapter10.pdf">Virtual Memory</a>  </li>
	        
	</ul>   
	
<hr>	
 <h3>Other Notes: </h3>
	<ul><li> <a href="co_complete.pdf"> COA_Note1</a>   </li>
	   <li> <a href="02 Computer_Organization.pdf">COA_Note2</a>  </li>
	   
	        
	</ul>   
		
	
<hr>
<h3>Question Bank </h3>

 <p>[<a href="Questions.pdf">Q_Set(1)</a> ] </p>

<hr>
<h3>Assignments </h3>

 <p>[<a href="Assignment.pdf">Assignment 1</a> ]  </p>

<hr>
<h3>Quiz  </h3>

 <p>[<a href="#">Quiz 1</a> ] | [<a href="#">Quiz 2</a> ] | [<a href="#">Marks Obtained</a> ] </p>

<hr>


</body>
</html>
