<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.6</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt; Member List</div></div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1f8ec2ba3395498d127fc5bc1c64df3e">bgm_perf_tuning_knob</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac4262dd2d874ad12375da9a4645e90fa">call</a>(sycl::nd_item&lt; 3 &gt; &amp;item, arguments_t *args)</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a31058763562fe63016439cbaa6d6e633">compute_policy_out</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0cc6835846092b7e835c2b77f55f2aa5">compute_policy_out_b_trnp_a</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4c3cc8309a1bca3b381432d163a9035">compute_policy_QKT</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a04ed1ee02eca3b19fd38e461e82dea04">dtype_acc</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad94357ebee16f9701896eac606af811f">dtype_bin</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a50a5160a4dfdd4dd6311ace1656b1653">dtype_bot</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2a95e2b11ee3eb1156b1da8186354156">dtype_sfx</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7339c27759df2b56676a8e4e7a6f0dc4">gemm_arguments_128x128</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aed4352ecc1ee5924c7ab6fd01ae8b108">gemm_arguments_128x256</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab9d5f8c3f8b408a38d42ca7f44d08917">gemm_arguments_128x64</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a24eca6347583907aa9844db7ec2bda27">gemm_arguments_128x64_trnp_a</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae8565c9219b428c4fe8d65f9b71fd733">gemm_arguments_128x64_trnp_af</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1cef67dc03cb4c477cad9fab0264d5f8">gemm_arguments_16x2048</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a53ec83ed14d2f0aa278d5d01f2881718">gemm_arguments_256x64_trnp_a</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2ffc26621430688190ebbf0586787487">gemm_arguments_256x64_trnp_af</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa36ef1ab6335ba68bc4dabfe4ac1ea3e">gemm_arguments_32x1024</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa90b2e0ae43f5821e7caad422daac5c3">gemm_arguments_64x384</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abe405af2deb2faa0c292f7b0dc390328">gemm_arguments_64x512</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a407494e4f19ff964dd151977bde5f2f1">gemm_mem_layout_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a86f34676888ec7c1445f60b4f2a0f722">gemm_mem_layout_out_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a1d8c639df53ea21d7d588926df30b055">gemm_mem_layout_QKT_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac0f4d5d65a9bdc147a871c9972015313">gemm_mem_layout_trnp_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac5ae1628d1606e94466128f94fe8f0b5">gemm_mem_space_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abf3f77b63465803b5f586c30c5a90ef6">gemm_mem_space_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a596addf92f9fc8cf0c52e22710423cb4">gemm_mem_space_trnp_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6f6ac53dd63c9cf64ab72573b508ad51">gemm_op_128x128_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a864c3604bcf334e59cdae0d3e80bb19d">gemm_op_128x256_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#add7784461f9297afa9f7773cef5d1382">gemm_op_128x64_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#adf53b7b278009561b1bb6c7340d4f9b1">gemm_op_128x64_trnp_a_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abda76ca5fbd1c34dec3215d7c09a371b">gemm_op_128x64_trnp_af_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa7d3eb8ca47d8aa66b0324a4d739cf1b">gemm_op_16x2048_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a306c9c86b831aa1a61ef91aee55bf374">gemm_op_256x64_trnp_a_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5e74e172aefd93f60064995008cec627">gemm_op_256x64_trnp_af_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a39c8a037cd682e416898e5ca46f06014">gemm_op_32x1024_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9dbb25ccdcb08d4a823179b0443be975">gemm_op_64x384_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a8de3f370b11d6877326bcce30b89434a">gemm_op_64x512_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a59fc730d04eb64aea8e71f2163acf3a4">global_kslicing</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a829b4ad8eeabf06c6631c7f91c661bb2">k_stride</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9605ba96c68f3c98d388273735184011">matAcc_128x128_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a689b83ea03d19e498e9c8777b9bd8f1d">matAcc_128x256_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab2d8c554026d3c6051cb5052a37ff7ad">matAcc_128x64_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a139a736f21d84c3af03703d0cd6be62e">matAcc_128x64_trnp_a_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5460e400e699f0e2cdf4947e8172922c">matAcc_128x64_trnp_af_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#afa3b0a385355e033f6dafa4f88b34653">matAcc_16x2048_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac2eee8f749209582d09adc55692aaf3f">matAcc_256x64_trnp_a_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2ff554a84862ab77faa6f538c819dd38">matAcc_256x64_trnp_af_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a713dd37a70ca18d3dca007ab48d9deac">matAcc_32x1024_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a84f71aba8ab7dcfd1b5e259c94d4804d">matAcc_64x384_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a19f65bd54367fe2e1ef66445203d42a7">matAcc_64x512_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af4a09f38212e3564095e4df7357580a6">matC_128x128_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a918f3ba9aa274198dd9d89d8f203eb82">matC_128x128_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3b6b7d9ded237ab3f5f301991c26ea6d">matC_128x128_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2c7c8bc90871824328fb54280982bae1">matC_128x256_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aeb180fd4b74b832af4601a2a73066697">matC_128x256_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacd25974f5a4e67913f2b3e8ed69c274">matC_128x256_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4548616486c653d0004e1f23a7cb9ad4">matC_128x64_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4e283ac9c7d52ef05d5400f19ef3d256">matC_128x64_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2335fd13539d0cc243799f6b0afcdd22">matC_128x64_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3cacdd99ce3bd50c58b6bd122547cc75">matC_128x64_trnp_a_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a352e57466bb1d2ef4d3b217481e7fb07">matC_128x64_trnp_a_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6e172c32659ba62f398d11a98eb609fc">matC_128x64_trnp_a_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4bc13962cc315cd261ef01cef5200392">matC_128x64_trnp_af_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a91209c41ce9e9a14aad8949be556dfad">matC_128x64_trnp_af_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5c56909d1931e48fa4c706cc8f007d9c">matC_128x64_trnp_af_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7430c996bae038c84d31fc04972d5dfa">matC_16x2048_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a391fbb5ed470a5c12e7263d264e7619a">matC_16x2048_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acea63fb8706d385d4075d306875900e5">matC_16x2048_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac7258dcb30d86d0d9939c4b83a42a68f">matC_256x64_trnp_a_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6ed3032bf3fc27778cb26d0b6891fbb9">matC_256x64_trnp_a_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af7a7a84405585090c70d52430d4d3158">matC_256x64_trnp_a_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aefcb04d5c927fb8415d9ed4ca9ba9766">matC_256x64_trnp_af_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b9dcc2357f7e4cde5fdf92fcecb30d6">matC_256x64_trnp_af_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac87a98a0a282978e372c326ff3cadfa0">matC_256x64_trnp_af_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af8d39a99eae30066af499d2c82076446">matC_32x1024_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad44c87a47c4adff8172a5d975d028973">matC_32x1024_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a07c7fefda2658feffb32f15b98c78861">matC_32x1024_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a45bc40e611640f25e5e91c5c85767c99">matC_64x384_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0dac2f36713de3f736d3c6076decd1c1">matC_64x384_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a12b55485dc37127a35a70072046e4179">matC_64x384_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab873b23563c316f5c70d67455a63e50c">matC_64x512_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a58ea712b48663c4e7fa8aa8fdb5365dc">matC_64x512_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7b530809b25175809d31cf0f378c2f31">matC_64x512_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acd29da23d0dc31b6d4dce69205be3bda">matW_128x128_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae26097d9a9af7f9b62425a6c6df17760">matW_128x128_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad56f1323156a5773bb5f27ab79d895fe">matW_128x256_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab387142d7fcb95a16d943c59513ac537">matW_128x256_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a97a79fa2b87cf5baa4270c2293e843bc">matW_16x2048_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4cdddb709d104da58a9abb760fbb3039">matW_16x2048_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af620acfec3e0934e13eb6d16c2a30b96">matW_32x1024_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a8854c395aa4fb44ea98b8c108531a5e3">matW_32x1024_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aba5ddd0f3dc7a4a3fad26e6420829e09">matW_64x384_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7914c10e661d0727c629e472c2f23e8d">matW_64x384_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a100d01f50f3cd818945240c605ca5e96">matW_64x512_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#accc0d0dd40963a7623f8de698bb7b3f0">matW_64x512_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aa9870459a9ee239c46d8d125335e4733">mem_desc_a_out</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9f88fe7e3688a47eadb284baa0306ef0">mem_desc_a_out_b_trnp_a</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab4ffe92ce98f19cc562df782b294e131">mem_desc_a_QKT</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ad1c69958b9b99004b611fbdd88880a9e">mem_desc_b_out</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af00c40e614f11a2ab498a808196d77e3">mem_desc_b_out_b_trnp_a</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a736c6e2b911756d7463579e117d7d45f">mem_desc_b_QKT</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#afd31d35dd96c1bf4b6263f048e3ff15d">mem_layout_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af1ee4cfe769e987b9dd09b1934fb1432">mem_layout_c</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a67d0c18126ae9c786406fcdf78d9ca77">mem_layout_out_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a72643732ad421f11142940b484361bb6">mem_layout_QKT_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a6eca50382569f2822ca95b1e71389e2a">mem_layout_trnp_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a0e353190453728c95daa51844046d536">mem_space_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac241da4e142d0b5afd401e7f2d960d9b">mem_space_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ab14d0bb34cd8b4a41f25d45ed06be328">mem_space_c</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac0d0615bd0204667831d687913d5cef3">periodic_sync_interval</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a2139f945e02d59df5d3d1d80dd2d5fa9">pre_processing_128x128</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a7382255ecf9917ff37306423edc38941">pre_processing_128x256</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#aacc7da2163dc87b470e8babb9bef7035">pre_processing_128x64</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a4e6df70fbf5d202d99229413b0c6ec57">pre_processing_128x64_af</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ae26fef91abfdbf5a8085deb5a7825624">pre_processing_16x2048</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a81e562dcbe37db787f3032cc4b258cd4">pre_processing_256x64</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a77c5623c04f3cee67b9d26747b49d151">pre_processing_256x64_af</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#ac73e268b1c291371e37194869ff8b597">pre_processing_32x1024</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a5754c1c481566112d08df6b4609e76d3">pre_processing_64x384</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a698786a93b3bab8db19d2f1e0200c05e">pre_processing_64x512</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a026aa21f6f34dff6a2fad2be2c4dd9b7">prefetch_distance</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acfd2f432b36b0b36ac434224300c94d3">sfx_type_size</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#acd5c7dd640800cc48177cae4e10c3deb">ThreadNum</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#af42e50c1269e28c51637d46b63beeb9f">tile_attr_128x128</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a21ab0d0f05a0038f41ed1edcc365a917">tile_attr_128x256</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a14b99e96945d5d7d4fb6264d8fdf3e31">tile_attr_128x64</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a9eb8cb74702065560a8ea453dccb9d18">tile_attr_16x2048</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a515821ffd64f2d9730c7cb6134ed609c">tile_attr_256x64</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a79a50d1e6b6e25a14cb1add0a63797a9">tile_attr_32x1024</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#abd346e1afb9ddf2ecaafca2c544ca32a">tile_attr_64x384</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a54cce1bb091a94c689e95cd061963b0f">tile_attr_64x512</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html#a3aa74bebfd35254a558d5bc5e863f5b5">work_group_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
