
---------- Begin Simulation Statistics ----------
final_tick                                  341816500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201941                       # Simulator instruction rate (inst/s)
host_mem_usage                                 625836                       # Number of bytes of host memory used
host_op_rate                                   202430                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.40                       # Real time elapsed on the host
host_tick_rate                              142293406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      485087                       # Number of instructions simulated
sim_ops                                        486274                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000342                       # Number of seconds simulated
sim_ticks                                   341816500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.888039                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   33616                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                33994                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               837                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             44053                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              97                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               95                       # Number of indirect misses.
system.cpu.branchPred.lookups                   44961                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     326                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           40                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    128055                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   128097                       # number of cc regfile writes
system.cpu.commit.amos                             10                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               663                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      43290                       # Number of branches committed
system.cpu.commit.bw_lim_events                 17054                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3366                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               485226                       # Number of instructions committed
system.cpu.commit.committedOps                 486413                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       660250                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.736710                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.710381                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       477169     72.27%     72.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       103908     15.74%     88.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5661      0.86%     88.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        24329      3.68%     92.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        14076      2.13%     94.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         7450      1.13%     95.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         6011      0.91%     96.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4592      0.70%     97.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        17054      2.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       660250                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  139                       # Number of function calls committed.
system.cpu.commit.int_insts                    369799                       # Number of committed integer instructions.
system.cpu.commit.loads                        172613                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           15      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           106459     21.89%     21.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             132      0.03%     21.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     21.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     21.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     21.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     21.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     21.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     21.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     21.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     21.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     21.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               5      0.00%     21.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     21.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           33284      6.84%     28.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           33285      6.84%     35.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     35.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              9      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     35.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc        65536     13.47%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     49.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu         8321      1.71%     50.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          172613     35.49%     86.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          66752     13.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            486413                       # Class of committed instruction
system.cpu.commit.refs                         239365                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    302817                       # Number of committed Vector instructions.
system.cpu.committedInsts                      485087                       # Number of Instructions Simulated
system.cpu.committedOps                        486274                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.409302                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.409302                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                319437                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   187                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                33714                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 492836                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   113790                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    216736                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    678                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2092                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 10459                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       44961                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    130485                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        520546                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   486                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         495344                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1704                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.065768                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             139702                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              33944                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.724575                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             661100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.752422                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.139728                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   412540     62.40%     62.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   118629     17.94%     80.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    10996      1.66%     82.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   118935     17.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               661100                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           22534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  697                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    43612                       # Number of branches executed
system.cpu.iew.exec_nop                           181                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.769419                       # Inst execution rate
system.cpu.iew.exec_refs                       277234                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      66837                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     206                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                173391                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 52                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                67017                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              490511                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                210397                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               941                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                526001                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 46034                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    678                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 46035                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          5415                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            33043                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          778                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          265                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          564                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            133                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    621197                       # num instructions consuming a value
system.cpu.iew.wb_count                        488265                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.517956                       # average fanout of values written-back
system.cpu.iew.wb_producers                    321753                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.714220                       # insts written-back per cycle
system.cpu.iew.wb_sent                         488349                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   685828                       # number of integer regfile reads
system.cpu.int_regfile_writes                   99412                       # number of integer regfile writes
system.cpu.ipc                               0.709571                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.709571                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                15      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                108608     20.61%     20.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  160      0.03%     20.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     20.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     20.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     20.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     20.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     20.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     20.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     20.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     20.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     20.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    5      0.00%     20.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     20.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                33289      6.32%     26.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                33289      6.32%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  12      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     33.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc        65536     12.44%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     45.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu             8456      1.60%     47.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               210684     39.98%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               66886     12.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 526942                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      142089                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.269648                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   19036     13.40%     13.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    291      0.20%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     18      0.01%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc           984      0.69%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 121160     85.27%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   600      0.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 206673                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1054466                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       185444                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            191045                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     490278                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    526942                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  52                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               148                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         2863                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        661100                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.797069                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.024093                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              348296     52.68%     52.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              156604     23.69%     76.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              116081     17.56%     93.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               25595      3.87%     97.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               11242      1.70%     99.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3269      0.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  13      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          661100                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.770795                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 462343                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             802755                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       302821                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            303345                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             33143                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            40246                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               173391                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               67017                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1636851                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  65573                       # number of misc regfile writes
system.cpu.numCycles                           683634                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                  486028                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                  41626                       # number of predicate regfile writes
system.cpu.rename.BlockCycles                   58416                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                569753                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.IdleCycles                   121669                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 253247                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1270                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2164774                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 490998                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              574323                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    219082                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    762                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    678                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                   614                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                258973                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4570                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           623420                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2282                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 49                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     24265                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups       328353                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups           262390                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1132858                       # The number of ROB reads
system.cpu.rob.rob_writes                      980409                       # The number of ROB writes
system.cpu.timesIdled                             282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   262248                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  237209                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15225                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    341816500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7934                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1370                       # Transaction distribution
system.membus.trans_dist::WritebackClean           40                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5540                       # Transaction distribution
system.membus.trans_dist::ReadExReq                99                       # Transaction distribution
system.membus.trans_dist::ReadExResp               99                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7593                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           242                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        24384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       579968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  604352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8275                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000242                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015546                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8273     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8275                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22560500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1817000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40242500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    341816500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         492288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             514112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        87680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           87680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1370                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1370                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63847123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1440211341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1504058464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63847123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63847123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      256511900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            256511900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      256511900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63847123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1440211341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1760570365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000040070500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           72                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           72                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16816                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1080                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8033                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1410                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8033                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1410                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   235                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               28                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     97367500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   40105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               247761250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12139.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30889.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7052                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1055                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8033                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1410                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    555.052331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   390.696485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   376.580545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          123     11.70%     11.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          172     16.37%     28.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          121     11.51%     39.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           52      4.95%     44.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          183     17.41%     61.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      1.43%     63.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      2.19%     65.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.76%     66.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          354     33.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1051                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           72                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.430556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     99.132567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.183671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              2      2.78%      2.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             2      2.78%      5.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             8     11.11%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           57     79.17%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.39%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      1.39%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      1.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            72                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           72                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               72    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            72                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 513344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   73728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  514112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                90240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1501.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       215.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1504.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    264.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     341774000                       # Total gap between requests
system.mem_ctrls.avgGap                      36193.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       491968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        73728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 62536477.905542887747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1439275166.646431684494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 215694678.284986227751                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1410                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9695250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    238066000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8198065250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28431.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30949.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5814230.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4012680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2102430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            38049060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1111860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        149581680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5294400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          226581630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        662.875051                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     12352250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    318284250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3598560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1886115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19220880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4901580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        147541080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          7012800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          210590535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        616.092362                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     16268000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    314368500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       341816500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    341816500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       130046                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           130046                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       130046                       # number of overall hits
system.cpu.icache.overall_hits::total          130046                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          439                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            439                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          439                       # number of overall misses
system.cpu.icache.overall_misses::total           439                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24539000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24539000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24539000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24539000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       130485                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       130485                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       130485                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       130485                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003364                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003364                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003364                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003364                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55897.494305                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55897.494305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55897.494305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55897.494305                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           98                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           98                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          341                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          341                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20425500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20425500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20425500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20425500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002613                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002613                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002613                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002613                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59898.826979                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59898.826979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59898.826979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59898.826979                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       130046                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          130046                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          439                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           439                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24539000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24539000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       130485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       130485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55897.494305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55897.494305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           98                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20425500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20425500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59898.826979                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59898.826979                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    341816500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.189008                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              130387                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            382.366569                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.189008                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.494510                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.494510                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            261311                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           261311                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    341816500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    341816500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    341816500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    341816500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    341816500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       422571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           422571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       422571                       # number of overall hits
system.cpu.dcache.overall_hits::total          422571                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        13144                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13144                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13144                       # number of overall misses
system.cpu.dcache.overall_misses::total         13144                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    750419356                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    750419356                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    750419356                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    750419356                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       435715                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       435715                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       435715                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       435715                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030167                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030167                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030167                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030167                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57092.160377                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57092.160377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57092.160377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57092.160377                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       175651                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5426                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.372097                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1370                       # number of writebacks
system.cpu.dcache.writebacks::total              1370                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5211                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5211                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5211                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5211                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7933                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7933                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    488590907                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    488590907                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    488590907                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    488590907                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018207                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018207                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018207                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018207                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61589.676919                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61589.676919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61589.676919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61589.676919                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6910                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       291195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          291195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    722730000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    722730000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       303441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       303441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040357                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040357                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59017.638413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59017.638413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4654                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4654                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    480057017                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    480057017                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63231.956928                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63231.956928                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          469                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          469                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23596998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23596998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1195                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1195                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.392469                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.392469                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50313.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50313.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          370                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          370                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           99                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6077499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6077499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.082845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.082845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61388.878788                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61388.878788                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data       130650                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total       130650                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          429                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          429                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4092358                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4092358                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       131079                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       131079                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.003273                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.003273                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data  9539.296037                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total  9539.296037                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data          187                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total          187                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          242                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          242                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2456391                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2456391                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.001846                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.001846                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 10150.376033                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 10150.376033                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        55500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        55500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        55500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        55500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        54500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        54500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        54500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        54500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data            9                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total               9                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        61000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        61000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           10                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           10                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.100000                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.100000                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        61000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        61000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_hits::.cpu.data            1                       # number of SwapReq MSHR hits
system.cpu.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    341816500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           954.236049                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              430521                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7934                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.262793                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            147000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   954.236049                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.931871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.931871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          580                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            879400                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           879400                       # Number of data accesses

---------- End Simulation Statistics   ----------
