
*** Running vivado
    with args -log IP2SOC_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source IP2SOC_Top.tcl

'#if' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#)' 不是内部或外部命令，也不是可运行的程序
或批处理文件。

****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source IP2SOC_Top.tcl -notrace
Command: synth_design -top IP2SOC_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3948 
'#if' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
'#)' 不是内部或外部命令，也不是可运行的程序
或批处理文件。
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 361.172 ; gain = 75.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IP2SOC_Top' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/SCPU_Top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/clk_div.v:21]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/clk_div.v:21]
INFO: [Synth 8-638] synthesizing module 'sccpu' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/sccpu.v:1]
INFO: [Synth 8-638] synthesizing module 'ctrl' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (2#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/PC.v:1]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/PC.v:1]
INFO: [Synth 8-638] synthesizing module 'NPC' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/NPC.v:3]
INFO: [Synth 8-226] default block is never used [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/NPC.v:16]
INFO: [Synth 8-256] done synthesizing module 'NPC' (4#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/NPC.v:3]
INFO: [Synth 8-638] synthesizing module 'RF' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/RF.v:2]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/RF.v:16]
WARNING: [Synth 8-5788] Register rf_reg[0] in module RF is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/RF.v:18]
INFO: [Synth 8-256] done synthesizing module 'RF' (5#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/RF.v:2]
INFO: [Synth 8-638] synthesizing module 'mux4' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/mux.v:15]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/mux.v:26]
INFO: [Synth 8-256] done synthesizing module 'mux4' (6#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/mux.v:15]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/mux.v:15]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/mux.v:26]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (6#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/mux.v:15]
INFO: [Synth 8-638] synthesizing module 'EXT' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/EXT.v:2]
INFO: [Synth 8-256] done synthesizing module 'EXT' (7#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/EXT.v:2]
INFO: [Synth 8-638] synthesizing module 'mux2' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/mux.v:2]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (8#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/mux.v:2]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/alu.v:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (9#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/alu.v:17]
INFO: [Synth 8-256] done synthesizing module 'sccpu' (10#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/sccpu.v:1]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.runs/synth_1/.Xil/Vivado-5768-A203-27/realtime/imem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imem' (11#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.runs/synth_1/.Xil/Vivado-5768-A203-27/realtime/imem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dm' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/dm.v:3]
INFO: [Synth 8-256] done synthesizing module 'dm' (12#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/signal/dm.v:3]
INFO: [Synth 8-638] synthesizing module 'MIO_BUS' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/MIO_BUS.v:24]
INFO: [Synth 8-256] done synthesizing module 'MIO_BUS' (13#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/MIO_BUS.v:24]
INFO: [Synth 8-638] synthesizing module 'Multi_CH32' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/Multi_CH32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Multi_CH32' (14#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/Multi_CH32.v:23]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/seg7x16.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/seg7x16.v:87]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (15#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/seg7x16.v:21]
INFO: [Synth 8-256] done synthesizing module 'IP2SOC_Top' (16#1) [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/SCPU_Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 400.250 ; gain = 114.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 400.250 ; gain = 114.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.runs/synth_1/.Xil/Vivado-5768-A203-27/dcp3/imem_in_context.xdc] for cell 'U_IM'
Finished Parsing XDC File [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.runs/synth_1/.Xil/Vivado-5768-A203-27/dcp3/imem_in_context.xdc] for cell 'U_IM'
Parsing XDC File [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/constrs_1/imports/zch/Nexys4DDR_CPU.xdc]
Finished Parsing XDC File [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/constrs_1/imports/zch/Nexys4DDR_CPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/constrs_1/imports/zch/Nexys4DDR_CPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/IP2SOC_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/IP2SOC_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 798.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 798.668 ; gain = 512.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 798.668 ; gain = 512.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_IM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 798.668 ; gain = 512.910
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/clk_div.v:32]
INFO: [Synth 8-5546] ROM "rf_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/seg7x16.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 798.668 ; gain = 512.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 35    
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module mux4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module EXT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
Module sccpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module MIO_BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module Multi_CH32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U_CLKDIV/clkdiv_reg was removed.  [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/clk_div.v:32]
WARNING: [Synth 8-6014] Unused sequential element U_7SEG/cnt_reg was removed.  [D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.srcs/sources_1/imports/zch/FPGA/seg7x16.v:34]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_7SEG/o_seg_r_reg[7] )
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[26]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[27]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[28]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[29]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[30]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[31]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_7SEG/o_seg_r_reg[7]) is unused and will be removed from module IP2SOC_Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 798.668 ; gain = 512.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+------------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------+-----------+----------------------+------------------+
|IP2SOC_Top  | U_DM/dmem_reg | Implied   | 128 x 32             | RAM128X1S x 32   | 
+------------+---------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 798.668 ; gain = 512.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 798.668 ; gain = 512.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 837.961 ; gain = 552.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 837.961 ; gain = 552.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 837.961 ; gain = 552.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 837.961 ; gain = 552.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 837.961 ; gain = 552.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 837.961 ; gain = 552.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 837.961 ; gain = 552.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |imem          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |imem      |     1|
|2     |BUFG      |     2|
|3     |CARRY4    |    51|
|4     |LUT1      |    85|
|5     |LUT2      |   265|
|6     |LUT3      |   140|
|7     |LUT4      |   184|
|8     |LUT5      |   174|
|9     |LUT6      |  1475|
|10    |MUXF7     |   412|
|11    |MUXF8     |    89|
|12    |RAM128X1S |    32|
|13    |FDCE      |  1116|
|14    |FDPE      |    23|
|15    |FDRE      |    32|
|16    |IBUF      |    18|
|17    |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+-----------+-----------+------+
|      |Instance   |Module     |Cells |
+------+-----------+-----------+------+
|1     |top        |           |  4146|
|2     |  U_7SEG   |seg7x16    |   108|
|3     |  U_CLKDIV |clk_div    |    61|
|4     |  U_DM     |dm         |    32|
|5     |  U_Multi  |Multi_CH32 |    33|
|6     |  U_SCPU   |sccpu      |  3844|
|7     |    U_ALU  |alu        |    55|
|8     |    U_NPC  |NPC        |    72|
|9     |    U_PC   |PC         |   164|
|10    |    U_RF   |RF         |  3553|
+------+-----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 837.961 ; gain = 552.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 837.961 ; gain = 153.785
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 837.961 ; gain = 552.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'IP2SOC_Top' is not ideal for floorplanning, since the cellview 'RF' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 32 instances

83 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 837.961 ; gain = 558.121
INFO: [Common 17-1381] The checkpoint 'D:/vivado1/Exper2019/signal_V_Test/sorting/sorting.runs/synth_1/IP2SOC_Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 837.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 19:11:23 2019...
