{
  "module_name": "exynos_drm.h",
  "hash_id": "6b2407fe06f75c53a3caad035b731a2d44a00ae084345d3e44617d5eaabafdd5",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/exynos_drm.h",
  "human_readable_source": " \n \n\n#ifndef _UAPI_EXYNOS_DRM_H_\n#define _UAPI_EXYNOS_DRM_H_\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\n \nstruct drm_exynos_gem_create {\n\t__u64 size;\n\t__u32 flags;\n\t__u32 handle;\n};\n\n \nstruct drm_exynos_gem_map {\n\t__u32 handle;\n\t__u32 reserved;\n\t__u64 offset;\n};\n\n \nstruct drm_exynos_gem_info {\n\t__u32 handle;\n\t__u32 flags;\n\t__u64 size;\n};\n\n \nstruct drm_exynos_vidi_connection {\n\t__u32 connection;\n\t__u32 extensions;\n\t__u64 edid;\n};\n\n \nenum e_drm_exynos_gem_mem_type {\n\t \n\tEXYNOS_BO_CONTIG\t= 0 << 0,\n\t \n\tEXYNOS_BO_NONCONTIG\t= 1 << 0,\n\t \n\tEXYNOS_BO_NONCACHABLE\t= 0 << 1,\n\t \n\tEXYNOS_BO_CACHABLE\t= 1 << 1,\n\t \n\tEXYNOS_BO_WC\t\t= 1 << 2,\n\tEXYNOS_BO_MASK\t\t= EXYNOS_BO_NONCONTIG | EXYNOS_BO_CACHABLE |\n\t\t\t\t\tEXYNOS_BO_WC\n};\n\nstruct drm_exynos_g2d_get_ver {\n\t__u32\tmajor;\n\t__u32\tminor;\n};\n\nstruct drm_exynos_g2d_cmd {\n\t__u32\toffset;\n\t__u32\tdata;\n};\n\nenum drm_exynos_g2d_buf_type {\n\tG2D_BUF_USERPTR = 1 << 31,\n};\n\nenum drm_exynos_g2d_event_type {\n\tG2D_EVENT_NOT,\n\tG2D_EVENT_NONSTOP,\n\tG2D_EVENT_STOP,\t\t \n};\n\nstruct drm_exynos_g2d_userptr {\n\tunsigned long userptr;\n\tunsigned long size;\n};\n\nstruct drm_exynos_g2d_set_cmdlist {\n\t__u64\t\t\t\t\tcmd;\n\t__u64\t\t\t\t\tcmd_buf;\n\t__u32\t\t\t\t\tcmd_nr;\n\t__u32\t\t\t\t\tcmd_buf_nr;\n\n\t \n\t__u64\t\t\t\t\tevent_type;\n\t__u64\t\t\t\t\tuser_data;\n};\n\nstruct drm_exynos_g2d_exec {\n\t__u64\t\t\t\t\tasync;\n};\n\n \n\n \nstruct drm_exynos_ioctl_ipp_get_res {\n\t__u32 count_ipps;\n\t__u32 reserved;\n\t__u64 ipp_id_ptr;\n};\n\nenum drm_exynos_ipp_format_type {\n\tDRM_EXYNOS_IPP_FORMAT_SOURCE\t\t= 0x01,\n\tDRM_EXYNOS_IPP_FORMAT_DESTINATION\t= 0x02,\n};\n\nstruct drm_exynos_ipp_format {\n\t__u32 fourcc;\n\t__u32 type;\n\t__u64 modifier;\n};\n\nenum drm_exynos_ipp_capability {\n\tDRM_EXYNOS_IPP_CAP_CROP\t\t= 0x01,\n\tDRM_EXYNOS_IPP_CAP_ROTATE\t= 0x02,\n\tDRM_EXYNOS_IPP_CAP_SCALE\t= 0x04,\n\tDRM_EXYNOS_IPP_CAP_CONVERT\t= 0x08,\n};\n\n \nstruct drm_exynos_ioctl_ipp_get_caps {\n\t__u32 ipp_id;\n\t__u32 capabilities;\n\t__u32 reserved;\n\t__u32 formats_count;\n\t__u64 formats_ptr;\n};\n\nenum drm_exynos_ipp_limit_type {\n\t \n\tDRM_EXYNOS_IPP_LIMIT_TYPE_SIZE\t\t= 0x0001,\n\t \n\tDRM_EXYNOS_IPP_LIMIT_TYPE_SCALE\t\t= 0x0002,\n\n\t \n\tDRM_EXYNOS_IPP_LIMIT_SIZE_BUFFER\t= 0x0001 << 16,\n\t \n\tDRM_EXYNOS_IPP_LIMIT_SIZE_AREA\t\t= 0x0002 << 16,\n\t \n\tDRM_EXYNOS_IPP_LIMIT_SIZE_ROTATED\t= 0x0003 << 16,\n\n\tDRM_EXYNOS_IPP_LIMIT_TYPE_MASK\t\t= 0x000f,\n\tDRM_EXYNOS_IPP_LIMIT_SIZE_MASK\t\t= 0x000f << 16,\n};\n\nstruct drm_exynos_ipp_limit_val {\n\t__u32 min;\n\t__u32 max;\n\t__u32 align;\n\t__u32 reserved;\n};\n\n \nstruct drm_exynos_ipp_limit {\n\t__u32 type;\n\t__u32 reserved;\n\tstruct drm_exynos_ipp_limit_val h;\n\tstruct drm_exynos_ipp_limit_val v;\n};\n\n \nstruct drm_exynos_ioctl_ipp_get_limits {\n\t__u32 ipp_id;\n\t__u32 fourcc;\n\t__u64 modifier;\n\t__u32 type;\n\t__u32 limits_count;\n\t__u64 limits_ptr;\n};\n\nenum drm_exynos_ipp_task_id {\n\t \n\tDRM_EXYNOS_IPP_TASK_BUFFER\t\t= 0x0001,\n\t \n\tDRM_EXYNOS_IPP_TASK_RECTANGLE\t\t= 0x0002,\n\t \n\tDRM_EXYNOS_IPP_TASK_TRANSFORM\t\t= 0x0003,\n\t \n\tDRM_EXYNOS_IPP_TASK_ALPHA\t\t= 0x0004,\n\n\t \n\tDRM_EXYNOS_IPP_TASK_TYPE_SOURCE\t\t= 0x0001 << 16,\n\t \n\tDRM_EXYNOS_IPP_TASK_TYPE_DESTINATION\t= 0x0002 << 16,\n};\n\n \nstruct drm_exynos_ipp_task_buffer {\n\t__u32\tid;\n\t__u32\tfourcc;\n\t__u32\twidth, height;\n\t__u32\tgem_id[4];\n\t__u32\toffset[4];\n\t__u32\tpitch[4];\n\t__u64\tmodifier;\n};\n\n \nstruct drm_exynos_ipp_task_rect {\n\t__u32\tid;\n\t__u32\treserved;\n\t__u32\tx;\n\t__u32\ty;\n\t__u32\tw;\n\t__u32\th;\n};\n\n \nstruct drm_exynos_ipp_task_transform {\n\t__u32\tid;\n\t__u32\trotation;\n};\n\n \nstruct drm_exynos_ipp_task_alpha {\n\t__u32\tid;\n\t__u32\tvalue;\n};\n\nenum drm_exynos_ipp_flag {\n\t \n\tDRM_EXYNOS_IPP_FLAG_EVENT\t= 0x01,\n\t \n\tDRM_EXYNOS_IPP_FLAG_TEST_ONLY\t= 0x02,\n\t \n\tDRM_EXYNOS_IPP_FLAG_NONBLOCK\t= 0x04,\n};\n\n#define DRM_EXYNOS_IPP_FLAGS (DRM_EXYNOS_IPP_FLAG_EVENT |\\\n\t\tDRM_EXYNOS_IPP_FLAG_TEST_ONLY | DRM_EXYNOS_IPP_FLAG_NONBLOCK)\n\n \nstruct drm_exynos_ioctl_ipp_commit {\n\t__u32 ipp_id;\n\t__u32 flags;\n\t__u32 reserved;\n\t__u32 params_size;\n\t__u64 params_ptr;\n\t__u64 user_data;\n};\n\n#define DRM_EXYNOS_GEM_CREATE\t\t0x00\n#define DRM_EXYNOS_GEM_MAP\t\t0x01\n \n#define DRM_EXYNOS_GEM_GET\t\t0x04\n#define DRM_EXYNOS_VIDI_CONNECTION\t0x07\n\n \n#define DRM_EXYNOS_G2D_GET_VER\t\t0x20\n#define DRM_EXYNOS_G2D_SET_CMDLIST\t0x21\n#define DRM_EXYNOS_G2D_EXEC\t\t0x22\n\n \n \n#define DRM_EXYNOS_IPP_GET_RESOURCES\t0x40\n#define DRM_EXYNOS_IPP_GET_CAPS\t\t0x41\n#define DRM_EXYNOS_IPP_GET_LIMITS\t0x42\n#define DRM_EXYNOS_IPP_COMMIT\t\t0x43\n\n#define DRM_IOCTL_EXYNOS_GEM_CREATE\t\tDRM_IOWR(DRM_COMMAND_BASE + \\\n\t\tDRM_EXYNOS_GEM_CREATE, struct drm_exynos_gem_create)\n#define DRM_IOCTL_EXYNOS_GEM_MAP\t\tDRM_IOWR(DRM_COMMAND_BASE + \\\n\t\tDRM_EXYNOS_GEM_MAP, struct drm_exynos_gem_map)\n#define DRM_IOCTL_EXYNOS_GEM_GET\tDRM_IOWR(DRM_COMMAND_BASE + \\\n\t\tDRM_EXYNOS_GEM_GET,\tstruct drm_exynos_gem_info)\n\n#define DRM_IOCTL_EXYNOS_VIDI_CONNECTION\tDRM_IOWR(DRM_COMMAND_BASE + \\\n\t\tDRM_EXYNOS_VIDI_CONNECTION, struct drm_exynos_vidi_connection)\n\n#define DRM_IOCTL_EXYNOS_G2D_GET_VER\t\tDRM_IOWR(DRM_COMMAND_BASE + \\\n\t\tDRM_EXYNOS_G2D_GET_VER, struct drm_exynos_g2d_get_ver)\n#define DRM_IOCTL_EXYNOS_G2D_SET_CMDLIST\tDRM_IOWR(DRM_COMMAND_BASE + \\\n\t\tDRM_EXYNOS_G2D_SET_CMDLIST, struct drm_exynos_g2d_set_cmdlist)\n#define DRM_IOCTL_EXYNOS_G2D_EXEC\t\tDRM_IOWR(DRM_COMMAND_BASE + \\\n\t\tDRM_EXYNOS_G2D_EXEC, struct drm_exynos_g2d_exec)\n\n#define DRM_IOCTL_EXYNOS_IPP_GET_RESOURCES\tDRM_IOWR(DRM_COMMAND_BASE + \\\n\t\tDRM_EXYNOS_IPP_GET_RESOURCES, \\\n\t\tstruct drm_exynos_ioctl_ipp_get_res)\n#define DRM_IOCTL_EXYNOS_IPP_GET_CAPS\t\tDRM_IOWR(DRM_COMMAND_BASE + \\\n\t\tDRM_EXYNOS_IPP_GET_CAPS, struct drm_exynos_ioctl_ipp_get_caps)\n#define DRM_IOCTL_EXYNOS_IPP_GET_LIMITS\t\tDRM_IOWR(DRM_COMMAND_BASE + \\\n\t\tDRM_EXYNOS_IPP_GET_LIMITS, \\\n\t\tstruct drm_exynos_ioctl_ipp_get_limits)\n#define DRM_IOCTL_EXYNOS_IPP_COMMIT\t\tDRM_IOWR(DRM_COMMAND_BASE + \\\n\t\tDRM_EXYNOS_IPP_COMMIT, struct drm_exynos_ioctl_ipp_commit)\n\n \n#define DRM_EXYNOS_G2D_EVENT\t\t0x80000000\n#define DRM_EXYNOS_IPP_EVENT\t\t0x80000002\n\nstruct drm_exynos_g2d_event {\n\tstruct drm_event\tbase;\n\t__u64\t\t\tuser_data;\n\t__u32\t\t\ttv_sec;\n\t__u32\t\t\ttv_usec;\n\t__u32\t\t\tcmdlist_no;\n\t__u32\t\t\treserved;\n};\n\nstruct drm_exynos_ipp_event {\n\tstruct drm_event\tbase;\n\t__u64\t\t\tuser_data;\n\t__u32\t\t\ttv_sec;\n\t__u32\t\t\ttv_usec;\n\t__u32\t\t\tipp_id;\n\t__u32\t\t\tsequence;\n\t__u64\t\t\treserved;\n};\n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}