#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000086f020 .scope module, "adder" "adder" 2 110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "n";
    .port_info 3 /INPUT 1 "clk";
v00000000008882f0_0 .var "DataOut", 31 0;
o000000000088cdb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000884380_0 .net "clk", 0 0, o000000000088cdb8;  0 drivers
o000000000088cde8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000884420_0 .net "n", 31 0, o000000000088cde8;  0 drivers
o000000000088ce18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008844c0_0 .net "pc", 31 0, o000000000088ce18;  0 drivers
E_0000000000872150/0 .event edge, v0000000000884420_0, v00000000008844c0_0;
E_0000000000872150/1 .event posedge, v0000000000884380_0;
E_0000000000872150 .event/or E_0000000000872150/0, E_0000000000872150/1;
S_0000000000887fd0 .scope module, "dataRAM256x8" "dataRAM256x8" 2 22;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "ReadWrite";
    .port_info 3 /INPUT 32 "Address";
    .port_info 4 /INPUT 32 "DataIn";
    .port_info 5 /INPUT 2 "Mode";
o000000000088cf08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000884560_0 .net "Address", 31 0, o000000000088cf08;  0 drivers
o000000000088cf38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000884a30_0 .net "DataIn", 31 0, o000000000088cf38;  0 drivers
v0000000000884ad0_0 .var "DataOut", 31 0;
o000000000088cf98 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000884b70_0 .net "Enable", 0 0, o000000000088cf98;  0 drivers
v00000000008df140 .array "Mem", 255 0, 7 0;
o000000000088cfc8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000008df3c0_0 .net "Mode", 1 0, o000000000088cfc8;  0 drivers
o000000000088cff8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008df640_0 .net "ReadWrite", 0 0, o000000000088cff8;  0 drivers
v00000000008dfd20_0 .var "temp", 31 0;
E_0000000000871b50 .event edge, v00000000008df640_0, v0000000000884b70_0;
S_0000000000888160 .scope module, "mux2x1" "mux2x1" 2 102;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
o000000000088d178 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008deec0_0 .net "A", 31 0, o000000000088d178;  0 drivers
o000000000088d1a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008df780_0 .net "B", 31 0, o000000000088d1a8;  0 drivers
v00000000008df1e0_0 .var "DataOut", 31 0;
o000000000088d208 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008dfaa0_0 .net "s", 0 0, o000000000088d208;  0 drivers
E_0000000000872190 .event edge, v00000000008df780_0, v00000000008deec0_0, v00000000008dfaa0_0;
S_00000000008841f0 .scope module, "pipelinePU" "pipelinePU" 2 117;
 .timescale 0 0;
v00000000008dfb40_0 .var "I_Address", 31 0;
v00000000008dfbe0_0 .net "I_DataOut", 31 0, v00000000008df8c0_0;  1 drivers
v00000000008df820_0 .var/i "I_code", 31 0;
v00000000008df500_0 .var/i "I_inFile", 31 0;
v00000000008def60_0 .var "data", 7 0;
S_0000000000884c10 .scope module, "ramI" "instRAM256x8" 2 127, 2 1 0, S_00000000008841f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v00000000008dfa00_0 .net "Address", 31 0, v00000000008dfb40_0;  1 drivers
v00000000008df8c0_0 .var "DataOut", 31 0;
v00000000008df6e0 .array "Mem", 255 0, 7 0;
v00000000008dfdc0_0 .var "temp", 31 0;
E_0000000000872690 .event edge, v00000000008dfa00_0;
    .scope S_000000000086f020;
T_0 ;
    %wait E_0000000000872150;
    %load/vec4 v00000000008844c0_0;
    %load/vec4 v0000000000884420_0;
    %add;
    %store/vec4 v00000000008882f0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000887fd0;
T_1 ;
    %wait E_0000000000871b50;
    %load/vec4 v0000000000884b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000008df640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000008df3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.4 ;
    %ix/getv 4, v0000000000884560_0;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %jmp T_1.8;
T_1.5 ;
    %ix/getv 4, v0000000000884560_0;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %jmp T_1.8;
T_1.6 ;
    %ix/getv 4, v0000000000884560_0;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %jmp T_1.8;
T_1.7 ;
    %ix/getv 4, v0000000000884560_0;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %delay 6, 0;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 4, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 5, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 6, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %load/vec4 v0000000000884ad0_0;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 7, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df140, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000884ad0_0, 0, 32;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000008df3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %jmp T_1.13;
T_1.9 ;
    %load/vec4 v0000000000884a30_0;
    %pad/u 8;
    %ix/getv 4, v0000000000884560_0;
    %store/vec4a v00000000008df140, 4, 0;
    %jmp T_1.13;
T_1.10 ;
    %load/vec4 v0000000000884a30_0;
    %pushi/vec4 65280, 0, 32;
    %and;
    %store/vec4 v00000000008dfd20_0, 0, 32;
    %load/vec4 v00000000008dfd20_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000008dfd20_0, 0, 32;
    %load/vec4 v00000000008dfd20_0;
    %pad/u 8;
    %ix/getv 4, v0000000000884560_0;
    %store/vec4a v00000000008df140, 4, 0;
    %load/vec4 v0000000000884a30_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v00000000008dfd20_0, 0, 32;
    %load/vec4 v00000000008dfd20_0;
    %pad/u 8;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000008df140, 4, 0;
    %jmp T_1.13;
T_1.11 ;
    %load/vec4 v0000000000884a30_0;
    %pushi/vec4 4278190080, 0, 32;
    %and;
    %store/vec4 v00000000008dfd20_0, 0, 32;
    %load/vec4 v00000000008dfd20_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000008dfd20_0, 0, 32;
    %load/vec4 v00000000008dfd20_0;
    %pad/u 8;
    %ix/getv 4, v0000000000884560_0;
    %store/vec4a v00000000008df140, 4, 0;
    %load/vec4 v0000000000884a30_0;
    %pushi/vec4 16711680, 0, 32;
    %and;
    %store/vec4 v00000000008dfd20_0, 0, 32;
    %load/vec4 v00000000008dfd20_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000008dfd20_0, 0, 32;
    %load/vec4 v00000000008dfd20_0;
    %pad/u 8;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000008df140, 4, 0;
    %load/vec4 v0000000000884a30_0;
    %pushi/vec4 65280, 0, 32;
    %and;
    %store/vec4 v00000000008dfd20_0, 0, 32;
    %load/vec4 v00000000008dfd20_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000008dfd20_0, 0, 32;
    %load/vec4 v00000000008dfd20_0;
    %pad/u 8;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000008df140, 4, 0;
    %load/vec4 v0000000000884a30_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v00000000008dfd20_0, 0, 32;
    %load/vec4 v00000000008dfd20_0;
    %pad/u 8;
    %load/vec4 v0000000000884560_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000008df140, 4, 0;
    %jmp T_1.13;
T_1.12 ;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000888160;
T_2 ;
    %wait E_0000000000872190;
    %load/vec4 v00000000008dfaa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v00000000008deec0_0;
    %store/vec4 v00000000008df1e0_0, 0, 32;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v00000000008df780_0;
    %store/vec4 v00000000008df1e0_0, 0, 32;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000884c10;
T_3 ;
    %wait E_0000000000872690;
    %load/vec4 v00000000008dfa00_0;
    %cmpi/u 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.0, 5;
    %vpi_call 2 7 "$display", "Invalid address. Address must be between 0 and 255." {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000008dfa00_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %store/vec4 v00000000008dfdc0_0, 0, 32;
    %ix/getv 4, v00000000008dfdc0_0;
    %load/vec4a v00000000008df6e0, 4;
    %pad/u 32;
    %store/vec4 v00000000008df8c0_0, 0, 32;
    %load/vec4 v00000000008df8c0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000008df8c0_0, 0, 32;
    %load/vec4 v00000000008df8c0_0;
    %load/vec4 v00000000008dfdc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df6e0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v00000000008df8c0_0, 0, 32;
    %load/vec4 v00000000008df8c0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000008df8c0_0, 0, 32;
    %load/vec4 v00000000008df8c0_0;
    %load/vec4 v00000000008dfdc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df6e0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v00000000008df8c0_0, 0, 32;
    %load/vec4 v00000000008df8c0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000008df8c0_0, 0, 32;
    %load/vec4 v00000000008df8c0_0;
    %load/vec4 v00000000008dfdc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008df6e0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v00000000008df8c0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000008841f0;
T_4 ;
    %vpi_func 2 130 "$fopen" 32, "ramintr.txt", "r" {0 0 0};
    %store/vec4 v00000000008df500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008dfb40_0, 0, 32;
    %vpi_call 2 132 "$display", "\000" {0 0 0};
    %vpi_call 2 133 "$display", "Instruction RAM was precharged with the following data:" {0 0 0};
    %vpi_call 2 134 "$display", "        Address   Data" {0 0 0};
T_4.0 ;
    %vpi_func 2 135 "$feof" 32, v00000000008df500_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.1, 8;
    %delay 1, 0;
    %vpi_func 2 137 "$fscanf" 32, v00000000008df500_0, "%b", v00000000008def60_0 {0 0 0};
    %store/vec4 v00000000008df820_0, 0, 32;
    %load/vec4 v00000000008def60_0;
    %ix/getv 4, v00000000008dfb40_0;
    %store/vec4a v00000000008df6e0, 4, 0;
    %delay 7, 0;
    %vpi_call 2 139 "$display", "%d        %b", v00000000008dfb40_0, v00000000008def60_0 {0 0 0};
    %delay 2, 0;
    %load/vec4 v00000000008dfb40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008dfb40_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 142 "$fclose", v00000000008df500_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "pipeline.v";
