
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.87

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.67 source latency counters[76]$_DFFE_PN0P_/CLK ^
  -0.66 target latency counters[88]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[120]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net305 (net)
                  0.31    0.00    1.24 ^ input15/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   264    3.32    1.25    0.81    2.05 ^ input15/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net15 (net)
                  1.25    0.00    2.05 ^ counters[120]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.05   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.09    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.07    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.41    0.40    0.33    0.46 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.40    0.00    0.46 ^ clkbuf_leaf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    25    0.21    0.12    0.22    0.67 ^ clkbuf_leaf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_0_clk (net)
                  0.12    0.00    0.67 ^ counters[120]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.67   clock reconvergence pessimism
                          0.43    1.11   library removal time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  0.94   slack (MET)


Startpoint: event_inc[7] (input port clocked by core_clock)
Endpoint: prev_event_inc[7]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ event_inc[7] (in)
                                         event_inc[7] (net)
                  0.00    0.00    0.20 ^ input14/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     2    0.03    0.16    0.38    0.58 ^ input14/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net14 (net)
                  0.16    0.00    0.58 ^ _2582_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    0.75 ^ _2582_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0263_ (net)
                  0.06    0.00    0.75 ^ prev_event_inc[7]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.75   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.09    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.07    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.41    0.39    0.32    0.46 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.39    0.00    0.46 ^ clkbuf_leaf_7_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    22    0.18    0.11    0.21    0.67 ^ clkbuf_leaf_7_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_7_clk (net)
                  0.11    0.00    0.67 ^ prev_event_inc[7]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.67   clock reconvergence pessimism
                         -0.02    0.65   library hold time
                                  0.65   data required time
-----------------------------------------------------------------------------
                                  0.65   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[160]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net305 (net)
                  0.31    0.00    1.24 ^ input15/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   264    3.32    1.25    0.81    2.05 ^ input15/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net15 (net)
                  1.25    0.00    2.05 ^ counters[160]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.05   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.09    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.07    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.41    0.39    0.32   10.46 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.39    0.00   10.46 ^ clkbuf_leaf_5_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    17    0.16    0.10    0.20   10.66 ^ clkbuf_leaf_5_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_5_clk (net)
                  0.10    0.00   10.66 ^ counters[160]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.66   clock reconvergence pessimism
                         -0.37   10.29   library recovery time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  8.24   slack (MET)


Startpoint: counters[36]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count_value[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.09    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.07    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.41    0.40    0.33    0.46 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.40    0.00    0.46 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    21    0.18    0.11    0.21    0.67 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_11_clk (net)
                  0.11    0.00    0.67 ^ counters[36]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.03    0.11    0.42    1.09 v counters[36]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net201 (net)
                  0.11    0.00    1.09 v _2270_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.21    0.23    1.32 v _2270_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _0575_ (net)
                  0.21    0.00    1.32 v _2879_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.30    0.20    1.52 ^ _2879_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1079_ (net)
                  0.30    0.00    1.52 ^ _2880_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.04    0.23    0.15    1.68 v _2880_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _1080_ (net)
                  0.23    0.00    1.68 v _2883_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.03    0.39    0.28    1.96 ^ _2883_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _1083_ (net)
                  0.39    0.00    1.96 ^ _2886_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.29    0.19    2.16 v _2886_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         net298 (net)
                  0.29    0.00    2.16 v output298/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.77    2.93 v output298/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         count_value[4] (net)
                  0.15    0.00    2.93 v count_value[4] (out)
                                  2.93   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[160]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net305 (net)
                  0.31    0.00    1.24 ^ input15/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   264    3.32    1.25    0.81    2.05 ^ input15/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net15 (net)
                  1.25    0.00    2.05 ^ counters[160]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.05   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.09    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.07    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.41    0.39    0.32   10.46 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.39    0.00   10.46 ^ clkbuf_leaf_5_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    17    0.16    0.10    0.20   10.66 ^ clkbuf_leaf_5_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_5_clk (net)
                  0.10    0.00   10.66 ^ counters[160]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.66   clock reconvergence pessimism
                         -0.37   10.29   library recovery time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  8.24   slack (MET)


Startpoint: counters[36]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count_value[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.09    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.07    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.41    0.40    0.33    0.46 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.40    0.00    0.46 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    21    0.18    0.11    0.21    0.67 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_11_clk (net)
                  0.11    0.00    0.67 ^ counters[36]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.03    0.11    0.42    1.09 v counters[36]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net201 (net)
                  0.11    0.00    1.09 v _2270_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.21    0.23    1.32 v _2270_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _0575_ (net)
                  0.21    0.00    1.32 v _2879_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.30    0.20    1.52 ^ _2879_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1079_ (net)
                  0.30    0.00    1.52 ^ _2880_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.04    0.23    0.15    1.68 v _2880_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _1080_ (net)
                  0.23    0.00    1.68 v _2883_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.03    0.39    0.28    1.96 ^ _2883_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _1083_ (net)
                  0.39    0.00    1.96 ^ _2886_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.29    0.19    2.16 v _2886_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         net298 (net)
                  0.29    0.00    2.16 v output298/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.77    2.93 v output298/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         count_value[4] (net)
                  0.15    0.00    2.93 v count_value[4] (out)
                                  2.93   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.5498406887054443

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5535

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.24566955864429474

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8413

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counters[97]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[110]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.33    0.46 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.67 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.67 ^ counters[97]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.56    1.23 ^ counters[97]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.30    1.53 ^ _2938_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.19    1.72 ^ _1468_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.33    2.05 ^ _1469_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.22    2.27 ^ _1470_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.23    2.50 ^ _1517_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.25    2.75 v _1518_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.14    2.90 v _1519_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    2.90 v counters[110]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.90   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.33   10.46 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21   10.67 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00   10.67 ^ counters[110]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.67   clock reconvergence pessimism
  -0.10   10.57   library setup time
          10.57   data required time
---------------------------------------------------------
          10.57   data required time
          -2.90   data arrival time
---------------------------------------------------------
           7.68   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: prev_event_inc[6]$_DFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: prev_event_inc[6]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.32    0.46 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.67 ^ clkbuf_leaf_7_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.67 ^ prev_event_inc[6]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.40    1.06 v prev_event_inc[6]$_DFFE_PN0N_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.21    1.27 v _2581_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.27 v prev_event_inc[6]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.27   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.32    0.46 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.67 ^ clkbuf_leaf_7_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.67 ^ prev_event_inc[6]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.67   clock reconvergence pessimism
   0.06    0.72   library hold time
           0.72   data required time
---------------------------------------------------------
           0.72   data required time
          -1.27   data arrival time
---------------------------------------------------------
           0.55   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.6595

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.6746

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.9299

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
6.8701

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
234.482406

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.37e-02   1.88e-04   1.49e-07   2.39e-02  42.3%
Combinational          3.93e-03   3.79e-03   3.81e-07   7.72e-03  13.7%
Clock                  1.50e-02   9.90e-03   3.81e-08   2.49e-02  44.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.27e-02   1.39e-02   5.69e-07   5.66e-02 100.0%
                          75.5%      24.5%       0.0%
