//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31057947
// Cuda compilation tools, release 11.6, V11.6.124
// Based on NVVM 7.0.1
//

.version 7.6
.target sm_52
.address_size 64

	// .globl	_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
;
// _ZZ22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_iE21localShapeDerivatives has been demoted
.global .align 1 .b8 $str[24] = {78, 117, 109, 98, 101, 114, 32, 111, 102, 32, 98, 108, 111, 99, 107, 115, 58, 32, 37, 100, 32, 10, 32, 0};
.global .align 1 .b8 $str$1[25] = {84, 104, 114, 101, 97, 100, 115, 32, 112, 101, 114, 32, 98, 108, 111, 99, 107, 58, 32, 37, 100, 32, 10, 32, 0};
.global .align 1 .b8 $str$2[56] = {84, 111, 116, 97, 108, 32, 105, 110, 116, 101, 114, 97, 99, 116, 105, 111, 110, 115, 58, 32, 37, 100, 32, 44, 32, 73, 110, 116, 101, 114, 97, 99, 116, 105, 111, 110, 115, 32, 112, 101, 114, 32, 116, 104, 114, 101, 97, 100, 58, 32, 37, 100, 32, 10, 32, 0};
.global .align 1 .b8 $str$3[54] = {73, 110, 32, 98, 108, 111, 99, 107, 32, 48, 32, 116, 104, 114, 101, 97, 100, 32, 48, 32, 99, 111, 109, 112, 117, 116, 105, 110, 103, 32, 105, 110, 116, 101, 114, 97, 99, 116, 105, 111, 110, 32, 110, 111, 46, 32, 58, 32, 37, 100, 32, 10, 32, 0};
.global .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};
.global .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i(
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_0,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_1,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_2,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_3,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_4,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_5,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_6,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_7,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_8,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_9,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_10,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_11,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_12,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_13,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_14,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_15,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_16,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_17,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_18,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_19,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_20,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_21,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_22,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_23,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_24,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_25,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_26,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_27,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_28,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_29,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_30,
	.param .f64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_31,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_32,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_33,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_34,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_35,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_36,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_37,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_38,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_39,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_40,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_41,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_42,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_43,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_44,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_45
)
{
	.local .align 8 .b8 	__local_depot0[296];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<345>;
	.reg .b32 	%r<931>;
	.reg .f64 	%fd<2227>;
	.reg .b64 	%rd<597>;
	// demoted variable
	.shared .align 8 .b8 _ZZ22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_iE21localShapeDerivatives[20736];

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r368, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_4];
	ld.param.u32 	%r369, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_5];
	ld.param.u64 	%rd91, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_8];
	ld.param.u64 	%rd101, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_28];
	ld.param.f64 	%fd656, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_31];
	ld.param.u32 	%r374, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_45];
	add.u64 	%rd111, %SP, 32;
	add.u64 	%rd1, %SPL, 32;
	add.u64 	%rd120, %SP, 104;
	add.u64 	%rd10, %SPL, 104;
	add.u64 	%rd127, %SP, 0;
	add.u64 	%rd17, %SPL, 0;
	add.u64 	%rd128, %SP, 24;
	add.u64 	%rd18, %SPL, 24;
	add.u64 	%rd44, %SPL, 136;
	add.u64 	%rd45, %SPL, 148;
	add.u64 	%rd46, %SPL, 160;
	add.u64 	%rd47, %SPL, 172;
	add.u64 	%rd48, %SPL, 184;
	add.u64 	%rd49, %SPL, 200;
	add.u64 	%rd50, %SPL, 224;
	mov.u32 	%r1, %tid.x;
	setp.lt.s32 	%p25, %r374, 1;
	@%p25 bra 	$L__BB0_7;

	mul.lo.s32 	%r2, %r1, %r374;
	and.b32  	%r821, %r374, 3;
	add.s32 	%r376, %r374, -1;
	setp.lt.u32 	%p26, %r376, 3;
	mov.u32 	%r819, 0;
	@%p26 bra 	$L__BB0_4;

	sub.s32 	%r818, %r374, %r821;
	mov.u64 	%rd161, 0;

$L__BB0_3:
	add.s32 	%r378, %r819, %r2;
	shl.b32 	%r379, %r378, 3;
	mov.u32 	%r380, _ZZ22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_iE21localShapeDerivatives;
	add.s32 	%r381, %r380, %r379;
	st.shared.u64 	[%r381], %rd161;
	st.shared.u64 	[%r381+8], %rd161;
	st.shared.u64 	[%r381+16], %rd161;
	st.shared.u64 	[%r381+24], %rd161;
	add.s32 	%r819, %r819, 4;
	add.s32 	%r818, %r818, -4;
	setp.ne.s32 	%p27, %r818, 0;
	@%p27 bra 	$L__BB0_3;

$L__BB0_4:
	setp.eq.s32 	%p28, %r821, 0;
	@%p28 bra 	$L__BB0_7;

	mov.u32 	%r384, _ZZ22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_iE21localShapeDerivatives;
	mov.u64 	%rd162, 0;

$L__BB0_6:
	.pragma "nounroll";
	add.s32 	%r382, %r819, %r2;
	shl.b32 	%r383, %r382, 3;
	add.s32 	%r385, %r384, %r383;
	st.shared.u64 	[%r385], %rd162;
	add.s32 	%r819, %r819, 1;
	add.s32 	%r821, %r821, -1;
	setp.ne.s32 	%p29, %r821, 0;
	@%p29 bra 	$L__BB0_6;

$L__BB0_7:
	mov.u32 	%r386, %ctaid.x;
	cvt.rn.f64.s32 	%fd657, %r369;
	cvt.rn.f64.s32 	%fd658, %r368;
	div.rn.f64 	%fd659, %fd658, %fd657;
	cvt.rpi.f64.f64 	%fd660, %fd659;
	cvt.rzi.s32.f64 	%r14, %fd660;
	or.b32  	%r387, %r386, %r1;
	setp.ne.s32 	%p30, %r387, 0;
	@%p30 bra 	$L__BB0_9;

	mov.u32 	%r388, %ntid.x;
	add.u64 	%rd163, %SP, 128;
	add.u64 	%rd164, %SPL, 128;
	mov.u32 	%r389, %nctaid.x;
	st.local.u32 	[%rd164], %r389;
	mov.u64 	%rd165, $str;
	cvta.global.u64 	%rd166, %rd165;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd166;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd163;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r390, [retval0+0];
	} // callseq 0
	st.local.u32 	[%rd164], %r388;
	mov.u64 	%rd167, $str$1;
	cvta.global.u64 	%rd168, %rd167;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd168;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd163;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r391, [retval0+0];
	} // callseq 1
	st.local.u32 	[%rd164], %r368;
	st.local.u32 	[%rd164+4], %r14;
	mov.u64 	%rd169, $str$2;
	cvta.global.u64 	%rd170, %rd169;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd170;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd163;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r392, [retval0+0];
	} // callseq 2

$L__BB0_9:
	setp.lt.s32 	%p31, %r14, 1;
	@%p31 bra 	$L__BB0_422;

	mul.f64 	%fd1, %fd656, 0dBFE0000000000000;
	mov.u32 	%r822, 0;
	cvta.to.global.u64 	%rd204, %rd91;
	cvta.to.global.u64 	%rd78, %rd101;

$L__BB0_11:
	@%p30 bra 	$L__BB0_13;

	add.u64 	%rd575, %SP, 128;
	mov.u64 	%rd574, $str$3;
	cvta.global.u64 	%rd573, %rd574;
	add.u64 	%rd572, %SP, 128;
	add.u64 	%rd571, %SPL, 128;
	st.local.u32 	[%rd571], %r822;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd573;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd572;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r397, [retval0+0];
	} // callseq 3

$L__BB0_13:
	mov.u32 	%r802, %ctaid.x;
	ld.param.u32 	%r801, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_4];
	mov.u32 	%r399, %ntid.x;
	mad.lo.s32 	%r401, %r802, %r399, %r1;
	mad.lo.s32 	%r16, %r14, %r401, %r822;
	setp.ge.s32 	%p33, %r16, %r801;
	@%p33 bra 	$L__BB0_422;

	ld.param.u32 	%r841, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_11];
	ld.param.u64 	%rd595, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_10];
	ld.param.u64 	%rd594, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_9];
	ld.param.u64 	%rd561, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_37];
	ld.param.u64 	%rd560, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_36];
	ld.param.u64 	%rd559, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_32];
	ld.param.u64 	%rd558, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_34];
	ld.param.u64 	%rd557, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_35];
	ld.param.u64 	%rd556, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_7];
	ld.param.u64 	%rd555, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_6];
	mul.wide.s32 	%rd197, %r16, 4;
	add.s64 	%rd175, %rd555, %rd197;
	// begin inline asm
	ld.global.nc.s32 %r402, [%rd175];
	// end inline asm
	add.s64 	%rd176, %rd556, %rd197;
	// begin inline asm
	ld.global.nc.s32 %r403, [%rd176];
	// end inline asm
	mul.wide.s32 	%rd198, %r402, 8;
	add.s64 	%rd177, %rd557, %rd198;
	// begin inline asm
	ld.global.nc.f64 %fd661, [%rd177];
	// end inline asm
	mul.wide.s32 	%rd199, %r403, 8;
	add.s64 	%rd178, %rd557, %rd199;
	// begin inline asm
	ld.global.nc.f64 %fd662, [%rd178];
	// end inline asm
	mul.lo.s32 	%r416, %r402, 3;
	mul.wide.s32 	%rd200, %r416, 8;
	add.s64 	%rd179, %rd558, %rd200;
	// begin inline asm
	ld.global.nc.f64 %fd663, [%rd179];
	// end inline asm
	add.s64 	%rd180, %rd179, 8;
	// begin inline asm
	ld.global.nc.f64 %fd664, [%rd180];
	// end inline asm
	add.s64 	%rd181, %rd179, 16;
	// begin inline asm
	ld.global.nc.f64 %fd665, [%rd181];
	// end inline asm
	mul.lo.s32 	%r417, %r403, 3;
	mul.wide.s32 	%rd201, %r417, 8;
	add.s64 	%rd182, %rd558, %rd201;
	// begin inline asm
	ld.global.nc.f64 %fd666, [%rd182];
	// end inline asm
	add.s64 	%rd183, %rd182, 8;
	// begin inline asm
	ld.global.nc.f64 %fd667, [%rd183];
	// end inline asm
	add.s64 	%rd184, %rd182, 16;
	// begin inline asm
	ld.global.nc.f64 %fd668, [%rd184];
	// end inline asm
	mul.wide.s32 	%rd202, %r416, 4;
	add.s64 	%rd185, %rd559, %rd202;
	// begin inline asm
	ld.global.nc.s32 %r840, [%rd185];
	// end inline asm
	st.local.u32 	[%rd47], %r840;
	add.s64 	%rd186, %rd185, 4;
	// begin inline asm
	ld.global.nc.s32 %r839, [%rd186];
	// end inline asm
	st.local.u32 	[%rd47+4], %r839;
	add.s64 	%rd187, %rd185, 8;
	// begin inline asm
	ld.global.nc.s32 %r838, [%rd187];
	// end inline asm
	st.local.u32 	[%rd47+8], %r838;
	mul.wide.s32 	%rd203, %r417, 4;
	add.s64 	%rd188, %rd559, %rd203;
	// begin inline asm
	ld.global.nc.s32 %r837, [%rd188];
	// end inline asm
	st.local.u32 	[%rd48], %r837;
	add.s64 	%rd189, %rd188, 4;
	// begin inline asm
	ld.global.nc.s32 %r836, [%rd189];
	// end inline asm
	st.local.u32 	[%rd48+4], %r836;
	add.s64 	%rd190, %rd188, 8;
	// begin inline asm
	ld.global.nc.s32 %r835, [%rd190];
	// end inline asm
	st.local.u32 	[%rd48+8], %r835;
	add.s64 	%rd191, %rd560, %rd202;
	// begin inline asm
	ld.global.nc.s32 %r410, [%rd191];
	// end inline asm
	add.s64 	%rd192, %rd191, 4;
	// begin inline asm
	ld.global.nc.s32 %r411, [%rd192];
	// end inline asm
	add.s64 	%rd193, %rd191, 8;
	// begin inline asm
	ld.global.nc.s32 %r412, [%rd193];
	// end inline asm
	add.s64 	%rd194, %rd561, %rd203;
	// begin inline asm
	ld.global.nc.s32 %r413, [%rd194];
	// end inline asm
	add.s64 	%rd195, %rd194, 4;
	// begin inline asm
	ld.global.nc.s32 %r414, [%rd195];
	// end inline asm
	add.s64 	%rd196, %rd194, 8;
	// begin inline asm
	ld.global.nc.s32 %r415, [%rd196];
	// end inline asm
	add.s64 	%rd205, %rd204, %rd197;
	ld.global.u32 	%r25, [%rd205];
	setp.eq.s32 	%p34, %r25, 0;
	@%p34 bra 	$L__BB0_49;

	setp.eq.s32 	%p35, %r25, 1;
	@%p35 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_16;

$L__BB0_33:
	setp.eq.s32 	%p9, %r840, %r837;
	setp.eq.s32 	%p10, %r840, %r836;
	or.pred  	%p50, %p10, %p9;
	setp.eq.s32 	%p11, %r840, %r835;
	or.pred  	%p51, %p11, %p50;
	@%p51 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_34;

$L__BB0_35:
	st.local.u32 	[%rd44], %r840;
	mov.u32 	%r830, 0;
	mov.u32 	%r832, 1;
	bra.uni 	$L__BB0_36;

$L__BB0_16:
	ld.param.u32 	%r841, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_20];
	ld.param.u64 	%rd595, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_19];
	ld.param.u64 	%rd594, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_18];
	setp.ne.s32 	%p36, %r25, 2;
	@%p36 bra 	$L__BB0_49;

	setp.eq.s32 	%p1, %r840, %r837;
	setp.eq.s32 	%p2, %r840, %r836;
	or.pred  	%p37, %p2, %p1;
	setp.eq.s32 	%p3, %r840, %r835;
	or.pred  	%p38, %p3, %p37;
	@%p38 bra 	$L__BB0_19;
	bra.uni 	$L__BB0_18;

$L__BB0_19:
	st.local.u32 	[%rd44], %r840;
	mov.u32 	%r824, 0;
	mov.u32 	%r826, 1;
	bra.uni 	$L__BB0_20;

$L__BB0_34:
	st.local.u32 	[%rd45], %r840;
	mov.u32 	%r830, 1;
	mov.u32 	%r832, 0;

$L__BB0_36:
	setp.eq.s32 	%p12, %r839, %r837;
	setp.eq.s32 	%p13, %r838, %r837;
	or.pred  	%p52, %p12, %p9;
	or.pred  	%p53, %p13, %p52;
	mov.u32 	%r834, 0;
	@%p53 bra 	$L__BB0_38;

	st.local.u32 	[%rd46], %r837;
	mov.u32 	%r834, 1;

$L__BB0_38:
	setp.eq.s32 	%p54, %r839, %r836;
	setp.eq.s32 	%p55, %r839, %r835;
	setp.eq.s32 	%p56, %r838, %r836;
	setp.eq.s32 	%p57, %r838, %r835;
	or.pred  	%p58, %p54, %p12;
	or.pred  	%p59, %p55, %p58;
	or.pred  	%p60, %p54, %p10;
	or.pred  	%p14, %p56, %p60;
	or.pred  	%p61, %p55, %p11;
	or.pred  	%p15, %p57, %p61;
	or.pred  	%p62, %p56, %p13;
	or.pred  	%p16, %p57, %p62;
	@%p59 bra 	$L__BB0_40;
	bra.uni 	$L__BB0_39;

$L__BB0_40:
	add.s32 	%r43, %r832, 1;
	mul.wide.u32 	%rd220, %r832, 4;
	add.s64 	%rd221, %rd44, %rd220;
	st.local.u32 	[%rd221], %r839;
	mov.u32 	%r832, %r43;
	mov.u32 	%r833, %r830;
	bra.uni 	$L__BB0_41;

$L__BB0_39:
	add.s32 	%r833, %r830, 1;
	mul.wide.u32 	%rd218, %r830, 4;
	add.s64 	%rd219, %rd45, %rd218;
	st.local.u32 	[%rd219], %r839;

$L__BB0_41:
	@%p14 bra 	$L__BB0_43;

	add.s32 	%r46, %r834, 1;
	mul.wide.u32 	%rd222, %r834, 4;
	add.s64 	%rd223, %rd46, %rd222;
	st.local.u32 	[%rd223], %r836;
	mov.u32 	%r834, %r46;

$L__BB0_43:
	@%p16 bra 	$L__BB0_45;
	bra.uni 	$L__BB0_44;

$L__BB0_45:
	mul.wide.u32 	%rd226, %r832, 4;
	add.s64 	%rd227, %rd44, %rd226;
	st.local.u32 	[%rd227], %r838;
	bra.uni 	$L__BB0_46;

$L__BB0_44:
	mul.wide.u32 	%rd224, %r833, 4;
	add.s64 	%rd225, %rd45, %rd224;
	st.local.u32 	[%rd225], %r838;

$L__BB0_46:
	@%p15 bra 	$L__BB0_48;

	mul.wide.u32 	%rd228, %r834, 4;
	add.s64 	%rd229, %rd46, %rd228;
	st.local.u32 	[%rd229], %r835;

$L__BB0_48:
	ld.param.u32 	%r841, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_14];
	ld.param.u64 	%rd595, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_13];
	ld.param.u64 	%rd594, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_12];
	ld.local.u32 	%r837, [%rd44];
	st.local.u32 	[%rd47], %r837;
	ld.local.u32 	%r839, [%rd45];
	st.local.u32 	[%rd47+4], %r839;
	ld.local.u32 	%r838, [%rd45+4];
	st.local.u32 	[%rd47+8], %r838;
	st.local.u32 	[%rd48], %r837;
	ld.local.u32 	%r836, [%rd46];
	st.local.u32 	[%rd48+4], %r836;
	ld.local.u32 	%r835, [%rd46+4];
	st.local.u32 	[%rd48+8], %r835;
	mov.u32 	%r840, %r837;
	bra.uni 	$L__BB0_49;

$L__BB0_18:
	st.local.u32 	[%rd45], %r840;
	mov.u32 	%r824, 1;
	mov.u32 	%r826, 0;

$L__BB0_20:
	setp.eq.s32 	%p4, %r839, %r837;
	setp.eq.s32 	%p5, %r838, %r837;
	or.pred  	%p39, %p4, %p1;
	or.pred  	%p40, %p5, %p39;
	mov.u32 	%r828, 0;
	@%p40 bra 	$L__BB0_22;

	st.local.u32 	[%rd46], %r837;
	mov.u32 	%r828, 1;

$L__BB0_22:
	setp.eq.s32 	%p41, %r839, %r836;
	setp.eq.s32 	%p42, %r839, %r835;
	setp.eq.s32 	%p43, %r838, %r836;
	setp.eq.s32 	%p44, %r838, %r835;
	or.pred  	%p45, %p41, %p4;
	or.pred  	%p46, %p42, %p45;
	or.pred  	%p47, %p41, %p2;
	or.pred  	%p6, %p43, %p47;
	or.pred  	%p48, %p42, %p3;
	or.pred  	%p7, %p44, %p48;
	or.pred  	%p49, %p43, %p5;
	or.pred  	%p8, %p44, %p49;
	@%p46 bra 	$L__BB0_24;
	bra.uni 	$L__BB0_23;

$L__BB0_24:
	add.s32 	%r30, %r826, 1;
	mul.wide.u32 	%rd208, %r826, 4;
	add.s64 	%rd209, %rd44, %rd208;
	st.local.u32 	[%rd209], %r839;
	mov.u32 	%r826, %r30;
	mov.u32 	%r827, %r824;
	bra.uni 	$L__BB0_25;

$L__BB0_23:
	add.s32 	%r827, %r824, 1;
	mul.wide.u32 	%rd206, %r824, 4;
	add.s64 	%rd207, %rd45, %rd206;
	st.local.u32 	[%rd207], %r839;

$L__BB0_25:
	@%p6 bra 	$L__BB0_27;

	add.s32 	%r33, %r828, 1;
	mul.wide.u32 	%rd210, %r828, 4;
	add.s64 	%rd211, %rd46, %rd210;
	st.local.u32 	[%rd211], %r836;
	mov.u32 	%r828, %r33;

$L__BB0_27:
	@%p8 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_28;

$L__BB0_29:
	mul.wide.u32 	%rd214, %r826, 4;
	add.s64 	%rd215, %rd44, %rd214;
	st.local.u32 	[%rd215], %r838;
	bra.uni 	$L__BB0_30;

$L__BB0_28:
	mul.wide.u32 	%rd212, %r827, 4;
	add.s64 	%rd213, %rd45, %rd212;
	st.local.u32 	[%rd213], %r838;

$L__BB0_30:
	@%p7 bra 	$L__BB0_32;

	mul.wide.u32 	%rd216, %r828, 4;
	add.s64 	%rd217, %rd46, %rd216;
	st.local.u32 	[%rd217], %r835;

$L__BB0_32:
	ld.param.u32 	%r841, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_17];
	ld.param.u64 	%rd595, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_16];
	ld.param.u64 	%rd594, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_15];
	ld.local.u32 	%r837, [%rd44];
	st.local.u32 	[%rd47], %r837;
	ld.local.u32 	%r836, [%rd44+4];
	st.local.u32 	[%rd47+4], %r836;
	ld.local.u32 	%r838, [%rd45];
	st.local.u32 	[%rd47+8], %r838;
	st.local.u32 	[%rd48], %r837;
	st.local.u32 	[%rd48+4], %r836;
	ld.local.u32 	%r835, [%rd46];
	st.local.u32 	[%rd48+8], %r835;
	mov.u32 	%r839, %r836;
	mov.u32 	%r840, %r837;

$L__BB0_49:
	ld.param.u64 	%rd570, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_33];
	mul.lo.s32 	%r430, %r840, 3;
	mul.wide.s32 	%rd248, %r430, 8;
	add.s64 	%rd230, %rd570, %rd248;
	// begin inline asm
	ld.global.nc.f64 %fd669, [%rd230];
	// end inline asm
	add.s64 	%rd231, %rd230, 8;
	// begin inline asm
	ld.global.nc.f64 %fd670, [%rd231];
	// end inline asm
	add.s64 	%rd232, %rd230, 16;
	// begin inline asm
	ld.global.nc.f64 %fd671, [%rd232];
	// end inline asm
	mul.lo.s32 	%r431, %r839, 3;
	mul.wide.s32 	%rd249, %r431, 8;
	add.s64 	%rd233, %rd570, %rd249;
	// begin inline asm
	ld.global.nc.f64 %fd672, [%rd233];
	// end inline asm
	add.s64 	%rd234, %rd233, 8;
	// begin inline asm
	ld.global.nc.f64 %fd673, [%rd234];
	// end inline asm
	add.s64 	%rd235, %rd233, 16;
	// begin inline asm
	ld.global.nc.f64 %fd674, [%rd235];
	// end inline asm
	mul.lo.s32 	%r432, %r838, 3;
	mul.wide.s32 	%rd250, %r432, 8;
	add.s64 	%rd236, %rd570, %rd250;
	// begin inline asm
	ld.global.nc.f64 %fd675, [%rd236];
	// end inline asm
	add.s64 	%rd237, %rd236, 8;
	// begin inline asm
	ld.global.nc.f64 %fd676, [%rd237];
	// end inline asm
	add.s64 	%rd238, %rd236, 16;
	// begin inline asm
	ld.global.nc.f64 %fd677, [%rd238];
	// end inline asm
	mul.lo.s32 	%r433, %r837, 3;
	mul.wide.s32 	%rd251, %r433, 8;
	add.s64 	%rd239, %rd570, %rd251;
	// begin inline asm
	ld.global.nc.f64 %fd678, [%rd239];
	// end inline asm
	add.s64 	%rd240, %rd239, 8;
	// begin inline asm
	ld.global.nc.f64 %fd679, [%rd240];
	// end inline asm
	add.s64 	%rd241, %rd239, 16;
	// begin inline asm
	ld.global.nc.f64 %fd680, [%rd241];
	// end inline asm
	mul.lo.s32 	%r434, %r836, 3;
	mul.wide.s32 	%rd252, %r434, 8;
	add.s64 	%rd242, %rd570, %rd252;
	// begin inline asm
	ld.global.nc.f64 %fd681, [%rd242];
	// end inline asm
	add.s64 	%rd243, %rd242, 8;
	// begin inline asm
	ld.global.nc.f64 %fd682, [%rd243];
	// end inline asm
	add.s64 	%rd244, %rd242, 16;
	// begin inline asm
	ld.global.nc.f64 %fd683, [%rd244];
	// end inline asm
	mul.lo.s32 	%r435, %r835, 3;
	mul.wide.s32 	%rd253, %r435, 8;
	add.s64 	%rd245, %rd570, %rd253;
	// begin inline asm
	ld.global.nc.f64 %fd684, [%rd245];
	// end inline asm
	add.s64 	%rd246, %rd245, 8;
	// begin inline asm
	ld.global.nc.f64 %fd685, [%rd246];
	// end inline asm
	add.s64 	%rd247, %rd245, 16;
	// begin inline asm
	ld.global.nc.f64 %fd686, [%rd247];
	// end inline asm
	sub.f64 	%fd17, %fd672, %fd669;
	sub.f64 	%fd18, %fd673, %fd670;
	sub.f64 	%fd19, %fd674, %fd671;
	sub.f64 	%fd20, %fd675, %fd669;
	sub.f64 	%fd21, %fd676, %fd670;
	sub.f64 	%fd22, %fd677, %fd671;
	sub.f64 	%fd23, %fd681, %fd678;
	sub.f64 	%fd24, %fd682, %fd679;
	sub.f64 	%fd25, %fd683, %fd680;
	sub.f64 	%fd26, %fd684, %fd678;
	sub.f64 	%fd27, %fd685, %fd679;
	sub.f64 	%fd28, %fd686, %fd680;
	mul.f64 	%fd687, %fd19, %fd19;
	fma.rn.f64 	%fd688, %fd18, %fd18, %fd687;
	fma.rn.f64 	%fd689, %fd17, %fd17, %fd688;
	mul.f64 	%fd690, %fd19, %fd22;
	fma.rn.f64 	%fd691, %fd18, %fd21, %fd690;
	fma.rn.f64 	%fd692, %fd17, %fd20, %fd691;
	mul.f64 	%fd693, %fd22, %fd22;
	fma.rn.f64 	%fd694, %fd21, %fd21, %fd693;
	fma.rn.f64 	%fd695, %fd20, %fd20, %fd694;
	mul.f64 	%fd696, %fd25, %fd25;
	fma.rn.f64 	%fd697, %fd24, %fd24, %fd696;
	fma.rn.f64 	%fd698, %fd23, %fd23, %fd697;
	mul.f64 	%fd699, %fd25, %fd28;
	fma.rn.f64 	%fd700, %fd24, %fd27, %fd699;
	fma.rn.f64 	%fd701, %fd23, %fd26, %fd700;
	mul.f64 	%fd702, %fd28, %fd28;
	fma.rn.f64 	%fd703, %fd27, %fd27, %fd702;
	fma.rn.f64 	%fd704, %fd26, %fd26, %fd703;
	mul.f64 	%fd705, %fd689, %fd695;
	mul.f64 	%fd706, %fd692, %fd692;
	sub.f64 	%fd707, %fd705, %fd706;
	mul.f64 	%fd708, %fd698, %fd704;
	mul.f64 	%fd709, %fd701, %fd701;
	sub.f64 	%fd710, %fd708, %fd709;
	neg.f64 	%fd711, %fd692;
	neg.f64 	%fd712, %fd701;
	div.rn.f64 	%fd713, %fd695, %fd707;
	div.rn.f64 	%fd714, %fd711, %fd707;
	div.rn.f64 	%fd715, %fd689, %fd707;
	div.rn.f64 	%fd716, %fd704, %fd710;
	div.rn.f64 	%fd717, %fd712, %fd710;
	div.rn.f64 	%fd718, %fd698, %fd710;
	mul.f64 	%fd719, %fd20, %fd714;
	fma.rn.f64 	%fd29, %fd17, %fd713, %fd719;
	mul.f64 	%fd720, %fd21, %fd714;
	fma.rn.f64 	%fd30, %fd18, %fd713, %fd720;
	mul.f64 	%fd721, %fd22, %fd714;
	fma.rn.f64 	%fd31, %fd19, %fd713, %fd721;
	mul.f64 	%fd722, %fd20, %fd715;
	fma.rn.f64 	%fd32, %fd17, %fd714, %fd722;
	mul.f64 	%fd723, %fd21, %fd715;
	fma.rn.f64 	%fd33, %fd18, %fd714, %fd723;
	mul.f64 	%fd724, %fd22, %fd715;
	fma.rn.f64 	%fd34, %fd19, %fd714, %fd724;
	mul.f64 	%fd725, %fd26, %fd717;
	fma.rn.f64 	%fd35, %fd23, %fd716, %fd725;
	mul.f64 	%fd726, %fd27, %fd717;
	fma.rn.f64 	%fd36, %fd24, %fd716, %fd726;
	mul.f64 	%fd727, %fd28, %fd717;
	fma.rn.f64 	%fd37, %fd25, %fd716, %fd727;
	mul.f64 	%fd728, %fd26, %fd718;
	fma.rn.f64 	%fd38, %fd23, %fd717, %fd728;
	mul.f64 	%fd729, %fd27, %fd718;
	fma.rn.f64 	%fd39, %fd24, %fd717, %fd729;
	mul.f64 	%fd730, %fd28, %fd718;
	fma.rn.f64 	%fd40, %fd25, %fd717, %fd730;
	setp.lt.s32 	%p63, %r841, 1;
	@%p63 bra 	$L__BB0_421;

	mov.u32 	%r842, 0;

$L__BB0_51:
	shl.b32 	%r437, %r842, 2;
	mul.wide.s32 	%rd258, %r437, 8;
	add.s64 	%rd254, %rd595, %rd258;
	// begin inline asm
	ld.global.nc.f64 %fd731, [%rd254];
	// end inline asm
	or.b32  	%r438, %r437, 1;
	mul.wide.s32 	%rd259, %r438, 8;
	add.s64 	%rd255, %rd595, %rd259;
	// begin inline asm
	ld.global.nc.f64 %fd732, [%rd255];
	// end inline asm
	fma.rn.f64 	%fd735, %fd17, %fd731, %fd669;
	fma.rn.f64 	%fd41, %fd20, %fd732, %fd735;
	fma.rn.f64 	%fd736, %fd18, %fd731, %fd670;
	fma.rn.f64 	%fd42, %fd21, %fd732, %fd736;
	fma.rn.f64 	%fd737, %fd19, %fd731, %fd671;
	fma.rn.f64 	%fd43, %fd22, %fd732, %fd737;
	or.b32  	%r439, %r437, 2;
	mul.wide.s32 	%rd260, %r439, 8;
	add.s64 	%rd256, %rd595, %rd260;
	// begin inline asm
	ld.global.nc.f64 %fd733, [%rd256];
	// end inline asm
	or.b32  	%r440, %r437, 3;
	mul.wide.s32 	%rd261, %r440, 8;
	add.s64 	%rd257, %rd595, %rd261;
	// begin inline asm
	ld.global.nc.f64 %fd734, [%rd257];
	// end inline asm
	fma.rn.f64 	%fd738, %fd23, %fd733, %fd678;
	fma.rn.f64 	%fd44, %fd26, %fd734, %fd738;
	fma.rn.f64 	%fd739, %fd24, %fd733, %fd679;
	fma.rn.f64 	%fd45, %fd27, %fd734, %fd739;
	fma.rn.f64 	%fd740, %fd25, %fd733, %fd680;
	fma.rn.f64 	%fd46, %fd28, %fd734, %fd740;
	@%p25 bra 	$L__BB0_420;

	mul.wide.s32 	%rd262, %r842, 8;
	add.s64 	%rd62, %rd594, %rd262;
	mov.u32 	%r843, 0;

$L__BB0_53:
	sub.f64 	%fd2014, %fd46, %fd43;
	mul.f64 	%fd2013, %fd2014, %fd2014;
	sub.f64 	%fd2012, %fd45, %fd42;
	fma.rn.f64 	%fd2011, %fd2012, %fd2012, %fd2013;
	sub.f64 	%fd2010, %fd44, %fd41;
	fma.rn.f64 	%fd2009, %fd2010, %fd2010, %fd2011;
	ld.param.u64 	%rd576, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_44];
	// begin inline asm
	ld.global.nc.f64 %fd743, [%rd62];
	// end inline asm
	shl.b32 	%r446, %r843, 2;
	mul.wide.s32 	%rd269, %r446, 4;
	add.s64 	%rd264, %rd576, %rd269;
	// begin inline asm
	ld.global.nc.s32 %r442, [%rd264];
	// end inline asm
	or.b32  	%r447, %r446, 1;
	mul.wide.s32 	%rd270, %r447, 4;
	add.s64 	%rd265, %rd576, %rd270;
	// begin inline asm
	ld.global.nc.s32 %r443, [%rd265];
	// end inline asm
	or.b32  	%r448, %r446, 2;
	mul.wide.s32 	%rd271, %r448, 4;
	add.s64 	%rd266, %rd576, %rd271;
	// begin inline asm
	ld.global.nc.s32 %r444, [%rd266];
	// end inline asm
	or.b32  	%r449, %r446, 3;
	mul.wide.s32 	%rd272, %r449, 4;
	add.s64 	%rd267, %rd576, %rd272;
	// begin inline asm
	ld.global.nc.s32 %r445, [%rd267];
	// end inline asm
	sqrt.rn.f64 	%fd52, %fd2009;
	mov.u64 	%rd273, 0;
	st.local.u64 	[%rd1], %rd273;
	st.local.u64 	[%rd1+8], %rd273;
	st.local.u64 	[%rd1+16], %rd273;
	cvt.rn.f64.s32 	%fd53, %r442;
	mul.f64 	%fd2053, %fd41, %fd53;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r450, %temp}, %fd2053;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r844}, %fd2053;
	}
	and.b32  	%r451, %r844, 2147483647;
	setp.ne.s32 	%p65, %r451, 2146435072;
	setp.ne.s32 	%p66, %r450, 0;
	or.pred  	%p67, %p66, %p65;
	@%p67 bra 	$L__BB0_55;

	mov.f64 	%fd744, 0d0000000000000000;
	mul.rn.f64 	%fd2053, %fd2053, %fd744;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r844}, %fd2053;
	}

$L__BB0_55:
	mul.f64 	%fd745, %fd2053, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r845, %fd745;
	st.local.u32 	[%rd17], %r845;
	cvt.rn.f64.s32 	%fd746, %r845;
	neg.f64 	%fd747, %fd746;
	mov.f64 	%fd748, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd749, %fd747, %fd748, %fd2053;
	mov.f64 	%fd750, 0d3C91A62633145C00;
	fma.rn.f64 	%fd751, %fd747, %fd750, %fd749;
	mov.f64 	%fd752, 0d397B839A252049C0;
	fma.rn.f64 	%fd2054, %fd747, %fd752, %fd751;
	and.b32  	%r452, %r844, 2145386496;
	setp.lt.u32 	%p68, %r452, 1105199104;
	@%p68 bra 	$L__BB0_57;

	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2053;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2054, [retval0+0];
	} // callseq 4
	ld.local.u32 	%r845, [%rd17];

$L__BB0_57:
	add.s32 	%r71, %r845, 1;
	and.b32  	%r453, %r71, 1;
	shl.b32 	%r454, %r71, 3;
	and.b32  	%r455, %r454, 8;
	setp.eq.s32 	%p69, %r453, 0;
	selp.f64 	%fd753, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p69;
	mul.wide.s32 	%rd278, %r455, 8;
	mov.u64 	%rd279, __cudart_sin_cos_coeffs;
	add.s64 	%rd280, %rd279, %rd278;
	ld.global.nc.f64 	%fd754, [%rd280+8];
	mul.rn.f64 	%fd60, %fd2054, %fd2054;
	fma.rn.f64 	%fd755, %fd753, %fd60, %fd754;
	ld.global.nc.f64 	%fd756, [%rd280+16];
	fma.rn.f64 	%fd757, %fd755, %fd60, %fd756;
	ld.global.nc.f64 	%fd758, [%rd280+24];
	fma.rn.f64 	%fd759, %fd757, %fd60, %fd758;
	ld.global.nc.f64 	%fd760, [%rd280+32];
	fma.rn.f64 	%fd761, %fd759, %fd60, %fd760;
	ld.global.nc.f64 	%fd762, [%rd280+40];
	fma.rn.f64 	%fd763, %fd761, %fd60, %fd762;
	ld.global.nc.f64 	%fd764, [%rd280+48];
	fma.rn.f64 	%fd61, %fd763, %fd60, %fd764;
	fma.rn.f64 	%fd2056, %fd61, %fd2054, %fd2054;
	@%p69 bra 	$L__BB0_59;

	mov.f64 	%fd765, 0d3FF0000000000000;
	fma.rn.f64 	%fd2056, %fd61, %fd60, %fd765;

$L__BB0_59:
	and.b32  	%r456, %r71, 2;
	setp.eq.s32 	%p70, %r456, 0;
	@%p70 bra 	$L__BB0_61;

	mov.f64 	%fd766, 0d0000000000000000;
	mov.f64 	%fd767, 0dBFF0000000000000;
	fma.rn.f64 	%fd2056, %fd2056, %fd767, %fd766;

$L__BB0_61:
	cvt.rn.f64.s32 	%fd67, %r443;
	mul.f64 	%fd2057, %fd42, %fd67;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r457, %temp}, %fd2057;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r846}, %fd2057;
	}
	and.b32  	%r458, %r846, 2147483647;
	setp.ne.s32 	%p71, %r458, 2146435072;
	setp.ne.s32 	%p72, %r457, 0;
	or.pred  	%p73, %p72, %p71;
	@%p73 bra 	$L__BB0_63;

	mov.f64 	%fd768, 0d0000000000000000;
	mul.rn.f64 	%fd2057, %fd2057, %fd768;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r846}, %fd2057;
	}

$L__BB0_63:
	mul.f64 	%fd769, %fd2057, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r847, %fd769;
	st.local.u32 	[%rd17], %r847;
	cvt.rn.f64.s32 	%fd770, %r847;
	neg.f64 	%fd771, %fd770;
	fma.rn.f64 	%fd773, %fd771, %fd748, %fd2057;
	fma.rn.f64 	%fd775, %fd771, %fd750, %fd773;
	fma.rn.f64 	%fd2058, %fd771, %fd752, %fd775;
	and.b32  	%r459, %r846, 2145386496;
	setp.lt.u32 	%p74, %r459, 1105199104;
	@%p74 bra 	$L__BB0_65;

	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2057;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2058, [retval0+0];
	} // callseq 5
	ld.local.u32 	%r847, [%rd17];

$L__BB0_65:
	add.s32 	%r78, %r847, 1;
	and.b32  	%r460, %r78, 1;
	shl.b32 	%r461, %r78, 3;
	and.b32  	%r462, %r461, 8;
	setp.eq.s32 	%p75, %r460, 0;
	selp.f64 	%fd777, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p75;
	mul.wide.s32 	%rd285, %r462, 8;
	add.s64 	%rd287, %rd279, %rd285;
	ld.global.nc.f64 	%fd778, [%rd287+8];
	mul.rn.f64 	%fd74, %fd2058, %fd2058;
	fma.rn.f64 	%fd779, %fd777, %fd74, %fd778;
	ld.global.nc.f64 	%fd780, [%rd287+16];
	fma.rn.f64 	%fd781, %fd779, %fd74, %fd780;
	ld.global.nc.f64 	%fd782, [%rd287+24];
	fma.rn.f64 	%fd783, %fd781, %fd74, %fd782;
	ld.global.nc.f64 	%fd784, [%rd287+32];
	fma.rn.f64 	%fd785, %fd783, %fd74, %fd784;
	ld.global.nc.f64 	%fd786, [%rd287+40];
	fma.rn.f64 	%fd787, %fd785, %fd74, %fd786;
	ld.global.nc.f64 	%fd788, [%rd287+48];
	fma.rn.f64 	%fd75, %fd787, %fd74, %fd788;
	fma.rn.f64 	%fd2060, %fd75, %fd2058, %fd2058;
	@%p75 bra 	$L__BB0_67;

	mov.f64 	%fd789, 0d3FF0000000000000;
	fma.rn.f64 	%fd2060, %fd75, %fd74, %fd789;

$L__BB0_67:
	and.b32  	%r463, %r78, 2;
	setp.eq.s32 	%p76, %r463, 0;
	@%p76 bra 	$L__BB0_69;

	mov.f64 	%fd790, 0d0000000000000000;
	mov.f64 	%fd791, 0dBFF0000000000000;
	fma.rn.f64 	%fd2060, %fd2060, %fd791, %fd790;

$L__BB0_69:
	mul.f64 	%fd81, %fd2056, %fd2060;
	cvt.rn.f64.s32 	%fd82, %r444;
	mul.f64 	%fd2061, %fd43, %fd82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r464, %temp}, %fd2061;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r848}, %fd2061;
	}
	and.b32  	%r465, %r848, 2147483647;
	setp.ne.s32 	%p77, %r465, 2146435072;
	setp.ne.s32 	%p78, %r464, 0;
	or.pred  	%p79, %p78, %p77;
	@%p79 bra 	$L__BB0_71;

	mov.f64 	%fd792, 0d0000000000000000;
	mul.rn.f64 	%fd2061, %fd2061, %fd792;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r848}, %fd2061;
	}

$L__BB0_71:
	mul.f64 	%fd793, %fd2061, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r849, %fd793;
	st.local.u32 	[%rd10], %r849;
	cvt.rn.f64.s32 	%fd794, %r849;
	neg.f64 	%fd795, %fd794;
	fma.rn.f64 	%fd797, %fd795, %fd748, %fd2061;
	fma.rn.f64 	%fd799, %fd795, %fd750, %fd797;
	fma.rn.f64 	%fd2062, %fd795, %fd752, %fd799;
	and.b32  	%r466, %r848, 2145386496;
	setp.lt.u32 	%p80, %r466, 1105199104;
	@%p80 bra 	$L__BB0_73;

	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2061;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2062, [retval0+0];
	} // callseq 6
	ld.local.u32 	%r849, [%rd10];

$L__BB0_73:
	add.s32 	%r85, %r849, 1;
	and.b32  	%r467, %r85, 1;
	shl.b32 	%r468, %r85, 3;
	and.b32  	%r469, %r468, 8;
	setp.eq.s32 	%p81, %r467, 0;
	selp.f64 	%fd801, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p81;
	mul.wide.s32 	%rd292, %r469, 8;
	add.s64 	%rd294, %rd279, %rd292;
	ld.global.nc.f64 	%fd802, [%rd294+8];
	mul.rn.f64 	%fd89, %fd2062, %fd2062;
	fma.rn.f64 	%fd803, %fd801, %fd89, %fd802;
	ld.global.nc.f64 	%fd804, [%rd294+16];
	fma.rn.f64 	%fd805, %fd803, %fd89, %fd804;
	ld.global.nc.f64 	%fd806, [%rd294+24];
	fma.rn.f64 	%fd807, %fd805, %fd89, %fd806;
	ld.global.nc.f64 	%fd808, [%rd294+32];
	fma.rn.f64 	%fd809, %fd807, %fd89, %fd808;
	ld.global.nc.f64 	%fd810, [%rd294+40];
	fma.rn.f64 	%fd811, %fd809, %fd89, %fd810;
	ld.global.nc.f64 	%fd812, [%rd294+48];
	fma.rn.f64 	%fd90, %fd811, %fd89, %fd812;
	fma.rn.f64 	%fd2064, %fd90, %fd2062, %fd2062;
	@%p81 bra 	$L__BB0_75;

	mov.f64 	%fd813, 0d3FF0000000000000;
	fma.rn.f64 	%fd2064, %fd90, %fd89, %fd813;

$L__BB0_75:
	and.b32  	%r470, %r85, 2;
	setp.eq.s32 	%p82, %r470, 0;
	@%p82 bra 	$L__BB0_77;

	mov.f64 	%fd814, 0d0000000000000000;
	mov.f64 	%fd815, 0dBFF0000000000000;
	fma.rn.f64 	%fd2064, %fd2064, %fd815, %fd814;

$L__BB0_77:
	mov.u64 	%rd590, 0;
	cvt.s64.s32 	%rd69, %r445;
	mul.wide.s32 	%rd298, %r445, 8;
	add.s64 	%rd299, %rd1, %rd298;
	mul.f64 	%fd816, %fd81, %fd2064;
	st.local.f64 	[%rd299], %fd816;
	st.local.u64 	[%rd17], %rd590;
	st.local.u64 	[%rd17+8], %rd590;
	st.local.u64 	[%rd17+16], %rd590;
	mul.f64 	%fd2065, %fd44, %fd53;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r471, %temp}, %fd2065;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r850}, %fd2065;
	}
	and.b32  	%r472, %r850, 2147483647;
	setp.ne.s32 	%p83, %r472, 2146435072;
	setp.ne.s32 	%p84, %r471, 0;
	or.pred  	%p85, %p84, %p83;
	@%p85 bra 	$L__BB0_79;

	mov.f64 	%fd817, 0d0000000000000000;
	mul.rn.f64 	%fd2065, %fd2065, %fd817;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r850}, %fd2065;
	}

$L__BB0_79:
	mul.f64 	%fd818, %fd2065, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r851, %fd818;
	st.local.u32 	[%rd10], %r851;
	cvt.rn.f64.s32 	%fd819, %r851;
	neg.f64 	%fd820, %fd819;
	fma.rn.f64 	%fd822, %fd820, %fd748, %fd2065;
	fma.rn.f64 	%fd824, %fd820, %fd750, %fd822;
	fma.rn.f64 	%fd2066, %fd820, %fd752, %fd824;
	and.b32  	%r473, %r850, 2145386496;
	setp.lt.u32 	%p86, %r473, 1105199104;
	@%p86 bra 	$L__BB0_81;

	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2065;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2066, [retval0+0];
	} // callseq 7
	ld.local.u32 	%r851, [%rd10];

$L__BB0_81:
	add.s32 	%r92, %r851, 1;
	and.b32  	%r474, %r92, 1;
	shl.b32 	%r475, %r92, 3;
	and.b32  	%r476, %r475, 8;
	setp.eq.s32 	%p87, %r474, 0;
	selp.f64 	%fd826, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p87;
	mul.wide.s32 	%rd305, %r476, 8;
	add.s64 	%rd307, %rd279, %rd305;
	ld.global.nc.f64 	%fd827, [%rd307+8];
	mul.rn.f64 	%fd102, %fd2066, %fd2066;
	fma.rn.f64 	%fd828, %fd826, %fd102, %fd827;
	ld.global.nc.f64 	%fd829, [%rd307+16];
	fma.rn.f64 	%fd830, %fd828, %fd102, %fd829;
	ld.global.nc.f64 	%fd831, [%rd307+24];
	fma.rn.f64 	%fd832, %fd830, %fd102, %fd831;
	ld.global.nc.f64 	%fd833, [%rd307+32];
	fma.rn.f64 	%fd834, %fd832, %fd102, %fd833;
	ld.global.nc.f64 	%fd835, [%rd307+40];
	fma.rn.f64 	%fd836, %fd834, %fd102, %fd835;
	ld.global.nc.f64 	%fd837, [%rd307+48];
	fma.rn.f64 	%fd103, %fd836, %fd102, %fd837;
	fma.rn.f64 	%fd2068, %fd103, %fd2066, %fd2066;
	@%p87 bra 	$L__BB0_83;

	mov.f64 	%fd838, 0d3FF0000000000000;
	fma.rn.f64 	%fd2068, %fd103, %fd102, %fd838;

$L__BB0_83:
	and.b32  	%r477, %r92, 2;
	setp.eq.s32 	%p88, %r477, 0;
	@%p88 bra 	$L__BB0_85;

	mov.f64 	%fd839, 0d0000000000000000;
	mov.f64 	%fd840, 0dBFF0000000000000;
	fma.rn.f64 	%fd2068, %fd2068, %fd840, %fd839;

$L__BB0_85:
	mul.f64 	%fd2069, %fd45, %fd67;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r478, %temp}, %fd2069;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r852}, %fd2069;
	}
	and.b32  	%r479, %r852, 2147483647;
	setp.ne.s32 	%p89, %r479, 2146435072;
	setp.ne.s32 	%p90, %r478, 0;
	or.pred  	%p91, %p90, %p89;
	@%p91 bra 	$L__BB0_87;

	mov.f64 	%fd841, 0d0000000000000000;
	mul.rn.f64 	%fd2069, %fd2069, %fd841;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r852}, %fd2069;
	}

$L__BB0_87:
	mul.f64 	%fd842, %fd2069, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r853, %fd842;
	st.local.u32 	[%rd10], %r853;
	cvt.rn.f64.s32 	%fd843, %r853;
	neg.f64 	%fd844, %fd843;
	fma.rn.f64 	%fd846, %fd844, %fd748, %fd2069;
	fma.rn.f64 	%fd848, %fd844, %fd750, %fd846;
	fma.rn.f64 	%fd2070, %fd844, %fd752, %fd848;
	and.b32  	%r480, %r852, 2145386496;
	setp.lt.u32 	%p92, %r480, 1105199104;
	@%p92 bra 	$L__BB0_89;

	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2069;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2070, [retval0+0];
	} // callseq 8
	ld.local.u32 	%r853, [%rd10];

$L__BB0_89:
	add.s32 	%r99, %r853, 1;
	and.b32  	%r481, %r99, 1;
	shl.b32 	%r482, %r99, 3;
	and.b32  	%r483, %r482, 8;
	setp.eq.s32 	%p93, %r481, 0;
	selp.f64 	%fd850, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p93;
	mul.wide.s32 	%rd312, %r483, 8;
	add.s64 	%rd314, %rd279, %rd312;
	ld.global.nc.f64 	%fd851, [%rd314+8];
	mul.rn.f64 	%fd115, %fd2070, %fd2070;
	fma.rn.f64 	%fd852, %fd850, %fd115, %fd851;
	ld.global.nc.f64 	%fd853, [%rd314+16];
	fma.rn.f64 	%fd854, %fd852, %fd115, %fd853;
	ld.global.nc.f64 	%fd855, [%rd314+24];
	fma.rn.f64 	%fd856, %fd854, %fd115, %fd855;
	ld.global.nc.f64 	%fd857, [%rd314+32];
	fma.rn.f64 	%fd858, %fd856, %fd115, %fd857;
	ld.global.nc.f64 	%fd859, [%rd314+40];
	fma.rn.f64 	%fd860, %fd858, %fd115, %fd859;
	ld.global.nc.f64 	%fd861, [%rd314+48];
	fma.rn.f64 	%fd116, %fd860, %fd115, %fd861;
	fma.rn.f64 	%fd2072, %fd116, %fd2070, %fd2070;
	@%p93 bra 	$L__BB0_91;

	mov.f64 	%fd862, 0d3FF0000000000000;
	fma.rn.f64 	%fd2072, %fd116, %fd115, %fd862;

$L__BB0_91:
	and.b32  	%r484, %r99, 2;
	setp.eq.s32 	%p94, %r484, 0;
	@%p94 bra 	$L__BB0_93;

	mov.f64 	%fd863, 0d0000000000000000;
	mov.f64 	%fd864, 0dBFF0000000000000;
	fma.rn.f64 	%fd2072, %fd2072, %fd864, %fd863;

$L__BB0_93:
	mul.f64 	%fd122, %fd2068, %fd2072;
	mul.f64 	%fd2073, %fd46, %fd82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r485, %temp}, %fd2073;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r854}, %fd2073;
	}
	and.b32  	%r486, %r854, 2147483647;
	setp.ne.s32 	%p95, %r486, 2146435072;
	setp.ne.s32 	%p96, %r485, 0;
	or.pred  	%p97, %p96, %p95;
	@%p97 bra 	$L__BB0_95;

	mov.f64 	%fd865, 0d0000000000000000;
	mul.rn.f64 	%fd2073, %fd2073, %fd865;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r854}, %fd2073;
	}

$L__BB0_95:
	mul.f64 	%fd866, %fd2073, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r855, %fd866;
	st.local.u32 	[%rd10], %r855;
	cvt.rn.f64.s32 	%fd867, %r855;
	neg.f64 	%fd868, %fd867;
	fma.rn.f64 	%fd870, %fd868, %fd748, %fd2073;
	fma.rn.f64 	%fd872, %fd868, %fd750, %fd870;
	fma.rn.f64 	%fd2074, %fd868, %fd752, %fd872;
	and.b32  	%r487, %r854, 2145386496;
	setp.lt.u32 	%p98, %r487, 1105199104;
	@%p98 bra 	$L__BB0_97;

	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2073;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2074, [retval0+0];
	} // callseq 9
	ld.local.u32 	%r855, [%rd10];

$L__BB0_97:
	add.s32 	%r106, %r855, 1;
	and.b32  	%r488, %r106, 1;
	shl.b32 	%r489, %r106, 3;
	and.b32  	%r490, %r489, 8;
	setp.eq.s32 	%p99, %r488, 0;
	selp.f64 	%fd874, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p99;
	mul.wide.s32 	%rd319, %r490, 8;
	add.s64 	%rd321, %rd279, %rd319;
	ld.global.nc.f64 	%fd875, [%rd321+8];
	mul.rn.f64 	%fd129, %fd2074, %fd2074;
	fma.rn.f64 	%fd876, %fd874, %fd129, %fd875;
	ld.global.nc.f64 	%fd877, [%rd321+16];
	fma.rn.f64 	%fd878, %fd876, %fd129, %fd877;
	ld.global.nc.f64 	%fd879, [%rd321+24];
	fma.rn.f64 	%fd880, %fd878, %fd129, %fd879;
	ld.global.nc.f64 	%fd881, [%rd321+32];
	fma.rn.f64 	%fd882, %fd880, %fd129, %fd881;
	ld.global.nc.f64 	%fd883, [%rd321+40];
	fma.rn.f64 	%fd884, %fd882, %fd129, %fd883;
	ld.global.nc.f64 	%fd885, [%rd321+48];
	fma.rn.f64 	%fd130, %fd884, %fd129, %fd885;
	fma.rn.f64 	%fd2076, %fd130, %fd2074, %fd2074;
	@%p99 bra 	$L__BB0_99;

	mov.f64 	%fd886, 0d3FF0000000000000;
	fma.rn.f64 	%fd2076, %fd130, %fd129, %fd886;

$L__BB0_99:
	and.b32  	%r491, %r106, 2;
	setp.eq.s32 	%p100, %r491, 0;
	@%p100 bra 	$L__BB0_101;

	mov.f64 	%fd887, 0d0000000000000000;
	mov.f64 	%fd888, 0dBFF0000000000000;
	fma.rn.f64 	%fd2076, %fd2076, %fd888, %fd887;

$L__BB0_101:
	add.f64 	%fd2049, %fd661, %fd661;
	add.f64 	%fd2029, %fd662, %fd662;
	sub.f64 	%fd2028, %fd44, %fd41;
	sub.f64 	%fd2027, %fd45, %fd42;
	sub.f64 	%fd2026, %fd46, %fd43;
	mul.wide.s32 	%rd579, %r402, 8;
	ld.param.u64 	%rd578, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_29];
	ld.param.u64 	%rd577, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_30];
	shl.b64 	%rd324, %rd69, 3;
	add.s64 	%rd325, %rd17, %rd324;
	mul.f64 	%fd889, %fd122, %fd2076;
	st.local.f64 	[%rd325], %fd889;
	ld.local.f64 	%fd890, [%rd17];
	ld.local.f64 	%fd891, [%rd1];
	sub.f64 	%fd892, %fd891, %fd890;
	ld.local.f64 	%fd893, [%rd17+8];
	ld.local.f64 	%fd894, [%rd1+8];
	sub.f64 	%fd895, %fd894, %fd893;
	ld.local.f64 	%fd896, [%rd17+16];
	ld.local.f64 	%fd897, [%rd1+16];
	sub.f64 	%fd898, %fd897, %fd896;
	mul.f64 	%fd899, %fd2026, %fd898;
	fma.rn.f64 	%fd900, %fd2027, %fd895, %fd899;
	fma.rn.f64 	%fd901, %fd2028, %fd892, %fd900;
	div.rn.f64 	%fd902, %fd901, 0d402921FB54442D18;
	mul.f64 	%fd903, %fd52, %fd52;
	mul.f64 	%fd136, %fd52, %fd903;
	div.rn.f64 	%fd904, %fd902, %fd136;
	mul.f64 	%fd905, %fd2049, %fd743;
	mul.f64 	%fd906, %fd905, %fd904;
	mul.f64 	%fd907, %fd2029, %fd906;
	cvta.to.global.u64 	%rd326, %rd578;
	add.s64 	%rd328, %rd326, %rd579;
	ld.global.f64 	%fd908, [%rd328];
	mul.f64 	%fd909, %fd908, %fd907;
	add.s64 	%rd330, %rd326, %rd199;
	ld.global.f64 	%fd910, [%rd330];
	mul.f64 	%fd911, %fd910, %fd909;
	mul.f64 	%fd912, %fd911, %fd656;
	mul.f64 	%fd913, %fd908, %fd656;
	mul.f64 	%fd914, %fd913, %fd907;
	cvta.to.global.u64 	%rd331, %rd577;
	add.s64 	%rd332, %rd331, %rd199;
	ld.global.f64 	%fd915, [%rd332];
	mul.f64 	%fd916, %fd915, %fd914;
	sub.f64 	%fd917, %fd916, %fd912;
	add.s64 	%rd333, %rd331, %rd579;
	ld.global.f64 	%fd918, [%rd333];
	mul.f64 	%fd919, %fd1, %fd918;
	mul.f64 	%fd920, %fd919, %fd907;
	fma.rn.f64 	%fd921, %fd915, %fd920, %fd917;
	mad.lo.s32 	%r494, %r1, %r374, %r843;
	shl.b32 	%r495, %r494, 3;
	mov.u32 	%r496, _ZZ22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_iE21localShapeDerivatives;
	add.s32 	%r107, %r496, %r495;
	ld.shared.f64 	%fd922, [%r107];
	mov.u32 	%r856, 0;
	add.f64 	%fd923, %fd922, %fd921;
	st.shared.f64 	[%r107], %fd923;
	mov.f64 	%fd924, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd139, %fd924, %fd52;

$L__BB0_102:
	add.f64 	%fd2030, %fd662, %fd662;
	mov.u64 	%rd591, 0;
	shl.b32 	%r809, %r842, 2;
	or.b32  	%r808, %r809, 3;
	mul.wide.s32 	%rd583, %r808, 8;
	add.s64 	%rd582, %rd595, %rd583;
	or.b32  	%r807, %r809, 2;
	mul.wide.s32 	%rd581, %r807, 8;
	add.s64 	%rd580, %rd595, %rd581;
	mov.u32 	%r501, 3;
	sub.s32 	%r502, %r501, %r856;
	mul.hi.s32 	%r503, %r502, 1431655766;
	shr.u32 	%r504, %r503, 31;
	add.s32 	%r505, %r503, %r504;
	mul.lo.s32 	%r506, %r505, 3;
	sub.s32 	%r507, %r502, %r506;
	add.s32 	%r508, %r507, -1;
	cvt.rn.f64.s32 	%fd930, %r508;
	add.s32 	%r509, %r856, -1;
	cvt.rn.f64.s32 	%fd931, %r509;
	mul.f64 	%fd932, %fd35, %fd930;
	fma.rn.f64 	%fd933, %fd38, %fd931, %fd932;
	mul.f64 	%fd934, %fd36, %fd930;
	fma.rn.f64 	%fd935, %fd39, %fd931, %fd934;
	mul.f64 	%fd936, %fd37, %fd930;
	fma.rn.f64 	%fd937, %fd40, %fd931, %fd936;
	mul.f64 	%fd938, %fd667, %fd937;
	mul.f64 	%fd939, %fd668, %fd935;
	sub.f64 	%fd940, %fd938, %fd939;
	mul.f64 	%fd941, %fd668, %fd933;
	mul.f64 	%fd942, %fd666, %fd937;
	sub.f64 	%fd943, %fd941, %fd942;
	mul.f64 	%fd944, %fd666, %fd935;
	mul.f64 	%fd945, %fd667, %fd933;
	sub.f64 	%fd946, %fd944, %fd945;
	mul.f64 	%fd140, %fd2030, %fd940;
	mul.f64 	%fd141, %fd2030, %fd943;
	mul.f64 	%fd142, %fd2030, %fd946;
	// begin inline asm
	ld.global.nc.f64 %fd925, [%rd580];
	// end inline asm
	mov.f64 	%fd947, 0d3FF0000000000000;
	sub.f64 	%fd948, %fd947, %fd925;
	// begin inline asm
	ld.global.nc.f64 %fd926, [%rd582];
	// end inline asm
	sub.f64 	%fd949, %fd948, %fd926;
	// begin inline asm
	ld.global.nc.f64 %fd927, [%rd580];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd928, [%rd582];
	// end inline asm
	mul.f64 	%fd950, %fd2030, %fd949;
	st.local.f64 	[%rd49], %fd950;
	mul.f64 	%fd951, %fd2030, %fd927;
	st.local.f64 	[%rd49+8], %fd951;
	mul.f64 	%fd952, %fd2030, %fd928;
	st.local.f64 	[%rd49+16], %fd952;
	// begin inline asm
	ld.global.nc.f64 %fd929, [%rd62];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r497, [%rd264];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r498, [%rd265];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r499, [%rd266];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r500, [%rd267];
	// end inline asm
	st.local.u64 	[%rd1], %rd591;
	st.local.u64 	[%rd1+8], %rd591;
	st.local.u64 	[%rd1+16], %rd591;
	cvt.rn.f64.s32 	%fd144, %r497;
	mul.f64 	%fd2077, %fd44, %fd144;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r510, %temp}, %fd2077;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r857}, %fd2077;
	}
	and.b32  	%r511, %r857, 2147483647;
	setp.ne.s32 	%p101, %r511, 2146435072;
	setp.ne.s32 	%p102, %r510, 0;
	or.pred  	%p103, %p102, %p101;
	@%p103 bra 	$L__BB0_104;

	mov.f64 	%fd953, 0d0000000000000000;
	mul.rn.f64 	%fd2077, %fd2077, %fd953;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r857}, %fd2077;
	}

$L__BB0_104:
	mul.f64 	%fd954, %fd2077, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r858, %fd954;
	st.local.u32 	[%rd10], %r858;
	cvt.rn.f64.s32 	%fd955, %r858;
	neg.f64 	%fd956, %fd955;
	fma.rn.f64 	%fd958, %fd956, %fd748, %fd2077;
	fma.rn.f64 	%fd960, %fd956, %fd750, %fd958;
	fma.rn.f64 	%fd2078, %fd956, %fd752, %fd960;
	and.b32  	%r512, %r857, 2145386496;
	setp.lt.u32 	%p104, %r512, 1105199104;
	@%p104 bra 	$L__BB0_106;

	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2077;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2078, [retval0+0];
	} // callseq 10
	ld.local.u32 	%r858, [%rd10];

$L__BB0_106:
	add.s32 	%r118, %r858, 1;
	and.b32  	%r513, %r118, 1;
	shl.b32 	%r514, %r118, 3;
	and.b32  	%r515, %r514, 8;
	setp.eq.s32 	%p105, %r513, 0;
	selp.f64 	%fd962, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p105;
	mul.wide.s32 	%rd345, %r515, 8;
	add.s64 	%rd347, %rd279, %rd345;
	ld.global.nc.f64 	%fd963, [%rd347+8];
	mul.rn.f64 	%fd151, %fd2078, %fd2078;
	fma.rn.f64 	%fd964, %fd962, %fd151, %fd963;
	ld.global.nc.f64 	%fd965, [%rd347+16];
	fma.rn.f64 	%fd966, %fd964, %fd151, %fd965;
	ld.global.nc.f64 	%fd967, [%rd347+24];
	fma.rn.f64 	%fd968, %fd966, %fd151, %fd967;
	ld.global.nc.f64 	%fd969, [%rd347+32];
	fma.rn.f64 	%fd970, %fd968, %fd151, %fd969;
	ld.global.nc.f64 	%fd971, [%rd347+40];
	fma.rn.f64 	%fd972, %fd970, %fd151, %fd971;
	ld.global.nc.f64 	%fd973, [%rd347+48];
	fma.rn.f64 	%fd152, %fd972, %fd151, %fd973;
	fma.rn.f64 	%fd2080, %fd152, %fd2078, %fd2078;
	@%p105 bra 	$L__BB0_108;

	fma.rn.f64 	%fd2080, %fd152, %fd151, %fd947;

$L__BB0_108:
	and.b32  	%r516, %r118, 2;
	setp.eq.s32 	%p106, %r516, 0;
	@%p106 bra 	$L__BB0_110;

	mov.f64 	%fd975, 0d0000000000000000;
	mov.f64 	%fd976, 0dBFF0000000000000;
	fma.rn.f64 	%fd2080, %fd2080, %fd976, %fd975;

$L__BB0_110:
	cvt.rn.f64.s32 	%fd158, %r498;
	mul.f64 	%fd2081, %fd45, %fd158;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r517, %temp}, %fd2081;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r859}, %fd2081;
	}
	and.b32  	%r518, %r859, 2147483647;
	setp.ne.s32 	%p107, %r518, 2146435072;
	setp.ne.s32 	%p108, %r517, 0;
	or.pred  	%p109, %p108, %p107;
	@%p109 bra 	$L__BB0_112;

	mov.f64 	%fd977, 0d0000000000000000;
	mul.rn.f64 	%fd2081, %fd2081, %fd977;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r859}, %fd2081;
	}

$L__BB0_112:
	mul.f64 	%fd978, %fd2081, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r860, %fd978;
	st.local.u32 	[%rd10], %r860;
	cvt.rn.f64.s32 	%fd979, %r860;
	neg.f64 	%fd980, %fd979;
	fma.rn.f64 	%fd982, %fd980, %fd748, %fd2081;
	fma.rn.f64 	%fd984, %fd980, %fd750, %fd982;
	fma.rn.f64 	%fd2082, %fd980, %fd752, %fd984;
	and.b32  	%r519, %r859, 2145386496;
	setp.lt.u32 	%p110, %r519, 1105199104;
	@%p110 bra 	$L__BB0_114;

	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2081;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2082, [retval0+0];
	} // callseq 11
	ld.local.u32 	%r860, [%rd10];

$L__BB0_114:
	add.s32 	%r125, %r860, 1;
	and.b32  	%r520, %r125, 1;
	shl.b32 	%r521, %r125, 3;
	and.b32  	%r522, %r521, 8;
	setp.eq.s32 	%p111, %r520, 0;
	selp.f64 	%fd986, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p111;
	mul.wide.s32 	%rd349, %r522, 8;
	add.s64 	%rd351, %rd279, %rd349;
	ld.global.nc.f64 	%fd987, [%rd351+8];
	mul.rn.f64 	%fd165, %fd2082, %fd2082;
	fma.rn.f64 	%fd988, %fd986, %fd165, %fd987;
	ld.global.nc.f64 	%fd989, [%rd351+16];
	fma.rn.f64 	%fd990, %fd988, %fd165, %fd989;
	ld.global.nc.f64 	%fd991, [%rd351+24];
	fma.rn.f64 	%fd992, %fd990, %fd165, %fd991;
	ld.global.nc.f64 	%fd993, [%rd351+32];
	fma.rn.f64 	%fd994, %fd992, %fd165, %fd993;
	ld.global.nc.f64 	%fd995, [%rd351+40];
	fma.rn.f64 	%fd996, %fd994, %fd165, %fd995;
	ld.global.nc.f64 	%fd997, [%rd351+48];
	fma.rn.f64 	%fd166, %fd996, %fd165, %fd997;
	fma.rn.f64 	%fd2084, %fd166, %fd2082, %fd2082;
	@%p111 bra 	$L__BB0_116;

	fma.rn.f64 	%fd2084, %fd166, %fd165, %fd947;

$L__BB0_116:
	and.b32  	%r523, %r125, 2;
	setp.eq.s32 	%p112, %r523, 0;
	@%p112 bra 	$L__BB0_118;

	mov.f64 	%fd999, 0d0000000000000000;
	mov.f64 	%fd1000, 0dBFF0000000000000;
	fma.rn.f64 	%fd2084, %fd2084, %fd1000, %fd999;

$L__BB0_118:
	mul.f64 	%fd172, %fd2080, %fd2084;
	cvt.rn.f64.s32 	%fd173, %r499;
	mul.f64 	%fd2085, %fd46, %fd173;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r524, %temp}, %fd2085;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r861}, %fd2085;
	}
	and.b32  	%r525, %r861, 2147483647;
	setp.ne.s32 	%p113, %r525, 2146435072;
	setp.ne.s32 	%p114, %r524, 0;
	or.pred  	%p115, %p114, %p113;
	@%p115 bra 	$L__BB0_120;

	mov.f64 	%fd1001, 0d0000000000000000;
	mul.rn.f64 	%fd2085, %fd2085, %fd1001;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r861}, %fd2085;
	}

$L__BB0_120:
	mul.f64 	%fd1002, %fd2085, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r862, %fd1002;
	st.local.u32 	[%rd10], %r862;
	cvt.rn.f64.s32 	%fd1003, %r862;
	neg.f64 	%fd1004, %fd1003;
	fma.rn.f64 	%fd1006, %fd1004, %fd748, %fd2085;
	fma.rn.f64 	%fd1008, %fd1004, %fd750, %fd1006;
	fma.rn.f64 	%fd2086, %fd1004, %fd752, %fd1008;
	and.b32  	%r526, %r861, 2145386496;
	setp.lt.u32 	%p116, %r526, 1105199104;
	@%p116 bra 	$L__BB0_122;

	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2085;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2086, [retval0+0];
	} // callseq 12
	ld.local.u32 	%r862, [%rd10];

$L__BB0_122:
	add.s32 	%r132, %r862, 1;
	and.b32  	%r527, %r132, 1;
	shl.b32 	%r528, %r132, 3;
	and.b32  	%r529, %r528, 8;
	setp.eq.s32 	%p117, %r527, 0;
	selp.f64 	%fd1010, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p117;
	mul.wide.s32 	%rd353, %r529, 8;
	add.s64 	%rd355, %rd279, %rd353;
	ld.global.nc.f64 	%fd1011, [%rd355+8];
	mul.rn.f64 	%fd180, %fd2086, %fd2086;
	fma.rn.f64 	%fd1012, %fd1010, %fd180, %fd1011;
	ld.global.nc.f64 	%fd1013, [%rd355+16];
	fma.rn.f64 	%fd1014, %fd1012, %fd180, %fd1013;
	ld.global.nc.f64 	%fd1015, [%rd355+24];
	fma.rn.f64 	%fd1016, %fd1014, %fd180, %fd1015;
	ld.global.nc.f64 	%fd1017, [%rd355+32];
	fma.rn.f64 	%fd1018, %fd1016, %fd180, %fd1017;
	ld.global.nc.f64 	%fd1019, [%rd355+40];
	fma.rn.f64 	%fd1020, %fd1018, %fd180, %fd1019;
	ld.global.nc.f64 	%fd1021, [%rd355+48];
	fma.rn.f64 	%fd181, %fd1020, %fd180, %fd1021;
	fma.rn.f64 	%fd2088, %fd181, %fd2086, %fd2086;
	@%p117 bra 	$L__BB0_124;

	fma.rn.f64 	%fd2088, %fd181, %fd180, %fd947;

$L__BB0_124:
	and.b32  	%r530, %r132, 2;
	setp.eq.s32 	%p118, %r530, 0;
	@%p118 bra 	$L__BB0_126;

	mov.f64 	%fd1023, 0d0000000000000000;
	mov.f64 	%fd1024, 0dBFF0000000000000;
	fma.rn.f64 	%fd2088, %fd2088, %fd1024, %fd1023;

$L__BB0_126:
	mov.u64 	%rd592, 0;
	cvt.s64.s32 	%rd71, %r500;
	mul.wide.s32 	%rd356, %r500, 8;
	add.s64 	%rd357, %rd1, %rd356;
	mul.f64 	%fd1025, %fd172, %fd2088;
	st.local.f64 	[%rd357], %fd1025;
	st.local.u64 	[%rd17], %rd592;
	st.local.u64 	[%rd17+8], %rd592;
	st.local.u64 	[%rd17+16], %rd592;
	mul.f64 	%fd2089, %fd41, %fd144;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r531, %temp}, %fd2089;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r863}, %fd2089;
	}
	and.b32  	%r532, %r863, 2147483647;
	setp.ne.s32 	%p119, %r532, 2146435072;
	setp.ne.s32 	%p120, %r531, 0;
	or.pred  	%p121, %p120, %p119;
	@%p121 bra 	$L__BB0_128;

	mov.f64 	%fd1026, 0d0000000000000000;
	mul.rn.f64 	%fd2089, %fd2089, %fd1026;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r863}, %fd2089;
	}

$L__BB0_128:
	mul.f64 	%fd1027, %fd2089, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r864, %fd1027;
	st.local.u32 	[%rd10], %r864;
	cvt.rn.f64.s32 	%fd1028, %r864;
	neg.f64 	%fd1029, %fd1028;
	fma.rn.f64 	%fd1031, %fd1029, %fd748, %fd2089;
	fma.rn.f64 	%fd1033, %fd1029, %fd750, %fd1031;
	fma.rn.f64 	%fd2090, %fd1029, %fd752, %fd1033;
	and.b32  	%r533, %r863, 2145386496;
	setp.lt.u32 	%p122, %r533, 1105199104;
	@%p122 bra 	$L__BB0_130;

	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2089;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2090, [retval0+0];
	} // callseq 13
	ld.local.u32 	%r864, [%rd10];

$L__BB0_130:
	add.s32 	%r139, %r864, 1;
	and.b32  	%r534, %r139, 1;
	shl.b32 	%r535, %r139, 3;
	and.b32  	%r536, %r535, 8;
	setp.eq.s32 	%p123, %r534, 0;
	selp.f64 	%fd1035, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p123;
	mul.wide.s32 	%rd360, %r536, 8;
	add.s64 	%rd362, %rd279, %rd360;
	ld.global.nc.f64 	%fd1036, [%rd362+8];
	mul.rn.f64 	%fd193, %fd2090, %fd2090;
	fma.rn.f64 	%fd1037, %fd1035, %fd193, %fd1036;
	ld.global.nc.f64 	%fd1038, [%rd362+16];
	fma.rn.f64 	%fd1039, %fd1037, %fd193, %fd1038;
	ld.global.nc.f64 	%fd1040, [%rd362+24];
	fma.rn.f64 	%fd1041, %fd1039, %fd193, %fd1040;
	ld.global.nc.f64 	%fd1042, [%rd362+32];
	fma.rn.f64 	%fd1043, %fd1041, %fd193, %fd1042;
	ld.global.nc.f64 	%fd1044, [%rd362+40];
	fma.rn.f64 	%fd1045, %fd1043, %fd193, %fd1044;
	ld.global.nc.f64 	%fd1046, [%rd362+48];
	fma.rn.f64 	%fd194, %fd1045, %fd193, %fd1046;
	fma.rn.f64 	%fd2092, %fd194, %fd2090, %fd2090;
	@%p123 bra 	$L__BB0_132;

	fma.rn.f64 	%fd2092, %fd194, %fd193, %fd947;

$L__BB0_132:
	and.b32  	%r537, %r139, 2;
	setp.eq.s32 	%p124, %r537, 0;
	@%p124 bra 	$L__BB0_134;

	mov.f64 	%fd1048, 0d0000000000000000;
	mov.f64 	%fd1049, 0dBFF0000000000000;
	fma.rn.f64 	%fd2092, %fd2092, %fd1049, %fd1048;

$L__BB0_134:
	mul.f64 	%fd2093, %fd42, %fd158;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r538, %temp}, %fd2093;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r865}, %fd2093;
	}
	and.b32  	%r539, %r865, 2147483647;
	setp.ne.s32 	%p125, %r539, 2146435072;
	setp.ne.s32 	%p126, %r538, 0;
	or.pred  	%p127, %p126, %p125;
	@%p127 bra 	$L__BB0_136;

	mov.f64 	%fd1050, 0d0000000000000000;
	mul.rn.f64 	%fd2093, %fd2093, %fd1050;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r865}, %fd2093;
	}

$L__BB0_136:
	mul.f64 	%fd1051, %fd2093, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r866, %fd1051;
	st.local.u32 	[%rd10], %r866;
	cvt.rn.f64.s32 	%fd1052, %r866;
	neg.f64 	%fd1053, %fd1052;
	fma.rn.f64 	%fd1055, %fd1053, %fd748, %fd2093;
	fma.rn.f64 	%fd1057, %fd1053, %fd750, %fd1055;
	fma.rn.f64 	%fd2094, %fd1053, %fd752, %fd1057;
	and.b32  	%r540, %r865, 2145386496;
	setp.lt.u32 	%p128, %r540, 1105199104;
	@%p128 bra 	$L__BB0_138;

	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2093;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2094, [retval0+0];
	} // callseq 14
	ld.local.u32 	%r866, [%rd10];

$L__BB0_138:
	add.s32 	%r146, %r866, 1;
	and.b32  	%r541, %r146, 1;
	shl.b32 	%r542, %r146, 3;
	and.b32  	%r543, %r542, 8;
	setp.eq.s32 	%p129, %r541, 0;
	selp.f64 	%fd1059, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p129;
	mul.wide.s32 	%rd364, %r543, 8;
	add.s64 	%rd366, %rd279, %rd364;
	ld.global.nc.f64 	%fd1060, [%rd366+8];
	mul.rn.f64 	%fd206, %fd2094, %fd2094;
	fma.rn.f64 	%fd1061, %fd1059, %fd206, %fd1060;
	ld.global.nc.f64 	%fd1062, [%rd366+16];
	fma.rn.f64 	%fd1063, %fd1061, %fd206, %fd1062;
	ld.global.nc.f64 	%fd1064, [%rd366+24];
	fma.rn.f64 	%fd1065, %fd1063, %fd206, %fd1064;
	ld.global.nc.f64 	%fd1066, [%rd366+32];
	fma.rn.f64 	%fd1067, %fd1065, %fd206, %fd1066;
	ld.global.nc.f64 	%fd1068, [%rd366+40];
	fma.rn.f64 	%fd1069, %fd1067, %fd206, %fd1068;
	ld.global.nc.f64 	%fd1070, [%rd366+48];
	fma.rn.f64 	%fd207, %fd1069, %fd206, %fd1070;
	fma.rn.f64 	%fd2096, %fd207, %fd2094, %fd2094;
	@%p129 bra 	$L__BB0_140;

	fma.rn.f64 	%fd2096, %fd207, %fd206, %fd947;

$L__BB0_140:
	and.b32  	%r544, %r146, 2;
	setp.eq.s32 	%p130, %r544, 0;
	@%p130 bra 	$L__BB0_142;

	mov.f64 	%fd1072, 0d0000000000000000;
	mov.f64 	%fd1073, 0dBFF0000000000000;
	fma.rn.f64 	%fd2096, %fd2096, %fd1073, %fd1072;

$L__BB0_142:
	mul.f64 	%fd213, %fd2092, %fd2096;
	mul.f64 	%fd2097, %fd43, %fd173;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r545, %temp}, %fd2097;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r867}, %fd2097;
	}
	and.b32  	%r546, %r867, 2147483647;
	setp.ne.s32 	%p131, %r546, 2146435072;
	setp.ne.s32 	%p132, %r545, 0;
	or.pred  	%p133, %p132, %p131;
	@%p133 bra 	$L__BB0_144;

	mov.f64 	%fd1074, 0d0000000000000000;
	mul.rn.f64 	%fd2097, %fd2097, %fd1074;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r867}, %fd2097;
	}

$L__BB0_144:
	mul.f64 	%fd1075, %fd2097, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r868, %fd1075;
	st.local.u32 	[%rd10], %r868;
	cvt.rn.f64.s32 	%fd1076, %r868;
	neg.f64 	%fd1077, %fd1076;
	fma.rn.f64 	%fd1079, %fd1077, %fd748, %fd2097;
	fma.rn.f64 	%fd1081, %fd1077, %fd750, %fd1079;
	fma.rn.f64 	%fd2098, %fd1077, %fd752, %fd1081;
	and.b32  	%r547, %r867, 2145386496;
	setp.lt.u32 	%p134, %r547, 1105199104;
	@%p134 bra 	$L__BB0_146;

	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2097;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2098, [retval0+0];
	} // callseq 15
	ld.local.u32 	%r868, [%rd10];

$L__BB0_146:
	add.s32 	%r153, %r868, 1;
	and.b32  	%r548, %r153, 1;
	shl.b32 	%r549, %r153, 3;
	and.b32  	%r550, %r549, 8;
	setp.eq.s32 	%p135, %r548, 0;
	selp.f64 	%fd1083, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p135;
	mul.wide.s32 	%rd368, %r550, 8;
	add.s64 	%rd370, %rd279, %rd368;
	ld.global.nc.f64 	%fd1084, [%rd370+8];
	mul.rn.f64 	%fd220, %fd2098, %fd2098;
	fma.rn.f64 	%fd1085, %fd1083, %fd220, %fd1084;
	ld.global.nc.f64 	%fd1086, [%rd370+16];
	fma.rn.f64 	%fd1087, %fd1085, %fd220, %fd1086;
	ld.global.nc.f64 	%fd1088, [%rd370+24];
	fma.rn.f64 	%fd1089, %fd1087, %fd220, %fd1088;
	ld.global.nc.f64 	%fd1090, [%rd370+32];
	fma.rn.f64 	%fd1091, %fd1089, %fd220, %fd1090;
	ld.global.nc.f64 	%fd1092, [%rd370+40];
	fma.rn.f64 	%fd1093, %fd1091, %fd220, %fd1092;
	ld.global.nc.f64 	%fd1094, [%rd370+48];
	fma.rn.f64 	%fd221, %fd1093, %fd220, %fd1094;
	fma.rn.f64 	%fd2100, %fd221, %fd2098, %fd2098;
	@%p135 bra 	$L__BB0_148;

	fma.rn.f64 	%fd2100, %fd221, %fd220, %fd947;

$L__BB0_148:
	and.b32  	%r551, %r153, 2;
	setp.eq.s32 	%p136, %r551, 0;
	@%p136 bra 	$L__BB0_150;

	mov.f64 	%fd1096, 0d0000000000000000;
	mov.f64 	%fd1097, 0dBFF0000000000000;
	fma.rn.f64 	%fd2100, %fd2100, %fd1097, %fd1096;

$L__BB0_150:
	sub.f64 	%fd2033, %fd44, %fd41;
	sub.f64 	%fd2032, %fd45, %fd42;
	sub.f64 	%fd2031, %fd46, %fd43;
	shl.b64 	%rd371, %rd71, 3;
	add.s64 	%rd372, %rd17, %rd371;
	mul.f64 	%fd1098, %fd213, %fd2100;
	st.local.f64 	[%rd372], %fd1098;
	ld.local.f64 	%fd1099, [%rd17];
	ld.local.f64 	%fd1100, [%rd1];
	sub.f64 	%fd1101, %fd1100, %fd1099;
	ld.local.f64 	%fd1102, [%rd17+8];
	ld.local.f64 	%fd1103, [%rd1+8];
	sub.f64 	%fd1104, %fd1103, %fd1102;
	ld.local.f64 	%fd1105, [%rd17+16];
	ld.local.f64 	%fd1106, [%rd1+16];
	sub.f64 	%fd1107, %fd1106, %fd1105;
	mul.f64 	%fd1108, %fd2031, %fd1107;
	fma.rn.f64 	%fd1109, %fd2032, %fd1104, %fd1108;
	fma.rn.f64 	%fd227, %fd2033, %fd1101, %fd1109;
	mov.f64 	%fd1110, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r154}, %fd1110;
	}
	and.b32  	%r155, %r154, 2146435072;
	setp.eq.s32 	%p137, %r155, 1074790400;
	abs.f64 	%fd228, %fd52;
	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd228;
	.param .b64 param1;
	st.param.f64 	[param1+0], %fd1110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2102, [retval0+0];
	} // callseq 16
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r156}, %fd52;
	}
	setp.lt.s32 	%p138, %r156, 0;
	and.pred  	%p17, %p138, %p137;
	not.pred 	%p139, %p17;
	@%p139 bra 	$L__BB0_152;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r552}, %fd2102;
	}
	xor.b32  	%r553, %r552, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r554, %temp}, %fd2102;
	}
	mov.b64 	%fd2102, {%r554, %r553};

$L__BB0_152:
	setp.eq.f64 	%p140, %fd52, 0d0000000000000000;
	@%p140 bra 	$L__BB0_156;
	bra.uni 	$L__BB0_153;

$L__BB0_156:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r814}, %fd52;
	}
	selp.b32 	%r555, %r814, 0, %p137;
	mov.u32 	%r556, 0;
	or.b32  	%r557, %r555, 2146435072;
	setp.lt.s32 	%p144, %r154, 0;
	selp.b32 	%r558, %r557, %r555, %p144;
	mov.b64 	%fd2102, {%r556, %r558};
	bra.uni 	$L__BB0_157;

$L__BB0_153:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r812}, %fd52;
	}
	setp.gt.s32 	%p141, %r812, -1;
	@%p141 bra 	$L__BB0_157;

	cvt.rzi.f64.f64 	%fd1112, %fd1110;
	setp.eq.f64 	%p142, %fd1112, 0d4014000000000000;
	@%p142 bra 	$L__BB0_157;

	mov.f64 	%fd2102, 0dFFF8000000000000;

$L__BB0_157:
	add.f64 	%fd2034, %fd52, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r559}, %fd2034;
	}
	and.b32  	%r560, %r559, 2146435072;
	setp.ne.s32 	%p145, %r560, 2146435072;
	mov.f64 	%fd2103, %fd2102;
	@%p145 bra 	$L__BB0_163;

	abs.f64 	%fd2042, %fd52;
	add.f64 	%fd2103, %fd52, 0d4014000000000000;
	setp.gtu.f64 	%p146, %fd2042, 0d7FF0000000000000;
	@%p146 bra 	$L__BB0_163;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r561, %temp}, %fd1110;
	}
	and.b32  	%r157, %r154, 2147483647;
	setp.eq.s32 	%p147, %r157, 2146435072;
	setp.eq.s32 	%p148, %r561, 0;
	and.pred  	%p149, %p147, %p148;
	@%p149 bra 	$L__BB0_162;
	bra.uni 	$L__BB0_160;

$L__BB0_162:
	abs.f64 	%fd2043, %fd52;
	setp.eq.f64 	%p156, %fd52, 0dBFF0000000000000;
	setp.gt.f64 	%p157, %fd2043, 0d3FF0000000000000;
	selp.b32 	%r568, 2146435072, 0, %p157;
	mov.u32 	%r569, 0;
	xor.b32  	%r570, %r568, 2146435072;
	setp.lt.s32 	%p158, %r154, 0;
	selp.b32 	%r571, %r570, %r568, %p158;
	selp.b32 	%r572, 1072693248, %r571, %p156;
	mov.b64 	%fd2103, {%r569, %r572};
	bra.uni 	$L__BB0_163;

$L__BB0_160:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r813}, %fd52;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r562, %temp}, %fd52;
	}
	and.b32  	%r563, %r813, 2147483647;
	setp.ne.s32 	%p150, %r563, 2146435072;
	setp.ne.s32 	%p151, %r562, 0;
	or.pred  	%p152, %p150, %p151;
	mov.f64 	%fd2103, %fd2102;
	@%p152 bra 	$L__BB0_163;

	setp.gt.s32 	%p153, %r154, -1;
	selp.b32 	%r564, 2146435072, 0, %p153;
	mov.u32 	%r565, 0;
	setp.ne.s32 	%p154, %r157, 1071644672;
	and.pred  	%p155, %p154, %p17;
	or.b32  	%r566, %r564, -2147483648;
	selp.b32 	%r567, %r566, %r564, %p155;
	mov.b64 	%fd2103, {%r565, %r567};

$L__BB0_163:
	sub.f64 	%fd2037, %fd44, %fd41;
	sub.f64 	%fd2036, %fd45, %fd42;
	sub.f64 	%fd2035, %fd46, %fd43;
	mov.u64 	%rd593, 0;
	setp.eq.f64 	%p159, %fd52, 0d3FF0000000000000;
	selp.f64 	%fd1116, 0d3FF0000000000000, %fd2103, %p159;
	mul.f64 	%fd1117, %fd227, 0d4008000000000000;
	div.rn.f64 	%fd1118, %fd1117, 0d402921FB54442D18;
	div.rn.f64 	%fd1119, %fd1118, %fd1116;
	mul.f64 	%fd1120, %fd2037, %fd1119;
	mul.f64 	%fd1121, %fd2036, %fd1119;
	mul.f64 	%fd1122, %fd2035, %fd1119;
	mul.f64 	%fd1123, %fd668, %fd1122;
	fma.rn.f64 	%fd1124, %fd667, %fd1121, %fd1123;
	fma.rn.f64 	%fd1125, %fd666, %fd1120, %fd1124;
	mul.f64 	%fd237, %fd929, %fd1125;
	mul.wide.s32 	%rd378, %r856, 8;
	add.s64 	%rd379, %rd49, %rd378;
	ld.local.f64 	%fd238, [%rd379];
	// begin inline asm
	ld.global.nc.f64 %fd1115, [%rd62];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r573, [%rd264];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r574, [%rd265];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r575, [%rd266];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r576, [%rd267];
	// end inline asm
	st.local.u64 	[%rd1], %rd593;
	st.local.u64 	[%rd1+8], %rd593;
	st.local.u64 	[%rd1+16], %rd593;
	st.local.u64 	[%rd1+24], %rd593;
	st.local.u64 	[%rd1+32], %rd593;
	st.local.u64 	[%rd1+40], %rd593;
	st.local.u64 	[%rd1+48], %rd593;
	st.local.u64 	[%rd1+56], %rd593;
	st.local.u64 	[%rd1+64], %rd593;
	cvt.rn.f64.s32 	%fd240, %r573;
	mul.f64 	%fd2140, %fd44, %fd240;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r577, %temp}, %fd2140;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r887}, %fd2140;
	}
	and.b32  	%r578, %r887, 2147483647;
	setp.eq.s32 	%p160, %r578, 2146435072;
	setp.eq.s32 	%p161, %r577, 0;
	and.pred  	%p18, %p161, %p160;
	not.pred 	%p162, %p18;
	mov.u32 	%r869, %r887;
	mov.f64 	%fd2104, %fd2140;
	@%p162 bra 	$L__BB0_165;

	mov.f64 	%fd1126, 0d0000000000000000;
	mul.rn.f64 	%fd2104, %fd2140, %fd1126;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r869}, %fd2104;
	}

$L__BB0_165:
	mul.f64 	%fd1127, %fd2104, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r870, %fd1127;
	st.local.u32 	[%rd18], %r870;
	cvt.rn.f64.s32 	%fd1128, %r870;
	neg.f64 	%fd1129, %fd1128;
	fma.rn.f64 	%fd1131, %fd1129, %fd748, %fd2104;
	fma.rn.f64 	%fd1133, %fd1129, %fd750, %fd1131;
	fma.rn.f64 	%fd2105, %fd1129, %fd752, %fd1133;
	and.b32  	%r579, %r869, 2145386496;
	setp.lt.u32 	%p163, %r579, 1105199104;
	@%p163 bra 	$L__BB0_167;

	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2104;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2105, [retval0+0];
	} // callseq 17
	ld.local.u32 	%r870, [%rd18];

$L__BB0_167:
	and.b32  	%r580, %r870, 1;
	shl.b32 	%r581, %r870, 3;
	and.b32  	%r582, %r581, 8;
	setp.eq.s32 	%p164, %r580, 0;
	selp.f64 	%fd1135, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p164;
	mul.wide.s32 	%rd382, %r582, 8;
	add.s64 	%rd384, %rd279, %rd382;
	ld.global.nc.f64 	%fd1136, [%rd384+8];
	mul.rn.f64 	%fd247, %fd2105, %fd2105;
	fma.rn.f64 	%fd1137, %fd1135, %fd247, %fd1136;
	ld.global.nc.f64 	%fd1138, [%rd384+16];
	fma.rn.f64 	%fd1139, %fd1137, %fd247, %fd1138;
	ld.global.nc.f64 	%fd1140, [%rd384+24];
	fma.rn.f64 	%fd1141, %fd1139, %fd247, %fd1140;
	ld.global.nc.f64 	%fd1142, [%rd384+32];
	fma.rn.f64 	%fd1143, %fd1141, %fd247, %fd1142;
	ld.global.nc.f64 	%fd1144, [%rd384+40];
	fma.rn.f64 	%fd1145, %fd1143, %fd247, %fd1144;
	ld.global.nc.f64 	%fd1146, [%rd384+48];
	fma.rn.f64 	%fd248, %fd1145, %fd247, %fd1146;
	fma.rn.f64 	%fd2107, %fd248, %fd2105, %fd2105;
	@%p164 bra 	$L__BB0_169;

	fma.rn.f64 	%fd2107, %fd248, %fd247, %fd947;

$L__BB0_169:
	and.b32  	%r583, %r870, 2;
	setp.eq.s32 	%p165, %r583, 0;
	@%p165 bra 	$L__BB0_171;

	mov.f64 	%fd1148, 0d0000000000000000;
	mov.f64 	%fd1149, 0dBFF0000000000000;
	fma.rn.f64 	%fd2107, %fd2107, %fd1149, %fd1148;

$L__BB0_171:
	cvt.rn.f64.s32 	%fd254, %r574;
	mul.f64 	%fd2144, %fd45, %fd254;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r584, %temp}, %fd2144;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r889}, %fd2144;
	}
	and.b32  	%r585, %r889, 2147483647;
	setp.eq.s32 	%p166, %r585, 2146435072;
	setp.eq.s32 	%p167, %r584, 0;
	and.pred  	%p19, %p167, %p166;
	not.pred 	%p168, %p19;
	mov.u32 	%r871, %r889;
	mov.f64 	%fd2108, %fd2144;
	@%p168 bra 	$L__BB0_173;

	mov.f64 	%fd1150, 0d0000000000000000;
	mul.rn.f64 	%fd2108, %fd2144, %fd1150;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r871}, %fd2108;
	}

$L__BB0_173:
	mul.f64 	%fd1151, %fd2108, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r872, %fd1151;
	st.local.u32 	[%rd18], %r872;
	cvt.rn.f64.s32 	%fd1152, %r872;
	neg.f64 	%fd1153, %fd1152;
	fma.rn.f64 	%fd1155, %fd1153, %fd748, %fd2108;
	fma.rn.f64 	%fd1157, %fd1153, %fd750, %fd1155;
	fma.rn.f64 	%fd2109, %fd1153, %fd752, %fd1157;
	and.b32  	%r586, %r871, 2145386496;
	setp.lt.u32 	%p169, %r586, 1105199104;
	@%p169 bra 	$L__BB0_175;

	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2108;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2109, [retval0+0];
	} // callseq 18
	ld.local.u32 	%r872, [%rd18];

$L__BB0_175:
	add.s32 	%r173, %r872, 1;
	and.b32  	%r587, %r173, 1;
	shl.b32 	%r588, %r173, 3;
	and.b32  	%r589, %r588, 8;
	setp.eq.s32 	%p170, %r587, 0;
	selp.f64 	%fd1159, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p170;
	mul.wide.s32 	%rd386, %r589, 8;
	add.s64 	%rd388, %rd279, %rd386;
	ld.global.nc.f64 	%fd1160, [%rd388+8];
	mul.rn.f64 	%fd261, %fd2109, %fd2109;
	fma.rn.f64 	%fd1161, %fd1159, %fd261, %fd1160;
	ld.global.nc.f64 	%fd1162, [%rd388+16];
	fma.rn.f64 	%fd1163, %fd1161, %fd261, %fd1162;
	ld.global.nc.f64 	%fd1164, [%rd388+24];
	fma.rn.f64 	%fd1165, %fd1163, %fd261, %fd1164;
	ld.global.nc.f64 	%fd1166, [%rd388+32];
	fma.rn.f64 	%fd1167, %fd1165, %fd261, %fd1166;
	ld.global.nc.f64 	%fd1168, [%rd388+40];
	fma.rn.f64 	%fd1169, %fd1167, %fd261, %fd1168;
	ld.global.nc.f64 	%fd1170, [%rd388+48];
	fma.rn.f64 	%fd262, %fd1169, %fd261, %fd1170;
	fma.rn.f64 	%fd2111, %fd262, %fd2109, %fd2109;
	@%p170 bra 	$L__BB0_177;

	fma.rn.f64 	%fd2111, %fd262, %fd261, %fd947;

$L__BB0_177:
	and.b32  	%r590, %r173, 2;
	setp.eq.s32 	%p171, %r590, 0;
	@%p171 bra 	$L__BB0_179;

	mov.f64 	%fd1172, 0d0000000000000000;
	mov.f64 	%fd1173, 0dBFF0000000000000;
	fma.rn.f64 	%fd2111, %fd2111, %fd1173, %fd1172;

$L__BB0_179:
	cvt.rn.f64.s32 	%fd2038, %r573;
	mul.f64 	%fd1174, %fd2107, %fd2038;
	mul.f64 	%fd268, %fd1174, %fd2111;
	cvt.rn.f64.s32 	%fd269, %r575;
	mul.f64 	%fd2148, %fd46, %fd269;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r591, %temp}, %fd2148;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r891}, %fd2148;
	}
	and.b32  	%r592, %r891, 2147483647;
	setp.eq.s32 	%p172, %r592, 2146435072;
	setp.eq.s32 	%p173, %r591, 0;
	and.pred  	%p20, %p173, %p172;
	not.pred 	%p174, %p20;
	mov.u32 	%r873, %r891;
	mov.f64 	%fd2112, %fd2148;
	@%p174 bra 	$L__BB0_181;

	mov.f64 	%fd1175, 0d0000000000000000;
	mul.rn.f64 	%fd2112, %fd2148, %fd1175;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r873}, %fd2112;
	}

$L__BB0_181:
	mul.f64 	%fd1176, %fd2112, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r874, %fd1176;
	st.local.u32 	[%rd18], %r874;
	cvt.rn.f64.s32 	%fd1177, %r874;
	neg.f64 	%fd1178, %fd1177;
	fma.rn.f64 	%fd1180, %fd1178, %fd748, %fd2112;
	fma.rn.f64 	%fd1182, %fd1178, %fd750, %fd1180;
	fma.rn.f64 	%fd2113, %fd1178, %fd752, %fd1182;
	and.b32  	%r593, %r873, 2145386496;
	setp.lt.u32 	%p175, %r593, 1105199104;
	@%p175 bra 	$L__BB0_183;

	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2112;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2113, [retval0+0];
	} // callseq 19
	ld.local.u32 	%r874, [%rd18];

$L__BB0_183:
	add.s32 	%r180, %r874, 1;
	and.b32  	%r594, %r180, 1;
	shl.b32 	%r595, %r180, 3;
	and.b32  	%r596, %r595, 8;
	setp.eq.s32 	%p176, %r594, 0;
	selp.f64 	%fd1184, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p176;
	mul.wide.s32 	%rd390, %r596, 8;
	add.s64 	%rd392, %rd279, %rd390;
	ld.global.nc.f64 	%fd1185, [%rd392+8];
	mul.rn.f64 	%fd276, %fd2113, %fd2113;
	fma.rn.f64 	%fd1186, %fd1184, %fd276, %fd1185;
	ld.global.nc.f64 	%fd1187, [%rd392+16];
	fma.rn.f64 	%fd1188, %fd1186, %fd276, %fd1187;
	ld.global.nc.f64 	%fd1189, [%rd392+24];
	fma.rn.f64 	%fd1190, %fd1188, %fd276, %fd1189;
	ld.global.nc.f64 	%fd1191, [%rd392+32];
	fma.rn.f64 	%fd1192, %fd1190, %fd276, %fd1191;
	ld.global.nc.f64 	%fd1193, [%rd392+40];
	fma.rn.f64 	%fd1194, %fd1192, %fd276, %fd1193;
	ld.global.nc.f64 	%fd1195, [%rd392+48];
	fma.rn.f64 	%fd277, %fd1194, %fd276, %fd1195;
	fma.rn.f64 	%fd2115, %fd277, %fd2113, %fd2113;
	@%p176 bra 	$L__BB0_185;

	fma.rn.f64 	%fd2115, %fd277, %fd276, %fd947;

$L__BB0_185:
	and.b32  	%r597, %r180, 2;
	setp.eq.s32 	%p177, %r597, 0;
	@%p177 bra 	$L__BB0_187;

	mov.f64 	%fd1197, 0d0000000000000000;
	mov.f64 	%fd1198, 0dBFF0000000000000;
	fma.rn.f64 	%fd2115, %fd2115, %fd1198, %fd1197;

$L__BB0_187:
	mul.f64 	%fd283, %fd268, %fd2115;
	mov.u32 	%r875, %r887;
	mov.f64 	%fd2116, %fd2140;
	@%p162 bra 	$L__BB0_189;

	mov.f64 	%fd1199, 0d0000000000000000;
	mul.rn.f64 	%fd2116, %fd2140, %fd1199;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r875}, %fd2116;
	}

$L__BB0_189:
	mul.f64 	%fd1200, %fd2116, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r876, %fd1200;
	st.local.u32 	[%rd18], %r876;
	cvt.rn.f64.s32 	%fd1201, %r876;
	neg.f64 	%fd1202, %fd1201;
	fma.rn.f64 	%fd1204, %fd1202, %fd748, %fd2116;
	fma.rn.f64 	%fd1206, %fd1202, %fd750, %fd1204;
	fma.rn.f64 	%fd2117, %fd1202, %fd752, %fd1206;
	and.b32  	%r598, %r875, 2145386496;
	setp.lt.u32 	%p179, %r598, 1105199104;
	@%p179 bra 	$L__BB0_191;

	{ // callseq 20, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2116;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2117, [retval0+0];
	} // callseq 20
	ld.local.u32 	%r876, [%rd18];

$L__BB0_191:
	add.s32 	%r186, %r876, 1;
	and.b32  	%r599, %r186, 1;
	shl.b32 	%r600, %r186, 3;
	and.b32  	%r601, %r600, 8;
	setp.eq.s32 	%p180, %r599, 0;
	selp.f64 	%fd1208, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p180;
	mul.wide.s32 	%rd394, %r601, 8;
	add.s64 	%rd396, %rd279, %rd394;
	ld.global.nc.f64 	%fd1209, [%rd396+8];
	mul.rn.f64 	%fd289, %fd2117, %fd2117;
	fma.rn.f64 	%fd1210, %fd1208, %fd289, %fd1209;
	ld.global.nc.f64 	%fd1211, [%rd396+16];
	fma.rn.f64 	%fd1212, %fd1210, %fd289, %fd1211;
	ld.global.nc.f64 	%fd1213, [%rd396+24];
	fma.rn.f64 	%fd1214, %fd1212, %fd289, %fd1213;
	ld.global.nc.f64 	%fd1215, [%rd396+32];
	fma.rn.f64 	%fd1216, %fd1214, %fd289, %fd1215;
	ld.global.nc.f64 	%fd1217, [%rd396+40];
	fma.rn.f64 	%fd1218, %fd1216, %fd289, %fd1217;
	ld.global.nc.f64 	%fd1219, [%rd396+48];
	fma.rn.f64 	%fd290, %fd1218, %fd289, %fd1219;
	fma.rn.f64 	%fd2119, %fd290, %fd2117, %fd2117;
	@%p180 bra 	$L__BB0_193;

	fma.rn.f64 	%fd2119, %fd290, %fd289, %fd947;

$L__BB0_193:
	and.b32  	%r602, %r186, 2;
	setp.eq.s32 	%p181, %r602, 0;
	@%p181 bra 	$L__BB0_195;

	mov.f64 	%fd1221, 0d0000000000000000;
	mov.f64 	%fd1222, 0dBFF0000000000000;
	fma.rn.f64 	%fd2119, %fd2119, %fd1222, %fd1221;

$L__BB0_195:
	mov.u32 	%r877, %r889;
	mov.f64 	%fd2120, %fd2144;
	@%p168 bra 	$L__BB0_197;

	mov.f64 	%fd1223, 0d0000000000000000;
	mul.rn.f64 	%fd2120, %fd2144, %fd1223;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r877}, %fd2120;
	}

$L__BB0_197:
	mul.f64 	%fd1224, %fd2120, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r878, %fd1224;
	st.local.u32 	[%rd18], %r878;
	cvt.rn.f64.s32 	%fd1225, %r878;
	neg.f64 	%fd1226, %fd1225;
	fma.rn.f64 	%fd1228, %fd1226, %fd748, %fd2120;
	fma.rn.f64 	%fd1230, %fd1226, %fd750, %fd1228;
	fma.rn.f64 	%fd2121, %fd1226, %fd752, %fd1230;
	and.b32  	%r603, %r877, 2145386496;
	setp.lt.u32 	%p183, %r603, 1105199104;
	@%p183 bra 	$L__BB0_199;

	{ // callseq 21, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2120;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2121, [retval0+0];
	} // callseq 21
	ld.local.u32 	%r878, [%rd18];

$L__BB0_199:
	and.b32  	%r604, %r878, 1;
	shl.b32 	%r605, %r878, 3;
	and.b32  	%r606, %r605, 8;
	setp.eq.s32 	%p184, %r604, 0;
	selp.f64 	%fd1232, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p184;
	mul.wide.s32 	%rd398, %r606, 8;
	add.s64 	%rd400, %rd279, %rd398;
	ld.global.nc.f64 	%fd1233, [%rd400+8];
	mul.rn.f64 	%fd301, %fd2121, %fd2121;
	fma.rn.f64 	%fd1234, %fd1232, %fd301, %fd1233;
	ld.global.nc.f64 	%fd1235, [%rd400+16];
	fma.rn.f64 	%fd1236, %fd1234, %fd301, %fd1235;
	ld.global.nc.f64 	%fd1237, [%rd400+24];
	fma.rn.f64 	%fd1238, %fd1236, %fd301, %fd1237;
	ld.global.nc.f64 	%fd1239, [%rd400+32];
	fma.rn.f64 	%fd1240, %fd1238, %fd301, %fd1239;
	ld.global.nc.f64 	%fd1241, [%rd400+40];
	fma.rn.f64 	%fd1242, %fd1240, %fd301, %fd1241;
	ld.global.nc.f64 	%fd1243, [%rd400+48];
	fma.rn.f64 	%fd302, %fd1242, %fd301, %fd1243;
	fma.rn.f64 	%fd2123, %fd302, %fd2121, %fd2121;
	@%p184 bra 	$L__BB0_201;

	fma.rn.f64 	%fd2123, %fd302, %fd301, %fd947;

$L__BB0_201:
	and.b32  	%r607, %r878, 2;
	setp.eq.s32 	%p185, %r607, 0;
	@%p185 bra 	$L__BB0_203;

	mov.f64 	%fd1245, 0d0000000000000000;
	mov.f64 	%fd1246, 0dBFF0000000000000;
	fma.rn.f64 	%fd2123, %fd2123, %fd1246, %fd1245;

$L__BB0_203:
	cvt.rn.f64.s32 	%fd2039, %r574;
	mul.f64 	%fd1247, %fd2119, %fd2039;
	mul.f64 	%fd308, %fd1247, %fd2123;
	mov.u32 	%r879, %r891;
	mov.f64 	%fd2124, %fd2148;
	@%p174 bra 	$L__BB0_205;

	mov.f64 	%fd1248, 0d0000000000000000;
	mul.rn.f64 	%fd2124, %fd2148, %fd1248;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r879}, %fd2124;
	}

$L__BB0_205:
	mul.f64 	%fd1249, %fd2124, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r880, %fd1249;
	st.local.u32 	[%rd18], %r880;
	cvt.rn.f64.s32 	%fd1250, %r880;
	neg.f64 	%fd1251, %fd1250;
	fma.rn.f64 	%fd1253, %fd1251, %fd748, %fd2124;
	fma.rn.f64 	%fd1255, %fd1251, %fd750, %fd1253;
	fma.rn.f64 	%fd2125, %fd1251, %fd752, %fd1255;
	and.b32  	%r608, %r879, 2145386496;
	setp.lt.u32 	%p187, %r608, 1105199104;
	@%p187 bra 	$L__BB0_207;

	{ // callseq 22, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2124;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2125, [retval0+0];
	} // callseq 22
	ld.local.u32 	%r880, [%rd18];

$L__BB0_207:
	add.s32 	%r197, %r880, 1;
	and.b32  	%r609, %r197, 1;
	shl.b32 	%r610, %r197, 3;
	and.b32  	%r611, %r610, 8;
	setp.eq.s32 	%p188, %r609, 0;
	selp.f64 	%fd1257, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p188;
	mul.wide.s32 	%rd402, %r611, 8;
	add.s64 	%rd404, %rd279, %rd402;
	ld.global.nc.f64 	%fd1258, [%rd404+8];
	mul.rn.f64 	%fd314, %fd2125, %fd2125;
	fma.rn.f64 	%fd1259, %fd1257, %fd314, %fd1258;
	ld.global.nc.f64 	%fd1260, [%rd404+16];
	fma.rn.f64 	%fd1261, %fd1259, %fd314, %fd1260;
	ld.global.nc.f64 	%fd1262, [%rd404+24];
	fma.rn.f64 	%fd1263, %fd1261, %fd314, %fd1262;
	ld.global.nc.f64 	%fd1264, [%rd404+32];
	fma.rn.f64 	%fd1265, %fd1263, %fd314, %fd1264;
	ld.global.nc.f64 	%fd1266, [%rd404+40];
	fma.rn.f64 	%fd1267, %fd1265, %fd314, %fd1266;
	ld.global.nc.f64 	%fd1268, [%rd404+48];
	fma.rn.f64 	%fd315, %fd1267, %fd314, %fd1268;
	fma.rn.f64 	%fd2127, %fd315, %fd2125, %fd2125;
	@%p188 bra 	$L__BB0_209;

	fma.rn.f64 	%fd2127, %fd315, %fd314, %fd947;

$L__BB0_209:
	and.b32  	%r612, %r197, 2;
	setp.eq.s32 	%p189, %r612, 0;
	@%p189 bra 	$L__BB0_211;

	mov.f64 	%fd1270, 0d0000000000000000;
	mov.f64 	%fd1271, 0dBFF0000000000000;
	fma.rn.f64 	%fd2127, %fd2127, %fd1271, %fd1270;

$L__BB0_211:
	mul.f64 	%fd321, %fd308, %fd2127;
	mov.u32 	%r881, %r887;
	mov.f64 	%fd2128, %fd2140;
	@%p162 bra 	$L__BB0_213;

	mov.f64 	%fd1272, 0d0000000000000000;
	mul.rn.f64 	%fd2128, %fd2140, %fd1272;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r881}, %fd2128;
	}

$L__BB0_213:
	mul.f64 	%fd1273, %fd2128, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r882, %fd1273;
	st.local.u32 	[%rd18], %r882;
	cvt.rn.f64.s32 	%fd1274, %r882;
	neg.f64 	%fd1275, %fd1274;
	fma.rn.f64 	%fd1277, %fd1275, %fd748, %fd2128;
	fma.rn.f64 	%fd1279, %fd1275, %fd750, %fd1277;
	fma.rn.f64 	%fd2129, %fd1275, %fd752, %fd1279;
	and.b32  	%r613, %r881, 2145386496;
	setp.lt.u32 	%p191, %r613, 1105199104;
	@%p191 bra 	$L__BB0_215;

	{ // callseq 23, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2128;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2129, [retval0+0];
	} // callseq 23
	ld.local.u32 	%r882, [%rd18];

$L__BB0_215:
	add.s32 	%r203, %r882, 1;
	and.b32  	%r614, %r203, 1;
	shl.b32 	%r615, %r203, 3;
	and.b32  	%r616, %r615, 8;
	setp.eq.s32 	%p192, %r614, 0;
	selp.f64 	%fd1281, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p192;
	mul.wide.s32 	%rd406, %r616, 8;
	add.s64 	%rd408, %rd279, %rd406;
	ld.global.nc.f64 	%fd1282, [%rd408+8];
	mul.rn.f64 	%fd327, %fd2129, %fd2129;
	fma.rn.f64 	%fd1283, %fd1281, %fd327, %fd1282;
	ld.global.nc.f64 	%fd1284, [%rd408+16];
	fma.rn.f64 	%fd1285, %fd1283, %fd327, %fd1284;
	ld.global.nc.f64 	%fd1286, [%rd408+24];
	fma.rn.f64 	%fd1287, %fd1285, %fd327, %fd1286;
	ld.global.nc.f64 	%fd1288, [%rd408+32];
	fma.rn.f64 	%fd1289, %fd1287, %fd327, %fd1288;
	ld.global.nc.f64 	%fd1290, [%rd408+40];
	fma.rn.f64 	%fd1291, %fd1289, %fd327, %fd1290;
	ld.global.nc.f64 	%fd1292, [%rd408+48];
	fma.rn.f64 	%fd328, %fd1291, %fd327, %fd1292;
	fma.rn.f64 	%fd2131, %fd328, %fd2129, %fd2129;
	@%p192 bra 	$L__BB0_217;

	fma.rn.f64 	%fd2131, %fd328, %fd327, %fd947;

$L__BB0_217:
	and.b32  	%r617, %r203, 2;
	setp.eq.s32 	%p193, %r617, 0;
	@%p193 bra 	$L__BB0_219;

	mov.f64 	%fd1294, 0d0000000000000000;
	mov.f64 	%fd1295, 0dBFF0000000000000;
	fma.rn.f64 	%fd2131, %fd2131, %fd1295, %fd1294;

$L__BB0_219:
	mov.u32 	%r883, %r889;
	mov.f64 	%fd2132, %fd2144;
	@%p168 bra 	$L__BB0_221;

	mov.f64 	%fd1296, 0d0000000000000000;
	mul.rn.f64 	%fd2132, %fd2144, %fd1296;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r883}, %fd2132;
	}

$L__BB0_221:
	mul.f64 	%fd1297, %fd2132, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r884, %fd1297;
	st.local.u32 	[%rd18], %r884;
	cvt.rn.f64.s32 	%fd1298, %r884;
	neg.f64 	%fd1299, %fd1298;
	fma.rn.f64 	%fd1301, %fd1299, %fd748, %fd2132;
	fma.rn.f64 	%fd1303, %fd1299, %fd750, %fd1301;
	fma.rn.f64 	%fd2133, %fd1299, %fd752, %fd1303;
	and.b32  	%r618, %r883, 2145386496;
	setp.lt.u32 	%p195, %r618, 1105199104;
	@%p195 bra 	$L__BB0_223;

	{ // callseq 24, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2132;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2133, [retval0+0];
	} // callseq 24
	ld.local.u32 	%r884, [%rd18];

$L__BB0_223:
	add.s32 	%r209, %r884, 1;
	and.b32  	%r619, %r209, 1;
	shl.b32 	%r620, %r209, 3;
	and.b32  	%r621, %r620, 8;
	setp.eq.s32 	%p196, %r619, 0;
	selp.f64 	%fd1305, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p196;
	mul.wide.s32 	%rd410, %r621, 8;
	add.s64 	%rd412, %rd279, %rd410;
	ld.global.nc.f64 	%fd1306, [%rd412+8];
	mul.rn.f64 	%fd339, %fd2133, %fd2133;
	fma.rn.f64 	%fd1307, %fd1305, %fd339, %fd1306;
	ld.global.nc.f64 	%fd1308, [%rd412+16];
	fma.rn.f64 	%fd1309, %fd1307, %fd339, %fd1308;
	ld.global.nc.f64 	%fd1310, [%rd412+24];
	fma.rn.f64 	%fd1311, %fd1309, %fd339, %fd1310;
	ld.global.nc.f64 	%fd1312, [%rd412+32];
	fma.rn.f64 	%fd1313, %fd1311, %fd339, %fd1312;
	ld.global.nc.f64 	%fd1314, [%rd412+40];
	fma.rn.f64 	%fd1315, %fd1313, %fd339, %fd1314;
	ld.global.nc.f64 	%fd1316, [%rd412+48];
	fma.rn.f64 	%fd340, %fd1315, %fd339, %fd1316;
	fma.rn.f64 	%fd2135, %fd340, %fd2133, %fd2133;
	@%p196 bra 	$L__BB0_225;

	fma.rn.f64 	%fd2135, %fd340, %fd339, %fd947;

$L__BB0_225:
	and.b32  	%r622, %r209, 2;
	setp.eq.s32 	%p197, %r622, 0;
	@%p197 bra 	$L__BB0_227;

	mov.f64 	%fd1318, 0d0000000000000000;
	mov.f64 	%fd1319, 0dBFF0000000000000;
	fma.rn.f64 	%fd2135, %fd2135, %fd1319, %fd1318;

$L__BB0_227:
	cvt.rn.f64.s32 	%fd2040, %r575;
	mul.f64 	%fd1320, %fd2131, %fd2040;
	mul.f64 	%fd346, %fd1320, %fd2135;
	mov.u32 	%r885, %r891;
	mov.f64 	%fd2136, %fd2148;
	@%p174 bra 	$L__BB0_229;

	mov.f64 	%fd1321, 0d0000000000000000;
	mul.rn.f64 	%fd2136, %fd2148, %fd1321;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r885}, %fd2136;
	}

$L__BB0_229:
	mul.f64 	%fd1322, %fd2136, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r886, %fd1322;
	st.local.u32 	[%rd18], %r886;
	cvt.rn.f64.s32 	%fd1323, %r886;
	neg.f64 	%fd1324, %fd1323;
	fma.rn.f64 	%fd1326, %fd1324, %fd748, %fd2136;
	fma.rn.f64 	%fd1328, %fd1324, %fd750, %fd1326;
	fma.rn.f64 	%fd2137, %fd1324, %fd752, %fd1328;
	and.b32  	%r623, %r885, 2145386496;
	setp.lt.u32 	%p199, %r623, 1105199104;
	@%p199 bra 	$L__BB0_231;

	{ // callseq 25, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2136;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2137, [retval0+0];
	} // callseq 25
	ld.local.u32 	%r886, [%rd18];

$L__BB0_231:
	and.b32  	%r624, %r886, 1;
	shl.b32 	%r625, %r886, 3;
	and.b32  	%r626, %r625, 8;
	setp.eq.s32 	%p200, %r624, 0;
	selp.f64 	%fd1330, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p200;
	mul.wide.s32 	%rd414, %r626, 8;
	add.s64 	%rd416, %rd279, %rd414;
	ld.global.nc.f64 	%fd1331, [%rd416+8];
	mul.rn.f64 	%fd352, %fd2137, %fd2137;
	fma.rn.f64 	%fd1332, %fd1330, %fd352, %fd1331;
	ld.global.nc.f64 	%fd1333, [%rd416+16];
	fma.rn.f64 	%fd1334, %fd1332, %fd352, %fd1333;
	ld.global.nc.f64 	%fd1335, [%rd416+24];
	fma.rn.f64 	%fd1336, %fd1334, %fd352, %fd1335;
	ld.global.nc.f64 	%fd1337, [%rd416+32];
	fma.rn.f64 	%fd1338, %fd1336, %fd352, %fd1337;
	ld.global.nc.f64 	%fd1339, [%rd416+40];
	fma.rn.f64 	%fd1340, %fd1338, %fd352, %fd1339;
	ld.global.nc.f64 	%fd1341, [%rd416+48];
	fma.rn.f64 	%fd353, %fd1340, %fd352, %fd1341;
	fma.rn.f64 	%fd2139, %fd353, %fd2137, %fd2137;
	@%p200 bra 	$L__BB0_233;

	fma.rn.f64 	%fd2139, %fd353, %fd352, %fd947;

$L__BB0_233:
	and.b32  	%r627, %r886, 2;
	setp.eq.s32 	%p201, %r627, 0;
	@%p201 bra 	$L__BB0_235;

	mov.f64 	%fd1343, 0d0000000000000000;
	mov.f64 	%fd1344, 0dBFF0000000000000;
	fma.rn.f64 	%fd2139, %fd2139, %fd1344, %fd1343;

$L__BB0_235:
	mov.u64 	%rd584, 0;
	cvt.s64.s32 	%rd75, %r576;
	mul.wide.s32 	%rd417, %r576, 8;
	add.s64 	%rd418, %rd1, %rd417;
	neg.f64 	%fd1345, %fd283;
	st.local.f64 	[%rd418], %fd1345;
	neg.f64 	%fd1346, %fd321;
	st.local.f64 	[%rd418+24], %fd1346;
	mul.f64 	%fd1347, %fd346, %fd2139;
	neg.f64 	%fd1348, %fd1347;
	st.local.f64 	[%rd418+48], %fd1348;
	st.local.u64 	[%rd17], %rd584;
	st.local.u64 	[%rd17+8], %rd584;
	st.local.u64 	[%rd17+16], %rd584;
	@%p162 bra 	$L__BB0_237;

	mov.f64 	%fd1349, 0d0000000000000000;
	mul.rn.f64 	%fd2140, %fd2140, %fd1349;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r887}, %fd2140;
	}

$L__BB0_237:
	mul.f64 	%fd1350, %fd2140, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r888, %fd1350;
	st.local.u32 	[%rd18], %r888;
	cvt.rn.f64.s32 	%fd1351, %r888;
	neg.f64 	%fd1352, %fd1351;
	fma.rn.f64 	%fd1354, %fd1352, %fd748, %fd2140;
	fma.rn.f64 	%fd1356, %fd1352, %fd750, %fd1354;
	fma.rn.f64 	%fd2141, %fd1352, %fd752, %fd1356;
	and.b32  	%r628, %r887, 2145386496;
	setp.lt.u32 	%p203, %r628, 1105199104;
	@%p203 bra 	$L__BB0_239;

	{ // callseq 26, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2140;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2141, [retval0+0];
	} // callseq 26
	ld.local.u32 	%r888, [%rd18];

$L__BB0_239:
	add.s32 	%r220, %r888, 1;
	and.b32  	%r629, %r220, 1;
	shl.b32 	%r630, %r220, 3;
	and.b32  	%r631, %r630, 8;
	setp.eq.s32 	%p204, %r629, 0;
	selp.f64 	%fd1358, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p204;
	mul.wide.s32 	%rd421, %r631, 8;
	add.s64 	%rd423, %rd279, %rd421;
	ld.global.nc.f64 	%fd1359, [%rd423+8];
	mul.rn.f64 	%fd364, %fd2141, %fd2141;
	fma.rn.f64 	%fd1360, %fd1358, %fd364, %fd1359;
	ld.global.nc.f64 	%fd1361, [%rd423+16];
	fma.rn.f64 	%fd1362, %fd1360, %fd364, %fd1361;
	ld.global.nc.f64 	%fd1363, [%rd423+24];
	fma.rn.f64 	%fd1364, %fd1362, %fd364, %fd1363;
	ld.global.nc.f64 	%fd1365, [%rd423+32];
	fma.rn.f64 	%fd1366, %fd1364, %fd364, %fd1365;
	ld.global.nc.f64 	%fd1367, [%rd423+40];
	fma.rn.f64 	%fd1368, %fd1366, %fd364, %fd1367;
	ld.global.nc.f64 	%fd1369, [%rd423+48];
	fma.rn.f64 	%fd365, %fd1368, %fd364, %fd1369;
	fma.rn.f64 	%fd2143, %fd365, %fd2141, %fd2141;
	@%p204 bra 	$L__BB0_241;

	fma.rn.f64 	%fd2143, %fd365, %fd364, %fd947;

$L__BB0_241:
	and.b32  	%r632, %r220, 2;
	setp.eq.s32 	%p205, %r632, 0;
	@%p205 bra 	$L__BB0_243;

	mov.f64 	%fd1371, 0d0000000000000000;
	mov.f64 	%fd1372, 0dBFF0000000000000;
	fma.rn.f64 	%fd2143, %fd2143, %fd1372, %fd1371;

$L__BB0_243:
	@%p168 bra 	$L__BB0_245;

	mov.f64 	%fd1373, 0d0000000000000000;
	mul.rn.f64 	%fd2144, %fd2144, %fd1373;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r889}, %fd2144;
	}

$L__BB0_245:
	mul.f64 	%fd1374, %fd2144, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r890, %fd1374;
	st.local.u32 	[%rd18], %r890;
	cvt.rn.f64.s32 	%fd1375, %r890;
	neg.f64 	%fd1376, %fd1375;
	fma.rn.f64 	%fd1378, %fd1376, %fd748, %fd2144;
	fma.rn.f64 	%fd1380, %fd1376, %fd750, %fd1378;
	fma.rn.f64 	%fd2145, %fd1376, %fd752, %fd1380;
	and.b32  	%r633, %r889, 2145386496;
	setp.lt.u32 	%p207, %r633, 1105199104;
	@%p207 bra 	$L__BB0_247;

	{ // callseq 27, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2144;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2145, [retval0+0];
	} // callseq 27
	ld.local.u32 	%r890, [%rd18];

$L__BB0_247:
	add.s32 	%r226, %r890, 1;
	and.b32  	%r634, %r226, 1;
	shl.b32 	%r635, %r226, 3;
	and.b32  	%r636, %r635, 8;
	setp.eq.s32 	%p208, %r634, 0;
	selp.f64 	%fd1382, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p208;
	mul.wide.s32 	%rd425, %r636, 8;
	add.s64 	%rd427, %rd279, %rd425;
	ld.global.nc.f64 	%fd1383, [%rd427+8];
	mul.rn.f64 	%fd376, %fd2145, %fd2145;
	fma.rn.f64 	%fd1384, %fd1382, %fd376, %fd1383;
	ld.global.nc.f64 	%fd1385, [%rd427+16];
	fma.rn.f64 	%fd1386, %fd1384, %fd376, %fd1385;
	ld.global.nc.f64 	%fd1387, [%rd427+24];
	fma.rn.f64 	%fd1388, %fd1386, %fd376, %fd1387;
	ld.global.nc.f64 	%fd1389, [%rd427+32];
	fma.rn.f64 	%fd1390, %fd1388, %fd376, %fd1389;
	ld.global.nc.f64 	%fd1391, [%rd427+40];
	fma.rn.f64 	%fd1392, %fd1390, %fd376, %fd1391;
	ld.global.nc.f64 	%fd1393, [%rd427+48];
	fma.rn.f64 	%fd377, %fd1392, %fd376, %fd1393;
	fma.rn.f64 	%fd2147, %fd377, %fd2145, %fd2145;
	@%p208 bra 	$L__BB0_249;

	fma.rn.f64 	%fd2147, %fd377, %fd376, %fd947;

$L__BB0_249:
	and.b32  	%r637, %r226, 2;
	setp.eq.s32 	%p209, %r637, 0;
	@%p209 bra 	$L__BB0_251;

	mov.f64 	%fd1395, 0d0000000000000000;
	mov.f64 	%fd1396, 0dBFF0000000000000;
	fma.rn.f64 	%fd2147, %fd2147, %fd1396, %fd1395;

$L__BB0_251:
	mul.f64 	%fd383, %fd2143, %fd2147;
	@%p174 bra 	$L__BB0_253;

	mov.f64 	%fd1397, 0d0000000000000000;
	mul.rn.f64 	%fd2148, %fd2148, %fd1397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r891}, %fd2148;
	}

$L__BB0_253:
	mul.f64 	%fd1398, %fd2148, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r892, %fd1398;
	st.local.u32 	[%rd18], %r892;
	cvt.rn.f64.s32 	%fd1399, %r892;
	neg.f64 	%fd1400, %fd1399;
	fma.rn.f64 	%fd1402, %fd1400, %fd748, %fd2148;
	fma.rn.f64 	%fd1404, %fd1400, %fd750, %fd1402;
	fma.rn.f64 	%fd2149, %fd1400, %fd752, %fd1404;
	and.b32  	%r638, %r891, 2145386496;
	setp.lt.u32 	%p211, %r638, 1105199104;
	@%p211 bra 	$L__BB0_255;

	{ // callseq 28, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2148;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2149, [retval0+0];
	} // callseq 28
	ld.local.u32 	%r892, [%rd18];

$L__BB0_255:
	add.s32 	%r232, %r892, 1;
	and.b32  	%r639, %r232, 1;
	shl.b32 	%r640, %r232, 3;
	and.b32  	%r641, %r640, 8;
	setp.eq.s32 	%p212, %r639, 0;
	selp.f64 	%fd1406, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p212;
	mul.wide.s32 	%rd429, %r641, 8;
	add.s64 	%rd431, %rd279, %rd429;
	ld.global.nc.f64 	%fd1407, [%rd431+8];
	mul.rn.f64 	%fd389, %fd2149, %fd2149;
	fma.rn.f64 	%fd1408, %fd1406, %fd389, %fd1407;
	ld.global.nc.f64 	%fd1409, [%rd431+16];
	fma.rn.f64 	%fd1410, %fd1408, %fd389, %fd1409;
	ld.global.nc.f64 	%fd1411, [%rd431+24];
	fma.rn.f64 	%fd1412, %fd1410, %fd389, %fd1411;
	ld.global.nc.f64 	%fd1413, [%rd431+32];
	fma.rn.f64 	%fd1414, %fd1412, %fd389, %fd1413;
	ld.global.nc.f64 	%fd1415, [%rd431+40];
	fma.rn.f64 	%fd1416, %fd1414, %fd389, %fd1415;
	ld.global.nc.f64 	%fd1417, [%rd431+48];
	fma.rn.f64 	%fd390, %fd1416, %fd389, %fd1417;
	fma.rn.f64 	%fd2151, %fd390, %fd2149, %fd2149;
	@%p212 bra 	$L__BB0_257;

	fma.rn.f64 	%fd2151, %fd390, %fd389, %fd947;

$L__BB0_257:
	and.b32  	%r642, %r232, 2;
	setp.eq.s32 	%p213, %r642, 0;
	@%p213 bra 	$L__BB0_259;

	mov.f64 	%fd1419, 0d0000000000000000;
	mov.f64 	%fd1420, 0dBFF0000000000000;
	fma.rn.f64 	%fd2151, %fd2151, %fd1420, %fd1419;

$L__BB0_259:
	cvt.rn.f64.s32 	%fd2015, %r573;
	mov.u64 	%rd585, 0;
	shl.b64 	%rd432, %rd75, 3;
	add.s64 	%rd433, %rd17, %rd432;
	mul.f64 	%fd1421, %fd383, %fd2151;
	st.local.f64 	[%rd433], %fd1421;
	st.local.u64 	[%rd10], %rd585;
	st.local.u64 	[%rd10+8], %rd585;
	st.local.u64 	[%rd10+16], %rd585;
	mul.f64 	%fd2152, %fd41, %fd2015;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r643, %temp}, %fd2152;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r893}, %fd2152;
	}
	and.b32  	%r644, %r893, 2147483647;
	setp.ne.s32 	%p214, %r644, 2146435072;
	setp.ne.s32 	%p215, %r643, 0;
	or.pred  	%p216, %p215, %p214;
	@%p216 bra 	$L__BB0_261;

	mov.f64 	%fd1422, 0d0000000000000000;
	mul.rn.f64 	%fd2152, %fd2152, %fd1422;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r893}, %fd2152;
	}

$L__BB0_261:
	mul.f64 	%fd1423, %fd2152, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r894, %fd1423;
	st.local.u32 	[%rd18], %r894;
	cvt.rn.f64.s32 	%fd1424, %r894;
	neg.f64 	%fd1425, %fd1424;
	fma.rn.f64 	%fd1427, %fd1425, %fd748, %fd2152;
	fma.rn.f64 	%fd1429, %fd1425, %fd750, %fd1427;
	fma.rn.f64 	%fd2153, %fd1425, %fd752, %fd1429;
	and.b32  	%r645, %r893, 2145386496;
	setp.lt.u32 	%p217, %r645, 1105199104;
	@%p217 bra 	$L__BB0_263;

	{ // callseq 29, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2152;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2153, [retval0+0];
	} // callseq 29
	ld.local.u32 	%r894, [%rd18];

$L__BB0_263:
	add.s32 	%r239, %r894, 1;
	and.b32  	%r646, %r239, 1;
	shl.b32 	%r647, %r239, 3;
	and.b32  	%r648, %r647, 8;
	setp.eq.s32 	%p218, %r646, 0;
	selp.f64 	%fd1431, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p218;
	mul.wide.s32 	%rd436, %r648, 8;
	add.s64 	%rd438, %rd279, %rd436;
	ld.global.nc.f64 	%fd1432, [%rd438+8];
	mul.rn.f64 	%fd402, %fd2153, %fd2153;
	fma.rn.f64 	%fd1433, %fd1431, %fd402, %fd1432;
	ld.global.nc.f64 	%fd1434, [%rd438+16];
	fma.rn.f64 	%fd1435, %fd1433, %fd402, %fd1434;
	ld.global.nc.f64 	%fd1436, [%rd438+24];
	fma.rn.f64 	%fd1437, %fd1435, %fd402, %fd1436;
	ld.global.nc.f64 	%fd1438, [%rd438+32];
	fma.rn.f64 	%fd1439, %fd1437, %fd402, %fd1438;
	ld.global.nc.f64 	%fd1440, [%rd438+40];
	fma.rn.f64 	%fd1441, %fd1439, %fd402, %fd1440;
	ld.global.nc.f64 	%fd1442, [%rd438+48];
	fma.rn.f64 	%fd403, %fd1441, %fd402, %fd1442;
	fma.rn.f64 	%fd2155, %fd403, %fd2153, %fd2153;
	@%p218 bra 	$L__BB0_265;

	fma.rn.f64 	%fd2155, %fd403, %fd402, %fd947;

$L__BB0_265:
	and.b32  	%r649, %r239, 2;
	setp.eq.s32 	%p219, %r649, 0;
	@%p219 bra 	$L__BB0_267;

	mov.f64 	%fd1444, 0d0000000000000000;
	mov.f64 	%fd1445, 0dBFF0000000000000;
	fma.rn.f64 	%fd2155, %fd2155, %fd1445, %fd1444;

$L__BB0_267:
	cvt.rn.f64.s32 	%fd2016, %r574;
	mul.f64 	%fd2156, %fd42, %fd2016;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r650, %temp}, %fd2156;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r895}, %fd2156;
	}
	and.b32  	%r651, %r895, 2147483647;
	setp.ne.s32 	%p220, %r651, 2146435072;
	setp.ne.s32 	%p221, %r650, 0;
	or.pred  	%p222, %p221, %p220;
	@%p222 bra 	$L__BB0_269;

	mov.f64 	%fd1446, 0d0000000000000000;
	mul.rn.f64 	%fd2156, %fd2156, %fd1446;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r895}, %fd2156;
	}

$L__BB0_269:
	mul.f64 	%fd1447, %fd2156, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r896, %fd1447;
	st.local.u32 	[%rd18], %r896;
	cvt.rn.f64.s32 	%fd1448, %r896;
	neg.f64 	%fd1449, %fd1448;
	fma.rn.f64 	%fd1451, %fd1449, %fd748, %fd2156;
	fma.rn.f64 	%fd1453, %fd1449, %fd750, %fd1451;
	fma.rn.f64 	%fd2157, %fd1449, %fd752, %fd1453;
	and.b32  	%r652, %r895, 2145386496;
	setp.lt.u32 	%p223, %r652, 1105199104;
	@%p223 bra 	$L__BB0_271;

	{ // callseq 30, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2156;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2157, [retval0+0];
	} // callseq 30
	ld.local.u32 	%r896, [%rd18];

$L__BB0_271:
	add.s32 	%r246, %r896, 1;
	and.b32  	%r653, %r246, 1;
	shl.b32 	%r654, %r246, 3;
	and.b32  	%r655, %r654, 8;
	setp.eq.s32 	%p224, %r653, 0;
	selp.f64 	%fd1455, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p224;
	mul.wide.s32 	%rd440, %r655, 8;
	add.s64 	%rd442, %rd279, %rd440;
	ld.global.nc.f64 	%fd1456, [%rd442+8];
	mul.rn.f64 	%fd415, %fd2157, %fd2157;
	fma.rn.f64 	%fd1457, %fd1455, %fd415, %fd1456;
	ld.global.nc.f64 	%fd1458, [%rd442+16];
	fma.rn.f64 	%fd1459, %fd1457, %fd415, %fd1458;
	ld.global.nc.f64 	%fd1460, [%rd442+24];
	fma.rn.f64 	%fd1461, %fd1459, %fd415, %fd1460;
	ld.global.nc.f64 	%fd1462, [%rd442+32];
	fma.rn.f64 	%fd1463, %fd1461, %fd415, %fd1462;
	ld.global.nc.f64 	%fd1464, [%rd442+40];
	fma.rn.f64 	%fd1465, %fd1463, %fd415, %fd1464;
	ld.global.nc.f64 	%fd1466, [%rd442+48];
	fma.rn.f64 	%fd416, %fd1465, %fd415, %fd1466;
	fma.rn.f64 	%fd2159, %fd416, %fd2157, %fd2157;
	@%p224 bra 	$L__BB0_273;

	fma.rn.f64 	%fd2159, %fd416, %fd415, %fd947;

$L__BB0_273:
	and.b32  	%r656, %r246, 2;
	setp.eq.s32 	%p225, %r656, 0;
	@%p225 bra 	$L__BB0_275;

	mov.f64 	%fd1468, 0d0000000000000000;
	mov.f64 	%fd1469, 0dBFF0000000000000;
	fma.rn.f64 	%fd2159, %fd2159, %fd1469, %fd1468;

$L__BB0_275:
	cvt.rn.f64.s32 	%fd2017, %r575;
	mul.f64 	%fd422, %fd2155, %fd2159;
	mul.f64 	%fd2160, %fd43, %fd2017;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r657, %temp}, %fd2160;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r897}, %fd2160;
	}
	and.b32  	%r658, %r897, 2147483647;
	setp.ne.s32 	%p226, %r658, 2146435072;
	setp.ne.s32 	%p227, %r657, 0;
	or.pred  	%p228, %p227, %p226;
	@%p228 bra 	$L__BB0_277;

	mov.f64 	%fd1470, 0d0000000000000000;
	mul.rn.f64 	%fd2160, %fd2160, %fd1470;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r897}, %fd2160;
	}

$L__BB0_277:
	mul.f64 	%fd1471, %fd2160, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r898, %fd1471;
	st.local.u32 	[%rd18], %r898;
	cvt.rn.f64.s32 	%fd1472, %r898;
	neg.f64 	%fd1473, %fd1472;
	fma.rn.f64 	%fd1475, %fd1473, %fd748, %fd2160;
	fma.rn.f64 	%fd1477, %fd1473, %fd750, %fd1475;
	fma.rn.f64 	%fd2161, %fd1473, %fd752, %fd1477;
	and.b32  	%r659, %r897, 2145386496;
	setp.lt.u32 	%p229, %r659, 1105199104;
	@%p229 bra 	$L__BB0_279;

	{ // callseq 31, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2160;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd128;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2161, [retval0+0];
	} // callseq 31
	ld.local.u32 	%r898, [%rd18];

$L__BB0_279:
	add.s32 	%r253, %r898, 1;
	and.b32  	%r660, %r253, 1;
	shl.b32 	%r661, %r253, 3;
	and.b32  	%r662, %r661, 8;
	setp.eq.s32 	%p230, %r660, 0;
	selp.f64 	%fd1479, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p230;
	mul.wide.s32 	%rd444, %r662, 8;
	add.s64 	%rd446, %rd279, %rd444;
	ld.global.nc.f64 	%fd1480, [%rd446+8];
	mul.rn.f64 	%fd429, %fd2161, %fd2161;
	fma.rn.f64 	%fd1481, %fd1479, %fd429, %fd1480;
	ld.global.nc.f64 	%fd1482, [%rd446+16];
	fma.rn.f64 	%fd1483, %fd1481, %fd429, %fd1482;
	ld.global.nc.f64 	%fd1484, [%rd446+24];
	fma.rn.f64 	%fd1485, %fd1483, %fd429, %fd1484;
	ld.global.nc.f64 	%fd1486, [%rd446+32];
	fma.rn.f64 	%fd1487, %fd1485, %fd429, %fd1486;
	ld.global.nc.f64 	%fd1488, [%rd446+40];
	fma.rn.f64 	%fd1489, %fd1487, %fd429, %fd1488;
	ld.global.nc.f64 	%fd1490, [%rd446+48];
	fma.rn.f64 	%fd430, %fd1489, %fd429, %fd1490;
	fma.rn.f64 	%fd2163, %fd430, %fd2161, %fd2161;
	@%p230 bra 	$L__BB0_281;

	fma.rn.f64 	%fd2163, %fd430, %fd429, %fd947;

$L__BB0_281:
	and.b32  	%r663, %r253, 2;
	setp.eq.s32 	%p231, %r663, 0;
	@%p231 bra 	$L__BB0_283;

	mov.f64 	%fd1492, 0d0000000000000000;
	mov.f64 	%fd1493, 0dBFF0000000000000;
	fma.rn.f64 	%fd2163, %fd2163, %fd1493, %fd1492;

$L__BB0_283:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r810}, %fd52;
	}
	setp.lt.s32 	%p342, %r810, 0;
	abs.f64 	%fd2018, %fd52;
	add.s64 	%rd448, %rd10, %rd432;
	mul.f64 	%fd1494, %fd422, %fd2163;
	st.local.f64 	[%rd448], %fd1494;
	mov.f64 	%fd1495, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r254}, %fd1495;
	}
	and.b32  	%r255, %r254, 2146435072;
	setp.eq.s32 	%p232, %r255, 1073741824;
	{ // callseq 32, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2018;
	.param .b64 param1;
	st.param.f64 	[param1+0], %fd1495;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2165, [retval0+0];
	} // callseq 32
	and.pred  	%p21, %p342, %p232;
	not.pred 	%p234, %p21;
	@%p234 bra 	$L__BB0_285;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r664}, %fd2165;
	}
	xor.b32  	%r665, %r664, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r666, %temp}, %fd2165;
	}
	mov.b64 	%fd2165, {%r666, %r665};

$L__BB0_285:
	setp.eq.f64 	%p343, %fd52, 0d0000000000000000;
	@%p343 bra 	$L__BB0_289;
	bra.uni 	$L__BB0_286;

$L__BB0_289:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r816}, %fd52;
	}
	selp.b32 	%r667, %r816, 0, %p232;
	mov.u32 	%r668, 0;
	or.b32  	%r669, %r667, 2146435072;
	setp.lt.s32 	%p239, %r254, 0;
	selp.b32 	%r670, %r669, %r667, %p239;
	mov.b64 	%fd2165, {%r668, %r670};
	bra.uni 	$L__BB0_290;

$L__BB0_286:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r811}, %fd52;
	}
	setp.gt.s32 	%p236, %r811, -1;
	@%p236 bra 	$L__BB0_290;

	cvt.rzi.f64.f64 	%fd1497, %fd1495;
	setp.eq.f64 	%p237, %fd1497, 0d4008000000000000;
	@%p237 bra 	$L__BB0_290;

	mov.f64 	%fd2165, 0dFFF8000000000000;

$L__BB0_290:
	add.f64 	%fd2019, %fd52, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r671}, %fd2019;
	}
	and.b32  	%r672, %r671, 2146435072;
	setp.ne.s32 	%p240, %r672, 2146435072;
	mov.f64 	%fd2166, %fd2165;
	@%p240 bra 	$L__BB0_296;

	add.f64 	%fd2166, %fd52, 0d4008000000000000;
	abs.f64 	%fd2044, %fd52;
	setp.gtu.f64 	%p241, %fd2044, 0d7FF0000000000000;
	@%p241 bra 	$L__BB0_296;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r673, %temp}, %fd1495;
	}
	and.b32  	%r256, %r254, 2147483647;
	setp.eq.s32 	%p242, %r256, 2146435072;
	setp.eq.s32 	%p243, %r673, 0;
	and.pred  	%p244, %p242, %p243;
	@%p244 bra 	$L__BB0_295;
	bra.uni 	$L__BB0_293;

$L__BB0_295:
	abs.f64 	%fd2046, %fd52;
	setp.eq.f64 	%p251, %fd52, 0dBFF0000000000000;
	setp.gt.f64 	%p252, %fd2046, 0d3FF0000000000000;
	selp.b32 	%r680, 2146435072, 0, %p252;
	mov.u32 	%r681, 0;
	xor.b32  	%r682, %r680, 2146435072;
	setp.lt.s32 	%p253, %r254, 0;
	selp.b32 	%r683, %r682, %r680, %p253;
	selp.b32 	%r684, 1072693248, %r683, %p251;
	mov.b64 	%fd2166, {%r681, %r684};
	bra.uni 	$L__BB0_296;

$L__BB0_293:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r815}, %fd52;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r674, %temp}, %fd52;
	}
	and.b32  	%r675, %r815, 2147483647;
	setp.ne.s32 	%p245, %r675, 2146435072;
	setp.ne.s32 	%p246, %r674, 0;
	or.pred  	%p247, %p245, %p246;
	mov.f64 	%fd2166, %fd2165;
	@%p247 bra 	$L__BB0_296;

	setp.gt.s32 	%p248, %r254, -1;
	selp.b32 	%r676, 2146435072, 0, %p248;
	mov.u32 	%r677, 0;
	setp.ne.s32 	%p249, %r256, 1071644672;
	and.pred  	%p250, %p249, %p21;
	or.b32  	%r678, %r676, -2147483648;
	selp.b32 	%r679, %r678, %r676, %p250;
	mov.b64 	%fd2166, {%r677, %r679};

$L__BB0_296:
	add.f64 	%fd2050, %fd661, %fd661;
	cvt.s64.s32 	%rd586, %r856;
	setp.eq.f64 	%p344, %fd52, 0d3FF0000000000000;
	sub.f64 	%fd2022, %fd44, %fd41;
	sub.f64 	%fd2021, %fd45, %fd42;
	sub.f64 	%fd2020, %fd46, %fd43;
	ld.param.u64 	%rd549, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_29];
	mul.wide.s32 	%rd548, %r402, 8;
	cvta.to.global.u64 	%rd547, %rd549;
	add.s64 	%rd546, %rd547, %rd548;
	add.f64 	%fd2006, %fd656, %fd656;
	selp.f64 	%fd1500, 0d3FF0000000000000, %fd2166, %p344;
	ld.local.f64 	%fd1501, [%rd1];
	mul.f64 	%fd1502, %fd1501, %fd2022;
	ld.local.f64 	%fd1503, [%rd1+24];
	mul.f64 	%fd1504, %fd1503, %fd2021;
	ld.local.f64 	%fd1505, [%rd1+48];
	mul.f64 	%fd1506, %fd1505, %fd2020;
	neg.f64 	%fd1507, %fd1506;
	sub.f64 	%fd1508, %fd1507, %fd1504;
	sub.f64 	%fd1509, %fd1508, %fd1502;
	ld.local.f64 	%fd1510, [%rd1+8];
	mul.f64 	%fd1511, %fd1510, %fd2022;
	ld.local.f64 	%fd1512, [%rd1+32];
	mul.f64 	%fd1513, %fd1512, %fd2021;
	ld.local.f64 	%fd1514, [%rd1+56];
	mul.f64 	%fd1515, %fd1514, %fd2020;
	neg.f64 	%fd1516, %fd1515;
	sub.f64 	%fd1517, %fd1516, %fd1513;
	sub.f64 	%fd1518, %fd1517, %fd1511;
	ld.local.f64 	%fd1519, [%rd1+16];
	mul.f64 	%fd1520, %fd1519, %fd2022;
	ld.local.f64 	%fd1521, [%rd1+40];
	mul.f64 	%fd1522, %fd1521, %fd2021;
	ld.local.f64 	%fd1523, [%rd1+64];
	mul.f64 	%fd1524, %fd1523, %fd2020;
	neg.f64 	%fd1525, %fd1524;
	sub.f64 	%fd1526, %fd1525, %fd1522;
	sub.f64 	%fd1527, %fd1526, %fd1520;
	ld.local.f64 	%fd1528, [%rd17];
	add.f64 	%fd1529, %fd1509, %fd1528;
	ld.local.f64 	%fd1530, [%rd10];
	sub.f64 	%fd1531, %fd1529, %fd1530;
	mul.f64 	%fd1532, %fd1531, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd1533, %fd1532, %fd1500;
	ld.local.f64 	%fd1534, [%rd17+8];
	add.f64 	%fd1535, %fd1518, %fd1534;
	ld.local.f64 	%fd1536, [%rd10+8];
	sub.f64 	%fd1537, %fd1535, %fd1536;
	mul.f64 	%fd1538, %fd1537, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd1539, %fd1538, %fd1500;
	ld.local.f64 	%fd1540, [%rd17+16];
	add.f64 	%fd1541, %fd1527, %fd1540;
	ld.local.f64 	%fd1542, [%rd10+16];
	sub.f64 	%fd1543, %fd1541, %fd1542;
	mul.f64 	%fd1544, %fd1543, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd1545, %fd1544, %fd1500;
	mul.f64 	%fd1546, %fd668, %fd1545;
	fma.rn.f64 	%fd1547, %fd667, %fd1539, %fd1546;
	fma.rn.f64 	%fd1548, %fd666, %fd1533, %fd1547;
	mul.f64 	%fd1549, %fd1115, %fd1548;
	mul.f64 	%fd1550, %fd238, %fd1549;
	mul.f64 	%fd1551, %fd2050, %fd1550;
	ld.global.f64 	%fd1552, [%rd546];
	mul.f64 	%fd1553, %fd2006, %fd1552;
	mul.f64 	%fd1554, %fd238, %fd237;
	mul.f64 	%fd1555, %fd2050, %fd1554;
	sub.f64 	%fd1556, %fd1555, %fd1551;
	mul.f64 	%fd1557, %fd1553, %fd1556;
	shl.b64 	%rd452, %rd586, 2;
	add.s64 	%rd453, %rd48, %rd452;
	ld.local.u32 	%r686, [%rd453];
	mul.wide.s32 	%rd454, %r686, 8;
	add.s64 	%rd79, %rd78, %rd454;
	ld.global.f64 	%fd1558, [%rd79];
	mul.f64 	%fd1559, %fd1558, %fd1557;
	ld.global.f64 	%fd1560, [%rd333];
	mul.f64 	%fd1561, %fd1560, %fd656;
	mul.f64 	%fd1562, %fd1556, %fd1561;
	mul.f64 	%fd1563, %fd1562, %fd1558;
	sub.f64 	%fd1564, %fd1559, %fd1563;
	ld.shared.f64 	%fd1565, [%r107];
	mov.u32 	%r899, 0;
	add.f64 	%fd1566, %fd1565, %fd1564;
	st.shared.f64 	[%r107], %fd1566;

$L__BB0_297:
	add.f64 	%fd2048, %fd661, %fd661;
	mov.u64 	%rd587, 0;
	shl.b32 	%r800, %r842, 2;
	or.b32  	%r799, %r800, 1;
	mul.wide.s32 	%rd553, %r799, 8;
	add.s64 	%rd552, %rd595, %rd553;
	mul.wide.s32 	%rd551, %r800, 8;
	add.s64 	%rd550, %rd595, %rd551;
	mov.u32 	%r691, 2;
	sub.s32 	%r692, %r691, %r899;
	setp.eq.s32 	%p255, %r899, 0;
	selp.b32 	%r693, -1, %r692, %p255;
	cvt.rn.f64.s32 	%fd1572, %r693;
	add.s32 	%r694, %r899, -1;
	cvt.rn.f64.s32 	%fd1573, %r694;
	mul.f64 	%fd1574, %fd29, %fd1572;
	fma.rn.f64 	%fd1575, %fd32, %fd1573, %fd1574;
	mul.f64 	%fd1576, %fd30, %fd1572;
	fma.rn.f64 	%fd1577, %fd33, %fd1573, %fd1576;
	mul.f64 	%fd1578, %fd31, %fd1572;
	fma.rn.f64 	%fd1579, %fd34, %fd1573, %fd1578;
	mul.f64 	%fd1580, %fd664, %fd1579;
	mul.f64 	%fd1581, %fd665, %fd1577;
	sub.f64 	%fd1582, %fd1580, %fd1581;
	mul.f64 	%fd1583, %fd665, %fd1575;
	mul.f64 	%fd1584, %fd663, %fd1579;
	sub.f64 	%fd1585, %fd1583, %fd1584;
	mul.f64 	%fd1586, %fd663, %fd1577;
	mul.f64 	%fd1587, %fd664, %fd1575;
	sub.f64 	%fd1588, %fd1586, %fd1587;
	mul.f64 	%fd444, %fd2048, %fd1582;
	mul.f64 	%fd445, %fd2048, %fd1585;
	mul.f64 	%fd446, %fd2048, %fd1588;
	// begin inline asm
	ld.global.nc.f64 %fd1567, [%rd550];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1568, [%rd552];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1569, [%rd550];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1570, [%rd552];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1571, [%rd62];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r687, [%rd264];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r688, [%rd265];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r689, [%rd266];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r690, [%rd267];
	// end inline asm
	st.local.u64 	[%rd1], %rd587;
	st.local.u64 	[%rd1+8], %rd587;
	st.local.u64 	[%rd1+16], %rd587;
	cvt.rn.f64.s32 	%fd448, %r687;
	mul.f64 	%fd2167, %fd41, %fd448;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r695, %temp}, %fd2167;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r900}, %fd2167;
	}
	and.b32  	%r696, %r900, 2147483647;
	setp.ne.s32 	%p256, %r696, 2146435072;
	setp.ne.s32 	%p257, %r695, 0;
	or.pred  	%p258, %p257, %p256;
	@%p258 bra 	$L__BB0_299;

	mov.f64 	%fd1589, 0d0000000000000000;
	mul.rn.f64 	%fd2167, %fd2167, %fd1589;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r900}, %fd2167;
	}

$L__BB0_299:
	mul.f64 	%fd1590, %fd2167, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r901, %fd1590;
	st.local.u32 	[%rd10], %r901;
	cvt.rn.f64.s32 	%fd1591, %r901;
	neg.f64 	%fd1592, %fd1591;
	fma.rn.f64 	%fd1594, %fd1592, %fd748, %fd2167;
	fma.rn.f64 	%fd1596, %fd1592, %fd750, %fd1594;
	fma.rn.f64 	%fd2168, %fd1592, %fd752, %fd1596;
	and.b32  	%r697, %r900, 2145386496;
	setp.lt.u32 	%p259, %r697, 1105199104;
	@%p259 bra 	$L__BB0_301;

	{ // callseq 33, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2167;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2168, [retval0+0];
	} // callseq 33
	ld.local.u32 	%r901, [%rd10];

$L__BB0_301:
	add.s32 	%r267, %r901, 1;
	and.b32  	%r698, %r267, 1;
	shl.b32 	%r699, %r267, 3;
	and.b32  	%r700, %r699, 8;
	setp.eq.s32 	%p260, %r698, 0;
	selp.f64 	%fd1598, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p260;
	mul.wide.s32 	%rd468, %r700, 8;
	add.s64 	%rd470, %rd279, %rd468;
	ld.global.nc.f64 	%fd1599, [%rd470+8];
	mul.rn.f64 	%fd455, %fd2168, %fd2168;
	fma.rn.f64 	%fd1600, %fd1598, %fd455, %fd1599;
	ld.global.nc.f64 	%fd1601, [%rd470+16];
	fma.rn.f64 	%fd1602, %fd1600, %fd455, %fd1601;
	ld.global.nc.f64 	%fd1603, [%rd470+24];
	fma.rn.f64 	%fd1604, %fd1602, %fd455, %fd1603;
	ld.global.nc.f64 	%fd1605, [%rd470+32];
	fma.rn.f64 	%fd1606, %fd1604, %fd455, %fd1605;
	ld.global.nc.f64 	%fd1607, [%rd470+40];
	fma.rn.f64 	%fd1608, %fd1606, %fd455, %fd1607;
	ld.global.nc.f64 	%fd1609, [%rd470+48];
	fma.rn.f64 	%fd456, %fd1608, %fd455, %fd1609;
	fma.rn.f64 	%fd2170, %fd456, %fd2168, %fd2168;
	@%p260 bra 	$L__BB0_303;

	fma.rn.f64 	%fd2170, %fd456, %fd455, %fd947;

$L__BB0_303:
	and.b32  	%r701, %r267, 2;
	setp.eq.s32 	%p261, %r701, 0;
	@%p261 bra 	$L__BB0_305;

	mov.f64 	%fd1611, 0d0000000000000000;
	mov.f64 	%fd1612, 0dBFF0000000000000;
	fma.rn.f64 	%fd2170, %fd2170, %fd1612, %fd1611;

$L__BB0_305:
	cvt.rn.f64.s32 	%fd462, %r688;
	mul.f64 	%fd2171, %fd42, %fd462;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r702, %temp}, %fd2171;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r902}, %fd2171;
	}
	and.b32  	%r703, %r902, 2147483647;
	setp.ne.s32 	%p262, %r703, 2146435072;
	setp.ne.s32 	%p263, %r702, 0;
	or.pred  	%p264, %p263, %p262;
	@%p264 bra 	$L__BB0_307;

	mov.f64 	%fd1613, 0d0000000000000000;
	mul.rn.f64 	%fd2171, %fd2171, %fd1613;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r902}, %fd2171;
	}

$L__BB0_307:
	mul.f64 	%fd1614, %fd2171, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r903, %fd1614;
	st.local.u32 	[%rd10], %r903;
	cvt.rn.f64.s32 	%fd1615, %r903;
	neg.f64 	%fd1616, %fd1615;
	fma.rn.f64 	%fd1618, %fd1616, %fd748, %fd2171;
	fma.rn.f64 	%fd1620, %fd1616, %fd750, %fd1618;
	fma.rn.f64 	%fd2172, %fd1616, %fd752, %fd1620;
	and.b32  	%r704, %r902, 2145386496;
	setp.lt.u32 	%p265, %r704, 1105199104;
	@%p265 bra 	$L__BB0_309;

	{ // callseq 34, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2171;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2172, [retval0+0];
	} // callseq 34
	ld.local.u32 	%r903, [%rd10];

$L__BB0_309:
	add.s32 	%r274, %r903, 1;
	and.b32  	%r705, %r274, 1;
	shl.b32 	%r706, %r274, 3;
	and.b32  	%r707, %r706, 8;
	setp.eq.s32 	%p266, %r705, 0;
	selp.f64 	%fd1622, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p266;
	mul.wide.s32 	%rd472, %r707, 8;
	add.s64 	%rd474, %rd279, %rd472;
	ld.global.nc.f64 	%fd1623, [%rd474+8];
	mul.rn.f64 	%fd469, %fd2172, %fd2172;
	fma.rn.f64 	%fd1624, %fd1622, %fd469, %fd1623;
	ld.global.nc.f64 	%fd1625, [%rd474+16];
	fma.rn.f64 	%fd1626, %fd1624, %fd469, %fd1625;
	ld.global.nc.f64 	%fd1627, [%rd474+24];
	fma.rn.f64 	%fd1628, %fd1626, %fd469, %fd1627;
	ld.global.nc.f64 	%fd1629, [%rd474+32];
	fma.rn.f64 	%fd1630, %fd1628, %fd469, %fd1629;
	ld.global.nc.f64 	%fd1631, [%rd474+40];
	fma.rn.f64 	%fd1632, %fd1630, %fd469, %fd1631;
	ld.global.nc.f64 	%fd1633, [%rd474+48];
	fma.rn.f64 	%fd470, %fd1632, %fd469, %fd1633;
	fma.rn.f64 	%fd2174, %fd470, %fd2172, %fd2172;
	@%p266 bra 	$L__BB0_311;

	fma.rn.f64 	%fd2174, %fd470, %fd469, %fd947;

$L__BB0_311:
	and.b32  	%r708, %r274, 2;
	setp.eq.s32 	%p267, %r708, 0;
	@%p267 bra 	$L__BB0_313;

	mov.f64 	%fd1635, 0d0000000000000000;
	mov.f64 	%fd1636, 0dBFF0000000000000;
	fma.rn.f64 	%fd2174, %fd2174, %fd1636, %fd1635;

$L__BB0_313:
	mul.f64 	%fd476, %fd2170, %fd2174;
	cvt.rn.f64.s32 	%fd477, %r689;
	mul.f64 	%fd2175, %fd43, %fd477;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r709, %temp}, %fd2175;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r904}, %fd2175;
	}
	and.b32  	%r710, %r904, 2147483647;
	setp.ne.s32 	%p268, %r710, 2146435072;
	setp.ne.s32 	%p269, %r709, 0;
	or.pred  	%p270, %p269, %p268;
	@%p270 bra 	$L__BB0_315;

	mov.f64 	%fd1637, 0d0000000000000000;
	mul.rn.f64 	%fd2175, %fd2175, %fd1637;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r904}, %fd2175;
	}

$L__BB0_315:
	mul.f64 	%fd1638, %fd2175, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r905, %fd1638;
	st.local.u32 	[%rd10], %r905;
	cvt.rn.f64.s32 	%fd1639, %r905;
	neg.f64 	%fd1640, %fd1639;
	fma.rn.f64 	%fd1642, %fd1640, %fd748, %fd2175;
	fma.rn.f64 	%fd1644, %fd1640, %fd750, %fd1642;
	fma.rn.f64 	%fd2176, %fd1640, %fd752, %fd1644;
	and.b32  	%r711, %r904, 2145386496;
	setp.lt.u32 	%p271, %r711, 1105199104;
	@%p271 bra 	$L__BB0_317;

	{ // callseq 35, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2175;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2176, [retval0+0];
	} // callseq 35
	ld.local.u32 	%r905, [%rd10];

$L__BB0_317:
	add.s32 	%r281, %r905, 1;
	and.b32  	%r712, %r281, 1;
	shl.b32 	%r713, %r281, 3;
	and.b32  	%r714, %r713, 8;
	setp.eq.s32 	%p272, %r712, 0;
	selp.f64 	%fd1646, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p272;
	mul.wide.s32 	%rd476, %r714, 8;
	add.s64 	%rd478, %rd279, %rd476;
	ld.global.nc.f64 	%fd1647, [%rd478+8];
	mul.rn.f64 	%fd484, %fd2176, %fd2176;
	fma.rn.f64 	%fd1648, %fd1646, %fd484, %fd1647;
	ld.global.nc.f64 	%fd1649, [%rd478+16];
	fma.rn.f64 	%fd1650, %fd1648, %fd484, %fd1649;
	ld.global.nc.f64 	%fd1651, [%rd478+24];
	fma.rn.f64 	%fd1652, %fd1650, %fd484, %fd1651;
	ld.global.nc.f64 	%fd1653, [%rd478+32];
	fma.rn.f64 	%fd1654, %fd1652, %fd484, %fd1653;
	ld.global.nc.f64 	%fd1655, [%rd478+40];
	fma.rn.f64 	%fd1656, %fd1654, %fd484, %fd1655;
	ld.global.nc.f64 	%fd1657, [%rd478+48];
	fma.rn.f64 	%fd485, %fd1656, %fd484, %fd1657;
	fma.rn.f64 	%fd2178, %fd485, %fd2176, %fd2176;
	@%p272 bra 	$L__BB0_319;

	fma.rn.f64 	%fd2178, %fd485, %fd484, %fd947;

$L__BB0_319:
	and.b32  	%r715, %r281, 2;
	setp.eq.s32 	%p273, %r715, 0;
	@%p273 bra 	$L__BB0_321;

	mov.f64 	%fd1659, 0d0000000000000000;
	mov.f64 	%fd1660, 0dBFF0000000000000;
	fma.rn.f64 	%fd2178, %fd2178, %fd1660, %fd1659;

$L__BB0_321:
	mov.u64 	%rd588, 0;
	cvt.s64.s32 	%rd81, %r690;
	mul.wide.s32 	%rd479, %r690, 8;
	add.s64 	%rd480, %rd1, %rd479;
	mul.f64 	%fd1661, %fd476, %fd2178;
	st.local.f64 	[%rd480], %fd1661;
	st.local.u64 	[%rd17], %rd588;
	st.local.u64 	[%rd17+8], %rd588;
	st.local.u64 	[%rd17+16], %rd588;
	mul.f64 	%fd2179, %fd44, %fd448;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r716, %temp}, %fd2179;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r906}, %fd2179;
	}
	and.b32  	%r717, %r906, 2147483647;
	setp.ne.s32 	%p274, %r717, 2146435072;
	setp.ne.s32 	%p275, %r716, 0;
	or.pred  	%p276, %p275, %p274;
	@%p276 bra 	$L__BB0_323;

	mov.f64 	%fd1662, 0d0000000000000000;
	mul.rn.f64 	%fd2179, %fd2179, %fd1662;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r906}, %fd2179;
	}

$L__BB0_323:
	mul.f64 	%fd1663, %fd2179, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r907, %fd1663;
	st.local.u32 	[%rd10], %r907;
	cvt.rn.f64.s32 	%fd1664, %r907;
	neg.f64 	%fd1665, %fd1664;
	fma.rn.f64 	%fd1667, %fd1665, %fd748, %fd2179;
	fma.rn.f64 	%fd1669, %fd1665, %fd750, %fd1667;
	fma.rn.f64 	%fd2180, %fd1665, %fd752, %fd1669;
	and.b32  	%r718, %r906, 2145386496;
	setp.lt.u32 	%p277, %r718, 1105199104;
	@%p277 bra 	$L__BB0_325;

	{ // callseq 36, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2179;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2180, [retval0+0];
	} // callseq 36
	ld.local.u32 	%r907, [%rd10];

$L__BB0_325:
	add.s32 	%r288, %r907, 1;
	and.b32  	%r719, %r288, 1;
	shl.b32 	%r720, %r288, 3;
	and.b32  	%r721, %r720, 8;
	setp.eq.s32 	%p278, %r719, 0;
	selp.f64 	%fd1671, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p278;
	mul.wide.s32 	%rd483, %r721, 8;
	add.s64 	%rd485, %rd279, %rd483;
	ld.global.nc.f64 	%fd1672, [%rd485+8];
	mul.rn.f64 	%fd497, %fd2180, %fd2180;
	fma.rn.f64 	%fd1673, %fd1671, %fd497, %fd1672;
	ld.global.nc.f64 	%fd1674, [%rd485+16];
	fma.rn.f64 	%fd1675, %fd1673, %fd497, %fd1674;
	ld.global.nc.f64 	%fd1676, [%rd485+24];
	fma.rn.f64 	%fd1677, %fd1675, %fd497, %fd1676;
	ld.global.nc.f64 	%fd1678, [%rd485+32];
	fma.rn.f64 	%fd1679, %fd1677, %fd497, %fd1678;
	ld.global.nc.f64 	%fd1680, [%rd485+40];
	fma.rn.f64 	%fd1681, %fd1679, %fd497, %fd1680;
	ld.global.nc.f64 	%fd1682, [%rd485+48];
	fma.rn.f64 	%fd498, %fd1681, %fd497, %fd1682;
	fma.rn.f64 	%fd2182, %fd498, %fd2180, %fd2180;
	@%p278 bra 	$L__BB0_327;

	fma.rn.f64 	%fd2182, %fd498, %fd497, %fd947;

$L__BB0_327:
	and.b32  	%r722, %r288, 2;
	setp.eq.s32 	%p279, %r722, 0;
	@%p279 bra 	$L__BB0_329;

	mov.f64 	%fd1684, 0d0000000000000000;
	mov.f64 	%fd1685, 0dBFF0000000000000;
	fma.rn.f64 	%fd2182, %fd2182, %fd1685, %fd1684;

$L__BB0_329:
	mul.f64 	%fd2183, %fd45, %fd462;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r723, %temp}, %fd2183;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r908}, %fd2183;
	}
	and.b32  	%r724, %r908, 2147483647;
	setp.ne.s32 	%p280, %r724, 2146435072;
	setp.ne.s32 	%p281, %r723, 0;
	or.pred  	%p282, %p281, %p280;
	@%p282 bra 	$L__BB0_331;

	mov.f64 	%fd1686, 0d0000000000000000;
	mul.rn.f64 	%fd2183, %fd2183, %fd1686;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r908}, %fd2183;
	}

$L__BB0_331:
	mul.f64 	%fd1687, %fd2183, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r909, %fd1687;
	st.local.u32 	[%rd10], %r909;
	cvt.rn.f64.s32 	%fd1688, %r909;
	neg.f64 	%fd1689, %fd1688;
	fma.rn.f64 	%fd1691, %fd1689, %fd748, %fd2183;
	fma.rn.f64 	%fd1693, %fd1689, %fd750, %fd1691;
	fma.rn.f64 	%fd2184, %fd1689, %fd752, %fd1693;
	and.b32  	%r725, %r908, 2145386496;
	setp.lt.u32 	%p283, %r725, 1105199104;
	@%p283 bra 	$L__BB0_333;

	{ // callseq 37, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2183;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2184, [retval0+0];
	} // callseq 37
	ld.local.u32 	%r909, [%rd10];

$L__BB0_333:
	add.s32 	%r295, %r909, 1;
	and.b32  	%r726, %r295, 1;
	shl.b32 	%r727, %r295, 3;
	and.b32  	%r728, %r727, 8;
	setp.eq.s32 	%p284, %r726, 0;
	selp.f64 	%fd1695, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p284;
	mul.wide.s32 	%rd487, %r728, 8;
	add.s64 	%rd489, %rd279, %rd487;
	ld.global.nc.f64 	%fd1696, [%rd489+8];
	mul.rn.f64 	%fd510, %fd2184, %fd2184;
	fma.rn.f64 	%fd1697, %fd1695, %fd510, %fd1696;
	ld.global.nc.f64 	%fd1698, [%rd489+16];
	fma.rn.f64 	%fd1699, %fd1697, %fd510, %fd1698;
	ld.global.nc.f64 	%fd1700, [%rd489+24];
	fma.rn.f64 	%fd1701, %fd1699, %fd510, %fd1700;
	ld.global.nc.f64 	%fd1702, [%rd489+32];
	fma.rn.f64 	%fd1703, %fd1701, %fd510, %fd1702;
	ld.global.nc.f64 	%fd1704, [%rd489+40];
	fma.rn.f64 	%fd1705, %fd1703, %fd510, %fd1704;
	ld.global.nc.f64 	%fd1706, [%rd489+48];
	fma.rn.f64 	%fd511, %fd1705, %fd510, %fd1706;
	fma.rn.f64 	%fd2186, %fd511, %fd2184, %fd2184;
	@%p284 bra 	$L__BB0_335;

	fma.rn.f64 	%fd2186, %fd511, %fd510, %fd947;

$L__BB0_335:
	and.b32  	%r729, %r295, 2;
	setp.eq.s32 	%p285, %r729, 0;
	@%p285 bra 	$L__BB0_337;

	mov.f64 	%fd1708, 0d0000000000000000;
	mov.f64 	%fd1709, 0dBFF0000000000000;
	fma.rn.f64 	%fd2186, %fd2186, %fd1709, %fd1708;

$L__BB0_337:
	mul.f64 	%fd517, %fd2182, %fd2186;
	mul.f64 	%fd2187, %fd46, %fd477;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r730, %temp}, %fd2187;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r910}, %fd2187;
	}
	and.b32  	%r731, %r910, 2147483647;
	setp.ne.s32 	%p286, %r731, 2146435072;
	setp.ne.s32 	%p287, %r730, 0;
	or.pred  	%p288, %p287, %p286;
	@%p288 bra 	$L__BB0_339;

	mov.f64 	%fd1710, 0d0000000000000000;
	mul.rn.f64 	%fd2187, %fd2187, %fd1710;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r910}, %fd2187;
	}

$L__BB0_339:
	mul.f64 	%fd1711, %fd2187, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r911, %fd1711;
	st.local.u32 	[%rd10], %r911;
	cvt.rn.f64.s32 	%fd1712, %r911;
	neg.f64 	%fd1713, %fd1712;
	fma.rn.f64 	%fd1715, %fd1713, %fd748, %fd2187;
	fma.rn.f64 	%fd1717, %fd1713, %fd750, %fd1715;
	fma.rn.f64 	%fd2188, %fd1713, %fd752, %fd1717;
	and.b32  	%r732, %r910, 2145386496;
	setp.lt.u32 	%p289, %r732, 1105199104;
	@%p289 bra 	$L__BB0_341;

	{ // callseq 38, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2187;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2188, [retval0+0];
	} // callseq 38
	ld.local.u32 	%r911, [%rd10];

$L__BB0_341:
	add.s32 	%r302, %r911, 1;
	and.b32  	%r733, %r302, 1;
	shl.b32 	%r734, %r302, 3;
	and.b32  	%r735, %r734, 8;
	setp.eq.s32 	%p290, %r733, 0;
	selp.f64 	%fd1719, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p290;
	mul.wide.s32 	%rd491, %r735, 8;
	add.s64 	%rd493, %rd279, %rd491;
	ld.global.nc.f64 	%fd1720, [%rd493+8];
	mul.rn.f64 	%fd524, %fd2188, %fd2188;
	fma.rn.f64 	%fd1721, %fd1719, %fd524, %fd1720;
	ld.global.nc.f64 	%fd1722, [%rd493+16];
	fma.rn.f64 	%fd1723, %fd1721, %fd524, %fd1722;
	ld.global.nc.f64 	%fd1724, [%rd493+24];
	fma.rn.f64 	%fd1725, %fd1723, %fd524, %fd1724;
	ld.global.nc.f64 	%fd1726, [%rd493+32];
	fma.rn.f64 	%fd1727, %fd1725, %fd524, %fd1726;
	ld.global.nc.f64 	%fd1728, [%rd493+40];
	fma.rn.f64 	%fd1729, %fd1727, %fd524, %fd1728;
	ld.global.nc.f64 	%fd1730, [%rd493+48];
	fma.rn.f64 	%fd525, %fd1729, %fd524, %fd1730;
	fma.rn.f64 	%fd2190, %fd525, %fd2188, %fd2188;
	@%p290 bra 	$L__BB0_343;

	fma.rn.f64 	%fd2190, %fd525, %fd524, %fd947;

$L__BB0_343:
	and.b32  	%r736, %r302, 2;
	setp.eq.s32 	%p291, %r736, 0;
	@%p291 bra 	$L__BB0_345;

	mov.f64 	%fd1732, 0d0000000000000000;
	mov.f64 	%fd1733, 0dBFF0000000000000;
	fma.rn.f64 	%fd2190, %fd2190, %fd1733, %fd1732;

$L__BB0_345:
	sub.f64 	%fd2025, %fd44, %fd41;
	sub.f64 	%fd2024, %fd45, %fd42;
	sub.f64 	%fd2023, %fd46, %fd43;
	mov.u64 	%rd589, 0;
	mul.f64 	%fd2008, %fd52, %fd52;
	mul.f64 	%fd2007, %fd52, %fd2008;
	shl.b64 	%rd499, %rd81, 3;
	add.s64 	%rd500, %rd17, %rd499;
	mul.f64 	%fd1735, %fd517, %fd2190;
	st.local.f64 	[%rd500], %fd1735;
	ld.local.f64 	%fd1736, [%rd17];
	ld.local.f64 	%fd1737, [%rd1];
	sub.f64 	%fd1738, %fd1737, %fd1736;
	ld.local.f64 	%fd1739, [%rd17+8];
	ld.local.f64 	%fd1740, [%rd1+8];
	sub.f64 	%fd1741, %fd1740, %fd1739;
	ld.local.f64 	%fd1742, [%rd17+16];
	ld.local.f64 	%fd1743, [%rd1+16];
	sub.f64 	%fd1744, %fd1743, %fd1742;
	mul.f64 	%fd1745, %fd2023, %fd1744;
	fma.rn.f64 	%fd1746, %fd2024, %fd1741, %fd1745;
	fma.rn.f64 	%fd1747, %fd2025, %fd1738, %fd1746;
	div.rn.f64 	%fd1748, %fd1747, 0d402921FB54442D18;
	div.rn.f64 	%fd1749, %fd1748, %fd2007;
	mul.f64 	%fd1750, %fd1571, %fd1749;
	mul.f64 	%fd1751, %fd142, %fd446;
	fma.rn.f64 	%fd1752, %fd141, %fd445, %fd1751;
	fma.rn.f64 	%fd1753, %fd140, %fd444, %fd1752;
	mul.f64 	%fd531, %fd1750, %fd1753;
	// begin inline asm
	ld.global.nc.f64 %fd1734, [%rd62];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r737, [%rd264];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r738, [%rd265];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r739, [%rd266];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r740, [%rd267];
	// end inline asm
	st.local.u64 	[%rd50], %rd589;
	st.local.u64 	[%rd50+8], %rd589;
	st.local.u64 	[%rd50+16], %rd589;
	st.local.u64 	[%rd50+24], %rd589;
	st.local.u64 	[%rd50+32], %rd589;
	st.local.u64 	[%rd50+40], %rd589;
	st.local.u64 	[%rd50+48], %rd589;
	st.local.u64 	[%rd50+56], %rd589;
	st.local.u64 	[%rd50+64], %rd589;
	cvt.rn.f64.s32 	%fd533, %r737;
	mul.f64 	%fd2215, %fd44, %fd533;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r741, %temp}, %fd2215;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r924}, %fd2215;
	}
	and.b32  	%r742, %r924, 2147483647;
	setp.eq.s32 	%p292, %r742, 2146435072;
	setp.eq.s32 	%p293, %r741, 0;
	and.pred  	%p22, %p293, %p292;
	not.pred 	%p294, %p22;
	mov.u32 	%r912, %r924;
	mov.f64 	%fd2191, %fd2215;
	@%p294 bra 	$L__BB0_347;

	mov.f64 	%fd1754, 0d0000000000000000;
	mul.rn.f64 	%fd2191, %fd2215, %fd1754;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r912}, %fd2191;
	}

$L__BB0_347:
	mul.f64 	%fd1755, %fd2191, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r913, %fd1755;
	st.local.u32 	[%rd1], %r913;
	cvt.rn.f64.s32 	%fd1756, %r913;
	neg.f64 	%fd1757, %fd1756;
	fma.rn.f64 	%fd1759, %fd1757, %fd748, %fd2191;
	fma.rn.f64 	%fd1761, %fd1757, %fd750, %fd1759;
	fma.rn.f64 	%fd2192, %fd1757, %fd752, %fd1761;
	and.b32  	%r743, %r912, 2145386496;
	setp.lt.u32 	%p295, %r743, 1105199104;
	@%p295 bra 	$L__BB0_349;

	{ // callseq 39, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2191;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd111;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2192, [retval0+0];
	} // callseq 39
	ld.local.u32 	%r913, [%rd1];

$L__BB0_349:
	and.b32  	%r744, %r913, 1;
	shl.b32 	%r745, %r913, 3;
	and.b32  	%r746, %r745, 8;
	setp.eq.s32 	%p296, %r744, 0;
	selp.f64 	%fd1763, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p296;
	mul.wide.s32 	%rd503, %r746, 8;
	add.s64 	%rd505, %rd279, %rd503;
	ld.global.nc.f64 	%fd1764, [%rd505+8];
	mul.rn.f64 	%fd540, %fd2192, %fd2192;
	fma.rn.f64 	%fd1765, %fd1763, %fd540, %fd1764;
	ld.global.nc.f64 	%fd1766, [%rd505+16];
	fma.rn.f64 	%fd1767, %fd1765, %fd540, %fd1766;
	ld.global.nc.f64 	%fd1768, [%rd505+24];
	fma.rn.f64 	%fd1769, %fd1767, %fd540, %fd1768;
	ld.global.nc.f64 	%fd1770, [%rd505+32];
	fma.rn.f64 	%fd1771, %fd1769, %fd540, %fd1770;
	ld.global.nc.f64 	%fd1772, [%rd505+40];
	fma.rn.f64 	%fd1773, %fd1771, %fd540, %fd1772;
	ld.global.nc.f64 	%fd1774, [%rd505+48];
	fma.rn.f64 	%fd541, %fd1773, %fd540, %fd1774;
	fma.rn.f64 	%fd2194, %fd541, %fd2192, %fd2192;
	@%p296 bra 	$L__BB0_351;

	fma.rn.f64 	%fd2194, %fd541, %fd540, %fd947;

$L__BB0_351:
	and.b32  	%r747, %r913, 2;
	setp.eq.s32 	%p297, %r747, 0;
	@%p297 bra 	$L__BB0_353;

	mov.f64 	%fd1776, 0d0000000000000000;
	mov.f64 	%fd1777, 0dBFF0000000000000;
	fma.rn.f64 	%fd2194, %fd2194, %fd1777, %fd1776;

$L__BB0_353:
	cvt.rn.f64.s32 	%fd2052, %r737;
	mul.f64 	%fd547, %fd2194, %fd2052;
	cvt.rn.f64.s32 	%fd548, %r738;
	mul.f64 	%fd2219, %fd45, %fd548;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r748, %temp}, %fd2219;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r926}, %fd2219;
	}
	and.b32  	%r749, %r926, 2147483647;
	setp.eq.s32 	%p298, %r749, 2146435072;
	setp.eq.s32 	%p299, %r748, 0;
	and.pred  	%p23, %p299, %p298;
	not.pred 	%p300, %p23;
	mov.u32 	%r914, %r926;
	mov.f64 	%fd2195, %fd2219;
	@%p300 bra 	$L__BB0_355;

	mov.f64 	%fd1778, 0d0000000000000000;
	mul.rn.f64 	%fd2195, %fd2219, %fd1778;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r914}, %fd2195;
	}

$L__BB0_355:
	mul.f64 	%fd1779, %fd2195, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r915, %fd1779;
	st.local.u32 	[%rd1], %r915;
	cvt.rn.f64.s32 	%fd1780, %r915;
	neg.f64 	%fd1781, %fd1780;
	fma.rn.f64 	%fd1783, %fd1781, %fd748, %fd2195;
	fma.rn.f64 	%fd1785, %fd1781, %fd750, %fd1783;
	fma.rn.f64 	%fd2196, %fd1781, %fd752, %fd1785;
	and.b32  	%r750, %r914, 2145386496;
	setp.lt.u32 	%p301, %r750, 1105199104;
	@%p301 bra 	$L__BB0_357;

	{ // callseq 40, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2195;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd111;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2196, [retval0+0];
	} // callseq 40
	ld.local.u32 	%r915, [%rd1];

$L__BB0_357:
	add.s32 	%r318, %r915, 1;
	and.b32  	%r751, %r318, 1;
	shl.b32 	%r752, %r318, 3;
	and.b32  	%r753, %r752, 8;
	setp.eq.s32 	%p302, %r751, 0;
	selp.f64 	%fd1787, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p302;
	mul.wide.s32 	%rd507, %r753, 8;
	add.s64 	%rd509, %rd279, %rd507;
	ld.global.nc.f64 	%fd1788, [%rd509+8];
	mul.rn.f64 	%fd555, %fd2196, %fd2196;
	fma.rn.f64 	%fd1789, %fd1787, %fd555, %fd1788;
	ld.global.nc.f64 	%fd1790, [%rd509+16];
	fma.rn.f64 	%fd1791, %fd1789, %fd555, %fd1790;
	ld.global.nc.f64 	%fd1792, [%rd509+24];
	fma.rn.f64 	%fd1793, %fd1791, %fd555, %fd1792;
	ld.global.nc.f64 	%fd1794, [%rd509+32];
	fma.rn.f64 	%fd1795, %fd1793, %fd555, %fd1794;
	ld.global.nc.f64 	%fd1796, [%rd509+40];
	fma.rn.f64 	%fd1797, %fd1795, %fd555, %fd1796;
	ld.global.nc.f64 	%fd1798, [%rd509+48];
	fma.rn.f64 	%fd556, %fd1797, %fd555, %fd1798;
	fma.rn.f64 	%fd2198, %fd556, %fd2196, %fd2196;
	@%p302 bra 	$L__BB0_359;

	fma.rn.f64 	%fd2198, %fd556, %fd555, %fd947;

$L__BB0_359:
	and.b32  	%r754, %r318, 2;
	setp.eq.s32 	%p303, %r754, 0;
	@%p303 bra 	$L__BB0_361;

	mov.f64 	%fd1800, 0d0000000000000000;
	mov.f64 	%fd1801, 0dBFF0000000000000;
	fma.rn.f64 	%fd2198, %fd2198, %fd1801, %fd1800;

$L__BB0_361:
	mul.f64 	%fd562, %fd547, %fd2198;
	cvt.rn.f64.s32 	%fd563, %r739;
	mul.f64 	%fd2223, %fd46, %fd563;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r755, %temp}, %fd2223;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r928}, %fd2223;
	}
	and.b32  	%r756, %r928, 2147483647;
	setp.eq.s32 	%p304, %r756, 2146435072;
	setp.eq.s32 	%p305, %r755, 0;
	and.pred  	%p24, %p305, %p304;
	not.pred 	%p306, %p24;
	mov.u32 	%r916, %r928;
	mov.f64 	%fd2199, %fd2223;
	@%p306 bra 	$L__BB0_363;

	mov.f64 	%fd1802, 0d0000000000000000;
	mul.rn.f64 	%fd2199, %fd2223, %fd1802;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r916}, %fd2199;
	}

$L__BB0_363:
	mul.f64 	%fd1803, %fd2199, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r917, %fd1803;
	st.local.u32 	[%rd1], %r917;
	cvt.rn.f64.s32 	%fd1804, %r917;
	neg.f64 	%fd1805, %fd1804;
	fma.rn.f64 	%fd1807, %fd1805, %fd748, %fd2199;
	fma.rn.f64 	%fd1809, %fd1805, %fd750, %fd1807;
	fma.rn.f64 	%fd2200, %fd1805, %fd752, %fd1809;
	and.b32  	%r757, %r916, 2145386496;
	setp.lt.u32 	%p307, %r757, 1105199104;
	@%p307 bra 	$L__BB0_365;

	{ // callseq 41, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2199;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd111;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2200, [retval0+0];
	} // callseq 41
	ld.local.u32 	%r917, [%rd1];

$L__BB0_365:
	add.s32 	%r325, %r917, 1;
	and.b32  	%r758, %r325, 1;
	shl.b32 	%r759, %r325, 3;
	and.b32  	%r760, %r759, 8;
	setp.eq.s32 	%p308, %r758, 0;
	selp.f64 	%fd1811, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p308;
	mul.wide.s32 	%rd511, %r760, 8;
	add.s64 	%rd513, %rd279, %rd511;
	ld.global.nc.f64 	%fd1812, [%rd513+8];
	mul.rn.f64 	%fd570, %fd2200, %fd2200;
	fma.rn.f64 	%fd1813, %fd1811, %fd570, %fd1812;
	ld.global.nc.f64 	%fd1814, [%rd513+16];
	fma.rn.f64 	%fd1815, %fd1813, %fd570, %fd1814;
	ld.global.nc.f64 	%fd1816, [%rd513+24];
	fma.rn.f64 	%fd1817, %fd1815, %fd570, %fd1816;
	ld.global.nc.f64 	%fd1818, [%rd513+32];
	fma.rn.f64 	%fd1819, %fd1817, %fd570, %fd1818;
	ld.global.nc.f64 	%fd1820, [%rd513+40];
	fma.rn.f64 	%fd1821, %fd1819, %fd570, %fd1820;
	ld.global.nc.f64 	%fd1822, [%rd513+48];
	fma.rn.f64 	%fd571, %fd1821, %fd570, %fd1822;
	fma.rn.f64 	%fd2202, %fd571, %fd2200, %fd2200;
	@%p308 bra 	$L__BB0_367;

	fma.rn.f64 	%fd2202, %fd571, %fd570, %fd947;

$L__BB0_367:
	and.b32  	%r761, %r325, 2;
	setp.eq.s32 	%p309, %r761, 0;
	@%p309 bra 	$L__BB0_369;

	mov.f64 	%fd1824, 0d0000000000000000;
	mov.f64 	%fd1825, 0dBFF0000000000000;
	fma.rn.f64 	%fd2202, %fd2202, %fd1825, %fd1824;

$L__BB0_369:
	mul.f64 	%fd577, %fd562, %fd2202;
	mov.u32 	%r918, %r924;
	mov.f64 	%fd2203, %fd2215;
	@%p294 bra 	$L__BB0_371;

	mov.f64 	%fd1826, 0d0000000000000000;
	mul.rn.f64 	%fd2203, %fd2215, %fd1826;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r918}, %fd2203;
	}

$L__BB0_371:
	mul.f64 	%fd1827, %fd2203, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r919, %fd1827;
	st.local.u32 	[%rd1], %r919;
	cvt.rn.f64.s32 	%fd1828, %r919;
	neg.f64 	%fd1829, %fd1828;
	fma.rn.f64 	%fd1831, %fd1829, %fd748, %fd2203;
	fma.rn.f64 	%fd1833, %fd1829, %fd750, %fd1831;
	fma.rn.f64 	%fd2204, %fd1829, %fd752, %fd1833;
	and.b32  	%r762, %r918, 2145386496;
	setp.lt.u32 	%p311, %r762, 1105199104;
	@%p311 bra 	$L__BB0_373;

	{ // callseq 42, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2203;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd111;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2204, [retval0+0];
	} // callseq 42
	ld.local.u32 	%r919, [%rd1];

$L__BB0_373:
	add.s32 	%r331, %r919, 1;
	and.b32  	%r763, %r331, 1;
	shl.b32 	%r764, %r331, 3;
	and.b32  	%r765, %r764, 8;
	setp.eq.s32 	%p312, %r763, 0;
	selp.f64 	%fd1835, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p312;
	mul.wide.s32 	%rd515, %r765, 8;
	add.s64 	%rd517, %rd279, %rd515;
	ld.global.nc.f64 	%fd1836, [%rd517+8];
	mul.rn.f64 	%fd583, %fd2204, %fd2204;
	fma.rn.f64 	%fd1837, %fd1835, %fd583, %fd1836;
	ld.global.nc.f64 	%fd1838, [%rd517+16];
	fma.rn.f64 	%fd1839, %fd1837, %fd583, %fd1838;
	ld.global.nc.f64 	%fd1840, [%rd517+24];
	fma.rn.f64 	%fd1841, %fd1839, %fd583, %fd1840;
	ld.global.nc.f64 	%fd1842, [%rd517+32];
	fma.rn.f64 	%fd1843, %fd1841, %fd583, %fd1842;
	ld.global.nc.f64 	%fd1844, [%rd517+40];
	fma.rn.f64 	%fd1845, %fd1843, %fd583, %fd1844;
	ld.global.nc.f64 	%fd1846, [%rd517+48];
	fma.rn.f64 	%fd584, %fd1845, %fd583, %fd1846;
	fma.rn.f64 	%fd2206, %fd584, %fd2204, %fd2204;
	@%p312 bra 	$L__BB0_375;

	fma.rn.f64 	%fd2206, %fd584, %fd583, %fd947;

$L__BB0_375:
	and.b32  	%r766, %r331, 2;
	setp.eq.s32 	%p313, %r766, 0;
	@%p313 bra 	$L__BB0_377;

	mov.f64 	%fd1848, 0d0000000000000000;
	mov.f64 	%fd1849, 0dBFF0000000000000;
	fma.rn.f64 	%fd2206, %fd2206, %fd1849, %fd1848;

$L__BB0_377:
	cvt.rn.f64.s32 	%fd2047, %r738;
	mul.f64 	%fd590, %fd2206, %fd2047;
	mov.u32 	%r920, %r926;
	mov.f64 	%fd2207, %fd2219;
	@%p300 bra 	$L__BB0_379;

	mov.f64 	%fd1850, 0d0000000000000000;
	mul.rn.f64 	%fd2207, %fd2219, %fd1850;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r920}, %fd2207;
	}

$L__BB0_379:
	mul.f64 	%fd1851, %fd2207, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r921, %fd1851;
	st.local.u32 	[%rd1], %r921;
	cvt.rn.f64.s32 	%fd1852, %r921;
	neg.f64 	%fd1853, %fd1852;
	fma.rn.f64 	%fd1855, %fd1853, %fd748, %fd2207;
	fma.rn.f64 	%fd1857, %fd1853, %fd750, %fd1855;
	fma.rn.f64 	%fd2208, %fd1853, %fd752, %fd1857;
	and.b32  	%r767, %r920, 2145386496;
	setp.lt.u32 	%p315, %r767, 1105199104;
	@%p315 bra 	$L__BB0_381;

	{ // callseq 43, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2207;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd111;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2208, [retval0+0];
	} // callseq 43
	ld.local.u32 	%r921, [%rd1];

$L__BB0_381:
	and.b32  	%r768, %r921, 1;
	shl.b32 	%r769, %r921, 3;
	and.b32  	%r770, %r769, 8;
	setp.eq.s32 	%p316, %r768, 0;
	selp.f64 	%fd1859, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p316;
	mul.wide.s32 	%rd519, %r770, 8;
	add.s64 	%rd521, %rd279, %rd519;
	ld.global.nc.f64 	%fd1860, [%rd521+8];
	mul.rn.f64 	%fd596, %fd2208, %fd2208;
	fma.rn.f64 	%fd1861, %fd1859, %fd596, %fd1860;
	ld.global.nc.f64 	%fd1862, [%rd521+16];
	fma.rn.f64 	%fd1863, %fd1861, %fd596, %fd1862;
	ld.global.nc.f64 	%fd1864, [%rd521+24];
	fma.rn.f64 	%fd1865, %fd1863, %fd596, %fd1864;
	ld.global.nc.f64 	%fd1866, [%rd521+32];
	fma.rn.f64 	%fd1867, %fd1865, %fd596, %fd1866;
	ld.global.nc.f64 	%fd1868, [%rd521+40];
	fma.rn.f64 	%fd1869, %fd1867, %fd596, %fd1868;
	ld.global.nc.f64 	%fd1870, [%rd521+48];
	fma.rn.f64 	%fd597, %fd1869, %fd596, %fd1870;
	fma.rn.f64 	%fd2210, %fd597, %fd2208, %fd2208;
	@%p316 bra 	$L__BB0_383;

	fma.rn.f64 	%fd2210, %fd597, %fd596, %fd947;

$L__BB0_383:
	and.b32  	%r771, %r921, 2;
	setp.eq.s32 	%p317, %r771, 0;
	@%p317 bra 	$L__BB0_385;

	mov.f64 	%fd1872, 0d0000000000000000;
	mov.f64 	%fd1873, 0dBFF0000000000000;
	fma.rn.f64 	%fd2210, %fd2210, %fd1873, %fd1872;

$L__BB0_385:
	mul.f64 	%fd603, %fd590, %fd2210;
	mov.u32 	%r922, %r928;
	mov.f64 	%fd2211, %fd2223;
	@%p306 bra 	$L__BB0_387;

	mov.f64 	%fd1874, 0d0000000000000000;
	mul.rn.f64 	%fd2211, %fd2223, %fd1874;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r922}, %fd2211;
	}

$L__BB0_387:
	mul.f64 	%fd1875, %fd2211, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r923, %fd1875;
	st.local.u32 	[%rd1], %r923;
	cvt.rn.f64.s32 	%fd1876, %r923;
	neg.f64 	%fd1877, %fd1876;
	fma.rn.f64 	%fd1879, %fd1877, %fd748, %fd2211;
	fma.rn.f64 	%fd1881, %fd1877, %fd750, %fd1879;
	fma.rn.f64 	%fd2212, %fd1877, %fd752, %fd1881;
	and.b32  	%r772, %r922, 2145386496;
	setp.lt.u32 	%p319, %r772, 1105199104;
	@%p319 bra 	$L__BB0_389;

	{ // callseq 44, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2211;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd111;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2212, [retval0+0];
	} // callseq 44
	ld.local.u32 	%r923, [%rd1];

$L__BB0_389:
	add.s32 	%r342, %r923, 1;
	and.b32  	%r773, %r342, 1;
	shl.b32 	%r774, %r342, 3;
	and.b32  	%r775, %r774, 8;
	setp.eq.s32 	%p320, %r773, 0;
	selp.f64 	%fd1883, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p320;
	mul.wide.s32 	%rd523, %r775, 8;
	add.s64 	%rd525, %rd279, %rd523;
	ld.global.nc.f64 	%fd1884, [%rd525+8];
	mul.rn.f64 	%fd609, %fd2212, %fd2212;
	fma.rn.f64 	%fd1885, %fd1883, %fd609, %fd1884;
	ld.global.nc.f64 	%fd1886, [%rd525+16];
	fma.rn.f64 	%fd1887, %fd1885, %fd609, %fd1886;
	ld.global.nc.f64 	%fd1888, [%rd525+24];
	fma.rn.f64 	%fd1889, %fd1887, %fd609, %fd1888;
	ld.global.nc.f64 	%fd1890, [%rd525+32];
	fma.rn.f64 	%fd1891, %fd1889, %fd609, %fd1890;
	ld.global.nc.f64 	%fd1892, [%rd525+40];
	fma.rn.f64 	%fd1893, %fd1891, %fd609, %fd1892;
	ld.global.nc.f64 	%fd1894, [%rd525+48];
	fma.rn.f64 	%fd610, %fd1893, %fd609, %fd1894;
	fma.rn.f64 	%fd2214, %fd610, %fd2212, %fd2212;
	@%p320 bra 	$L__BB0_391;

	fma.rn.f64 	%fd2214, %fd610, %fd609, %fd947;

$L__BB0_391:
	and.b32  	%r776, %r342, 2;
	setp.eq.s32 	%p321, %r776, 0;
	@%p321 bra 	$L__BB0_393;

	mov.f64 	%fd1896, 0d0000000000000000;
	mov.f64 	%fd1897, 0dBFF0000000000000;
	fma.rn.f64 	%fd2214, %fd2214, %fd1897, %fd1896;

$L__BB0_393:
	mul.f64 	%fd616, %fd603, %fd2214;
	@%p294 bra 	$L__BB0_395;

	mov.f64 	%fd1898, 0d0000000000000000;
	mul.rn.f64 	%fd2215, %fd2215, %fd1898;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r924}, %fd2215;
	}

$L__BB0_395:
	mul.f64 	%fd1899, %fd2215, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r925, %fd1899;
	st.local.u32 	[%rd1], %r925;
	cvt.rn.f64.s32 	%fd1900, %r925;
	neg.f64 	%fd1901, %fd1900;
	fma.rn.f64 	%fd1903, %fd1901, %fd748, %fd2215;
	fma.rn.f64 	%fd1905, %fd1901, %fd750, %fd1903;
	fma.rn.f64 	%fd2216, %fd1901, %fd752, %fd1905;
	and.b32  	%r777, %r924, 2145386496;
	setp.lt.u32 	%p323, %r777, 1105199104;
	@%p323 bra 	$L__BB0_397;

	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2215;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd111;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2216, [retval0+0];
	} // callseq 45
	ld.local.u32 	%r925, [%rd1];

$L__BB0_397:
	add.s32 	%r348, %r925, 1;
	and.b32  	%r778, %r348, 1;
	shl.b32 	%r779, %r348, 3;
	and.b32  	%r780, %r779, 8;
	setp.eq.s32 	%p324, %r778, 0;
	selp.f64 	%fd1907, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p324;
	mul.wide.s32 	%rd527, %r780, 8;
	add.s64 	%rd529, %rd279, %rd527;
	ld.global.nc.f64 	%fd1908, [%rd529+8];
	mul.rn.f64 	%fd622, %fd2216, %fd2216;
	fma.rn.f64 	%fd1909, %fd1907, %fd622, %fd1908;
	ld.global.nc.f64 	%fd1910, [%rd529+16];
	fma.rn.f64 	%fd1911, %fd1909, %fd622, %fd1910;
	ld.global.nc.f64 	%fd1912, [%rd529+24];
	fma.rn.f64 	%fd1913, %fd1911, %fd622, %fd1912;
	ld.global.nc.f64 	%fd1914, [%rd529+32];
	fma.rn.f64 	%fd1915, %fd1913, %fd622, %fd1914;
	ld.global.nc.f64 	%fd1916, [%rd529+40];
	fma.rn.f64 	%fd1917, %fd1915, %fd622, %fd1916;
	ld.global.nc.f64 	%fd1918, [%rd529+48];
	fma.rn.f64 	%fd623, %fd1917, %fd622, %fd1918;
	fma.rn.f64 	%fd2218, %fd623, %fd2216, %fd2216;
	@%p324 bra 	$L__BB0_399;

	fma.rn.f64 	%fd2218, %fd623, %fd622, %fd947;

$L__BB0_399:
	and.b32  	%r781, %r348, 2;
	setp.eq.s32 	%p325, %r781, 0;
	@%p325 bra 	$L__BB0_401;

	mov.f64 	%fd1920, 0d0000000000000000;
	mov.f64 	%fd1921, 0dBFF0000000000000;
	fma.rn.f64 	%fd2218, %fd2218, %fd1921, %fd1920;

$L__BB0_401:
	cvt.rn.f64.s32 	%fd2051, %r739;
	mul.f64 	%fd629, %fd2218, %fd2051;
	@%p300 bra 	$L__BB0_403;

	mov.f64 	%fd1922, 0d0000000000000000;
	mul.rn.f64 	%fd2219, %fd2219, %fd1922;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r926}, %fd2219;
	}

$L__BB0_403:
	mul.f64 	%fd1923, %fd2219, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r927, %fd1923;
	st.local.u32 	[%rd1], %r927;
	cvt.rn.f64.s32 	%fd1924, %r927;
	neg.f64 	%fd1925, %fd1924;
	fma.rn.f64 	%fd1927, %fd1925, %fd748, %fd2219;
	fma.rn.f64 	%fd1929, %fd1925, %fd750, %fd1927;
	fma.rn.f64 	%fd2220, %fd1925, %fd752, %fd1929;
	and.b32  	%r782, %r926, 2145386496;
	setp.lt.u32 	%p327, %r782, 1105199104;
	@%p327 bra 	$L__BB0_405;

	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2219;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd111;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2220, [retval0+0];
	} // callseq 46
	ld.local.u32 	%r927, [%rd1];

$L__BB0_405:
	add.s32 	%r354, %r927, 1;
	and.b32  	%r783, %r354, 1;
	shl.b32 	%r784, %r354, 3;
	and.b32  	%r785, %r784, 8;
	setp.eq.s32 	%p328, %r783, 0;
	selp.f64 	%fd1931, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p328;
	mul.wide.s32 	%rd531, %r785, 8;
	add.s64 	%rd533, %rd279, %rd531;
	ld.global.nc.f64 	%fd1932, [%rd533+8];
	mul.rn.f64 	%fd635, %fd2220, %fd2220;
	fma.rn.f64 	%fd1933, %fd1931, %fd635, %fd1932;
	ld.global.nc.f64 	%fd1934, [%rd533+16];
	fma.rn.f64 	%fd1935, %fd1933, %fd635, %fd1934;
	ld.global.nc.f64 	%fd1936, [%rd533+24];
	fma.rn.f64 	%fd1937, %fd1935, %fd635, %fd1936;
	ld.global.nc.f64 	%fd1938, [%rd533+32];
	fma.rn.f64 	%fd1939, %fd1937, %fd635, %fd1938;
	ld.global.nc.f64 	%fd1940, [%rd533+40];
	fma.rn.f64 	%fd1941, %fd1939, %fd635, %fd1940;
	ld.global.nc.f64 	%fd1942, [%rd533+48];
	fma.rn.f64 	%fd636, %fd1941, %fd635, %fd1942;
	fma.rn.f64 	%fd2222, %fd636, %fd2220, %fd2220;
	@%p328 bra 	$L__BB0_407;

	fma.rn.f64 	%fd2222, %fd636, %fd635, %fd947;

$L__BB0_407:
	and.b32  	%r786, %r354, 2;
	setp.eq.s32 	%p329, %r786, 0;
	@%p329 bra 	$L__BB0_409;

	mov.f64 	%fd1944, 0d0000000000000000;
	mov.f64 	%fd1945, 0dBFF0000000000000;
	fma.rn.f64 	%fd2222, %fd2222, %fd1945, %fd1944;

$L__BB0_409:
	mul.f64 	%fd642, %fd629, %fd2222;
	@%p306 bra 	$L__BB0_411;

	mov.f64 	%fd1946, 0d0000000000000000;
	mul.rn.f64 	%fd2223, %fd2223, %fd1946;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r928}, %fd2223;
	}

$L__BB0_411:
	mul.f64 	%fd1947, %fd2223, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r929, %fd1947;
	st.local.u32 	[%rd1], %r929;
	cvt.rn.f64.s32 	%fd1948, %r929;
	neg.f64 	%fd1949, %fd1948;
	fma.rn.f64 	%fd1951, %fd1949, %fd748, %fd2223;
	fma.rn.f64 	%fd1953, %fd1949, %fd750, %fd1951;
	fma.rn.f64 	%fd2224, %fd1949, %fd752, %fd1953;
	and.b32  	%r787, %r928, 2145386496;
	setp.lt.u32 	%p331, %r787, 1105199104;
	@%p331 bra 	$L__BB0_413;

	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2223;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd111;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2224, [retval0+0];
	} // callseq 47
	ld.local.u32 	%r929, [%rd1];

$L__BB0_413:
	and.b32  	%r788, %r929, 1;
	shl.b32 	%r789, %r929, 3;
	and.b32  	%r790, %r789, 8;
	setp.eq.s32 	%p332, %r788, 0;
	selp.f64 	%fd1955, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p332;
	mul.wide.s32 	%rd535, %r790, 8;
	add.s64 	%rd537, %rd279, %rd535;
	ld.global.nc.f64 	%fd1956, [%rd537+8];
	mul.rn.f64 	%fd648, %fd2224, %fd2224;
	fma.rn.f64 	%fd1957, %fd1955, %fd648, %fd1956;
	ld.global.nc.f64 	%fd1958, [%rd537+16];
	fma.rn.f64 	%fd1959, %fd1957, %fd648, %fd1958;
	ld.global.nc.f64 	%fd1960, [%rd537+24];
	fma.rn.f64 	%fd1961, %fd1959, %fd648, %fd1960;
	ld.global.nc.f64 	%fd1962, [%rd537+32];
	fma.rn.f64 	%fd1963, %fd1961, %fd648, %fd1962;
	ld.global.nc.f64 	%fd1964, [%rd537+40];
	fma.rn.f64 	%fd1965, %fd1963, %fd648, %fd1964;
	ld.global.nc.f64 	%fd1966, [%rd537+48];
	fma.rn.f64 	%fd649, %fd1965, %fd648, %fd1966;
	fma.rn.f64 	%fd2226, %fd649, %fd2224, %fd2224;
	@%p332 bra 	$L__BB0_415;

	fma.rn.f64 	%fd2226, %fd649, %fd648, %fd947;

$L__BB0_415:
	and.b32  	%r791, %r929, 2;
	setp.eq.s32 	%p333, %r791, 0;
	@%p333 bra 	$L__BB0_417;

	mov.f64 	%fd1968, 0d0000000000000000;
	mov.f64 	%fd1969, 0dBFF0000000000000;
	fma.rn.f64 	%fd2226, %fd2226, %fd1969, %fd1968;

$L__BB0_417:
	mul.wide.s32 	%rd538, %r740, 8;
	add.s64 	%rd539, %rd50, %rd538;
	neg.f64 	%fd1970, %fd577;
	st.local.f64 	[%rd539], %fd1970;
	neg.f64 	%fd1971, %fd616;
	st.local.f64 	[%rd539+24], %fd1971;
	mul.f64 	%fd1972, %fd642, %fd2226;
	neg.f64 	%fd1973, %fd1972;
	st.local.f64 	[%rd539+48], %fd1973;
	ld.local.f64 	%fd1974, [%rd50];
	ld.local.f64 	%fd1975, [%rd50+24];
	ld.local.f64 	%fd1976, [%rd50+48];
	mul.f64 	%fd1977, %fd1976, %fd142;
	fma.rn.f64 	%fd1978, %fd1975, %fd141, %fd1977;
	fma.rn.f64 	%fd1979, %fd1974, %fd140, %fd1978;
	ld.local.f64 	%fd1980, [%rd50+8];
	ld.local.f64 	%fd1981, [%rd50+32];
	ld.local.f64 	%fd1982, [%rd50+56];
	mul.f64 	%fd1983, %fd1982, %fd142;
	fma.rn.f64 	%fd1984, %fd1981, %fd141, %fd1983;
	fma.rn.f64 	%fd1985, %fd1980, %fd140, %fd1984;
	ld.local.f64 	%fd1986, [%rd50+16];
	ld.local.f64 	%fd1987, [%rd50+40];
	ld.local.f64 	%fd1988, [%rd50+64];
	mul.f64 	%fd1989, %fd1988, %fd142;
	fma.rn.f64 	%fd1990, %fd1987, %fd141, %fd1989;
	fma.rn.f64 	%fd1991, %fd1986, %fd140, %fd1990;
	mul.f64 	%fd1992, %fd1991, %fd446;
	fma.rn.f64 	%fd1993, %fd1985, %fd445, %fd1992;
	fma.rn.f64 	%fd1994, %fd1979, %fd444, %fd1993;
	mul.f64 	%fd1995, %fd1734, %fd139;
	mul.f64 	%fd1996, %fd1995, %fd1994;
	mul.wide.s32 	%rd540, %r899, 4;
	add.s64 	%rd541, %rd47, %rd540;
	ld.local.u32 	%r792, [%rd541];
	mul.wide.s32 	%rd542, %r792, 8;
	add.s64 	%rd543, %rd78, %rd542;
	ld.global.f64 	%fd1997, [%rd543];
	mul.f64 	%fd1998, %fd1997, %fd656;
	fma.rn.f64 	%fd1999, %fd1996, 0d4000000000000000, %fd531;
	mul.f64 	%fd2000, %fd1998, %fd1999;
	ld.global.f64 	%fd2001, [%rd79];
	ld.shared.f64 	%fd2002, [%r107];
	fma.rn.f64 	%fd2003, %fd2001, %fd2000, %fd2002;
	st.shared.f64 	[%r107], %fd2003;
	add.s32 	%r899, %r899, 1;
	setp.ne.s32 	%p334, %r899, 3;
	@%p334 bra 	$L__BB0_297;

	add.s32 	%r856, %r856, 1;
	setp.lt.u32 	%p335, %r856, 3;
	@%p335 bra 	$L__BB0_102;

	add.s32 	%r843, %r843, 1;
	setp.lt.s32 	%p336, %r843, %r374;
	@%p336 bra 	$L__BB0_53;

$L__BB0_420:
	add.s32 	%r842, %r842, 1;
	setp.lt.s32 	%p337, %r842, %r841;
	@%p337 bra 	$L__BB0_51;

$L__BB0_421:
	add.s32 	%r822, %r822, 1;
	setp.lt.s32 	%p338, %r822, %r14;
	@%p338 bra 	$L__BB0_11;

$L__BB0_422:
	@%p25 bra 	$L__BB0_427;

	ld.param.u64 	%rd554, [_Z22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_i_param_27];
	mul.lo.s32 	%r365, %r1, %r374;
	cvta.to.global.u64 	%rd84, %rd554;
	mov.u32 	%r930, 0;
	mov.u32 	%r797, _ZZ22computeShapeDerivativeiiiiiiPKiS0_S0_PKdS2_iS2_S2_iS2_S2_iS2_S2_iPdS3_S3_S3_S3_S3_S3_S2_S2_S2_dS0_S2_S2_S2_S0_S0_iiiiiiS0_iE21localShapeDerivatives;

$L__BB0_424:
	mul.wide.s32 	%rd544, %r930, 8;
	add.s64 	%rd85, %rd84, %rd544;
	add.s32 	%r795, %r930, %r365;
	shl.b32 	%r796, %r795, 3;
	add.s32 	%r798, %r797, %r796;
	ld.shared.f64 	%fd655, [%r798];
	ld.global.u64 	%rd596, [%rd85];

$L__BB0_425:
	mov.b64 	%fd2004, %rd596;
	add.f64 	%fd2005, %fd655, %fd2004;
	mov.b64 	%rd545, %fd2005;
	atom.global.cas.b64 	%rd88, [%rd85], %rd596, %rd545;
	setp.ne.s64 	%p340, %rd596, %rd88;
	mov.u64 	%rd596, %rd88;
	@%p340 bra 	$L__BB0_425;

	add.s32 	%r930, %r930, 1;
	setp.lt.s32 	%p341, %r930, %r374;
	@%p341 bra 	$L__BB0_424;

$L__BB0_427:
	ret;

}
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<79>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd18, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	bfe.u32 	%r2, %r1, 20, 11;
	setp.eq.s32 	%p1, %r2, 2047;
	@%p1 bra 	$L__BB1_7;

	add.s32 	%r3, %r2, -1024;
	shr.u32 	%r10, %r3, 6;
	mov.u32 	%r11, 16;
	sub.s32 	%r4, %r11, %r10;
	mov.u32 	%r12, 19;
	sub.s32 	%r13, %r12, %r10;
	setp.gt.s32 	%p2, %r4, 14;
	selp.b32 	%r5, 18, %r13, %p2;
	setp.gt.s32 	%p3, %r4, %r5;
	mov.u64 	%rd75, 0;
	mov.u64 	%rd76, %rd1;
	@%p3 bra 	$L__BB1_4;

	add.s32 	%r6, %r4, -1;
	mov.b64 	%rd22, %fd4;
	shl.b64 	%rd23, %rd22, 11;
	or.b64  	%rd4, %rd23, -9223372036854775808;
	mov.u64 	%rd25, __cudart_i2opi_d;
	mov.u64 	%rd76, %rd1;
	mov.u32 	%r28, %r6;

$L__BB1_3:
	.pragma "nounroll";
	mul.wide.s32 	%rd24, %r28, 8;
	add.s64 	%rd26, %rd25, %rd24;
	ld.global.nc.u64 	%rd27, [%rd26];
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi, %clo, %chi;
	mov.b64 	{%alo,%ahi}, %rd27;
	mov.b64 	{%blo,%bhi}, %rd4;
	mov.b64 	{%clo,%chi}, %rd75;
	mad.lo.cc.u32 	%r0, %alo, %blo, %clo;
	madc.hi.cc.u32 	%r1, %alo, %blo, %chi;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd28, {%r0,%r1};
	mov.b64 	%rd75, {%r2,%r3};
	}
	st.local.u64 	[%rd76], %rd28;
	add.s32 	%r28, %r28, 1;
	sub.s32 	%r14, %r28, %r6;
	mul.wide.s32 	%rd29, %r14, 8;
	add.s64 	%rd76, %rd1, %rd29;
	setp.lt.s32 	%p4, %r28, %r5;
	@%p4 bra 	$L__BB1_3;

$L__BB1_4:
	st.local.u64 	[%rd76], %rd75;
	ld.local.u64 	%rd78, [%rd1+16];
	ld.local.u64 	%rd77, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32 	%p5, %r9, 0;
	@%p5 bra 	$L__BB1_6;

	mov.u32 	%r15, 64;
	sub.s32 	%r16, %r15, %r9;
	shl.b64 	%rd30, %rd77, %r9;
	shr.u64 	%rd31, %rd78, %r16;
	or.b64  	%rd77, %rd30, %rd31;
	shl.b64 	%rd32, %rd78, %r9;
	ld.local.u64 	%rd33, [%rd1+8];
	shr.u64 	%rd34, %rd33, %r16;
	or.b64  	%rd78, %rd34, %rd32;

$L__BB1_6:
	and.b32  	%r17, %r1, -2147483648;
	shr.u64 	%rd35, %rd77, 62;
	cvt.u32.u64 	%r18, %rd35;
	shr.u64 	%rd36, %rd78, 62;
	shl.b64 	%rd37, %rd77, 2;
	or.b64  	%rd38, %rd36, %rd37;
	shr.u64 	%rd39, %rd77, 61;
	cvt.u32.u64 	%r19, %rd39;
	and.b32  	%r20, %r19, 1;
	add.s32 	%r21, %r20, %r18;
	neg.s32 	%r22, %r21;
	setp.eq.s32 	%p6, %r17, 0;
	selp.b32 	%r23, %r21, %r22, %p6;
	cvta.to.local.u64 	%rd40, %rd18;
	mov.u64 	%rd41, 0;
	st.local.u32 	[%rd40], %r23;
	setp.eq.s32 	%p7, %r20, 0;
	shl.b64 	%rd42, %rd78, 2;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd41;
	mov.b64 	{%a2,%a3}, %rd41;
	mov.b64 	{%b0,%b1}, %rd42;
	mov.b64 	{%b2,%b3}, %rd38;
	sub.cc.u32 	%r0, %a0, %b0;
	subc.cc.u32 	%r1, %a1, %b1;
	subc.cc.u32 	%r2, %a2, %b2;
	subc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd43, {%r0,%r1};
	mov.b64 	%rd44, {%r2,%r3};
	}
	selp.b64 	%rd45, %rd38, %rd44, %p7;
	selp.b64 	%rd46, %rd42, %rd43, %p7;
	xor.b32  	%r24, %r17, -2147483648;
	selp.b32 	%r25, %r17, %r24, %p7;
	clz.b64 	%r26, %rd45;
	cvt.u64.u32 	%rd47, %r26;
	setp.eq.s64 	%p8, %rd47, 0;
	shl.b64 	%rd48, %rd45, %r26;
	mov.u64 	%rd49, 64;
	sub.s64 	%rd50, %rd49, %rd47;
	cvt.u32.u64 	%r27, %rd50;
	shr.u64 	%rd51, %rd46, %r27;
	or.b64  	%rd52, %rd51, %rd48;
	selp.b64 	%rd53, %rd45, %rd52, %p8;
	mov.u64 	%rd54, -3958705157555305931;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi;
	mov.b64 	{%alo,%ahi}, %rd53;
	mov.b64 	{%blo,%bhi}, %rd54;
	mul.lo.u32 	%r0, %alo, %blo;
	mul.hi.u32 	%r1, %alo, %blo;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd55, {%r0,%r1};
	mov.b64 	%rd56, {%r2,%r3};
	}
	setp.gt.s64 	%p9, %rd56, 0;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd55;
	mov.b64 	{%a2,%a3}, %rd56;
	mov.b64 	{%b0,%b1}, %rd55;
	mov.b64 	{%b2,%b3}, %rd56;
	add.cc.u32 	%r0, %a0, %b0;
	addc.cc.u32 	%r1, %a1, %b1;
	addc.cc.u32 	%r2, %a2, %b2;
	addc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd57, {%r0,%r1};
	mov.b64 	%rd58, {%r2,%r3};
	}
	selp.b64 	%rd59, %rd58, %rd56, %p9;
	selp.u64 	%rd60, 1, 0, %p9;
	add.s64 	%rd61, %rd47, %rd60;
	cvt.u64.u32 	%rd62, %r25;
	shl.b64 	%rd63, %rd62, 32;
	shl.b64 	%rd64, %rd61, 52;
	mov.u64 	%rd65, 4602678819172646912;
	sub.s64 	%rd66, %rd65, %rd64;
	add.s64 	%rd67, %rd59, 1;
	shr.u64 	%rd68, %rd67, 10;
	add.s64 	%rd69, %rd68, 1;
	shr.u64 	%rd70, %rd69, 1;
	add.s64 	%rd71, %rd66, %rd70;
	or.b64  	%rd72, %rd71, %rd63;
	mov.b64 	%fd4, %rd72;

$L__BB1_7:
	st.param.f64 	[func_retval0+0], %fd4;
	ret;

}
.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	ld.param.f64 	%fd13, [__internal_accurate_pow_param_1];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32 	%p1, %r51, 0;
	@%p1 bra 	$L__BB2_2;

	mul.f64 	%fd14, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd14;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd14;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

$L__BB2_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32 	%p2, %r18, 1073127583;
	@%p2 bra 	$L__BB2_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

$L__BB2_4:
	add.f64 	%fd15, %fd135, 0d3FF0000000000000;
	mov.f64 	%fd16, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd17, %fd15;
	neg.f64 	%fd18, %fd15;
	fma.rn.f64 	%fd19, %fd18, %fd17, %fd16;
	fma.rn.f64 	%fd20, %fd19, %fd19, %fd19;
	fma.rn.f64 	%fd21, %fd20, %fd17, %fd17;
	add.f64 	%fd22, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd23, %fd22, %fd21;
	fma.rn.f64 	%fd24, %fd22, %fd21, %fd23;
	mul.f64 	%fd25, %fd24, %fd24;
	mov.f64 	%fd26, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd27, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd28, %fd27, %fd25, %fd26;
	mov.f64 	%fd29, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd30, %fd28, %fd25, %fd29;
	mov.f64 	%fd31, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd32, %fd30, %fd25, %fd31;
	mov.f64 	%fd33, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd34, %fd32, %fd25, %fd33;
	mov.f64 	%fd35, 0d3F6249249242B910;
	fma.rn.f64 	%fd36, %fd34, %fd25, %fd35;
	mov.f64 	%fd37, 0d3F89999999999DFB;
	fma.rn.f64 	%fd38, %fd36, %fd25, %fd37;
	sub.f64 	%fd39, %fd22, %fd24;
	add.f64 	%fd40, %fd39, %fd39;
	neg.f64 	%fd41, %fd24;
	fma.rn.f64 	%fd42, %fd41, %fd22, %fd40;
	mul.f64 	%fd43, %fd21, %fd42;
	fma.rn.f64 	%fd44, %fd25, %fd38, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd25, %fd38, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd24, %fd24;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd24, %fd24, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd24, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd24;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd24, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd24, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd24, %fd68;
	sub.f64 	%fd72, %fd24, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, -2147483648;
	mov.u32 	%r27, 1127219200;
	mov.b64 	%fd79, {%r25, %r27};
	mov.b64 	%fd80, {%r26, %r27};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd13;
	}
	shl.b32 	%r29, %r28, 1;
	setp.gt.u32 	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32 	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd13;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd16;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd16;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	%f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p4, %f1, 0f4086232B;
	@%p4 bra 	$L__BB2_7;

	setp.lt.f64 	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64 	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32 	%p6, %f1, 0f40874800;
	@%p6 bra 	$L__BB2_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r15, %r39;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

$L__BB2_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.eq.s32 	%p7, %r46, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32 	%p8, %r47, 0;
	and.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB2_9;

	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

$L__BB2_9:
	st.param.f64 	[func_retval0+0], %fd136;
	ret;

}

