{
  "design": "FF1_norst",
  "timescale": 1,
  "timeUnit": "ps",
  "instances": [
    {
      "instanceName": "routing_segment_D_output_0_0_to_latch_Q_input_0_0",
      "cellType": "fpga_interconnect",
      "delays": [
        {
          "from": "datain",
          "to": "dataout",
          "delay": 1022.2
        }
      ]
    },
    {
      "instanceName": "routing_segment_clk_output_0_0_to_latch_Q_clock_0_0",
      "cellType": "fpga_interconnect",
      "delays": [
        {
          "from": "datain",
          "to": "dataout",
          "delay": 10
        }
      ]
    },
    {
      "instanceName": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
      "cellType": "fpga_interconnect",
      "delays": [
        {
          "from": "datain",
          "to": "dataout",
          "delay": 1079.77
        }
      ]
    },
    {
      "instanceName": "latch_Q",
      "cellType": "DFF",
      "delays": 303,
      "timingChecks": -46
    }
  ]
}