{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605826764632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605826764632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 16:59:24 2020 " "Processing started: Thu Nov 19 16:59:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605826764632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605826764632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605826764632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605826765204 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "3 " "Parallel compilation is enabled and will use up to 3 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1605826765205 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "3 2 " "Parallel compilation is enabled for 3 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1605826765205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivider-behavior " "Found design unit 1: freqDivider-behavior" {  } { { "freqDivider.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/freqDivider.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605826781224 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivider " "Found entity 1: freqDivider" {  } { { "freqDivider.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/freqDivider.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605826781224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605826781224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file hcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hcounter-behavior " "Found design unit 1: hcounter-behavior" {  } { { "hcounter.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/hcounter.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605826781226 ""} { "Info" "ISGN_ENTITY_NAME" "1 hcounter " "Found entity 1: hcounter" {  } { { "hcounter.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/hcounter.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605826781226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605826781226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vcounter-behavior " "Found design unit 1: vcounter-behavior" {  } { { "vcounter.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vcounter.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605826781229 ""} { "Info" "ISGN_ENTITY_NAME" "1 vcounter " "Found entity 1: vcounter" {  } { { "vcounter.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vcounter.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605826781229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605826781229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behavior " "Found design unit 1: vga-behavior" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605826781231 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605826781231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605826781231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_generator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file image_generator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_generator-behavior " "Found design unit 1: image_generator-behavior" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/image_generator.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605826781234 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_generator " "Found entity 1: image_generator" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/image_generator.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605826781234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605826781234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605826781291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider freqDivider:u1 A:behavior " "Elaborating entity \"freqDivider\" using architecture \"A:behavior\" for hierarchy \"freqDivider:u1\"" {  } { { "vga.vhdl" "u1" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605826781294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hcounter hcounter:u2 A:behavior " "Elaborating entity \"hcounter\" using architecture \"A:behavior\" for hierarchy \"hcounter:u2\"" {  } { { "vga.vhdl" "u2" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605826781295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vcounter vcounter:u3 A:behavior " "Elaborating entity \"vcounter\" using architecture \"A:behavior\" for hierarchy \"vcounter:u3\"" {  } { { "vga.vhdl" "u3" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605826781297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "image_generator image_generator:u4 A:behavior " "Elaborating entity \"image_generator\" using architecture \"A:behavior\" for hierarchy \"image_generator:u4\"" {  } { { "vga.vhdl" "u4" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605826781298 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605826781969 "|vga|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605826781969 "|vga|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605826781969 "|vga|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605826781969 "|vga|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605826781969 "|vga|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605826781969 "|vga|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605826781969 "|vga|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vga/vga.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605826781969 "|vga|green[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605826781969 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605826782062 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605826782638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605826782638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605826782731 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605826782731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605826782731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605826782731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605826782787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 16:59:42 2020 " "Processing ended: Thu Nov 19 16:59:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605826782787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605826782787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605826782787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605826782787 ""}
