gtkwave::loadFile tb.lxt
gtkwave::forceOpenTreeNode tb.ml
set nfacs [gtkwave::getNumFacs]
set fp [open signames.txt w]
for {set i 0} {$i < $nfacs} {incr i} {
    set facname [gtkwave::getFacName $i]
    puts "$i : $facname"
    puts $fp $facname
}
close $fp
set siglist {
  tb.ADDRESS[2:0]
  tb.ADS_bar[0]
  tb.CLK[0]
  tb.DATA[7:0]
  tb.DQ[0]
  tb.EN_bar[0]
  tb.INTR[0]
  tb.MR[0]
  tb.RD_bar[0]
  tb.STPZ[0]
  tb.WR_bar[0]
  tb.dt.ADDRESS[2:0]
  tb.dt.ADS_bar[0]
  tb.dt.BIT_CTL[0]
  tb.dt.CLK[0]
  tb.dt.CLK_EN[0]
  tb.dt.DATA[7:0]
  tb.dt.DDIR[0]
  tb.dt.DIN[7:0]
  tb.dt.DOUT[7:0]
  tb.dt.DQ[0]
  tb.dt.DQ_CONTROL[0]
  tb.dt.DQ_IN[0]
  tb.dt.EN_FOW[0]
  tb.dt.EN_bar[0]
  tb.dt.EOWL[0]
  tb.dt.EOWSH[0]
  tb.dt.FOW[0]
  tb.dt.FSM_CLK[0]
  tb.dt.INTR[0]
  tb.dt.LLM[0]
  tb.dt.MR[0]
  tb.dt.OD[0]
  tb.dt.OW_LOW[0]
  tb.dt.OW_SHORT[0]
  tb.dt.OneWireIO_eq_Load[0]
  tb.dt.PPM[0]
  tb.dt.RD_bar[0]
  tb.dt.STPEN[0]
  tb.dt.STPZ[0]
  tb.dt.STP_SPLY[0]
  tb.dt.WR_bar[0]
  tb.dt.clear_interrupts[0]
  tb.dt.clk_1us[0]
  tb.dt.clr_activate_intr[0]
  tb.dt.div_1[0]
  tb.dt.div_2[0]
  tb.dt.div_3[0]
  tb.dt.epd[0]
  tb.dt.erbf[0]
  tb.dt.ersf[0]
  tb.dt.etbe[0]
  tb.dt.etmt[0]
  tb.dt.ias[0]
  tb.dt.owr[0]
  tb.dt.pd[0]
  tb.dt.pdr[0]
  tb.dt.pre_0[0]
  tb.dt.pre_1[0]
  tb.dt.rbf[0]
  tb.dt.rbf_reset[0]
  tb.dt.rcvr_buffer[7:0]
  tb.dt.reset_owr[0]
  tb.dt.rsrf[0]
  tb.dt.sr_a[0]
  tb.dt.tbe[0]
  tb.dt.temt[0]
  tb.dt.xclk_prescaler.CLK[0]
  tb.dt.xclk_prescaler.CLK_EN[0]
  tb.dt.xclk_prescaler.ClkPrescale[2:0]
  tb.dt.xclk_prescaler.MR[0]
  tb.dt.xclk_prescaler.clk_1us[0]
  tb.dt.xclk_prescaler.clk_1us_en[0]
  tb.dt.xclk_prescaler.clk_prescaled[0]
  tb.dt.xclk_prescaler.clk_prescaled_reg[0]
  tb.dt.xclk_prescaler.div_1[0]
  tb.dt.xclk_prescaler.div_2[0]
  tb.dt.xclk_prescaler.div_3[0]
  tb.dt.xclk_prescaler.div_cnt[6:0]
  tb.dt.xclk_prescaler.en_clk[0]
  tb.dt.xclk_prescaler.pre_0[0]
  tb.dt.xclk_prescaler.pre_1[0]
  tb.dt.xclk_prescaler.rst_clk[0]
  tb.dt.xmit_buffer[7:0]
  tb.dt.xone_wire_interface.ADDRESS[2:0]
  tb.dt.xone_wire_interface.ADS_bar[0]
  tb.dt.xone_wire_interface.BIT_CTL[0]
  tb.dt.xone_wire_interface.CLKDV_REG[7:0]
  tb.dt.xone_wire_interface.CLK_EN[0]
  tb.dt.xone_wire_interface.CLR_OWR[0]
  tb.dt.xone_wire_interface.CMD_REG[7:0]
  tb.dt.xone_wire_interface.CONTRL_REG[7:0]
  tb.dt.xone_wire_interface.DDIR[0]
  tb.dt.xone_wire_interface.DIN[7:0]
  tb.dt.xone_wire_interface.DOUT[7:0]
  tb.dt.xone_wire_interface.DQ_IN[0]
  tb.dt.xone_wire_interface.EN_FOW[0]
  tb.dt.xone_wire_interface.EN_bar[0]
  tb.dt.xone_wire_interface.EOWL[0]
  tb.dt.xone_wire_interface.EOWSH[0]
  tb.dt.xone_wire_interface.FOW[0]
  tb.dt.xone_wire_interface.FSM_CLK[0]
  tb.dt.xone_wire_interface.INTEN_REG[7:0]
  tb.dt.xone_wire_interface.INT_REG[7:0]
  tb.dt.xone_wire_interface.LLM[0]
  tb.dt.xone_wire_interface.MR[0]
  tb.dt.xone_wire_interface.OD[0]
  tb.dt.xone_wire_interface.OW_LOW[0]
  tb.dt.xone_wire_interface.OW_SHORT[0]
  tb.dt.xone_wire_interface.OneWireIO_eq_Load[0]
  tb.dt.xone_wire_interface.PPM[0]
  tb.dt.xone_wire_interface.RD_bar[0]
  tb.dt.xone_wire_interface.STPEN[0]
  tb.dt.xone_wire_interface.STP_SPLY[0]
  tb.dt.xone_wire_interface.WR_bar[0]
  tb.dt.xone_wire_interface.acint_reset[0]
  tb.dt.xone_wire_interface.clear_interrupts[0]
  tb.dt.xone_wire_interface.clr_activate_intr[0]
  tb.dt.xone_wire_interface.div_1[0]
  tb.dt.xone_wire_interface.div_2[0]
  tb.dt.xone_wire_interface.div_3[0]
  tb.dt.xone_wire_interface.epd[0]
  tb.dt.xone_wire_interface.erbf[0]
  tb.dt.xone_wire_interface.ersf[0]
  tb.dt.xone_wire_interface.etbe[0]
  tb.dt.xone_wire_interface.etmt[0]
  tb.dt.xone_wire_interface.ias[0]
  tb.dt.xone_wire_interface.owr[0]
  tb.dt.xone_wire_interface.pd[0]
  tb.dt.xone_wire_interface.pdr[0]
  tb.dt.xone_wire_interface.pre_0[0]
  tb.dt.xone_wire_interface.pre_1[0]
  tb.dt.xone_wire_interface.rbf[0]
  tb.dt.xone_wire_interface.rbf_reset[0]
  tb.dt.xone_wire_interface.rcvr_buffer[7:0]
  tb.dt.xone_wire_interface.read_op[0]
  tb.dt.xone_wire_interface.read_op_n[0]
  tb.dt.xone_wire_interface.reset_owr[0]
  tb.dt.xone_wire_interface.rsrf[0]
  tb.dt.xone_wire_interface.sel_addr[2:0]
  tb.dt.xone_wire_interface.sr_a[0]
  tb.dt.xone_wire_interface.tbe[0]
  tb.dt.xone_wire_interface.temt[0]
  tb.dt.xone_wire_interface.write_op[0]
  tb.dt.xone_wire_interface.write_op_n[0]
  tb.dt.xone_wire_interface.xmit_buffer[7:0]
  tb.dt.xone_wire_interface.xmit_buffer_full[0]
  tb.dt.xone_wire_io.CLK[0]
  tb.dt.xone_wire_io.DATA[7:0]
  tb.dt.xone_wire_io.DDIR[0]
  tb.dt.xone_wire_io.DIN[7:0]
  tb.dt.xone_wire_io.DOUT[7:0]
  tb.dt.xone_wire_io.DQ[0]
  tb.dt.xone_wire_io.DQ_CONTROL[0]
  tb.dt.xone_wire_io.DQ_IN[0]
  tb.dt.xone_wire_io.MR[0]
  tb.dt.xonewiremaster.BIT_CTL[0]
  tb.dt.xonewiremaster.BitRead1[0]
  tb.dt.xonewiremaster.BitRead2[0]
  tb.dt.xonewiremaster.BitWrite[0]
  tb.dt.xonewiremaster.DQ_CONTROL[0]
  tb.dt.xonewiremaster.DQ_CONTROL_F[0]
  tb.dt.xonewiremaster.DQ_IN[0]
  tb.dt.xonewiremaster.DQ_IN_HIGH[0]
  tb.dt.xonewiremaster.EN_FOW[0]
  tb.dt.xonewiremaster.EOWL[0]
  tb.dt.xonewiremaster.EOWSH[0]
  tb.dt.xonewiremaster.FOW[0]
  tb.dt.xonewiremaster.FSM_CLK[0]
  tb.dt.xonewiremaster.First[0]
  tb.dt.xonewiremaster.INTR[0]
  tb.dt.xonewiremaster.LLM[0]
  tb.dt.xonewiremaster.LOW_DONE[0]
  tb.dt.xonewiremaster.MR[0]
  tb.dt.xonewiremaster.OD[0]
  tb.dt.xonewiremaster.OW_LOW[0]
  tb.dt.xonewiremaster.OW_SHORT[0]
  tb.dt.xonewiremaster.OneWireIO[4:0]
  tb.dt.xonewiremaster.OneWireIO_eq_Load[0]
  tb.dt.xonewiremaster.OneWireReset[2:0]
  tb.dt.xonewiremaster.PD_READ[0]
  tb.dt.xonewiremaster.PPM[0]
  tb.dt.xonewiremaster.ROW[0]
  tb.dt.xonewiremaster.SET_IOSHRT[0]
  tb.dt.xonewiremaster.SET_RSHRT[0]
  tb.dt.xonewiremaster.SPLY[0]
  tb.dt.xonewiremaster.STPEN[0]
  tb.dt.xonewiremaster.STPZ[0]
  tb.dt.xonewiremaster.STP_SPLY[0]
  tb.dt.xonewiremaster.TimeSlotCnt[6:0]
  tb.dt.xonewiremaster.acint_reset[0]
  tb.dt.xonewiremaster.activate_intr[0]
  tb.dt.xonewiremaster.bdext1[0]
  tb.dt.xonewiremaster.byte_done[0]
  tb.dt.xonewiremaster.byte_done_flag[0]
  tb.dt.xonewiremaster.clear_interrupts[0]
  tb.dt.xonewiremaster.clk_1us[0]
  tb.dt.xonewiremaster.clr_activate_intr[0]
  tb.dt.xonewiremaster.count[10:0]
  tb.dt.xonewiremaster.epd[0]
  tb.dt.xonewiremaster.erbf[0]
  tb.dt.xonewiremaster.ersf[0]
  tb.dt.xonewiremaster.etbe[0]
  tb.dt.xonewiremaster.etmt[0]
  tb.dt.xonewiremaster.ias[0]
  tb.dt.xonewiremaster.index[3:0]
  tb.dt.xonewiremaster.last_rcvr_bit[0]
  tb.dt.xonewiremaster.owr[0]
  tb.dt.xonewiremaster.pd[0]
  tb.dt.xonewiremaster.pdr[0]
  tb.dt.xonewiremaster.rbf[0]
  tb.dt.xonewiremaster.rbf_reset[0]
  tb.dt.xonewiremaster.rbf_set[0]
  tb.dt.xonewiremaster.rcvr_buffer[7:0]
  tb.dt.xonewiremaster.rcvr_shiftreg[7:0]
  tb.dt.xonewiremaster.reset_owr[0]
  tb.dt.xonewiremaster.rsrf[0]
  tb.dt.xonewiremaster.rsrf_reset[0]
  tb.dt.xonewiremaster.sr_a[0]
  tb.dt.xonewiremaster.tbe[0]
  tb.dt.xonewiremaster.temt[0]
  tb.dt.xonewiremaster.temt_ext[0]
  tb.dt.xonewiremaster.xmit_buffer[7:0]
  tb.dt.xonewiremaster.xmit_shiftreg[7:0]
  tb.pycount[7:0]
  tb.timcnt[31:0]
}
gtkwave::addSignalsFromList $siglist
gtkwave::presentWindow
gtkwave::setZoomRangeTimes 0 [gtkwave::getMaxTime]
