#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Apr 20 19:38:33 2023
# Process ID: 32312
# Current directory: E:/Project/xk265/hevc_enc_core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30908 E:\Project\xk265\hevc_enc_core\hevc_enc_core.xpr
# Log file: E:/Project/xk265/hevc_enc_core/vivado.log
# Journal file: E:/Project/xk265/hevc_enc_core\vivado.jou
# Running On: JingDevice, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
start_gui
open_project E:/Project/xk265/hevc_enc_core/hevc_enc_core.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Project/xk265/hevc_enc_core/hevc_enc_core.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1633.867 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::package_project -root_dir e:/project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/Project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core/rtl/fetch/fetch_wrapper/fetch_buf_wrapper_yuv.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/Project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core/rtl/mem/buf_ram_1p_64x192.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/Project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core/lib/behave/mem/cur_mb_yuv.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/Project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core/rtl/fme/getbits.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/Project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core/rtl/prei/md_ram.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/Project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core/rtl/mem/mem_lipo_1p.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/Project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core/rtl/mem/prei_ram_dp_16x32.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/Project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core/lib/behave/mem/ram_2p.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/Project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core/lib/behave/mem/ram_dp_be.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/Project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core/lib/behave/mem/rf_2p.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/Project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core/lib/behave/mem/rf_2p_be.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/Project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core/lib/behave/mem/rom_1p.v'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'sys_ime_cmd_dat_i' has a dependency on the module local parameter or undefined parameter 'CMD_DAT_WIDTH'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "rtl/enc_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "rtl/enc_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
ERROR: [IP_Flow 19-627] Port 'sys_ime_cmd_dat_i': XPath expression failed: Undefined parameter "CMD_DAT_WIDTH" used in expression "(CMD_DAT_WIDTH - 1)".
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ERROR: [Common 17-39] 'ipx::package_project' failed due to earlier errors.
close_project
open_project E:/Project/xk265/extif/extif.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Project/xk265/extif/extif.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
file mkdir E:/Project/xk265/extif/extif.srcs/sources_1/new
close [ open E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v w ]
add_files E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v
update_compile_order -fileset sources_1
open_project E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/ZynqLearning/code/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1633.867 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/bd/hevc_encoder_system/hevc_encoder_system.bd}
Reading block design file <E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/bd/hevc_encoder_system/hevc_encoder_system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:5.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_100m
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:hdmi_adv7611_init:1.0 - hdmi_adv7611_init_0
Adding component instance block -- xilinx.com:user:rgb2yuv:1.0 - rgb2yuv_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <hevc_encoder_system> from block design file <E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/bd/hevc_encoder_system/hevc_encoder_system.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1645.891 ; gain = 12.023
close_project
create_bd_design "fdma_mig_ddr"
Wrote  : <E:\Project\xk265\extif\extif.srcs\sources_1\bd\fdma_mig_ddr\fdma_mig_ddr.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
delete_bd_objs [get_bd_cells fifo_generator_0]
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
save_bd_design
Wrote  : <E:\Project\xk265\extif\extif.srcs\sources_1\bd\fdma_mig_ddr\fdma_mig_ddr.bd> 
Wrote  : <E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/ui/bd_df554251.ui> 
close_project
create_project 6_FIFO E:/Project/ZynqLearning/code/HDL/6_FIFO -part xc7z035ffg676-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
close_project
open_project E:/Project/xk265/extif/extif.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd}
Reading block design file <E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd>...
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Successfully read diagram <fdma_mig_ddr> from block design file <E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd>
set_property -name {CONFIG.XML_INPUT_FILE} -value  {mig_a.prj} -objects [get_bd_cells mig_7series_0]
mig_a.prj
set_property -name {CONFIG.RESET_BOARD_INTERFACE} -value  {Custom} -objects [get_bd_cells mig_7series_0]
Custom
set_property -name {CONFIG.MIG_DONT_TOUCH_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
Custom
set_property -name {CONFIG.BOARD_MIG_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
Custom
set_property  ip_repo_paths  E:/Project/xk265/extif/extif.ip_user_files/uisrc [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/xk265/extif/extif.ip_user_files/uisrc'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:uiFDMA:3.0 uiFDMA_0
endgroup
open_project E:/Graduation/1_docs/3_board/03_soc_demo/3-1_ex_soc_fpga/02_ex_plddr_axi_fdma/02_fdma_ddr_test/fpga_prj.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Graduation/1_docs/3_board/03_soc_demo/3-1_ex_soc_fpga/02_ex_plddr_axi_fdma/02_fdma_ddr_test'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Graduation/1_docs/3_board/03_soc_demo/3-1_ex_soc_fpga/02_ex_plddr_axi_fdma/02_fdma_ddr_test/uisrc/03_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2333.066 ; gain = 35.848
update_compile_order -fileset sources_1
open_bd_design {E:/Graduation/1_docs/3_board/03_soc_demo/3-1_ex_soc_fpga/02_ex_plddr_axi_fdma/02_fdma_ddr_test/fpga_prj.srcs/sources_1/bd/system/system.bd}
Reading block design file <E:/Graduation/1_docs/3_board/03_soc_demo/3-1_ex_soc_fpga/02_ex_plddr_axi_fdma/02_fdma_ddr_test/fpga_prj.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:user:uiFDMA:3.0 - uiFDMA_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <system> from block design file <E:/Graduation/1_docs/3_board/03_soc_demo/3-1_ex_soc_fpga/02_ex_plddr_axi_fdma/02_fdma_ddr_test/fpga_prj.srcs/sources_1/bd/system/system.bd>
current_project extif
set_property -dict [list CONFIG.M_AXI_ID_WIDTH {2} CONFIG.M_AXI_ID {1}] [get_bd_cells uiFDMA_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
delete_bd_objs [get_bd_cells axis_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
current_project fpga_prj
current_project extif
set_property -dict [list CONFIG.NUM_MI {1} CONFIG.S00_HAS_REGSLICE {1} CONFIG.S00_HAS_DATA_FIFO {2}] [get_bd_cells axi_interconnect_0]
current_project fpga_prj
startgroup
current_project extif
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/mig_7series_0/ui_clk (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/mig_7series_0/ui_clk (200 MHz)} Clk_xbar {Auto} Master {/uiFDMA_0/M_AXI} Slave {/mig_7series_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins mig_7series_0/S_AXI]
Slave segment '/mig_7series_0/memmap/memaddr' is being assigned into address space '/uiFDMA_0/M_AXI' at <0x8000_0000 [ 1G ]>.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/mig_7series_0/ui_clk (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins mig_7series_0/sys_clk_i]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins mig_7series_0/sys_rst]
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/ext_reset_in' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/slowest_sync_clk' will not be run, since it is obsolete due to previously run automations
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <E:\Project\xk265\extif\extif.srcs\sources_1\bd\fdma_mig_ddr\fdma_mig_ddr.bd> 
Wrote  : <E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/ui/bd_df554251.ui> 
startgroup
make_bd_pins_external  [get_bd_cells uiFDMA_0]
make_bd_intf_pins_external  [get_bd_cells uiFDMA_0]
endgroup
save_bd_design
Wrote  : <E:\Project\xk265\extif\extif.srcs\sources_1\bd\fdma_mig_ddr\fdma_mig_ddr.bd> 
Wrote  : <E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/ui/bd_df554251.ui> 
delete_bd_objs [get_bd_nets proc_sys_reset_0_interconnect_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins mig_7series_0/sys_rst]
endgroup
set_property name rst_n [get_bd_ports sys_rst_0]
current_project fpga_prj
current_project extif
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets mig_7series_0_ui_clk]'
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
undo
INFO: [Common 17-17] undo 'current_project extif'
current_project extif
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk_sync_rst]
delete_bd_objs [get_bd_nets mig_7series_0_mmcm_locked]
current_project fpga_prj
delete_bd_objs [get_bd_nets sysclk_1]
delete_bd_objs [get_bd_ports sysclk]
delete_bd_objs [get_bd_nets clk_wiz_0_locked]
current_project extif
startgroup
make_bd_pins_external  [get_bd_pins mig_7series_0/sys_clk_i]
endgroup
set_property name clk_200M [get_bd_ports sys_clk_i_0]
current_project fpga_prj
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
delete_bd_objs [get_bd_cells clk_wiz_0]
current_project extif
set_property name FDMA_S [get_bd_intf_ports FDMA_S_0]
set_property name rst_n_in [get_bd_ports rst_n]
set_property name clk_200M_in [get_bd_ports clk_200M]
current_project fpga_prj
current_project extif
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins uiFDMA_0/M_AXI_ACLK] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins mig_7series_0/ui_clk]
current_project fpga_prj
delete_bd_objs [get_bd_nets ddr4_0_c0_ddr4_ui_clk1]
current_project extif
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins uiFDMA_0/M_AXI_ARESETN] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins mig_7series_0/aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
disconnect_bd_net /ARESETN_1 [get_bd_pins uiFDMA_0/M_AXI_ARESETN]
startgroup
make_bd_pins_external  [get_bd_pins uiFDMA_0/M_AXI_ARESETN]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins uiFDMA_0/M_AXI_ARESETN]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'disconnect_bd_net /ARESETN_1 [get_bd_pins uiFDMA_0/M_AXI_ARESETN]'
disconnect_bd_net /ARESETN_1 [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
current_project fpga_prj
delete_bd_objs [get_bd_nets rst_ddr4_0_300M_peripheral_aresetn1]
delete_bd_objs [get_bd_intf_nets FDMA_S_0_1]
delete_bd_objs [get_bd_intf_ports FDMA_S_0]
delete_bd_objs [get_bd_intf_nets S00_AXI_1]
current_project extif
connect_bd_net [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins proc_sys_reset_0/ext_reset_in]
current_project fpga_prj
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk_sync_rst]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
current_project extif
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins mig_7series_0/DDR3]
endgroup
current_project fpga_prj
delete_bd_objs [get_bd_intf_nets mig_7series_0_DDR3]
delete_bd_objs [get_bd_ports fdma_rstn]
current_project extif
set_property name fdma_rstn [get_bd_ports peripheral_aresetn_0]
set_property location {1352 292} [get_bd_intf_ports DDR3_0]
undo
INFO: [Common 17-17] undo 'set_property location {1352 292} [get_bd_intf_ports DDR3_0]'
set_property name DDR3 [get_bd_intf_ports DDR3_0]
disconnect_bd_net /ACLK_1 [get_bd_pins mig_7series_0/ui_clk]
startgroup
make_bd_pins_external  [get_bd_pins mig_7series_0/ui_clk]
endgroup
connect_bd_net [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins axi_interconnect_0/ACLK]
current_project fpga_prj
delete_bd_objs [get_bd_ports ui_clk]
delete_bd_objs [get_bd_intf_ports DDR3]
current_project extif
startgroup
make_bd_pins_external  [get_bd_pins mig_7series_0/init_calib_complete]
endgroup
current_project fpga_prj
current_project extif
connect_bd_net [get_bd_pins mig_7series_0/mmcm_locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins mig_7series_0/mmcm_locked] [get_bd_pins proc_sys_reset_0/dcm_locked]'
current_project fpga_prj
undo
INFO: [Common 17-17] undo 'current_project fpga_prj'
current_project fpga_prj
undo
INFO: [Common 17-17] undo 'current_project fpga_prj'
current_project fpga_prj
undo
INFO: [Common 17-17] undo 'current_project fpga_prj'
current_project fpga_prj
undo
INFO: [Common 17-17] undo 'current_project fpga_prj'
current_project fpga_prj
undo
INFO: [Common 17-17] undo 'current_project fpga_prj'
current_project fpga_prj
close_bd_design [get_bd_designs system]
Wrote  : <E:/Graduation/1_docs/3_board/03_soc_demo/3-1_ex_soc_fpga/02_ex_plddr_axi_fdma/02_fdma_ddr_test/fpga_prj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
open_bd_design {E:/Graduation/1_docs/3_board/03_soc_demo/3-1_ex_soc_fpga/02_ex_plddr_axi_fdma/02_fdma_ddr_test/fpga_prj.srcs/sources_1/bd/system/system.bd}
Reading block design file <E:/Graduation/1_docs/3_board/03_soc_demo/3-1_ex_soc_fpga/02_ex_plddr_axi_fdma/02_fdma_ddr_test/fpga_prj.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:user:uiFDMA:3.0 - uiFDMA_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <system> from block design file <E:/Graduation/1_docs/3_board/03_soc_demo/3-1_ex_soc_fpga/02_ex_plddr_axi_fdma/02_fdma_ddr_test/fpga_prj.srcs/sources_1/bd/system/system.bd>
current_project extif
set_property name FDMA_S_in [get_bd_intf_ports FDMA_S]
set_property name fdma_rstn_o [get_bd_ports fdma_rstn]
set_property name DDR3_o [get_bd_intf_ports DDR3]
set_property name ui_clk_o [get_bd_ports ui_clk_0]
set_property name init_calib_complete_o [get_bd_ports init_calib_complete_0]
regenerate_bd_layout
set_property name ui_clk_200M_o [get_bd_ports ui_clk_o]
save_bd_design
Wrote  : <E:\Project\xk265\extif\extif.srcs\sources_1\bd\fdma_mig_ddr\fdma_mig_ddr.bd> 
Wrote  : <E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/ui/bd_df554251.ui> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /uiFDMA_0/M_AXI_ACLK have been updated from connected ip, but BD cell '/uiFDMA_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </uiFDMA_0> to completely resolve these warnings.
save_bd_design
Wrote  : <E:\Project\xk265\extif\extif.srcs\sources_1\bd\fdma_mig_ddr\fdma_mig_ddr.bd> 
Wrote  : <E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/ui/bd_df554251.ui> 
close_bd_design [get_bd_designs fdma_mig_ddr]
make_wrapper -files [get_files E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -top
INFO: [BD 41-1662] The design 'fdma_mig_ddr.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v
Verilog Output written to : e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/sim/fdma_mig_ddr.v
Verilog Output written to : e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2930.320 ; gain = 193.242
add_files -norecurse e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project fpga_prj
close_project
add_files -scan_for_includes {E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v}
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source 'E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd' will not be added.
WARNING: [filemgmt 56-12] File 'E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files  E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -force -quiet
import_files {E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v}
CRITICAL WARNING: [filemgmt 20-1445] Cannot import file 'E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd' on top of itself. Importing a file from the imported source directory can cause this problem.
export_ip_user_files -of_objects  [get_files  E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
set_property top data_merge_8_to_128 [current_fileset]
update_compile_order -fileset sources_1
file mkdir E:/Project/xk265/extif/extif.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v w ]
add_files -fileset sim_1 E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Apr 20 21:21:45 2023] Launched synth_1...
Run output will be captured here: E:/Project/xk265/extif/extif.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Apr 20 21:25:23 2023] Launched synth_1...
Run output will be captured here: E:/Project/xk265/extif/extif.runs/synth_1/runme.log
generate_target Simulation [get_files E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd]
INFO: [BD 41-1662] The design 'fdma_mig_ddr.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v
Verilog Output written to : e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/sim/fdma_mig_ddr.v
Verilog Output written to : e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uiFDMA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us_df .
Exporting to file e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/hw_handoff/fdma_mig_ddr.hwh
Generated Hardware Definition File e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3011.176 ; gain = 51.121
export_ip_user_files -of_objects [get_files E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fdma_mig_ddr_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fdma_mig_ddr_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fdma_mig_ddr_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/fdma_mig_ddr_mig_7series_0_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdma_mig_ddr_mig_7series_0_0_mig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/fdma_mig_ddr_mig_7series_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdma_mig_ddr_mig_7series_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ipshared/4624/uiFDMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uiFDMA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_uiFDMA_0_0/sim/fdma_mig_ddr_uiFDMA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdma_mig_ddr_uiFDMA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_s00_regslice_0/sim/fdma_mig_ddr_s00_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdma_mig_ddr_s00_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_auto_us_df_0/sim/fdma_mig_ddr_auto_us_df_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdma_mig_ddr_auto_us_df_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/sim/fdma_mig_ddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdma_mig_ddr
INFO: [VRFC 10-311] analyzing module fdma_mig_ddr_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_N3ZCL2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdma_mig_ddr_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj fdma_mig_ddr_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_proc_sys_reset_0_0/sim/fdma_mig_ddr_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fdma_mig_ddr_proc_sys_reset_0_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3017.492 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '20' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_protocol_converter_v2_1_26 -L axi_clock_converter_v2_1_25 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fdma_mig_ddr_wrapper_behav xil_defaultlib.fdma_mig_ddr_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_protocol_converter_v2_1_26 -L axi_clock_converter_v2_1_25 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fdma_mig_ddr_wrapper_behav xil_defaultlib.fdma_mig_ddr_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_phase_locked_lanes' [E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/sim/fdma_mig_ddr.v:354]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:13138]
WARNING: [VRFC 10-5021] port 'deepsleep' is not connected on this instance [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:8444]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:8996]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_26.axi_dwidth_converter_v2_1_26_a_u...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axi_r...
Compiling module axi_dwidth_converter_v2_1_26.axi_dwidth_converter_v2_1_26_w_u...
Compiling module axi_dwidth_converter_v2_1_26.axi_dwidth_converter_v2_1_26_a_u...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_dwidth_converter_v2_1_26.axi_dwidth_converter_v2_1_26_r_u...
Compiling module axi_dwidth_converter_v2_1_26.axi_dwidth_converter_v2_1_26_axi...
Compiling module axi_dwidth_converter_v2_1_26.axi_dwidth_converter_v2_1_26_top...
Compiling module xil_defaultlib.fdma_mig_ddr_auto_us_df_0
Compiling module xil_defaultlib.fdma_mig_ddr_s00_regslice_0
Compiling module xil_defaultlib.s00_couplers_imp_N3ZCL2
Compiling module xil_defaultlib.fdma_mig_ddr_axi_interconnect_0_...
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(CL=11,COL_WI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_DCIEN(IBUF_LOW_PWR="FALSE"...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_DCIEN(DQS_BIAS=...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_2_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_A' [E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:709]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_B' [E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:708]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_C' [E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:707]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_D' [E:/Project/xk265/extif/extif.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:706]
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2_FINEDELAY(FINEDELAY="AD...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(nCK_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(nCK_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(COL_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.fdma_mig_ddr_mig_7series_0_0_mig...
Compiling module xil_defaultlib.fdma_mig_ddr_mig_7series_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fdma_mig_ddr_proc_sys_reset_0_0_arch of entity xil_defaultlib.fdma_mig_ddr_proc_sys_reset_0_0 [fdma_mig_ddr_proc_sys_reset_0_0_...]
Compiling module xil_defaultlib.uiFDMA(M_AXI_ID_WIDTH=2,M_AXI_ID...
Compiling module xil_defaultlib.fdma_mig_ddr_uiFDMA_0_0
Compiling module xil_defaultlib.fdma_mig_ddr
Compiling module xil_defaultlib.fdma_mig_ddr_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot fdma_mig_ddr_wrapper_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:39 . Memory (MB): peak = 3020.508 ; gain = 3.016
INFO: [USF-XSim-69] 'elaborate' step finished in '99' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fdma_mig_ddr_wrapper_behav -key {Behavioral:sim_1:Functional:fdma_mig_ddr_wrapper} -tclbatch {fdma_mig_ddr_wrapper.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fdma_mig_ddr_wrapper/fdma_mig_ddr_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fdma_mig_ddr_wrapper/fdma_mig_ddr_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fdma_mig_ddr_wrapper/fdma_mig_ddr_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fdma_mig_ddr_wrapper/fdma_mig_ddr_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fdma_mig_ddr_wrapper/fdma_mig_ddr_i//axi_interconnect_0/s00_couplers/auto_us_df/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fdma_mig_ddr_wrapper/fdma_mig_ddr_i//axi_interconnect_0/s00_couplers/auto_us_df/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fdma_mig_ddr_wrapper/fdma_mig_ddr_i//axi_interconnect_0/s00_couplers/s00_regslice/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fdma_mig_ddr_wrapper/fdma_mig_ddr_i//axi_interconnect_0/s00_couplers/s00_regslice/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fdma_mig_ddr_wrapper/fdma_mig_ddr_i//mig_7series_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fdma_mig_ddr_wrapper/fdma_mig_ddr_i//uiFDMA_0/M_AXI
Time resolution is 1 fs
source fdma_mig_ddr_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module fdma_mig_ddr_wrapper.fdma_mig_ddr_i.axi_interconnect_0.s00_couplers.auto_us_df.inst.\gen_upsizer.gen_full_upsizer.axi_upsizer_inst .\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst .w_buffer.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   625.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    1250
CLKOUT2_PERIOD   =   20000
CLKOUT3_PERIOD   =    5000
CLKOUT4_PERIOD   =    2500
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = 7 BYTE_LANES_B1 = f DATA_CTL_B0 = 0 DATA_CTL_B1 = f
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 1250 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 0 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 30.25 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 15 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 547.00 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 547.00 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 56 
fdma_mig_ddr_wrapper.fdma_mig_ddr_i.mig_7series_0.u_fdma_mig_ddr_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fdma_mig_ddr_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:02:06 . Memory (MB): peak = 3044.613 ; gain = 27.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top merge_data_8_to_128_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'de_o' is not allowed [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:9]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'data_o' is not allowed [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:10]
WARNING: [VRFC 10-3028] 'data_o' was previously declared with a range [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
ERROR: [VRFC 10-4982] syntax error near '+' [E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v:51]
ERROR: [VRFC 10-8530] module 'merge_data_8_to_128_tb' is ignored due to previous errors [E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'de_o' is not allowed [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:9]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'data_o' is not allowed [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:10]
WARNING: [VRFC 10-3028] 'data_o' was previously declared with a range [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
ERROR: [VRFC 10-4982] syntax error near '+' [E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v:51]
ERROR: [VRFC 10-8530] module 'merge_data_8_to_128_tb' is ignored due to previous errors [E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'de_o' is not allowed [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:9]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'data_o' is not allowed [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:10]
WARNING: [VRFC 10-3028] 'data_o' was previously declared with a range [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.merge_data_8_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_8_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3066.641 ; gain = 2.195
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'de_o' is not allowed [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:9]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'data_o' is not allowed [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:10]
WARNING: [VRFC 10-3028] 'data_o' was previously declared with a range [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 1 for port 'data_o' [E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.merge_data_8_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_8_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3773.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 1 for port 'data_o' [E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v:39]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3773.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.merge_data_8_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_8_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3773.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.merge_data_8_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_8_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3773.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
ERROR: [VRFC 10-5010] illegal character '5' in binary number 4'b15 [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:23]
ERROR: [VRFC 10-5010] illegal character '5' in binary number 4'b15 [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:33]
ERROR: [VRFC 10-8530] module 'data_merge_8_to_128' is ignored due to previous errors [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.merge_data_8_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_8_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.merge_data_8_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_8_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4420.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
ERROR: [VRFC 10-2951] 'cnt' is not a constant [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:16]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:16]
ERROR: [VRFC 10-8530] module 'data_merge_8_to_128' is ignored due to previous errors [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.merge_data_8_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_8_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
ERROR: [VRFC 10-2989] 'data' is not declared [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:16]
ERROR: [VRFC 10-8530] module 'data_merge_8_to_128' is ignored due to previous errors [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
ERROR: [VRFC 10-2989] 'data' is not declared [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:16]
ERROR: [VRFC 10-8530] module 'data_merge_8_to_128' is ignored due to previous errors [E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.merge_data_8_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_8_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_16_to_128.v] -no_script -reset -force -quiet
remove_files  {E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_16_to_128.v}
update_compile_order -fileset sources_1
WARNING: [filemgmt 20-1445] Cannot import file 'E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/extif_top.v' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -scan_for_includes {E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/extif_top.v E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v}
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source 'E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd' will not be added.
WARNING: [filemgmt 56-12] File 'E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/extif_top.v' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files  E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
set_property top data_merge_8_to_128 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_16_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/extif_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v] -no_script -reset -force -quiet
remove_files  {E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/extif_top.v E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v] -no_script -reset -force -quiet
remove_files  {E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v}
update_compile_order -fileset sources_1
make_wrapper -files [get_files E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -top
add_files -norecurse e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v
update_compile_order -fileset sim_1
set_property top merge_data_8_to_128_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.merge_data_8_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_8_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top data_merge_16_to_128 [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v
set_property top data_merge_16_to_128 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'data_merge_16_to_128'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_merge_16_to_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_merge_16_to_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_merge_16_to_128_behav xil_defaultlib.data_merge_16_to_128 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_merge_16_to_128_behav xil_defaultlib.data_merge_16_to_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_merge_16_to_128_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "data_merge_16_to_128_behav -key {Behavioral:sim_1:Functional:data_merge_16_to_128} -tclbatch {data_merge_16_to_128.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source data_merge_16_to_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'data_merge_16_to_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4421.738 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'data_merge_16_to_128'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_merge_16_to_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_merge_16_to_128_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_merge_16_to_128_behav xil_defaultlib.data_merge_16_to_128 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_merge_16_to_128_behav xil_defaultlib.data_merge_16_to_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "data_merge_16_to_128_behav -key {Behavioral:sim_1:Functional:data_merge_16_to_128} -tclbatch {data_merge_16_to_128.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source data_merge_16_to_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'data_merge_16_to_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'data_merge_16_to_128'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_merge_16_to_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_merge_16_to_128_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_merge_16_to_128_behav xil_defaultlib.data_merge_16_to_128 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_merge_16_to_128_behav xil_defaultlib.data_merge_16_to_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "data_merge_16_to_128_behav -key {Behavioral:sim_1:Functional:data_merge_16_to_128} -tclbatch {data_merge_16_to_128.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source data_merge_16_to_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'data_merge_16_to_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Apr 20 22:11:37 2023] Launched synth_1...
Run output will be captured here: E:/Project/xk265/extif/extif.runs/synth_1/runme.log
set_property top merge_data_16_to_128_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_16_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_16_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_16_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_16_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module xil_defaultlib.merge_data_16_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_16_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_16_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_16_to_128_tb} -tclbatch {merge_data_16_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_16_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_16_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_16_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_16_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_16_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_16_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module xil_defaultlib.merge_data_16_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_16_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_16_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_16_to_128_tb} -tclbatch {merge_data_16_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_16_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_16_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top data_merge_8_to_128 [current_fileset]
update_compile_order -fileset sources_1
set_property top merge_data_8_to_128_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_16_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top data_merge_16_to_128 [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top merge_data_16_to_128_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_16_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_16_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_16_to_128_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module xil_defaultlib.merge_data_16_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_16_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_16_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_16_to_128_tb} -tclbatch {merge_data_16_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_16_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_16_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_16_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_16_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_16_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_16_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module xil_defaultlib.merge_data_16_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_16_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_16_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_16_to_128_tb} -tclbatch {merge_data_16_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_16_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_16_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_16_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_16_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_16_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_16_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module xil_defaultlib.merge_data_16_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_16_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_16_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_16_to_128_tb} -tclbatch {merge_data_16_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_16_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_16_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_16_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_16_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_16_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_16_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module xil_defaultlib.merge_data_16_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_16_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_16_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_16_to_128_tb} -tclbatch {merge_data_16_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_16_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_16_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_16_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_16_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_16_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_16_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module xil_defaultlib.merge_data_16_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_16_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_16_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_16_to_128_tb} -tclbatch {merge_data_16_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_16_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_16_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_16_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_16_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_16_to_128_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_16_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_16_to_128_tb} -tclbatch {merge_data_16_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_16_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_16_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_16_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_16_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_16_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_16_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_16_to_128_tb_behav xil_defaultlib.merge_data_16_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" Line 1. Module data_merge_16_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module xil_defaultlib.merge_data_16_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_16_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_16_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_16_to_128_tb} -tclbatch {merge_data_16_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_16_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_16_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top data_merge_8_to_128 [current_fileset]
update_compile_order -fileset sources_1
set_property top merge_data_8_to_128_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.merge_data_8_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_8_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4421.738 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.merge_data_8_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_8_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'merge_data_8_to_128_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'merge_data_8_to_128_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj merge_data_8_to_128_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_data_8_to_128_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot merge_data_8_to_128_tb_behav xil_defaultlib.merge_data_8_to_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" Line 1. Module data_merge_8_to_128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.merge_data_8_to_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot merge_data_8_to_128_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "merge_data_8_to_128_tb_behav -key {Behavioral:sim_1:Functional:merge_data_8_to_128_tb} -tclbatch {merge_data_8_to_128_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source merge_data_8_to_128_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 84 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'merge_data_8_to_128_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name y_fifo
set_property -dict [list CONFIG.Component_Name {y_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {Standard_FIFO} CONFIG.Input_Data_Width {128} CONFIG.Input_Depth {16384} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {16384} CONFIG.Use_Embedded_Registers {true} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Use_Dout_Reset {true} CONFIG.Write_Acknowledge_Flag {false} CONFIG.Data_Count_Width {14} CONFIG.Write_Data_Count {false} CONFIG.Write_Data_Count_Width {14} CONFIG.Read_Data_Count_Width {14} CONFIG.Programmable_Full_Type {Multiple_Programmable_Full_Threshold_Constants} CONFIG.Full_Threshold_Assert_Value {12288} CONFIG.Full_Threshold_Negate_Value {12287} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3} CONFIG.Enable_Safety_Circuit {true}] [get_ips y_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'y_fifo' to 'y_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'y_fifo'...
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'y_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'y_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'y_fifo'...
catch { config_ip_cache -export [get_ips -all y_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci]
launch_runs y_fifo_synth_1 -jobs 4
[Fri Apr 21 10:16:29 2023] Launched y_fifo_synth_1...
Run output will be captured here: E:/Project/xk265/extif/extif.runs/y_fifo_synth_1/runme.log
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci] -no_script -reset -force -quiet
remove_files  -fileset y_fifo e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Project/xk265/extif/extif.runs/y_fifo_synth_1

INFO: [Project 1-386] Moving file 'e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci' from fileset 'y_fifo' to fileset 'sources_1'.
file delete -force e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo
file delete -force e:/Project/xk265/extif/extif.gen/sources_1/ip/y_fifo
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name pixel_y_fifo
set_property -dict [list CONFIG.Component_Name {pixel_y_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {128} CONFIG.Input_Depth {16384} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {16384} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {14} CONFIG.Write_Data_Count_Width {14} CONFIG.Read_Data_Count_Width {14} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {12288} CONFIG.Full_Threshold_Negate_Value {12287} CONFIG.Enable_Safety_Circuit {true}] [get_ips pixel_y_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pixel_y_fifo' to 'pixel_y_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pixel_y_fifo'...
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pixel_y_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pixel_y_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pixel_y_fifo'...
catch { config_ip_cache -export [get_ips -all pixel_y_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci]
launch_runs pixel_y_fifo_synth_1 -jobs 4
[Fri Apr 21 10:18:54 2023] Launched pixel_y_fifo_synth_1...
Run output will be captured here: E:/Project/xk265/extif/extif.runs/pixel_y_fifo_synth_1/runme.log
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name pixel_uv_fifo
set_property -dict [list CONFIG.Component_Name {pixel_uv_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {128} CONFIG.Input_Depth {8192} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {8192} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {13} CONFIG.Write_Data_Count_Width {13} CONFIG.Read_Data_Count_Width {13} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {6144} CONFIG.Full_Threshold_Negate_Value {6143} CONFIG.Enable_Safety_Circuit {true}] [get_ips pixel_uv_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pixel_uv_fifo' to 'pixel_uv_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pixel_uv_fifo'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pixel_uv_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pixel_uv_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pixel_uv_fifo'...
catch { config_ip_cache -export [get_ips -all pixel_uv_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci]
launch_runs pixel_uv_fifo_synth_1 -jobs 4
[Fri Apr 21 10:24:52 2023] Launched pixel_uv_fifo_synth_1...
Run output will be captured here: E:/Project/xk265/extif/extif.runs/pixel_uv_fifo_synth_1/runme.log
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {E:/Project/xk265/extif/extif.srcs/sim_1/new/data_merge/merge_data_16_to_128_tb.v E:/Project/xk265/extif/extif.srcs/sim_1/new/data_merge/merge_data_8_to_128_tb.v}
update_compile_order -fileset sim_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {16} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {12} CONFIG.Full_Threshold_Negate_Value {11} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs fifo_generator_0_synth_1 -jobs 4
[Fri Apr 21 10:37:21 2023] Launched fifo_generator_0_synth_1...
Run output will be captured here: E:/Project/xk265/extif/extif.runs/fifo_generator_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4421.738 ; gain = 0.000
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -reset -force -quiet
remove_files  -fileset fifo_generator_0 e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Project/xk265/extif/extif.runs/fifo_generator_0_synth_1

INFO: [Project 1-386] Moving file 'e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' from fileset 'fifo_generator_0' to fileset 'sources_1'.
file delete -force e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0
file delete -force e:/Project/xk265/extif/extif.gen/sources_1/ip/fifo_generator_0
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name test_fifo
set_property -dict [list CONFIG.Component_Name {test_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {16} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {12} CONFIG.Full_Threshold_Negate_Value {11} CONFIG.Enable_Safety_Circuit {true}] [get_ips test_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'test_fifo' to 'test_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'test_fifo'...
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'test_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'test_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'test_fifo'...
catch { config_ip_cache -export [get_ips -all test_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci]
launch_runs test_fifo_synth_1 -jobs 4
[Fri Apr 21 10:38:55 2023] Launched test_fifo_synth_1...
Run output will be captured here: E:/Project/xk265/extif/extif.runs/test_fifo_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4421.738 ; gain = 0.000
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes E:/Project/xk265/extif/extif.srcs/sim_1/new/pixel_fifo/test_fifo_tb.v
update_compile_order -fileset sim_1
set_property top test_fifo_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'pixel_uv_fifo' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/test_fifo/sim/test_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/pixel_fifo/test_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj test_fifo_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.test_fifo
Compiling module xil_defaultlib.test_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_tb_behav -key {Behavioral:sim_1:Functional:test_fifo_tb} -tclbatch {test_fifo_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source test_fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/test_fifo/sim/test_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/pixel_fifo/test_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo_tb
"xvhdl --incr --relax -prj test_fifo_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.test_fifo
Compiling module xil_defaultlib.test_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_tb_behav -key {Behavioral:sim_1:Functional:test_fifo_tb} -tclbatch {test_fifo_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source test_fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/test_fifo/sim/test_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/pixel_fifo/test_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo_tb
"xvhdl --incr --relax -prj test_fifo_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.test_fifo
Compiling module xil_defaultlib.test_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_tb_behav -key {Behavioral:sim_1:Functional:test_fifo_tb} -tclbatch {test_fifo_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source test_fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/test_fifo/sim/test_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/pixel_fifo/test_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo_tb
"xvhdl --incr --relax -prj test_fifo_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.test_fifo
Compiling module xil_defaultlib.test_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_tb_behav -key {Behavioral:sim_1:Functional:test_fifo_tb} -tclbatch {test_fifo_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source test_fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 4421.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse -scan_for_includes E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4421.738 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top video_buffer_top [current_fileset]
reset_run synth_1
INFO: [Project 1-1160] Copying file E:/Project/xk265/extif/extif.runs/synth_1/data_merge_16_to_128.dcp to E:/Project/xk265/extif/extif.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
[Fri Apr 21 12:24:13 2023] Launched synth_1...
Run output will be captured here: E:/Project/xk265/extif/extif.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 4421.738 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z035ffg676-2
Top: video_buffer_top
INFO: [Device 21-403] Loading part xc7z035ffg676-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4571.883 ; gain = 150.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'video_buffer_top' [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge_8_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_8_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'data_o' does not match port width (128) of module 'data_merge_8_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:77]
INFO: [Synth 8-6157] synthesizing module 'data_merge_16_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_16_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'data_o' does not match port width (128) of module 'data_merge_16_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:87]
INFO: [Synth 8-6157] synthesizing module 'pixel_y_fifo' [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_y_fifo' (0#1) [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'pixel_uv_fifo' [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_uv_fifo' (0#1) [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_buffer_top' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
WARNING: [Synth 8-3848] Net rstn_i in module/entity video_buffer_top does not have driver. [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:94]
WARNING: [Synth 8-3848] Net y_fifo_data_in in module/entity video_buffer_top does not have driver. [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:28]
WARNING: [Synth 8-3848] Net uv_fifo_data_in in module/entity video_buffer_top does not have driver. [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:29]
WARNING: [Synth 8-7129] Port vsync_i in module video_buffer_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4657.074 ; gain = 235.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4678.867 ; gain = 257.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4678.867 ; gain = 257.129
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.dcp' for cell 'pixel_y_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.dcp' for cell 'pixel_uv_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 4712.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xdc] for cell 'pixel_y_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xdc] for cell 'pixel_y_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xdc] for cell 'pixel_uv_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xdc] for cell 'pixel_uv_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo_clocks.xdc] for cell 'pixel_y_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo_clocks.xdc] for cell 'pixel_y_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo_clocks.xdc] for cell 'pixel_uv_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo_clocks.xdc] for cell 'pixel_uv_fifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_buffer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_buffer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_buffer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_buffer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4808.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4866.219 ; gain = 444.480
21 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4866.219 ; gain = 444.480
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z035ffg676-2
Top: video_buffer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4889.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'video_buffer_top' [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge_8_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_8_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge_16_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_16_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
INFO: [Synth 8-6157] synthesizing module 'pixel_y_fifo' [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_y_fifo' (0#1) [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'pixel_uv_fifo' [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_uv_fifo' (0#1) [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_buffer_top' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
WARNING: [Synth 8-3848] Net rstn_i in module/entity video_buffer_top does not have driver. [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:94]
WARNING: [Synth 8-7129] Port vsync_i in module video_buffer_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4889.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4889.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4889.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.dcp' for cell 'pixel_y_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.dcp' for cell 'pixel_uv_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 4889.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xdc] for cell 'pixel_y_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xdc] for cell 'pixel_y_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xdc] for cell 'pixel_uv_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xdc] for cell 'pixel_uv_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo_clocks.xdc] for cell 'pixel_y_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo_clocks.xdc] for cell 'pixel_y_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo_clocks.xdc] for cell 'pixel_uv_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo_clocks.xdc] for cell 'pixel_uv_fifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_buffer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_buffer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_buffer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_buffer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4889.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4889.953 ; gain = 0.000
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4889.953 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z035ffg676-2
Top: video_buffer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4911.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'video_buffer_top' [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge_8_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_8_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge_16_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_16_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
INFO: [Synth 8-6157] synthesizing module 'pixel_y_fifo' [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_y_fifo' (0#1) [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'pixel_uv_fifo' [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_uv_fifo' (0#1) [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_buffer_top' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
WARNING: [Synth 8-7129] Port vsync_i in module video_buffer_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4911.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4911.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4911.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.dcp' for cell 'pixel_y_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.dcp' for cell 'pixel_uv_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 4911.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xdc] for cell 'pixel_y_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xdc] for cell 'pixel_y_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xdc] for cell 'pixel_uv_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xdc] for cell 'pixel_uv_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo_clocks.xdc] for cell 'pixel_y_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo_clocks.xdc] for cell 'pixel_y_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo_clocks.xdc] for cell 'pixel_uv_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo_clocks.xdc] for cell 'pixel_uv_fifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_buffer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_buffer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_buffer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_buffer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4911.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4911.492 ; gain = 0.000
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 4911.492 ; gain = 0.000
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fifo_tb_vlog.prj"
"xvhdl --incr --relax -prj test_fifo_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_tb_behav -key {Behavioral:sim_1:Functional:test_fifo_tb} -tclbatch {test_fifo_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source test_fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 4933.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/test_fifo/sim/test_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/pixel_fifo/test_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo_tb
"xvhdl --incr --relax -prj test_fifo_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.test_fifo
Compiling module xil_defaultlib.test_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_tb_behav -key {Behavioral:sim_1:Functional:test_fifo_tb} -tclbatch {test_fifo_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source test_fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 4933.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/test_fifo/sim/test_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/pixel_fifo/test_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo_tb
"xvhdl --incr --relax -prj test_fifo_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.test_fifo
Compiling module xil_defaultlib.test_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_tb_behav -key {Behavioral:sim_1:Functional:test_fifo_tb} -tclbatch {test_fifo_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source test_fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 4933.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/test_fifo/sim/test_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/pixel_fifo/test_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo_tb
"xvhdl --incr --relax -prj test_fifo_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.test_fifo
Compiling module xil_defaultlib.test_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_tb_behav -key {Behavioral:sim_1:Functional:test_fifo_tb} -tclbatch {test_fifo_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source test_fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 4933.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips test_fifo]
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'test_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'test_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'test_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'test_fifo'...
catch { config_ip_cache -export [get_ips -all test_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci] -no_script -sync -force -quiet
reset_run test_fifo_synth_1
launch_runs test_fifo_synth_1 -jobs 4
[Fri Apr 21 16:06:31 2023] Launched test_fifo_synth_1...
Run output will be captured here: E:/Project/xk265/extif/extif.runs/test_fifo_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 4933.066 ; gain = 0.000
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/test_fifo/sim/test_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/pixel_fifo/test_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo_tb
"xvhdl --incr --relax -prj test_fifo_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_fifo_tb_behav xil_defaultlib.test_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.test_fifo
Compiling module xil_defaultlib.test_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fifo_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4933.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_tb_behav -key {Behavioral:sim_1:Functional:test_fifo_tb} -tclbatch {test_fifo_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source test_fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 4933.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v
update_compile_order -fileset sim_1
set_property top video_buffer_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
ERROR: [VRFC 10-2989] 'pixel_heigth' is not declared [E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v:68]
ERROR: [VRFC 10-8530] module 'video_buffer_top_tb' is ignored due to previous errors [E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v:1]
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4933.066 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4933.066 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4933.066 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'pixel_o' [E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4933.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 4933.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'pixel_o' [E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4933.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 4933.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4933.066 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'pixel_o' [E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4933.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 4933.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4933.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 4933.066 ; gain = 0.000
step
Stopped at time : 1001 ns : File "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" Line 37
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4933.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 4933.066 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4933.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 4933.066 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4933.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 4933.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z035ffg676-2
Top: video_buffer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4933.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'video_buffer_top' [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge_8_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_8_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge_16_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_16_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
INFO: [Synth 8-6157] synthesizing module 'pixel_y_fifo' [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_y_fifo' (0#1) [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'pixel_uv_fifo' [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_uv_fifo' (0#1) [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_buffer_top' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4933.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4933.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4933.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.dcp' for cell 'pixel_y_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.dcp' for cell 'pixel_uv_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 4933.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xdc] for cell 'pixel_y_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xdc] for cell 'pixel_y_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xdc] for cell 'pixel_uv_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xdc] for cell 'pixel_uv_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo_clocks.xdc] for cell 'pixel_y_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo_clocks.xdc] for cell 'pixel_y_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo_clocks.xdc] for cell 'pixel_uv_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo_clocks.xdc] for cell 'pixel_uv_fifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_buffer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_buffer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_buffer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_buffer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4982.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4997.293 ; gain = 64.227
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4997.293 ; gain = 64.227
close_design
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips pixel_uv_fifo]
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pixel_uv_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pixel_uv_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pixel_uv_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pixel_uv_fifo'...
catch { config_ip_cache -export [get_ips -all pixel_uv_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci] -no_script -sync -force -quiet
reset_run pixel_uv_fifo_synth_1
launch_runs pixel_uv_fifo_synth_1 -jobs 4
[Fri Apr 21 18:12:40 2023] Launched pixel_uv_fifo_synth_1...
Run output will be captured here: E:/Project/xk265/extif/extif.runs/pixel_uv_fifo_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 5029.938 ; gain = 0.000
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips pixel_y_fifo]
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pixel_y_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pixel_y_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pixel_y_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pixel_y_fifo'...
catch { config_ip_cache -export [get_ips -all pixel_y_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci] -no_script -sync -force -quiet
reset_run pixel_y_fifo_synth_1
launch_runs pixel_y_fifo_synth_1 -jobs 4
[Fri Apr 21 18:14:33 2023] Launched pixel_y_fifo_synth_1...
Run output will be captured here: E:/Project/xk265/extif/extif.runs/pixel_y_fifo_synth_1/runme.log
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5029.938 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5029.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 5029.938 ; gain = 0.000
current_wave_config {Untitled 44}
Untitled 44
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/data_o}} 
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5029.938 ; gain = 0.000
run 10 us
current_wave_config {Untitled 44}
Untitled 44
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/rst_n_i}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run 10 us
run all
current_wave_config {Untitled 44}
Untitled 44
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/de_i}} 
current_wave_config {Untitled 44}
Untitled 44
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/de_o}} 
current_wave_config {Untitled 44}
Untitled 44
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/cnt}} 
current_wave_config {Untitled 44}
Untitled 44
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/data_i}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
current_wave_config {Untitled 44}
Untitled 44
log_wave {/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i} 
current_wave_config {Untitled 44}
Untitled 44
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 44}
Untitled 44
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/rst_n_i}} 
current_wave_config {Untitled 44}
Untitled 44
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 44}
Untitled 44
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
current_wave_config {Untitled 44}
Untitled 44
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} 
current_wave_config {Untitled 44}
Untitled 44
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
current_wave_config {Untitled 44}
Untitled 44
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/cnt}} 
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5029.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 5029.938 ; gain = 0.000
current_wave_config {Untitled 45}
Untitled 45
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/rst_n_i}} 
current_wave_config {Untitled 45}
Untitled 45
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 45}
Untitled 45
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
current_wave_config {Untitled 45}
Untitled 45
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} 
current_wave_config {Untitled 45}
Untitled 45
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
current_wave_config {Untitled 45}
Untitled 45
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/cnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5029.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 5029.938 ; gain = 0.000
current_wave_config {Untitled 46}
Untitled 46
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/rst_n_i}} 
current_wave_config {Untitled 46}
Untitled 46
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 46}
Untitled 46
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
current_wave_config {Untitled 46}
Untitled 46
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} 
current_wave_config {Untitled 46}
Untitled 46
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
current_wave_config {Untitled 46}
Untitled 46
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/cnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run 10 us
current_wave_config {Untitled 46}
Untitled 46
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/wr_clk}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5029.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 5029.938 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5029.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 5029.938 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run 10 us
current_wave_config {Untitled 48}
Untitled 48
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 48}
Untitled 48
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/rst_n_i}} 
current_wave_config {Untitled 48}
Untitled 48
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
current_wave_config {Untitled 48}
Untitled 48
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} 
current_wave_config {Untitled 48}
Untitled 48
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z035ffg676-2
Top: video_buffer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5029.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'video_buffer_top' [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge_8_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_8_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge_16_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_16_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
INFO: [Synth 8-6157] synthesizing module 'pixel_y_fifo' [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_y_fifo' (0#1) [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'pixel_uv_fifo' [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_uv_fifo' (0#1) [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_buffer_top' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
WARNING: [Synth 8-3848] Net pixel_clk_i in module/entity video_buffer_top does not have driver. [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:116]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5029.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5029.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5029.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.dcp' for cell 'pixel_y_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.dcp' for cell 'pixel_uv_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 5029.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xdc] for cell 'pixel_y_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xdc] for cell 'pixel_y_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xdc] for cell 'pixel_uv_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xdc] for cell 'pixel_uv_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo_clocks.xdc] for cell 'pixel_y_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo_clocks.xdc] for cell 'pixel_y_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo_clocks.xdc] for cell 'pixel_uv_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo_clocks.xdc] for cell 'pixel_uv_fifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_buffer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_buffer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_buffer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_buffer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5039.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 5046.059 ; gain = 16.121
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 5046.059 ; gain = 16.121
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z035ffg676-2
Top: video_buffer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5094.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'video_buffer_top' [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge_8_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_8_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge_16_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_16_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
INFO: [Synth 8-6157] synthesizing module 'pixel_y_fifo' [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_y_fifo' (0#1) [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'pixel_uv_fifo' [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_uv_fifo' (0#1) [E:/Project/xk265/hevc_enc_core/.Xil/Vivado-32312-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_buffer_top' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5094.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5094.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5094.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.dcp' for cell 'pixel_y_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.dcp' for cell 'pixel_uv_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 5094.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xdc] for cell 'pixel_y_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xdc] for cell 'pixel_y_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xdc] for cell 'pixel_uv_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xdc] for cell 'pixel_uv_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo_clocks.xdc] for cell 'pixel_y_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo_clocks.xdc] for cell 'pixel_y_fifo/U0'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo_clocks.xdc] for cell 'pixel_uv_fifo/U0'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo_clocks.xdc] for cell 'pixel_uv_fifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_buffer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_buffer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_buffer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_buffer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5094.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 5094.500 ; gain = 0.000
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 5094.500 ; gain = 0.000
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'pixel_rd_en_in' on this module [E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v:55]
ERROR: [VRFC 10-3180] cannot find port 'piexl_clk_i' on this module [E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 5113.668 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'piexl_clk_i' on this module [E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 5113.668 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5113.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 5113.668 ; gain = 0.000
run 10 us
current_wave_config {Untitled 49}
Untitled 49
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_y_fifo/rst}} 
current_wave_config {Untitled 49}
Untitled 49
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/rst_n_i}} 
current_wave_config {Untitled 49}
Untitled 49
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/de_i}} 
current_wave_config {Untitled 49}
Untitled 49
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/data_i}} 
current_wave_config {Untitled 49}
Untitled 49
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/de_o}} 
current_wave_config {Untitled 49}
Untitled 49
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/data_o}} 
current_wave_config {Untitled 49}
Untitled 49
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/rst_n_i}} 
current_wave_config {Untitled 49}
Untitled 49
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 49}
Untitled 49
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
current_wave_config {Untitled 49}
Untitled 49
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} 
current_wave_config {Untitled 49}
Untitled 49
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5113.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 5113.668 ; gain = 0.000
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/rst_n_i}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/wr_clk}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/rd_clk}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/din}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/wr_en}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/rd_en}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/dout}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/full}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/empty}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/prog_full}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/wr_rst_busy}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/rd_rst_busy}} 
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/pixel}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} 
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/pixel_clk}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
current_wave_config {Untitled 50}
Untitled 50
add_wave {{/video_buffer_top_tb/hsync}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'video_buffer_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'video_buffer_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj video_buffer_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/sim/pixel_uv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_uv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/sim/pixel_y_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_y_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_16_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_merge_8_to_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_buffer_top_tb
"xvhdl --incr --relax -prj video_buffer_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot video_buffer_top_tb_behav xil_defaultlib.video_buffer_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_merge_8_to_128
Compiling module xil_defaultlib.data_merge_16_to_128
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_y_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.pixel_uv_fifo
Compiling module xil_defaultlib.video_buffer_top
Compiling module xil_defaultlib.video_buffer_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_buffer_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5113.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/xk265/extif/extif.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_buffer_top_tb_behav -key {Behavioral:sim_1:Functional:video_buffer_top_tb} -tclbatch {video_buffer_top_tb.tcl} -protoinst "protoinst_files/fdma_mig_ddr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fdma_mig_ddr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/fdma_mig_ddr.protoinst for the following reason(s):
There are no instances of module "fdma_mig_ddr" in the design.

Time resolution is 1 ps
source video_buffer_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_buffer_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 5113.668 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 21 19:35:22 2023...
