Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4.1 (win64) Build 1149489 Thu Feb 19 16:23:09 MST 2015
| Date              : Mon Jun 13 19:25:23 2016
| Host              : BILLLINC3DA running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_flyinglogo_timing_summary_routed.rpt -rpx top_flyinglogo_timing_summary_routed.rpx
| Design            : top_flyinglogo
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 192 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: b1/d1/clean_reg/C (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: b2/d1/clean_reg/C (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: b3/d1/clean_reg/C (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: b4/d1/clean_reg/C (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: b5/d1/clean_reg/C (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: b6/d1/clean_reg/C (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: b7/d1/clean_reg/C (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: b8/d1/clean_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 604 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.910        0.000                      0                  963        0.063        0.000                      0                  963        3.000        0.000                       0                   196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
u0/inst/clk_in1     {0.000 5.000}      10.000          100.000         
  clk_out1_dcm_25m  {0.000 20.000}     40.000          25.000          
  clk_out2_dcm_25m  {0.000 5.000}      10.000          100.000         
  clkfbout_dcm_25m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u0/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_dcm_25m       29.844        0.000                      0                  152        0.135        0.000                      0                  152       19.500        0.000                       0                    76  
  clk_out2_dcm_25m        5.032        0.000                      0                   54        0.092        0.000                      0                   54        4.500        0.000                       0                   116  
  clkfbout_dcm_25m                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_dcm_25m  clk_out1_dcm_25m        4.212        0.000                      0                    8        0.181        0.000                      0                    8  
clk_out1_dcm_25m  clk_out2_dcm_25m        2.910        0.000                      0                  769        0.063        0.000                      0                  769  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u0/inst/clk_in1
  To Clock:  u0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u0/inst/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { u0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                           
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm_25m
  To Clock:  clk_out1_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack       29.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.844ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 2.028ns (21.202%)  route 7.537ns (78.798%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.566     1.566    u2/pclk
    SLICE_X38Y49                                                      r  u2/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     2.084 r  u2/y_cnt_reg[8]/Q
                         net (fo=6, routed)           0.992     3.077    u2/y_cnt_reg__0[8]
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.124     3.201 r  u2/vga_data1[3]_i_15/O
                         net (fo=1, routed)           0.670     3.871    u2/n_0_vga_data1[3]_i_15
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.995 r  u2/vga_data1[3]_i_5/O
                         net (fo=67, routed)          0.913     4.908    u2/n_0_vga_data1[3]_i_5
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.032 f  u2/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=11, routed)          0.992     6.024    u2/n_0_vga_r_OBUF[3]_inst_i_8
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.148 r  u2/vga_data1[3]_i_152/O
                         net (fo=1, routed)           0.688     6.836    u2/n_0_vga_data1[3]_i_152
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.234 r  u2/vga_data1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.234    u2/n_0_vga_data1_reg[3]_i_118
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  u2/vga_data1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.348    u2/n_0_vga_data1_reg[3]_i_87
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  u2/vga_data1_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.462    u2/n_0_vga_data1_reg[3]_i_54
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 f  u2/vga_data1_reg[3]_i_20/CO[3]
                         net (fo=2, routed)           1.457     9.033    u2/logo_area13
    SLICE_X46Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.157 f  u2/vga_data1[3]_i_7/O
                         net (fo=3, routed)           0.744     9.900    u2/n_0_vga_data1[3]_i_7
    SLICE_X46Y49         LUT5 (Prop_lut5_I4_O)        0.150    10.050 r  u2/rom_addr[0]_i_1/O
                         net (fo=18, routed)          1.081    11.131    n_66_u2
    SLICE_X54Y50         FDRE                                         r  rom_addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.443    41.443    pclk
    SLICE_X54Y50                                                      r  rom_addr_reg[16]/C
                         clock pessimism              0.000    41.443    
                         clock uncertainty           -0.095    41.348    
    SLICE_X54Y50         FDRE (Setup_fdre_C_CE)      -0.373    40.975    rom_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                 29.844    

Slack (MET) :             29.844ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 2.028ns (21.202%)  route 7.537ns (78.798%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.566     1.566    u2/pclk
    SLICE_X38Y49                                                      r  u2/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     2.084 r  u2/y_cnt_reg[8]/Q
                         net (fo=6, routed)           0.992     3.077    u2/y_cnt_reg__0[8]
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.124     3.201 r  u2/vga_data1[3]_i_15/O
                         net (fo=1, routed)           0.670     3.871    u2/n_0_vga_data1[3]_i_15
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.995 r  u2/vga_data1[3]_i_5/O
                         net (fo=67, routed)          0.913     4.908    u2/n_0_vga_data1[3]_i_5
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.032 f  u2/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=11, routed)          0.992     6.024    u2/n_0_vga_r_OBUF[3]_inst_i_8
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.148 r  u2/vga_data1[3]_i_152/O
                         net (fo=1, routed)           0.688     6.836    u2/n_0_vga_data1[3]_i_152
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.234 r  u2/vga_data1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.234    u2/n_0_vga_data1_reg[3]_i_118
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  u2/vga_data1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.348    u2/n_0_vga_data1_reg[3]_i_87
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  u2/vga_data1_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.462    u2/n_0_vga_data1_reg[3]_i_54
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 f  u2/vga_data1_reg[3]_i_20/CO[3]
                         net (fo=2, routed)           1.457     9.033    u2/logo_area13
    SLICE_X46Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.157 f  u2/vga_data1[3]_i_7/O
                         net (fo=3, routed)           0.744     9.900    u2/n_0_vga_data1[3]_i_7
    SLICE_X46Y49         LUT5 (Prop_lut5_I4_O)        0.150    10.050 r  u2/rom_addr[0]_i_1/O
                         net (fo=18, routed)          1.081    11.131    n_66_u2
    SLICE_X54Y50         FDRE                                         r  rom_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.443    41.443    pclk
    SLICE_X54Y50                                                      r  rom_addr_reg[17]/C
                         clock pessimism              0.000    41.443    
                         clock uncertainty           -0.095    41.348    
    SLICE_X54Y50         FDRE (Setup_fdre_C_CE)      -0.373    40.975    rom_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                 29.844    

Slack (MET) :             29.942ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 2.028ns (21.220%)  route 7.529ns (78.780%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.566     1.566    u2/pclk
    SLICE_X38Y49                                                      r  u2/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     2.084 r  u2/y_cnt_reg[8]/Q
                         net (fo=6, routed)           0.992     3.077    u2/y_cnt_reg__0[8]
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.124     3.201 r  u2/vga_data1[3]_i_15/O
                         net (fo=1, routed)           0.670     3.871    u2/n_0_vga_data1[3]_i_15
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.995 r  u2/vga_data1[3]_i_5/O
                         net (fo=67, routed)          0.913     4.908    u2/n_0_vga_data1[3]_i_5
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.032 f  u2/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=11, routed)          0.992     6.024    u2/n_0_vga_r_OBUF[3]_inst_i_8
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.148 r  u2/vga_data1[3]_i_152/O
                         net (fo=1, routed)           0.688     6.836    u2/n_0_vga_data1[3]_i_152
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.234 r  u2/vga_data1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.234    u2/n_0_vga_data1_reg[3]_i_118
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  u2/vga_data1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.348    u2/n_0_vga_data1_reg[3]_i_87
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  u2/vga_data1_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.462    u2/n_0_vga_data1_reg[3]_i_54
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 f  u2/vga_data1_reg[3]_i_20/CO[3]
                         net (fo=2, routed)           1.457     9.033    u2/logo_area13
    SLICE_X46Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.157 f  u2/vga_data1[3]_i_7/O
                         net (fo=3, routed)           0.744     9.900    u2/n_0_vga_data1[3]_i_7
    SLICE_X46Y49         LUT5 (Prop_lut5_I4_O)        0.150    10.050 r  u2/rom_addr[0]_i_1/O
                         net (fo=18, routed)          1.073    11.123    n_66_u2
    SLICE_X54Y46         FDRE                                         r  rom_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.452    41.452    pclk
    SLICE_X54Y46                                                      r  rom_addr_reg[0]/C
                         clock pessimism              0.080    41.532    
                         clock uncertainty           -0.095    41.438    
    SLICE_X54Y46         FDRE (Setup_fdre_C_CE)      -0.373    41.065    rom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.065    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                 29.942    

Slack (MET) :             29.942ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 2.028ns (21.220%)  route 7.529ns (78.780%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.566     1.566    u2/pclk
    SLICE_X38Y49                                                      r  u2/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     2.084 r  u2/y_cnt_reg[8]/Q
                         net (fo=6, routed)           0.992     3.077    u2/y_cnt_reg__0[8]
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.124     3.201 r  u2/vga_data1[3]_i_15/O
                         net (fo=1, routed)           0.670     3.871    u2/n_0_vga_data1[3]_i_15
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.995 r  u2/vga_data1[3]_i_5/O
                         net (fo=67, routed)          0.913     4.908    u2/n_0_vga_data1[3]_i_5
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.032 f  u2/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=11, routed)          0.992     6.024    u2/n_0_vga_r_OBUF[3]_inst_i_8
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.148 r  u2/vga_data1[3]_i_152/O
                         net (fo=1, routed)           0.688     6.836    u2/n_0_vga_data1[3]_i_152
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.234 r  u2/vga_data1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.234    u2/n_0_vga_data1_reg[3]_i_118
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  u2/vga_data1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.348    u2/n_0_vga_data1_reg[3]_i_87
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  u2/vga_data1_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.462    u2/n_0_vga_data1_reg[3]_i_54
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 f  u2/vga_data1_reg[3]_i_20/CO[3]
                         net (fo=2, routed)           1.457     9.033    u2/logo_area13
    SLICE_X46Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.157 f  u2/vga_data1[3]_i_7/O
                         net (fo=3, routed)           0.744     9.900    u2/n_0_vga_data1[3]_i_7
    SLICE_X46Y49         LUT5 (Prop_lut5_I4_O)        0.150    10.050 r  u2/rom_addr[0]_i_1/O
                         net (fo=18, routed)          1.073    11.123    n_66_u2
    SLICE_X54Y46         FDRE                                         r  rom_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.452    41.452    pclk
    SLICE_X54Y46                                                      r  rom_addr_reg[1]/C
                         clock pessimism              0.080    41.532    
                         clock uncertainty           -0.095    41.438    
    SLICE_X54Y46         FDRE (Setup_fdre_C_CE)      -0.373    41.065    rom_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.065    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                 29.942    

Slack (MET) :             29.942ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 2.028ns (21.220%)  route 7.529ns (78.780%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.566     1.566    u2/pclk
    SLICE_X38Y49                                                      r  u2/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     2.084 r  u2/y_cnt_reg[8]/Q
                         net (fo=6, routed)           0.992     3.077    u2/y_cnt_reg__0[8]
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.124     3.201 r  u2/vga_data1[3]_i_15/O
                         net (fo=1, routed)           0.670     3.871    u2/n_0_vga_data1[3]_i_15
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.995 r  u2/vga_data1[3]_i_5/O
                         net (fo=67, routed)          0.913     4.908    u2/n_0_vga_data1[3]_i_5
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.032 f  u2/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=11, routed)          0.992     6.024    u2/n_0_vga_r_OBUF[3]_inst_i_8
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.148 r  u2/vga_data1[3]_i_152/O
                         net (fo=1, routed)           0.688     6.836    u2/n_0_vga_data1[3]_i_152
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.234 r  u2/vga_data1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.234    u2/n_0_vga_data1_reg[3]_i_118
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  u2/vga_data1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.348    u2/n_0_vga_data1_reg[3]_i_87
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  u2/vga_data1_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.462    u2/n_0_vga_data1_reg[3]_i_54
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 f  u2/vga_data1_reg[3]_i_20/CO[3]
                         net (fo=2, routed)           1.457     9.033    u2/logo_area13
    SLICE_X46Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.157 f  u2/vga_data1[3]_i_7/O
                         net (fo=3, routed)           0.744     9.900    u2/n_0_vga_data1[3]_i_7
    SLICE_X46Y49         LUT5 (Prop_lut5_I4_O)        0.150    10.050 r  u2/rom_addr[0]_i_1/O
                         net (fo=18, routed)          1.073    11.123    n_66_u2
    SLICE_X54Y46         FDRE                                         r  rom_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.452    41.452    pclk
    SLICE_X54Y46                                                      r  rom_addr_reg[2]/C
                         clock pessimism              0.080    41.532    
                         clock uncertainty           -0.095    41.438    
    SLICE_X54Y46         FDRE (Setup_fdre_C_CE)      -0.373    41.065    rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.065    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                 29.942    

Slack (MET) :             29.942ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 2.028ns (21.220%)  route 7.529ns (78.780%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.566     1.566    u2/pclk
    SLICE_X38Y49                                                      r  u2/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     2.084 r  u2/y_cnt_reg[8]/Q
                         net (fo=6, routed)           0.992     3.077    u2/y_cnt_reg__0[8]
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.124     3.201 r  u2/vga_data1[3]_i_15/O
                         net (fo=1, routed)           0.670     3.871    u2/n_0_vga_data1[3]_i_15
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.995 r  u2/vga_data1[3]_i_5/O
                         net (fo=67, routed)          0.913     4.908    u2/n_0_vga_data1[3]_i_5
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.032 f  u2/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=11, routed)          0.992     6.024    u2/n_0_vga_r_OBUF[3]_inst_i_8
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.148 r  u2/vga_data1[3]_i_152/O
                         net (fo=1, routed)           0.688     6.836    u2/n_0_vga_data1[3]_i_152
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.234 r  u2/vga_data1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.234    u2/n_0_vga_data1_reg[3]_i_118
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  u2/vga_data1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.348    u2/n_0_vga_data1_reg[3]_i_87
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  u2/vga_data1_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.462    u2/n_0_vga_data1_reg[3]_i_54
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 f  u2/vga_data1_reg[3]_i_20/CO[3]
                         net (fo=2, routed)           1.457     9.033    u2/logo_area13
    SLICE_X46Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.157 f  u2/vga_data1[3]_i_7/O
                         net (fo=3, routed)           0.744     9.900    u2/n_0_vga_data1[3]_i_7
    SLICE_X46Y49         LUT5 (Prop_lut5_I4_O)        0.150    10.050 r  u2/rom_addr[0]_i_1/O
                         net (fo=18, routed)          1.073    11.123    n_66_u2
    SLICE_X54Y46         FDRE                                         r  rom_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.452    41.452    pclk
    SLICE_X54Y46                                                      r  rom_addr_reg[3]/C
                         clock pessimism              0.080    41.532    
                         clock uncertainty           -0.095    41.438    
    SLICE_X54Y46         FDRE (Setup_fdre_C_CE)      -0.373    41.065    rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         41.065    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                 29.942    

Slack (MET) :             30.083ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 2.028ns (21.536%)  route 7.389ns (78.464%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.566     1.566    u2/pclk
    SLICE_X38Y49                                                      r  u2/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     2.084 r  u2/y_cnt_reg[8]/Q
                         net (fo=6, routed)           0.992     3.077    u2/y_cnt_reg__0[8]
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.124     3.201 r  u2/vga_data1[3]_i_15/O
                         net (fo=1, routed)           0.670     3.871    u2/n_0_vga_data1[3]_i_15
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.995 r  u2/vga_data1[3]_i_5/O
                         net (fo=67, routed)          0.913     4.908    u2/n_0_vga_data1[3]_i_5
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.032 f  u2/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=11, routed)          0.992     6.024    u2/n_0_vga_r_OBUF[3]_inst_i_8
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.148 r  u2/vga_data1[3]_i_152/O
                         net (fo=1, routed)           0.688     6.836    u2/n_0_vga_data1[3]_i_152
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.234 r  u2/vga_data1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.234    u2/n_0_vga_data1_reg[3]_i_118
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  u2/vga_data1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.348    u2/n_0_vga_data1_reg[3]_i_87
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  u2/vga_data1_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.462    u2/n_0_vga_data1_reg[3]_i_54
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 f  u2/vga_data1_reg[3]_i_20/CO[3]
                         net (fo=2, routed)           1.457     9.033    u2/logo_area13
    SLICE_X46Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.157 f  u2/vga_data1[3]_i_7/O
                         net (fo=3, routed)           0.744     9.900    u2/n_0_vga_data1[3]_i_7
    SLICE_X46Y49         LUT5 (Prop_lut5_I4_O)        0.150    10.050 r  u2/rom_addr[0]_i_1/O
                         net (fo=18, routed)          0.933    10.983    n_66_u2
    SLICE_X54Y47         FDRE                                         r  rom_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.453    41.453    pclk
    SLICE_X54Y47                                                      r  rom_addr_reg[4]/C
                         clock pessimism              0.080    41.533    
                         clock uncertainty           -0.095    41.439    
    SLICE_X54Y47         FDRE (Setup_fdre_C_CE)      -0.373    41.066    rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.066    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                 30.083    

Slack (MET) :             30.083ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 2.028ns (21.536%)  route 7.389ns (78.464%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.566     1.566    u2/pclk
    SLICE_X38Y49                                                      r  u2/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     2.084 r  u2/y_cnt_reg[8]/Q
                         net (fo=6, routed)           0.992     3.077    u2/y_cnt_reg__0[8]
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.124     3.201 r  u2/vga_data1[3]_i_15/O
                         net (fo=1, routed)           0.670     3.871    u2/n_0_vga_data1[3]_i_15
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.995 r  u2/vga_data1[3]_i_5/O
                         net (fo=67, routed)          0.913     4.908    u2/n_0_vga_data1[3]_i_5
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.032 f  u2/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=11, routed)          0.992     6.024    u2/n_0_vga_r_OBUF[3]_inst_i_8
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.148 r  u2/vga_data1[3]_i_152/O
                         net (fo=1, routed)           0.688     6.836    u2/n_0_vga_data1[3]_i_152
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.234 r  u2/vga_data1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.234    u2/n_0_vga_data1_reg[3]_i_118
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  u2/vga_data1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.348    u2/n_0_vga_data1_reg[3]_i_87
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  u2/vga_data1_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.462    u2/n_0_vga_data1_reg[3]_i_54
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 f  u2/vga_data1_reg[3]_i_20/CO[3]
                         net (fo=2, routed)           1.457     9.033    u2/logo_area13
    SLICE_X46Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.157 f  u2/vga_data1[3]_i_7/O
                         net (fo=3, routed)           0.744     9.900    u2/n_0_vga_data1[3]_i_7
    SLICE_X46Y49         LUT5 (Prop_lut5_I4_O)        0.150    10.050 r  u2/rom_addr[0]_i_1/O
                         net (fo=18, routed)          0.933    10.983    n_66_u2
    SLICE_X54Y47         FDRE                                         r  rom_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.453    41.453    pclk
    SLICE_X54Y47                                                      r  rom_addr_reg[5]/C
                         clock pessimism              0.080    41.533    
                         clock uncertainty           -0.095    41.439    
    SLICE_X54Y47         FDRE (Setup_fdre_C_CE)      -0.373    41.066    rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         41.066    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                 30.083    

Slack (MET) :             30.083ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 2.028ns (21.536%)  route 7.389ns (78.464%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.566     1.566    u2/pclk
    SLICE_X38Y49                                                      r  u2/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     2.084 r  u2/y_cnt_reg[8]/Q
                         net (fo=6, routed)           0.992     3.077    u2/y_cnt_reg__0[8]
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.124     3.201 r  u2/vga_data1[3]_i_15/O
                         net (fo=1, routed)           0.670     3.871    u2/n_0_vga_data1[3]_i_15
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.995 r  u2/vga_data1[3]_i_5/O
                         net (fo=67, routed)          0.913     4.908    u2/n_0_vga_data1[3]_i_5
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.032 f  u2/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=11, routed)          0.992     6.024    u2/n_0_vga_r_OBUF[3]_inst_i_8
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.148 r  u2/vga_data1[3]_i_152/O
                         net (fo=1, routed)           0.688     6.836    u2/n_0_vga_data1[3]_i_152
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.234 r  u2/vga_data1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.234    u2/n_0_vga_data1_reg[3]_i_118
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  u2/vga_data1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.348    u2/n_0_vga_data1_reg[3]_i_87
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  u2/vga_data1_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.462    u2/n_0_vga_data1_reg[3]_i_54
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 f  u2/vga_data1_reg[3]_i_20/CO[3]
                         net (fo=2, routed)           1.457     9.033    u2/logo_area13
    SLICE_X46Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.157 f  u2/vga_data1[3]_i_7/O
                         net (fo=3, routed)           0.744     9.900    u2/n_0_vga_data1[3]_i_7
    SLICE_X46Y49         LUT5 (Prop_lut5_I4_O)        0.150    10.050 r  u2/rom_addr[0]_i_1/O
                         net (fo=18, routed)          0.933    10.983    n_66_u2
    SLICE_X54Y47         FDRE                                         r  rom_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.453    41.453    pclk
    SLICE_X54Y47                                                      r  rom_addr_reg[6]/C
                         clock pessimism              0.080    41.533    
                         clock uncertainty           -0.095    41.439    
    SLICE_X54Y47         FDRE (Setup_fdre_C_CE)      -0.373    41.066    rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         41.066    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                 30.083    

Slack (MET) :             30.083ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 2.028ns (21.536%)  route 7.389ns (78.464%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.566     1.566    u2/pclk
    SLICE_X38Y49                                                      r  u2/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     2.084 r  u2/y_cnt_reg[8]/Q
                         net (fo=6, routed)           0.992     3.077    u2/y_cnt_reg__0[8]
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.124     3.201 r  u2/vga_data1[3]_i_15/O
                         net (fo=1, routed)           0.670     3.871    u2/n_0_vga_data1[3]_i_15
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.995 r  u2/vga_data1[3]_i_5/O
                         net (fo=67, routed)          0.913     4.908    u2/n_0_vga_data1[3]_i_5
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.032 f  u2/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=11, routed)          0.992     6.024    u2/n_0_vga_r_OBUF[3]_inst_i_8
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.148 r  u2/vga_data1[3]_i_152/O
                         net (fo=1, routed)           0.688     6.836    u2/n_0_vga_data1[3]_i_152
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.234 r  u2/vga_data1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.234    u2/n_0_vga_data1_reg[3]_i_118
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  u2/vga_data1_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.348    u2/n_0_vga_data1_reg[3]_i_87
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  u2/vga_data1_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.462    u2/n_0_vga_data1_reg[3]_i_54
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 f  u2/vga_data1_reg[3]_i_20/CO[3]
                         net (fo=2, routed)           1.457     9.033    u2/logo_area13
    SLICE_X46Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.157 f  u2/vga_data1[3]_i_7/O
                         net (fo=3, routed)           0.744     9.900    u2/n_0_vga_data1[3]_i_7
    SLICE_X46Y49         LUT5 (Prop_lut5_I4_O)        0.150    10.050 r  u2/rom_addr[0]_i_1/O
                         net (fo=18, routed)          0.933    10.983    n_66_u2
    SLICE_X54Y47         FDRE                                         r  rom_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.453    41.453    pclk
    SLICE_X54Y47                                                      r  rom_addr_reg[7]/C
                         clock pessimism              0.080    41.533    
                         clock uncertainty           -0.095    41.439    
    SLICE_X54Y47         FDRE (Setup_fdre_C_CE)      -0.373    41.066    rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         41.066    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                 30.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rom_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.371ns (69.019%)  route 0.167ns (30.981%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.567     0.567    pclk
    SLICE_X54Y49                                                      r  rom_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  rom_addr_reg[15]/Q
                         net (fo=28, routed)          0.166     0.896    u2/I38[15]
    SLICE_X54Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.941 r  u2/rom_addr[12]_i_2/O
                         net (fo=1, routed)           0.000     0.941    u2/n_0_rom_addr[12]_i_2
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.050 r  u2/rom_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.051    u2/n_0_rom_addr_reg[12]_i_1
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.104 r  u2/rom_addr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.104    n_17_u2
    SLICE_X54Y50         FDRE                                         r  rom_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836     0.836    pclk
    SLICE_X54Y50                                                      r  rom_addr_reg[16]/C
                         clock pessimism              0.000     0.836    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     0.970    rom_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rom_addr1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.356ns (67.276%)  route 0.173ns (32.724%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565     0.565    pclk
    SLICE_X45Y49                                                      r  rom_addr1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rom_addr1_reg[7]/Q
                         net (fo=24, routed)          0.172     0.878    u2/addra[7]
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.923 r  u2/rom_addr1[4]_i_2/O
                         net (fo=1, routed)           0.000     0.923    u2/n_0_rom_addr1[4]_i_2
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.038 r  u2/rom_addr1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.039    u2/n_0_rom_addr1_reg[4]_i_1
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.094 r  u2/rom_addr1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.094    n_29_u2
    SLICE_X45Y50         FDRE                                         r  rom_addr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.833     0.833    pclk
    SLICE_X45Y50                                                      r  rom_addr1_reg[8]/C
                         clock pessimism              0.000     0.833    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     0.938    rom_addr1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rom_addr1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.883%)  route 0.173ns (32.117%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565     0.565    pclk
    SLICE_X45Y49                                                      r  rom_addr1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rom_addr1_reg[7]/Q
                         net (fo=24, routed)          0.172     0.878    u2/addra[7]
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.923 r  u2/rom_addr1[4]_i_2/O
                         net (fo=1, routed)           0.000     0.923    u2/n_0_rom_addr1[4]_i_2
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.038 r  u2/rom_addr1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.039    u2/n_0_rom_addr1_reg[4]_i_1
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.104 r  u2/rom_addr1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.104    n_27_u2
    SLICE_X45Y50         FDRE                                         r  rom_addr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.833     0.833    pclk
    SLICE_X45Y50                                                      r  rom_addr1_reg[10]/C
                         clock pessimism              0.000     0.833    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     0.938    rom_addr1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rom_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.407ns (70.964%)  route 0.167ns (29.036%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.567     0.567    pclk
    SLICE_X54Y49                                                      r  rom_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  rom_addr_reg[15]/Q
                         net (fo=28, routed)          0.166     0.896    u2/I38[15]
    SLICE_X54Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.941 r  u2/rom_addr[12]_i_2/O
                         net (fo=1, routed)           0.000     0.941    u2/n_0_rom_addr[12]_i_2
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.050 r  u2/rom_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.051    u2/n_0_rom_addr_reg[12]_i_1
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.140 r  u2/rom_addr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.140    n_16_u2
    SLICE_X54Y50         FDRE                                         r  rom_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836     0.836    pclk
    SLICE_X54Y50                                                      r  rom_addr_reg[17]/C
                         clock pessimism              0.000     0.836    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     0.970    rom_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rom_addr1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.306%)  route 0.173ns (30.694%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565     0.565    pclk
    SLICE_X45Y49                                                      r  rom_addr1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rom_addr1_reg[7]/Q
                         net (fo=24, routed)          0.172     0.878    u2/addra[7]
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.923 r  u2/rom_addr1[4]_i_2/O
                         net (fo=1, routed)           0.000     0.923    u2/n_0_rom_addr1[4]_i_2
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.038 r  u2/rom_addr1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.039    u2/n_0_rom_addr1_reg[4]_i_1
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.129 r  u2/rom_addr1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.129    n_26_u2
    SLICE_X45Y50         FDRE                                         r  rom_addr1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.833     0.833    pclk
    SLICE_X45Y50                                                      r  rom_addr1_reg[11]/C
                         clock pessimism              0.000     0.833    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     0.938    rom_addr1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rom_addr1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.306%)  route 0.173ns (30.694%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565     0.565    pclk
    SLICE_X45Y49                                                      r  rom_addr1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rom_addr1_reg[7]/Q
                         net (fo=24, routed)          0.172     0.878    u2/addra[7]
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.923 r  u2/rom_addr1[4]_i_2/O
                         net (fo=1, routed)           0.000     0.923    u2/n_0_rom_addr1[4]_i_2
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.038 r  u2/rom_addr1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.039    u2/n_0_rom_addr1_reg[4]_i_1
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.129 r  u2/rom_addr1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.129    n_28_u2
    SLICE_X45Y50         FDRE                                         r  rom_addr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.833     0.833    pclk
    SLICE_X45Y50                                                      r  rom_addr1_reg[9]/C
                         clock pessimism              0.000     0.833    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     0.938    rom_addr1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rom_addr1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.395ns (69.522%)  route 0.173ns (30.478%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565     0.565    pclk
    SLICE_X45Y49                                                      r  rom_addr1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rom_addr1_reg[7]/Q
                         net (fo=24, routed)          0.172     0.878    u2/addra[7]
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.923 r  u2/rom_addr1[4]_i_2/O
                         net (fo=1, routed)           0.000     0.923    u2/n_0_rom_addr1[4]_i_2
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.038 r  u2/rom_addr1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.039    u2/n_0_rom_addr1_reg[4]_i_1
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.078 r  u2/rom_addr1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.078    u2/n_0_rom_addr1_reg[8]_i_1
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.133 r  u2/rom_addr1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.133    n_33_u2
    SLICE_X45Y51         FDRE                                         r  rom_addr1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.833     0.833    pclk
    SLICE_X45Y51                                                      r  rom_addr1_reg[12]/C
                         clock pessimism              0.000     0.833    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105     0.938    rom_addr1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rom_addr1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.405ns (70.049%)  route 0.173ns (29.951%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565     0.565    pclk
    SLICE_X45Y49                                                      r  rom_addr1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rom_addr1_reg[7]/Q
                         net (fo=24, routed)          0.172     0.878    u2/addra[7]
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.923 r  u2/rom_addr1[4]_i_2/O
                         net (fo=1, routed)           0.000     0.923    u2/n_0_rom_addr1[4]_i_2
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.038 r  u2/rom_addr1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.039    u2/n_0_rom_addr1_reg[4]_i_1
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.078 r  u2/rom_addr1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.078    u2/n_0_rom_addr1_reg[8]_i_1
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.143 r  u2/rom_addr1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.143    n_31_u2
    SLICE_X45Y51         FDRE                                         r  rom_addr1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.833     0.833    pclk
    SLICE_X45Y51                                                      r  rom_addr1_reg[14]/C
                         clock pessimism              0.000     0.833    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105     0.938    rom_addr1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rom_addr1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.430ns (71.291%)  route 0.173ns (28.709%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565     0.565    pclk
    SLICE_X45Y49                                                      r  rom_addr1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rom_addr1_reg[7]/Q
                         net (fo=24, routed)          0.172     0.878    u2/addra[7]
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.923 r  u2/rom_addr1[4]_i_2/O
                         net (fo=1, routed)           0.000     0.923    u2/n_0_rom_addr1[4]_i_2
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.038 r  u2/rom_addr1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.039    u2/n_0_rom_addr1_reg[4]_i_1
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.078 r  u2/rom_addr1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.078    u2/n_0_rom_addr1_reg[8]_i_1
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.168 r  u2/rom_addr1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.168    n_32_u2
    SLICE_X45Y51         FDRE                                         r  rom_addr1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.833     0.833    pclk
    SLICE_X45Y51                                                      r  rom_addr1_reg[13]/C
                         clock pessimism              0.000     0.833    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105     0.938    rom_addr1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rom_addr1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.430ns (71.291%)  route 0.173ns (28.709%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565     0.565    pclk
    SLICE_X45Y49                                                      r  rom_addr1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rom_addr1_reg[7]/Q
                         net (fo=24, routed)          0.172     0.878    u2/addra[7]
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.923 r  u2/rom_addr1[4]_i_2/O
                         net (fo=1, routed)           0.000     0.923    u2/n_0_rom_addr1[4]_i_2
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.038 r  u2/rom_addr1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.039    u2/n_0_rom_addr1_reg[4]_i_1
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.078 r  u2/rom_addr1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.078    u2/n_0_rom_addr1_reg[8]_i_1
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.168 r  u2/rom_addr1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.168    n_30_u2
    SLICE_X45Y51         FDRE                                         r  rom_addr1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.833     0.833    pclk
    SLICE_X45Y51                                                      r  rom_addr1_reg[15]/C
                         clock pessimism              0.000     0.833    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105     0.938    rom_addr1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dcm_25m
Waveform:           { 0 20 }
Period:             40.000
Sources:            { u0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                            
Min Period        n/a     BUFG/I              n/a            2.155     40.000  37.845   BUFGCTRL_X0Y1    u0/inst/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X45Y48     rom_addr1_reg[0]/C             
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X45Y50     rom_addr1_reg[10]/C            
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X45Y50     rom_addr1_reg[11]/C            
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X45Y51     rom_addr1_reg[12]/C            
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X45Y51     rom_addr1_reg[13]/C            
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X45Y51     rom_addr1_reg[14]/C            
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X45Y51     rom_addr1_reg[15]/C            
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X45Y52     rom_addr1_reg[16]/C            
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X48Y50     rom_addr2_reg[0]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X48Y51     rom_addr2_reg[1]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X48Y51     rom_addr2_reg[2]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X48Y51     rom_addr2_reg[3]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X48Y51     rom_addr2_reg[4]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X48Y51     rom_addr2_reg[5]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X48Y50     rom_addr2_reg[6]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X48Y50     rom_addr2_reg[7]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X48Y50     rom_addr2_reg[8]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X48Y50     rom_addr2_reg[9]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X54Y46     rom_addr_reg[0]/C              
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X54Y48     rom_addr_reg[10]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X54Y48     rom_addr_reg[11]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X54Y49     rom_addr_reg[12]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X54Y49     rom_addr_reg[13]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X54Y49     rom_addr_reg[14]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X54Y49     rom_addr_reg[15]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X54Y46     rom_addr_reg[1]/C              
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X54Y46     rom_addr_reg[2]/C              
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X54Y46     rom_addr_reg[3]/C              



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dcm_25m
  To Clock:  clk_out2_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack        5.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.642ns (14.398%)  route 3.817ns (85.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.560     1.560    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y51                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=5, routed)           0.949     3.027    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.151 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_47/O
                         net (fo=4, routed)           2.868     6.019    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/pwropt_1
    RAMB36_X1Y1          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.486    11.486    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y1                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.074    11.411    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.051    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 0.580ns (13.220%)  route 3.807ns (86.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557     1.557    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y56                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     2.013 f  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=6, routed)           0.795     2.808    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.124     2.932 r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_57/O
                         net (fo=4, routed)           3.013     5.944    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/pwropt_1
    RAMB36_X1Y3          RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.477    11.477    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y3                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.074    11.402    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.042    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.580ns (15.034%)  route 3.278ns (84.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557     1.557    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y56                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     2.013 f  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=6, routed)           0.795     2.808    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.124     2.932 r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_57/O
                         net (fo=4, routed)           2.483     5.415    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt_1
    RAMB36_X1Y5          RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.477    11.477    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.074    11.402    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.042    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.642ns (16.725%)  route 3.197ns (83.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.560     1.560    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y51                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=5, routed)           0.949     3.027    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.151 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_47/O
                         net (fo=4, routed)           2.248     5.399    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_23
    RAMB36_X2Y1          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.488    11.488    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.488    
                         clock uncertainty           -0.074    11.413    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.053    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.580ns (17.270%)  route 2.778ns (82.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557     1.557    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y56                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     2.013 f  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=6, routed)           0.795     2.808    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.124     2.932 r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_57/O
                         net (fo=4, routed)           1.984     4.915    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/pwropt_1
    RAMB36_X0Y2          RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.482    11.482    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.482    
                         clock uncertainty           -0.074    11.407    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.047    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.047    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.642ns (19.299%)  route 2.685ns (80.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.560     1.560    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y51                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=5, routed)           0.949     3.027    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.151 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_47/O
                         net (fo=4, routed)           1.736     4.887    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_1
    RAMB36_X2Y3          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.479    11.479    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y3                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.479    
                         clock uncertainty           -0.074    11.404    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.044    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_10_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.580ns (18.701%)  route 2.521ns (81.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 11.462 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.637     1.637    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    SLICE_X58Y45                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_10_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDCE (Prop_fdce_C_Q)         0.456     2.093 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_10_cooolDelFlop/Q
                         net (fo=4, routed)           1.593     3.686    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_6
    SLICE_X57Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.810 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.929     4.739    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_7
    RAMB36_X2Y14         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.462    11.462    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y14                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.462    
                         clock uncertainty           -0.074    11.388    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.945    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.945    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.580ns (18.275%)  route 2.594ns (81.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.565     1.565    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    SLICE_X28Y41                                                      r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.456     2.021 f  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/Q
                         net (fo=4, routed)           0.931     2.952    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.124     3.076 r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           1.663     4.739    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_18
    RAMB36_X0Y17         RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.474    11.474    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17                                                      r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.074    11.400    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.957    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.580ns (18.276%)  route 2.594ns (81.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557     1.557    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y56                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456     2.013 f  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=6, routed)           0.754     2.767    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.124     2.891 r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_62/O
                         net (fo=4, routed)           1.840     4.731    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/pwropt_1
    RAMB36_X1Y7          RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.486    11.486    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y7                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.074    11.411    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.051    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.642ns (20.293%)  route 2.522ns (79.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 11.462 - 10.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.560     1.560    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y51                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=5, routed)           0.471     2.549    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/pwropt
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.124     2.673 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_52/O
                         net (fo=4, routed)           2.051     4.724    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_24
    RAMB36_X2Y14         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.462    11.462    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y14                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.078    11.540    
                         clock uncertainty           -0.074    11.466    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.106    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                  6.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.132%)  route 0.285ns (66.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.565     0.565    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y50                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.285     0.990    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y49         FDRE                                         r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.838     0.838    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y49                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.000     0.838    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.061     0.899    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.152%)  route 0.378ns (72.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.564     0.564    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y56                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=6, routed)           0.378     1.083    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X9Y49          FDRE                                         r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.837     0.837    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y49                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.000     0.837    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.070     0.907    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.164ns (29.101%)  route 0.400ns (70.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.565     0.565    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y51                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=5, routed)           0.400     1.128    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X53Y49         FDRE                                         r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.838     0.838    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y49                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.000     0.838    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.071     0.909    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.468%)  route 0.435ns (75.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.564     0.564    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y56                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=6, routed)           0.435     1.140    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X9Y49          FDRE                                         r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.837     0.837    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y49                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.000     0.837    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.066     0.903    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.498%)  route 0.415ns (66.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.565     0.565    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y51                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     0.729 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=5, routed)           0.063     0.792    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/pwropt_1
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.045     0.837 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_52/O
                         net (fo=4, routed)           0.352     1.189    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt_1
    RAMB36_X2Y9          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.880     0.880    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y9                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.880    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.949    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.715%)  route 0.197ns (58.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.564     0.564    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y56                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.197     0.902    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y57          FDRE                                         r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.833     0.833    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y57                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.059     0.638    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.164ns (26.641%)  route 0.452ns (73.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.565     0.565    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y51                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=5, routed)           0.452     1.180    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X53Y49         FDRE                                         r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.838     0.838    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y49                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.000     0.838    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.072     0.910    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.927%)  route 0.446ns (68.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.565     0.565    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y51                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     0.729 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=5, routed)           0.163     0.892    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/pwropt_2
    SLICE_X52Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.937 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_67/O
                         net (fo=2, routed)           0.282     1.219    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_27
    RAMB36_X1Y9          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.879     0.879    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y9                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.879    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.948    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.563     0.563    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y58                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176     0.903    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y58          FDRE                                         r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.833     0.833    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y58                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.059     0.622    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.637%)  route 0.266ns (65.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.564     0.564    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y56                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.266     0.971    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y57          FDRE                                         r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.833     0.833    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y57                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.052     0.631    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_dcm_25m
Waveform:           { 0 5 }
Period:             10.000
Sources:            { u0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y1      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK                                                                                                                             
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y2      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK                                                                                                                             
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X1Y1      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X1Y2      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y14     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y15     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y7      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK                                                                                                                             
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y8      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK                                                                                                                             
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y3      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK                                                                                                                             
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y4      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK                                                                                                                             
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT1                                                                                                                                                                                                                                                            
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X56Y22     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C     
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X58Y45     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_10_cooolDelFlop/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X8Y58      u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C                                                                                                                               
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X8Y57      u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C                                                                                                                               
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X8Y57      u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C                                                                                                                               
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X9Y49      u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C                                                                                                                               
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X9Y49      u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C                                                                                                                               
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X8Y58      u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C                                                                                                                                                                  
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X28Y41     u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X53Y49     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C                                                                                                                               
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X53Y50     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C                                                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X53Y50     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C                                                                                                                                                                  
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y51     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C                                                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y51     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C                                                                                                                                                                  
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y51     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C                                                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y51     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C                                                                                                                                                                  
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y51     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C                                                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y51     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C                                                                                                                                                                  
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X58Y45     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_10_cooolDelFlop/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X9Y49      u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C                                                                                                                               



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dcm_25m
  To Clock:  clkfbout_dcm_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dcm_25m
Waveform:           { 0 5 }
Period:             10.000
Sources:            { u0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                             
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y4    u0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dcm_25m
  To Clock:  clk_out1_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack        4.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        5.367ns  (logic 1.701ns (31.692%)  route 3.666ns (68.308%))
  Logic Levels:           3  (LUT5=2 RAMB36E1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.599ns = ( 31.599 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575    31.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.599    31.599    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028    32.627 r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065    32.692    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    33.117 f  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.435    35.552    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/I5[0]
    SLICE_X12Y49         LUT5 (Prop_lut5_I4_O)        0.124    35.676 f  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.166    36.842    u2/douta[1]
    SLICE_X44Y49         LUT5 (Prop_lut5_I2_O)        0.124    36.966 r  u2/vga_data[1]_i_1/O
                         net (fo=1, routed)           0.000    36.966    n_63_u2
    SLICE_X44Y49         FDRE                                         r  vga_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.449    41.449    pclk
    SLICE_X44Y49                                                      r  vga_data_reg[1]/C
                         clock pessimism             -0.085    41.364    
                         clock uncertainty           -0.215    41.150    
    SLICE_X44Y49         FDRE (Setup_fdre_C_D)        0.029    41.179    vga_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.179    
                         arrival time                         -36.966    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        5.335ns  (logic 2.088ns (39.139%)  route 3.247ns (60.861%))
  Logic Levels:           4  (LUT3=1 LUT5=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 31.613 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575    31.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.613    31.613    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028    32.641 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065    32.706    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    33.131 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.198    35.329    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DOUTA[0]
    SLICE_X53Y49         LUT3 (Prop_lut3_I2_O)        0.124    35.453 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    35.453    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/I9
    SLICE_X53Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    35.665 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.984    36.649    u2/I40[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.299    36.948 r  u2/vga_data[0]_i_1/O
                         net (fo=1, routed)           0.000    36.948    n_64_u2
    SLICE_X44Y49         FDRE                                         r  vga_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.449    41.449    pclk
    SLICE_X44Y49                                                      r  vga_data_reg[0]/C
                         clock pessimism             -0.085    41.364    
                         clock uncertainty           -0.215    41.150    
    SLICE_X44Y49         FDRE (Setup_fdre_C_D)        0.032    41.182    vga_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.182    
                         arrival time                         -36.948    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        5.087ns  (logic 1.701ns (33.440%)  route 3.386ns (66.560%))
  Logic Levels:           3  (LUT5=2 RAMB36E1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.607ns = ( 31.607 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575    31.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.607    31.607    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028    32.635 r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065    32.700    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    33.125 f  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           1.933    35.058    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/I12[0]
    SLICE_X9Y49          LUT5 (Prop_lut5_I4_O)        0.124    35.182 f  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.388    36.570    u2/douta[3]
    SLICE_X44Y49         LUT5 (Prop_lut5_I2_O)        0.124    36.694 r  u2/vga_data[3]_i_2/O
                         net (fo=1, routed)           0.000    36.694    n_61_u2
    SLICE_X44Y49         FDRE                                         r  vga_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.449    41.449    pclk
    SLICE_X44Y49                                                      r  vga_data_reg[3]/C
                         clock pessimism             -0.085    41.364    
                         clock uncertainty           -0.215    41.150    
    SLICE_X44Y49         FDRE (Setup_fdre_C_D)        0.031    41.181    vga_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.181    
                         arrival time                         -36.694    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        4.558ns  (logic 1.701ns (37.317%)  route 2.857ns (62.683%))
  Logic Levels:           3  (LUT5=2 RAMB36E1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 31.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575    31.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.602    31.602    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y3                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028    32.630 r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065    32.695    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    33.120 f  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.032    35.153    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/I8[0]
    SLICE_X30Y49         LUT5 (Prop_lut5_I4_O)        0.124    35.277 f  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.760    36.036    u2/douta[2]
    SLICE_X44Y49         LUT5 (Prop_lut5_I2_O)        0.124    36.160 r  u2/vga_data[2]_i_1/O
                         net (fo=1, routed)           0.000    36.160    n_62_u2
    SLICE_X44Y49         FDRE                                         r  vga_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.449    41.449    pclk
    SLICE_X44Y49                                                      r  vga_data_reg[2]/C
                         clock pessimism             -0.085    41.364    
                         clock uncertainty           -0.215    41.150    
    SLICE_X44Y49         FDRE (Setup_fdre_C_D)        0.031    41.181    vga_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.181    
                         arrival time                         -36.160    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        2.832ns  (logic 1.006ns (35.521%)  route 1.826ns (64.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.600ns = ( 31.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575    31.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.600    31.600    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20                                                      r  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.882    32.482 f  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.826    34.309    douta2[3]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.124    34.433 r  vga_data1[3]_i_3/O
                         net (fo=1, routed)           0.000    34.433    p_1_in[3]
    SLICE_X47Y49         FDRE                                         r  vga_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.449    41.449    pclk
    SLICE_X47Y49                                                      r  vga_data1_reg[3]/C
                         clock pessimism             -0.085    41.364    
                         clock uncertainty           -0.215    41.150    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)        0.031    41.181    vga_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         41.181    
                         arrival time                         -34.433    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        2.573ns  (logic 1.006ns (39.105%)  route 1.567ns (60.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.600ns = ( 31.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575    31.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.600    31.600    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20                                                      r  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882    32.482 f  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.567    34.049    douta2[0]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.124    34.173 r  vga_data1[0]_i_1/O
                         net (fo=1, routed)           0.000    34.173    p_1_in[0]
    SLICE_X47Y49         FDRE                                         r  vga_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.449    41.449    pclk
    SLICE_X47Y49                                                      r  vga_data1_reg[0]/C
                         clock pessimism             -0.085    41.364    
                         clock uncertainty           -0.215    41.150    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)        0.032    41.182    vga_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         41.182    
                         arrival time                         -34.173    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        2.486ns  (logic 1.006ns (40.464%)  route 1.480ns (59.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.600ns = ( 31.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575    31.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.600    31.600    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20                                                      r  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882    32.482 f  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.480    33.963    douta2[2]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.124    34.087 r  vga_data1[2]_i_1/O
                         net (fo=1, routed)           0.000    34.087    p_1_in[2]
    SLICE_X47Y49         FDRE                                         r  vga_data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.449    41.449    pclk
    SLICE_X47Y49                                                      r  vga_data1_reg[2]/C
                         clock pessimism             -0.085    41.364    
                         clock uncertainty           -0.215    41.150    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)        0.031    41.181    vga_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         41.181    
                         arrival time                         -34.087    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        2.426ns  (logic 1.006ns (41.463%)  route 1.420ns (58.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.600ns = ( 31.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575    31.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.600    31.600    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20                                                      r  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882    32.482 f  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.420    33.903    douta2[1]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.124    34.027 r  vga_data1[1]_i_1/O
                         net (fo=1, routed)           0.000    34.027    p_1_in[1]
    SLICE_X47Y49         FDRE                                         r  vga_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    41.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.449    41.449    pclk
    SLICE_X47Y49                                                      r  vga_data1_reg[1]/C
                         clock pessimism             -0.085    41.364    
                         clock uncertainty           -0.215    41.150    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)        0.029    41.179    vga_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         41.179    
                         arrival time                         -34.027    
  -------------------------------------------------------------------
                         slack                                  7.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.359ns (44.765%)  route 0.443ns (55.235%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.567     0.567    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y49                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=8, routed)           0.195     0.903    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/O1[0]
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.045     0.948 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.948    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/n_0_douta[2]_INST_0_i_2
    SLICE_X49Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     1.013 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.248     1.261    u2/I40[2]
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.108     1.369 r  u2/vga_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.369    n_62_u2
    SLICE_X44Y49         FDRE                                         r  vga_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835     0.835    pclk
    SLICE_X44Y49                                                      r  vga_data_reg[2]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.092     1.188    vga_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.359ns (42.441%)  route 0.487ns (57.559%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.567     0.567    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y49                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=8, routed)           0.238     0.946    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/O1[0]
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.045     0.991 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.991    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/n_0_douta[1]_INST_0_i_2
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     1.056 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.249     1.304    u2/I40[1]
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.108     1.412 r  u2/vga_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.412    n_63_u2
    SLICE_X44Y49         FDRE                                         r  vga_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835     0.835    pclk
    SLICE_X44Y49                                                      r  vga_data_reg[1]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.091     1.187    vga_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.249ns (30.468%)  route 0.568ns (69.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.600     0.600    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20                                                      r  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204     0.804 f  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.568     1.372    douta2[1]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.417 r  vga_data1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.417    p_1_in[1]
    SLICE_X47Y49         FDRE                                         r  vga_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835     0.835    pclk
    SLICE_X47Y49                                                      r  vga_data1_reg[1]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.091     1.187    vga_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.382ns (44.013%)  route 0.486ns (55.987%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.567     0.567    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y49                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     0.695 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=4, routed)           0.194     0.889    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X48Y49         MUXF7 (Prop_muxf7_S_O)       0.146     1.035 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.292     1.327    u2/I40[3]
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.108     1.435 r  u2/vga_data[3]_i_2/O
                         net (fo=1, routed)           0.000     1.435    n_61_u2
    SLICE_X44Y49         FDRE                                         r  vga_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835     0.835    pclk
    SLICE_X44Y49                                                      r  vga_data_reg[3]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.092     1.188    vga_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.249ns (29.118%)  route 0.606ns (70.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.600     0.600    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20                                                      r  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.204     0.804 f  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.606     1.410    douta2[2]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.455 r  vga_data1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.455    p_1_in[2]
    SLICE_X47Y49         FDRE                                         r  vga_data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835     0.835    pclk
    SLICE_X47Y49                                                      r  vga_data1_reg[2]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.092     1.188    vga_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.359ns (40.095%)  route 0.536ns (59.905%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.567     0.567    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y49                                                      r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=8, routed)           0.148     0.855    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/O1[0]
    SLICE_X53Y49         LUT5 (Prop_lut5_I4_O)        0.045     0.900 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.900    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/n_0_douta[0]_INST_0_i_2
    SLICE_X53Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     0.965 f  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.389     1.354    u2/I40[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.108     1.462 r  u2/vga_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.462    n_64_u2
    SLICE_X44Y49         FDRE                                         r  vga_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835     0.835    pclk
    SLICE_X44Y49                                                      r  vga_data_reg[0]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.092     1.188    vga_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.249ns (28.767%)  route 0.617ns (71.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.600     0.600    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20                                                      r  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.804 f  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.617     1.421    douta2[0]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.466 r  vga_data1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.466    p_1_in[0]
    SLICE_X47Y49         FDRE                                         r  vga_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835     0.835    pclk
    SLICE_X47Y49                                                      r  vga_data1_reg[0]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.092     1.188    vga_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.249ns (25.483%)  route 0.728ns (74.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.600     0.600    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20                                                      r  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.204     0.804 f  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.728     1.532    douta2[3]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.577 r  vga_data1[3]_i_3/O
                         net (fo=1, routed)           0.000     1.577    p_1_in[3]
    SLICE_X47Y49         FDRE                                         r  vga_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835     0.835    pclk
    SLICE_X47Y49                                                      r  vga_data1_reg[3]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.092     1.188    vga_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm_25m
  To Clock:  clk_out2_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 rom_addr1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 0.456ns (7.422%)  route 5.688ns (92.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.556     1.556    pclk
    SLICE_X45Y50                                                      r  rom_addr1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     2.012 r  rom_addr1_reg[8]/Q
                         net (fo=24, routed)          5.688     7.700    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y18         RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.476    11.476    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18                                                      r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.085    11.391    
                         clock uncertainty           -0.215    11.176    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.610    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.610    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 rom_addr1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 0.456ns (7.472%)  route 5.647ns (92.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.556     1.556    pclk
    SLICE_X45Y50                                                      r  rom_addr1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     2.012 r  rom_addr1_reg[8]/Q
                         net (fo=24, routed)          5.647     7.659    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y17         RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.474    11.474    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17                                                      r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.215    11.174    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.608    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.608    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 rom_addr1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 0.456ns (7.582%)  route 5.558ns (92.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.556     1.556    pclk
    SLICE_X45Y50                                                      r  rom_addr1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     2.012 r  rom_addr1_reg[8]/Q
                         net (fo=24, routed)          5.558     7.570    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y16         RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.470    11.470    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y16                                                      r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.385    
                         clock uncertainty           -0.215    11.170    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.604    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 rom_addr1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 0.456ns (8.033%)  route 5.220ns (91.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.556     1.556    pclk
    SLICE_X45Y50                                                      r  rom_addr1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     2.012 r  rom_addr1_reg[8]/Q
                         net (fo=24, routed)          5.220     7.232    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y15         RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.465    11.465    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y15                                                      r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.380    
                         clock uncertainty           -0.215    11.165    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.599    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 0.518ns (9.239%)  route 5.088ns (90.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.572     1.572    pclk
    SLICE_X54Y49                                                      r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.518     2.090 r  rom_addr_reg[12]/Q
                         net (fo=23, routed)          5.088     7.179    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y1          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.488    11.488    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.085    11.402    
                         clock uncertainty           -0.215    11.188    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.622    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.622    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.518ns (9.266%)  route 5.072ns (90.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.572     1.572    pclk
    SLICE_X54Y48                                                      r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.518     2.090 r  rom_addr_reg[11]/Q
                         net (fo=23, routed)          5.072     7.163    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y2          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.485    11.485    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.085    11.399    
                         clock uncertainty           -0.215    11.185    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.619    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.619    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 rom_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 0.518ns (9.270%)  route 5.070ns (90.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.572     1.572    pclk
    SLICE_X54Y49                                                      r  rom_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.518     2.090 r  rom_addr_reg[14]/Q
                         net (fo=23, routed)          5.070     7.160    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y2          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.485    11.485    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.085    11.399    
                         clock uncertainty           -0.215    11.185    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    10.619    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.619    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 0.518ns (9.287%)  route 5.060ns (90.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.572     1.572    pclk
    SLICE_X54Y48                                                      r  rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.518     2.090 r  rom_addr_reg[9]/Q
                         net (fo=23, routed)          5.060     7.150    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y1          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.488    11.488    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.085    11.402    
                         clock uncertainty           -0.215    11.188    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.622    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.622    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 0.518ns (9.317%)  route 5.041ns (90.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.572     1.572    pclk
    SLICE_X54Y48                                                      r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.518     2.090 r  rom_addr_reg[8]/Q
                         net (fo=23, routed)          5.041     7.132    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y1          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.488    11.488    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.085    11.402    
                         clock uncertainty           -0.215    11.188    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.622    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.622    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 0.518ns (9.340%)  route 5.028ns (90.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.575     1.575    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.572     1.572    pclk
    SLICE_X54Y48                                                      r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.518     2.090 r  rom_addr_reg[10]/Q
                         net (fo=23, routed)          5.028     7.119    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y1          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         1.457    11.457    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.488    11.488    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.085    11.402    
                         clock uncertainty           -0.215    11.188    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.622    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.622    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  3.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rom_addr1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.221%)  route 0.678ns (82.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565     0.565    pclk
    SLICE_X45Y48                                                      r  rom_addr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rom_addr1_reg[1]/Q
                         net (fo=24, routed)          0.678     1.383    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y10         RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.876     0.876    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y10                                                      r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.923    
                         clock uncertainty            0.215     1.137    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.320    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 rom_addr1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.185%)  route 0.679ns (82.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565     0.565    pclk
    SLICE_X45Y48                                                      r  rom_addr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rom_addr1_reg[0]/Q
                         net (fo=25, routed)          0.679     1.385    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y11         RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.875     0.875    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y11                                                      r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.922    
                         clock uncertainty            0.215     1.136    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.319    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rom_addr2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.128ns (16.513%)  route 0.647ns (83.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565     0.565    pclk
    SLICE_X48Y50                                                      r  rom_addr2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  rom_addr2_reg[7]/Q
                         net (fo=4, routed)           0.647     1.340    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y20         RAMB18E1                                     r  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.876     0.876    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20                                                      r  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.923    
                         clock uncertainty            0.215     1.137    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129     1.266    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 rom_addr1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.342%)  route 0.552ns (79.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.563     0.563    pclk
    SLICE_X45Y51                                                      r  rom_addr1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  rom_addr1_reg[13]/Q
                         net (fo=25, routed)          0.552     1.256    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X8Y58          FDRE                                         r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.833     0.833    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y58                                                       r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.047     0.879    
                         clock uncertainty            0.215     1.094    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.052     1.146    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rom_addr1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.191%)  route 0.730ns (83.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565     0.565    pclk
    SLICE_X45Y48                                                      r  rom_addr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rom_addr1_reg[3]/Q
                         net (fo=24, routed)          0.730     1.435    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y10         RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.876     0.876    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y10                                                      r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.923    
                         clock uncertainty            0.215     1.137    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.320    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rom_addr1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.141ns (16.133%)  route 0.733ns (83.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.563     0.563    pclk
    SLICE_X45Y50                                                      r  rom_addr1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  rom_addr1_reg[9]/Q
                         net (fo=24, routed)          0.733     1.437    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y11         RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.875     0.875    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y11                                                      r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.922    
                         clock uncertainty            0.215     1.136    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.319    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rom_addr1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.141ns (15.909%)  route 0.745ns (84.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.563     0.563    pclk
    SLICE_X45Y50                                                      r  rom_addr1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  rom_addr1_reg[11]/Q
                         net (fo=24, routed)          0.745     1.449    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y10         RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.876     0.876    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y10                                                      r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.923    
                         clock uncertainty            0.215     1.137    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.320    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rom_addr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.141ns (15.899%)  route 0.746ns (84.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.565     0.565    pclk
    SLICE_X48Y50                                                      r  rom_addr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rom_addr2_reg[0]/Q
                         net (fo=8, routed)           0.746     1.452    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y20         RAMB18E1                                     r  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.876     0.876    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20                                                      r  u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.923    
                         clock uncertainty            0.215     1.137    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.320    u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rom_addr1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.141ns (15.902%)  route 0.746ns (84.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.563     0.563    pclk
    SLICE_X45Y51                                                      r  rom_addr1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  rom_addr1_reg[13]/Q
                         net (fo=25, routed)          0.746     1.449    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[13]
    RAMB36_X0Y12         RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.871     0.871    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y12                                                      r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.918    
                         clock uncertainty            0.215     1.132    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.315    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rom_addr1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.777%)  route 0.753ns (84.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.549     0.549    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.563     0.563    pclk
    SLICE_X45Y50                                                      r  rom_addr1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  rom_addr1_reg[11]/Q
                         net (fo=24, routed)          0.753     1.456    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y11         RAMB36E1                                     r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=193, routed)         0.817     0.817    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.875     0.875    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y11                                                      r  u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.922    
                         clock uncertainty            0.215     1.136    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.319    u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.137    





