<stg><name>accelerator_Pipeline_VITIS_LOOP_69_4</name>


<trans_list>

<trans id="345" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="26" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="and_ln144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="26" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="and_ln144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="27" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %output_array_inference_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_inference_0_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %output_array_inference_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_inference_1_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %output_array_inference_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_inference_2_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %output_array_inference_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_array_inference_3_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %w1_local_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_0_0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %w1_local_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_0_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %w1_local_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_1_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %w1_local_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w1_local_1_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %w2_local_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w2_local_0_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %w2_local_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w2_local_0_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %w2_local_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w2_local_1_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %w2_local_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w2_local_1_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %bias_1_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_1_local_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %bias_1_local_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_1_local_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %bias_2_local_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_2_local_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %bias_2_local_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_2_local_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %cmp_i_i116_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i116

]]></Node>
<StgValue><ssdm name="cmp_i_i116_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training

]]></Node>
<StgValue><ssdm name="training_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %output_array_inference_0_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_array_inference_0_0

]]></Node>
<StgValue><ssdm name="output_array_inference_0_0_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %output_array_inference_1_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_array_inference_1_0

]]></Node>
<StgValue><ssdm name="output_array_inference_1_0_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %output_array_inference_2_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_array_inference_2_0

]]></Node>
<StgValue><ssdm name="output_array_inference_2_0_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %output_array_inference_3_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_array_inference_3_0

]]></Node>
<StgValue><ssdm name="output_array_inference_3_0_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %w1_local_0_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_0_0_2

]]></Node>
<StgValue><ssdm name="w1_local_0_0_2_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %w1_local_0_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_0_1_2

]]></Node>
<StgValue><ssdm name="w1_local_0_1_2_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %w1_local_1_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_1_0_2

]]></Node>
<StgValue><ssdm name="w1_local_1_0_2_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %w1_local_1_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_1_1_2

]]></Node>
<StgValue><ssdm name="w1_local_1_1_2_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %w2_local_0_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_0_0_2

]]></Node>
<StgValue><ssdm name="w2_local_0_0_2_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:28 %w2_local_0_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_0_1_2

]]></Node>
<StgValue><ssdm name="w2_local_0_1_2_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %w2_local_1_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_1_0_2

]]></Node>
<StgValue><ssdm name="w2_local_1_0_2_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %w2_local_1_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_1_1_2

]]></Node>
<StgValue><ssdm name="w2_local_1_1_2_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %bias_1_local_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_1_local_0_2

]]></Node>
<StgValue><ssdm name="bias_1_local_0_2_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %bias_1_local_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_1_local_1_2

]]></Node>
<StgValue><ssdm name="bias_1_local_1_2_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %bias_2_local_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_2_local_0_2

]]></Node>
<StgValue><ssdm name="bias_2_local_0_2_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %bias_2_local_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_2_local_1_2

]]></Node>
<StgValue><ssdm name="bias_2_local_1_2_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i16 %bias_2_local_1_2_read, i16 %bias_2_local_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i16 %bias_2_local_0_2_read, i16 %bias_2_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i16 %bias_1_local_1_2_read, i16 %bias_1_local_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i16 %bias_1_local_0_2_read, i16 %bias_1_local_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i16 %w2_local_1_1_2_read, i16 %w2_local_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i16 %w2_local_1_0_2_read, i16 %w2_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i16 %w2_local_0_1_2_read, i16 %w2_local_0_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i16 %w2_local_0_0_2_read, i16 %w2_local_0_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i16 %w1_local_1_1_2_read, i16 %w1_local_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i16 %w1_local_1_0_2_read, i16 %w1_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i16 %w1_local_0_1_2_read, i16 %w1_local_0_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i16 %w1_local_0_0_2_read, i16 %w1_local_0_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i16 %output_array_inference_3_0_read, i16 %output_array_inference_3_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:48 %store_ln0 = store i16 %output_array_inference_2_0_read, i16 %output_array_inference_2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i16 %output_array_inference_1_0_read, i16 %output_array_inference_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:50 %store_ln0 = store i16 %output_array_inference_0_0_read, i16 %output_array_inference_0_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:51 %store_ln0 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:52 %br_ln0 = br void %for.body118

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body118:0 %j_1 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body118:1 %icmp_ln69 = icmp_eq  i3 %j_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body118:2 %add_ln69 = add i3 %j_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body118:3 %br_ln69 = br i1 %icmp_ln69, void %for.body118.split_ifconv, void %for.body118.for.end312_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:4 %w1_local_0_0_load_1 = load i16 %w1_local_0_0

]]></Node>
<StgValue><ssdm name="w1_local_0_0_load_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:5 %w1_local_0_1_load_1 = load i16 %w1_local_0_1

]]></Node>
<StgValue><ssdm name="w1_local_0_1_load_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:6 %w1_local_1_0_load_1 = load i16 %w1_local_1_0

]]></Node>
<StgValue><ssdm name="w1_local_1_0_load_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:7 %w1_local_1_1_load_1 = load i16 %w1_local_1_1

]]></Node>
<StgValue><ssdm name="w1_local_1_1_load_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:12 %bias_1_local_0_load_1 = load i16 %bias_1_local_0

]]></Node>
<StgValue><ssdm name="bias_1_local_0_load_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:13 %bias_1_local_1_load_1 = load i16 %bias_1_local_1

]]></Node>
<StgValue><ssdm name="bias_1_local_1_load_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="3">
<![CDATA[
for.body118.split_ifconv:19 %trunc_ln72 = trunc i3 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.body118.split_ifconv:20 %output_0 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 0, i13 0, i13 4096, i13 4096, i2 %trunc_ln72

]]></Node>
<StgValue><ssdm name="output_0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="13">
<![CDATA[
for.body118.split_ifconv:21 %zext_ln33 = zext i13 %output_0

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.body118.split_ifconv:22 %output_0_1 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 0, i13 4096, i13 0, i13 4096, i2 %trunc_ln72

]]></Node>
<StgValue><ssdm name="output_0_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="13">
<![CDATA[
for.body118.split_ifconv:23 %zext_ln33_1 = zext i13 %output_0_1

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:24 %call_ret1 = call i160 @model_array, i16 %w1_local_0_0_load_1, i16 %w1_local_0_1_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_1_1_load_1, i16 %bias_1_local_0_load_1, i16 %bias_1_local_1_load_1, i16 %zext_ln33, i16 %zext_ln33_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body118.split_ifconv:147 %icmp_ln144 = icmp_eq  i3 %j_1, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:148 %and_ln144 = and i1 %cmp_i_i116_read, i1 %icmp_ln144

]]></Node>
<StgValue><ssdm name="and_ln144"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body118.split_ifconv:149 %br_ln144 = br i1 %and_ln144, void %for.inc310, void %for.body118.split_ifconv.for.end312_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="102" st_id="3" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:24 %call_ret1 = call i160 @model_array, i16 %w1_local_0_0_load_1, i16 %w1_local_0_1_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_1_1_load_1, i16 %bias_1_local_0_load_1, i16 %bias_1_local_1_load_1, i16 %zext_ln33, i16 %zext_ln33_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:24 %call_ret1 = call i160 @model_array, i16 %w1_local_0_0_load_1, i16 %w1_local_0_1_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_1_1_load_1, i16 %bias_1_local_0_load_1, i16 %bias_1_local_1_load_1, i16 %zext_ln33, i16 %zext_ln33_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:24 %call_ret1 = call i160 @model_array, i16 %w1_local_0_0_load_1, i16 %w1_local_0_1_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_1_1_load_1, i16 %bias_1_local_0_load_1, i16 %bias_1_local_1_load_1, i16 %zext_ln33, i16 %zext_ln33_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:24 %call_ret1 = call i160 @model_array, i16 %w1_local_0_0_load_1, i16 %w1_local_0_1_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_1_1_load_1, i16 %bias_1_local_0_load_1, i16 %bias_1_local_1_load_1, i16 %zext_ln33, i16 %zext_ln33_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="106" st_id="7" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:24 %call_ret1 = call i160 @model_array, i16 %w1_local_0_0_load_1, i16 %w1_local_0_1_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_1_1_load_1, i16 %bias_1_local_0_load_1, i16 %bias_1_local_1_load_1, i16 %zext_ln33, i16 %zext_ln33_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:25 %array_out1_output_k_0 = extractvalue i160 %call_ret1

]]></Node>
<StgValue><ssdm name="array_out1_output_k_0"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:26 %array_out1_output_k_1 = extractvalue i160 %call_ret1

]]></Node>
<StgValue><ssdm name="array_out1_output_k_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:8 %w2_local_0_0_load_1 = load i16 %w2_local_0_0

]]></Node>
<StgValue><ssdm name="w2_local_0_0_load_1"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:9 %w2_local_0_1_load_1 = load i16 %w2_local_0_1

]]></Node>
<StgValue><ssdm name="w2_local_0_1_load_1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:10 %w2_local_1_0_load_1 = load i16 %w2_local_1_0

]]></Node>
<StgValue><ssdm name="w2_local_1_0_load_1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:11 %w2_local_1_1_load_1 = load i16 %w2_local_1_1

]]></Node>
<StgValue><ssdm name="w2_local_1_1_load_1"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:14 %bias_2_local_0_load_1 = load i16 %bias_2_local_0

]]></Node>
<StgValue><ssdm name="bias_2_local_0_load_1"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:15 %bias_2_local_1_load_1 = load i16 %bias_2_local_1

]]></Node>
<StgValue><ssdm name="bias_2_local_1_load_1"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:27 %call_ret = call i160 @model_array, i16 %w2_local_0_0_load_1, i16 %w2_local_0_1_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_1_1_load_1, i16 %bias_2_local_0_load_1, i16 %bias_2_local_1_load_1, i16 %array_out1_output_k_0, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="116" st_id="9" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:27 %call_ret = call i160 @model_array, i16 %w2_local_0_0_load_1, i16 %w2_local_0_1_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_1_1_load_1, i16 %bias_2_local_0_load_1, i16 %bias_2_local_1_load_1, i16 %array_out1_output_k_0, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="117" st_id="10" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:27 %call_ret = call i160 @model_array, i16 %w2_local_0_0_load_1, i16 %w2_local_0_1_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_1_1_load_1, i16 %bias_2_local_0_load_1, i16 %bias_2_local_1_load_1, i16 %array_out1_output_k_0, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="118" st_id="11" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:27 %call_ret = call i160 @model_array, i16 %w2_local_0_0_load_1, i16 %w2_local_0_1_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_1_1_load_1, i16 %bias_2_local_0_load_1, i16 %bias_2_local_1_load_1, i16 %array_out1_output_k_0, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="119" st_id="12" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:27 %call_ret = call i160 @model_array, i16 %w2_local_0_0_load_1, i16 %w2_local_0_1_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_1_1_load_1, i16 %bias_2_local_0_load_1, i16 %bias_2_local_1_load_1, i16 %array_out1_output_k_0, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="120" st_id="13" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:27 %call_ret = call i160 @model_array, i16 %w2_local_0_0_load_1, i16 %w2_local_0_1_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_1_1_load_1, i16 %bias_2_local_0_load_1, i16 %bias_2_local_1_load_1, i16 %array_out1_output_k_0, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:28 %output_2 = extractvalue i160 %call_ret

]]></Node>
<StgValue><ssdm name="output_2"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body118.split_ifconv:30 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %output_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="123" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body118.split_ifconv:29 %icmp_ln93 = icmp_eq  i16 %output_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body118.split_ifconv:31 %sub_ln93 = sub i16 0, i16 %output_2

]]></Node>
<StgValue><ssdm name="sub_ln93"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv:32 %select_ln93 = select i1 %tmp_6, i16 %sub_ln93, i16 %output_2

]]></Node>
<StgValue><ssdm name="select_ln93"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body118.split_ifconv:33 %tmp = partselect i16 @llvm.part.select.i16, i16 %select_ln93, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv:34 %tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="17">
<![CDATA[
for.body118.split_ifconv:35 %sext_ln93 = sext i17 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body118.split_ifconv:36 %tmp_2 = cttz i32 @llvm.cttz.i32, i32 %sext_ln93, i1 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body118.split_ifconv:37 %sub_ln93_1 = sub i32 16, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="sub_ln93_1"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32">
<![CDATA[
for.body118.split_ifconv:38 %trunc_ln93 = trunc i32 %sub_ln93_1

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="32">
<![CDATA[
for.body118.split_ifconv:42 %trunc_ln93_1 = trunc i32 %sub_ln93_1

]]></Node>
<StgValue><ssdm name="trunc_ln93_1"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body118.split_ifconv:43 %sub_ln93_4 = sub i4 6, i4 %trunc_ln93_1

]]></Node>
<StgValue><ssdm name="sub_ln93_4"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="4">
<![CDATA[
for.body118.split_ifconv:44 %zext_ln93_5 = zext i4 %sub_ln93_4

]]></Node>
<StgValue><ssdm name="zext_ln93_5"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body118.split_ifconv:45 %lshr_ln93_2 = lshr i16 65535, i16 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="lshr_ln93_2"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body118.split_ifconv:51 %add_ln93_1 = add i16 %trunc_ln93, i16 65483

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv:52 %bit_select30_i_i1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln93, i16 %add_ln93_1

]]></Node>
<StgValue><ssdm name="bit_select30_i_i1"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="32">
<![CDATA[
for.body118.split_ifconv:71 %trunc_ln93_2 = trunc i32 %tmp_2

]]></Node>
<StgValue><ssdm name="trunc_ln93_2"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body118.split_ifconv:120 %icmp_ln111 = icmp_sgt  i16 %output_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="17" op_0_bw="16">
<![CDATA[
for.body118.split_ifconv:121 %sext_ln112 = sext i16 %output_2

]]></Node>
<StgValue><ssdm name="sext_ln112"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.body118.split_ifconv:122 %zext_ln112_cast = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 0, i13 4096, i13 4096, i13 0, i2 %trunc_ln72

]]></Node>
<StgValue><ssdm name="zext_ln112_cast"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="13">
<![CDATA[
for.body118.split_ifconv:123 %zext_ln112 = zext i13 %zext_ln112_cast

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body118.split_ifconv:124 %sub_ln112 = sub i17 %sext_ln112, i17 %zext_ln112

]]></Node>
<StgValue><ssdm name="sub_ln112"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="17">
<![CDATA[
for.body118.split_ifconv:125 %delta_2 = trunc i17 %sub_ln112

]]></Node>
<StgValue><ssdm name="delta_2"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="27" op_0_bw="17">
<![CDATA[
for.body118.split_ifconv:126 %sext_ln114 = sext i17 %sub_ln112

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body118.split_ifconv:127 %mul_ln114 = mul i27 %sext_ln114, i27 409

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="15" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body118.split_ifconv:128 %delta_2_1 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln114, i32 12, i32 26

]]></Node>
<StgValue><ssdm name="delta_2_1"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="15">
<![CDATA[
for.body118.split_ifconv:129 %sext_ln114_1 = sext i15 %delta_2_1

]]></Node>
<StgValue><ssdm name="sext_ln114_1"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv:130 %delta_2_2 = select i1 %icmp_ln111, i16 %delta_2, i16 %sext_ln114_1

]]></Node>
<StgValue><ssdm name="delta_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="150" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body118.split_ifconv:39 %add_ln93 = add i32 %sub_ln93_1, i32 4294967243

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body118.split_ifconv:40 %tmp_7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln93, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body118.split_ifconv:41 %icmp_ln93_1 = icmp_sgt  i31 %tmp_7, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln93_1"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body118.split_ifconv:46 %and_ln93_4 = and i16 %select_ln93, i16 %lshr_ln93_2

]]></Node>
<StgValue><ssdm name="and_ln93_4"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body118.split_ifconv:47 %icmp_ln93_2 = icmp_ne  i16 %and_ln93_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln93_2"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:48 %and_ln93 = and i1 %icmp_ln93_1, i1 %icmp_ln93_2

]]></Node>
<StgValue><ssdm name="and_ln93"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body118.split_ifconv:49 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln93, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:50 %xor_ln93_1 = xor i1 %tmp_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln93_1"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:53 %and_ln93_1 = and i1 %bit_select30_i_i1, i1 %xor_ln93_1

]]></Node>
<StgValue><ssdm name="and_ln93_1"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:54 %or_ln93 = or i1 %and_ln93_1, i1 %and_ln93

]]></Node>
<StgValue><ssdm name="or_ln93"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body118.split_ifconv:55 %or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln93

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="16">
<![CDATA[
for.body118.split_ifconv:56 %zext_ln93 = zext i16 %select_ln93

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body118.split_ifconv:57 %icmp_ln93_3 = icmp_sgt  i32 %add_ln93, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln93_3"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body118.split_ifconv:58 %add_ln93_2 = add i32 %sub_ln93_1, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln93_2"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
for.body118.split_ifconv:59 %zext_ln93_1 = zext i32 %add_ln93_2

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body118.split_ifconv:60 %lshr_ln93 = lshr i64 %zext_ln93, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="lshr_ln93"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body118.split_ifconv:61 %sub_ln93_2 = sub i32 54, i32 %sub_ln93_1

]]></Node>
<StgValue><ssdm name="sub_ln93_2"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:131 %call_ret2 = call i160 @model_array, i16 %w2_local_0_0_load_1, i16 %w2_local_0_1_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_1_1_load_1, i16 %bias_2_local_0_load_1, i16 %bias_2_local_1_load_1, i16 %array_out1_output_k_0, i16 %array_out1_output_k_1, i16 %delta_2_2, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="icmp_ln93_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="32">
<![CDATA[
for.body118.split_ifconv:62 %zext_ln93_2 = zext i32 %sub_ln93_2

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="icmp_ln93_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body118.split_ifconv:63 %shl_ln93 = shl i64 %zext_ln93, i64 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="shl_ln93"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body118.split_ifconv:64 %select_ln93_1 = select i1 %icmp_ln93_3, i64 %lshr_ln93, i64 %shl_ln93

]]></Node>
<StgValue><ssdm name="select_ln93_1"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="2">
<![CDATA[
for.body118.split_ifconv:65 %zext_ln93_3 = zext i2 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln93_3"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body118.split_ifconv:66 %add_ln93_3 = add i64 %select_ln93_1, i64 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="add_ln93_3"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body118.split_ifconv:67 %lshr_ln93_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln93_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln93_1"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body118.split_ifconv:69 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln93_3, i32 54

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body118.split_ifconv:77 %trunc_ln93_3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln93_3, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln93_3"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.body118.split_ifconv:79 %icmp_ln93_5 = icmp_eq  i52 %trunc_ln93_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln93_5"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:131 %call_ret2 = call i160 @model_array, i16 %w2_local_0_0_load_1, i16 %w2_local_0_1_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_1_1_load_1, i16 %bias_2_local_0_load_1, i16 %bias_2_local_1_load_1, i16 %array_out1_output_k_0, i16 %array_out1_output_k_1, i16 %delta_2_2, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="63">
<![CDATA[
for.body118.split_ifconv:68 %zext_ln93_4 = zext i63 %lshr_ln93_1

]]></Node>
<StgValue><ssdm name="zext_ln93_4"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.body118.split_ifconv:70 %select_ln93_2 = select i1 %tmp_10, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln93_2"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body118.split_ifconv:72 %sub_ln93_3 = sub i11 4, i11 %trunc_ln93_2

]]></Node>
<StgValue><ssdm name="sub_ln93_3"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body118.split_ifconv:73 %add_ln93_4 = add i11 %select_ln93_2, i11 %sub_ln93_3

]]></Node>
<StgValue><ssdm name="add_ln93_4"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
for.body118.split_ifconv:74 %tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_6, i11 %add_ln93_4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body118.split_ifconv:75 %LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln93_4, i12 %tmp_8, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64">
<![CDATA[
for.body118.split_ifconv:76 %bitcast_ln756 = bitcast i64 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln756"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body118.split_ifconv:78 %icmp_ln93_4 = icmp_ne  i11 %add_ln93_4, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln93_4"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body118.split_ifconv:81 %tmp_4 = fcmp_ogt  i64 %bitcast_ln756, i64 0.5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:131 %call_ret2 = call i160 @model_array, i16 %w2_local_0_0_load_1, i16 %w2_local_0_1_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_1_1_load_1, i16 %bias_2_local_0_load_1, i16 %bias_2_local_1_load_1, i16 %array_out1_output_k_0, i16 %array_out1_output_k_1, i16 %delta_2_2, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="188" st_id="18" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body118.split_ifconv:81 %tmp_4 = fcmp_ogt  i64 %bitcast_ln756, i64 0.5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body118.split_ifconv:83 %tmp_5 = fcmp_ole  i64 %bitcast_ln756, i64 0.5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:131 %call_ret2 = call i160 @model_array, i16 %w2_local_0_0_load_1, i16 %w2_local_0_1_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_1_1_load_1, i16 %bias_2_local_0_load_1, i16 %bias_2_local_1_load_1, i16 %array_out1_output_k_0, i16 %array_out1_output_k_1, i16 %delta_2_2, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="191" st_id="19" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body118.split_ifconv:83 %tmp_5 = fcmp_ole  i64 %bitcast_ln756, i64 0.5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:131 %call_ret2 = call i160 @model_array, i16 %w2_local_0_0_load_1, i16 %w2_local_0_1_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_1_1_load_1, i16 %bias_2_local_0_load_1, i16 %bias_2_local_1_load_1, i16 %array_out1_output_k_0, i16 %array_out1_output_k_1, i16 %delta_2_2, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="193" st_id="20" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:131 %call_ret2 = call i160 @model_array, i16 %w2_local_0_0_load_1, i16 %w2_local_0_1_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_1_1_load_1, i16 %bias_2_local_0_load_1, i16 %bias_2_local_1_load_1, i16 %array_out1_output_k_0, i16 %array_out1_output_k_1, i16 %delta_2_2, i16 0, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:132 %array_back2_delta_kmin1_0 = extractvalue i160 %call_ret2

]]></Node>
<StgValue><ssdm name="array_back2_delta_kmin1_0"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:133 %array_back2_delta_kmin1_1 = extractvalue i160 %call_ret2

]]></Node>
<StgValue><ssdm name="array_back2_delta_kmin1_1"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:134 %array_back2_weight_changes_0_0 = extractvalue i160 %call_ret2

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_0_0"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:135 %array_back2_weight_changes_0_1 = extractvalue i160 %call_ret2

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_0_1"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:136 %array_back2_weight_changes_1_0 = extractvalue i160 %call_ret2

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_1_0"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:137 %array_back2_weight_changes_1_1 = extractvalue i160 %call_ret2

]]></Node>
<StgValue><ssdm name="array_back2_weight_changes_1_1"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:138 %array_back2_bias_change_0 = extractvalue i160 %call_ret2

]]></Node>
<StgValue><ssdm name="array_back2_bias_change_0"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:139 %array_back2_bias_change_1 = extractvalue i160 %call_ret2

]]></Node>
<StgValue><ssdm name="array_back2_bias_change_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="202" st_id="21" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:140 %call_ret3 = call i160 @model_array, i16 %w1_local_0_0_load_1, i16 %w1_local_0_1_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_1_1_load_1, i16 %bias_1_local_0_load_1, i16 %bias_1_local_1_load_1, i16 %zext_ln33, i16 %zext_ln33_1, i16 %array_back2_delta_kmin1_0, i16 %array_back2_delta_kmin1_1, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="203" st_id="22" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:140 %call_ret3 = call i160 @model_array, i16 %w1_local_0_0_load_1, i16 %w1_local_0_1_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_1_1_load_1, i16 %bias_1_local_0_load_1, i16 %bias_1_local_1_load_1, i16 %zext_ln33, i16 %zext_ln33_1, i16 %array_back2_delta_kmin1_0, i16 %array_back2_delta_kmin1_1, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="204" st_id="23" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:140 %call_ret3 = call i160 @model_array, i16 %w1_local_0_0_load_1, i16 %w1_local_0_1_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_1_1_load_1, i16 %bias_1_local_0_load_1, i16 %bias_1_local_1_load_1, i16 %zext_ln33, i16 %zext_ln33_1, i16 %array_back2_delta_kmin1_0, i16 %array_back2_delta_kmin1_1, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="205" st_id="24" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:140 %call_ret3 = call i160 @model_array, i16 %w1_local_0_0_load_1, i16 %w1_local_0_1_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_1_1_load_1, i16 %bias_1_local_0_load_1, i16 %bias_1_local_1_load_1, i16 %zext_ln33, i16 %zext_ln33_1, i16 %array_back2_delta_kmin1_0, i16 %array_back2_delta_kmin1_1, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="206" st_id="25" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:140 %call_ret3 = call i160 @model_array, i16 %w1_local_0_0_load_1, i16 %w1_local_0_1_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_1_1_load_1, i16 %bias_1_local_0_load_1, i16 %bias_1_local_1_load_1, i16 %zext_ln33, i16 %zext_ln33_1, i16 %array_back2_delta_kmin1_0, i16 %array_back2_delta_kmin1_1, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="207" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:0 %output_array_inference_0_1_load_1 = load i16 %output_array_inference_0_1

]]></Node>
<StgValue><ssdm name="output_array_inference_0_1_load_1"/></StgValue>
</operation>

<operation id="208" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:1 %output_array_inference_1_1_load_1 = load i16 %output_array_inference_1_1

]]></Node>
<StgValue><ssdm name="output_array_inference_1_1_load_1"/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:2 %output_array_inference_2_1_load_1 = load i16 %output_array_inference_2_1

]]></Node>
<StgValue><ssdm name="output_array_inference_2_1_load_1"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:3 %output_array_inference_3_1_load_1 = load i16 %output_array_inference_3_1

]]></Node>
<StgValue><ssdm name="output_array_inference_3_1_load_1"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body118.split_ifconv:16 %specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln70"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body118.split_ifconv:17 %speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln68"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body118.split_ifconv:18 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:80 %or_ln93_1 = or i1 %icmp_ln93_5, i1 %icmp_ln93_4

]]></Node>
<StgValue><ssdm name="or_ln93_1"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:82 %and_ln93_2 = and i1 %or_ln93_1, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln93_2"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:84 %and_ln96 = and i1 %or_ln93_1, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln96"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:85 %xor_ln93 = xor i1 %icmp_ln93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln93"/></StgValue>
</operation>

<operation id="218" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:86 %and_ln93_3 = and i1 %and_ln93_2, i1 %xor_ln93

]]></Node>
<StgValue><ssdm name="and_ln93_3"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body118.split_ifconv:87 %icmp_ln94 = icmp_ne  i2 %trunc_ln72, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="220" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body118.split_ifconv:88 %icmp_ln94_1 = icmp_ne  i2 %trunc_ln72, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln94_1"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body118.split_ifconv:89 %icmp_ln94_2 = icmp_ne  i2 %trunc_ln72, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln94_2"/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:90 %and_ln94 = and i1 %and_ln93_3, i1 %icmp_ln94

]]></Node>
<StgValue><ssdm name="and_ln94"/></StgValue>
</operation>

<operation id="223" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:91 %and_ln94_1 = and i1 %icmp_ln94_1, i1 %icmp_ln94_2

]]></Node>
<StgValue><ssdm name="and_ln94_1"/></StgValue>
</operation>

<operation id="224" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:92 %and_ln94_2 = and i1 %and_ln94_1, i1 %and_ln94

]]></Node>
<StgValue><ssdm name="and_ln94_2"/></StgValue>
</operation>

<operation id="225" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:93 %xor_ln96 = xor i1 %and_ln93_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln96"/></StgValue>
</operation>

<operation id="226" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:94 %and_ln96_1 = and i1 %and_ln96, i1 %xor_ln96

]]></Node>
<StgValue><ssdm name="and_ln96_1"/></StgValue>
</operation>

<operation id="227" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:95 %or_ln96 = or i1 %icmp_ln93, i1 %and_ln96_1

]]></Node>
<StgValue><ssdm name="or_ln96"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:96 %and_ln96_2 = and i1 %icmp_ln94, i1 %icmp_ln94_1

]]></Node>
<StgValue><ssdm name="and_ln96_2"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:97 %and_ln96_3 = and i1 %icmp_ln94_2, i1 %or_ln96

]]></Node>
<StgValue><ssdm name="and_ln96_3"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:98 %and_ln96_4 = and i1 %and_ln96_3, i1 %and_ln96_2

]]></Node>
<StgValue><ssdm name="and_ln96_4"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv:99 %select_ln96 = select i1 %and_ln96_4, i16 0, i16 4096

]]></Node>
<StgValue><ssdm name="select_ln96"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:100 %or_ln96_1 = or i1 %and_ln96_4, i1 %and_ln94_2

]]></Node>
<StgValue><ssdm name="or_ln96_1"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv:101 %select_ln96_1 = select i1 %or_ln96_1, i16 %select_ln96, i16 %output_array_inference_3_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln96_1"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body118.split_ifconv:102 %icmp_ln94_3 = icmp_eq  i2 %trunc_ln72, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln94_3"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:103 %and_ln94_3 = and i1 %and_ln93_3, i1 %icmp_ln94_3

]]></Node>
<StgValue><ssdm name="and_ln94_3"/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:104 %and_ln96_5 = and i1 %icmp_ln94_3, i1 %or_ln96

]]></Node>
<StgValue><ssdm name="and_ln96_5"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv:105 %select_ln96_2 = select i1 %and_ln96_5, i16 0, i16 4096

]]></Node>
<StgValue><ssdm name="select_ln96_2"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:106 %or_ln96_2 = or i1 %and_ln96_5, i1 %and_ln94_3

]]></Node>
<StgValue><ssdm name="or_ln96_2"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv:107 %select_ln96_3 = select i1 %or_ln96_2, i16 %select_ln96_2, i16 %output_array_inference_2_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln96_3"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body118.split_ifconv:108 %icmp_ln94_4 = icmp_eq  i2 %trunc_ln72, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln94_4"/></StgValue>
</operation>

<operation id="241" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:109 %and_ln94_4 = and i1 %and_ln93_3, i1 %icmp_ln94_4

]]></Node>
<StgValue><ssdm name="and_ln94_4"/></StgValue>
</operation>

<operation id="242" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:110 %and_ln96_6 = and i1 %icmp_ln94_4, i1 %or_ln96

]]></Node>
<StgValue><ssdm name="and_ln96_6"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv:111 %select_ln96_4 = select i1 %and_ln96_6, i16 0, i16 4096

]]></Node>
<StgValue><ssdm name="select_ln96_4"/></StgValue>
</operation>

<operation id="244" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:112 %or_ln96_3 = or i1 %and_ln96_6, i1 %and_ln94_4

]]></Node>
<StgValue><ssdm name="or_ln96_3"/></StgValue>
</operation>

<operation id="245" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv:113 %select_ln96_5 = select i1 %or_ln96_3, i16 %select_ln96_4, i16 %output_array_inference_1_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln96_5"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body118.split_ifconv:114 %icmp_ln94_5 = icmp_eq  i2 %trunc_ln72, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln94_5"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:115 %and_ln94_5 = and i1 %and_ln93_3, i1 %icmp_ln94_5

]]></Node>
<StgValue><ssdm name="and_ln94_5"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:116 %and_ln96_7 = and i1 %icmp_ln94_5, i1 %or_ln96

]]></Node>
<StgValue><ssdm name="and_ln96_7"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv:117 %select_ln96_6 = select i1 %and_ln96_7, i16 0, i16 4096

]]></Node>
<StgValue><ssdm name="select_ln96_6"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body118.split_ifconv:118 %or_ln96_4 = or i1 %and_ln96_7, i1 %and_ln94_5

]]></Node>
<StgValue><ssdm name="or_ln96_4"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv:119 %select_ln96_7 = select i1 %or_ln96_4, i16 %select_ln96_6, i16 %output_array_inference_0_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln96_7"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
for.body118.split_ifconv:140 %call_ret3 = call i160 @model_array, i16 %w1_local_0_0_load_1, i16 %w1_local_0_1_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_1_1_load_1, i16 %bias_1_local_0_load_1, i16 %bias_1_local_1_load_1, i16 %zext_ln33, i16 %zext_ln33_1, i16 %array_back2_delta_kmin1_0, i16 %array_back2_delta_kmin1_1, i16 %training_read

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:141 %array_back1_weight_changes_0_0 = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_0_0"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:142 %array_back1_weight_changes_0_1 = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_0_1"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:143 %array_back1_weight_changes_1_0 = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_1_0"/></StgValue>
</operation>

<operation id="256" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:144 %array_back1_weight_changes_1_1 = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back1_weight_changes_1_1"/></StgValue>
</operation>

<operation id="257" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:145 %array_back1_bias_change_0 = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_0"/></StgValue>
</operation>

<operation id="258" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="160">
<![CDATA[
for.body118.split_ifconv:146 %array_back1_bias_change_1 = extractvalue i160 %call_ret3

]]></Node>
<StgValue><ssdm name="array_back1_bias_change_1"/></StgValue>
</operation>

<operation id="259" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="and_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:0 %store_ln69 = store i16 %array_back2_bias_change_1, i16 %bias_2_local_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="260" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="and_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:1 %store_ln69 = store i16 %array_back2_bias_change_0, i16 %bias_2_local_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="261" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="and_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:4 %store_ln69 = store i16 %array_back2_weight_changes_1_1, i16 %w2_local_1_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="and_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:5 %store_ln69 = store i16 %array_back2_weight_changes_0_1, i16 %w2_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="263" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="and_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:6 %store_ln69 = store i16 %array_back2_weight_changes_1_0, i16 %w2_local_0_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="264" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="and_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:7 %store_ln69 = store i16 %array_back2_weight_changes_0_0, i16 %w2_local_0_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="265" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="and_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:12 %store_ln69 = store i16 %select_ln96_1, i16 %output_array_inference_3_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="266" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="and_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:13 %store_ln69 = store i16 %select_ln96_3, i16 %output_array_inference_2_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="267" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="and_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:14 %store_ln69 = store i16 %select_ln96_5, i16 %output_array_inference_1_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="268" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="and_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:15 %store_ln69 = store i16 %select_ln96_7, i16 %output_array_inference_0_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="269" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="and_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:16 %store_ln69 = store i3 %add_ln69, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="270" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:2 %store_ln69 = store i16 %array_back1_bias_change_1, i16 %bias_1_local_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="271" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:3 %store_ln69 = store i16 %array_back1_bias_change_0, i16 %bias_1_local_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:8 %store_ln69 = store i16 %array_back1_weight_changes_1_1, i16 %w1_local_1_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:9 %store_ln69 = store i16 %array_back1_weight_changes_0_1, i16 %w1_local_1_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="274" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:10 %store_ln69 = store i16 %array_back1_weight_changes_1_0, i16 %w1_local_0_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc310:11 %store_ln69 = store i16 %array_back1_weight_changes_0_0, i16 %w1_local_0_0

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="276" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
for.inc310:17 %br_ln69 = br void %for.body118

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="277" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:0 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_1_3_out, i16 %bias_2_local_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="278" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:1 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_0_3_out, i16 %bias_2_local_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="279" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:2 %write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_1_3_out, i16 %bias_1_local_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="280" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:3 %write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_0_3_out, i16 %bias_1_local_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="281" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:4 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_1_1_3_out, i16 %w2_local_1_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="282" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:5 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_1_0_3_out, i16 %w2_local_1_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="283" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:6 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_0_1_3_out, i16 %w2_local_0_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="284" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:7 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_0_0_3_out, i16 %w2_local_0_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="285" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:8 %write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_1_1_3_out, i16 %w1_local_1_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:9 %write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_1_0_3_out, i16 %w1_local_1_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:10 %write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_0_1_3_out, i16 %w1_local_0_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:11 %write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_0_0_3_out, i16 %w1_local_0_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="289" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:12 %write_ln96 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_3_1_out, i16 %output_array_inference_3_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:13 %write_ln96 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_2_1_out, i16 %output_array_inference_2_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:14 %write_ln96 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_1_1_out, i16 %output_array_inference_1_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:15 %write_ln96 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_0_1_out, i16 %output_array_inference_0_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:16 %write_ln96 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %select_ln96_1_out, i16 %select_ln96_1

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:17 %write_ln96 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %select_ln96_3_out, i16 %select_ln96_3

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:18 %write_ln96 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %select_ln96_5_out, i16 %select_ln96_5

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:19 %write_ln96 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %select_ln96_7_out, i16 %select_ln96_7

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:20 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_0_0_out, i16 %array_back2_weight_changes_0_0

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:21 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_0_1_out, i16 %array_back2_weight_changes_0_1

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="299" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:22 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_1_0_out, i16 %array_back2_weight_changes_1_0

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="300" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:23 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_1_1_out, i16 %array_back2_weight_changes_1_1

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="301" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:24 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_bias_change_0_out, i16 %array_back2_bias_change_0

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="302" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:25 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_bias_change_1_out, i16 %array_back2_bias_change_1

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="303" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:26 %write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_0_0_out, i16 %array_back1_weight_changes_0_0

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="304" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:27 %write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_0_1_out, i16 %array_back1_weight_changes_0_1

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="305" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:28 %write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_1_0_out, i16 %array_back1_weight_changes_1_0

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="306" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:29 %write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_1_1_out, i16 %array_back1_weight_changes_1_1

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="307" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:30 %write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_0_out, i16 %array_back1_bias_change_0

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="308" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:31 %write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_1_out, i16 %array_back1_bias_change_1

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
for.body118.split_ifconv.for.end312_crit_edge.exitStub:32 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="310" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %for.body118.for.end312_crit_edge.exitStub, i1 0, void %for.body118.split_ifconv.for.end312_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="311" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="312" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:0 %output_array_inference_0_1_load = load i16 %output_array_inference_0_1

]]></Node>
<StgValue><ssdm name="output_array_inference_0_1_load"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:1 %output_array_inference_1_1_load = load i16 %output_array_inference_1_1

]]></Node>
<StgValue><ssdm name="output_array_inference_1_1_load"/></StgValue>
</operation>

<operation id="314" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:2 %output_array_inference_2_1_load = load i16 %output_array_inference_2_1

]]></Node>
<StgValue><ssdm name="output_array_inference_2_1_load"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:3 %output_array_inference_3_1_load = load i16 %output_array_inference_3_1

]]></Node>
<StgValue><ssdm name="output_array_inference_3_1_load"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:4 %w1_local_0_0_load = load i16 %w1_local_0_0

]]></Node>
<StgValue><ssdm name="w1_local_0_0_load"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:5 %w1_local_0_1_load = load i16 %w1_local_0_1

]]></Node>
<StgValue><ssdm name="w1_local_0_1_load"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:6 %w1_local_1_0_load = load i16 %w1_local_1_0

]]></Node>
<StgValue><ssdm name="w1_local_1_0_load"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:7 %w1_local_1_1_load = load i16 %w1_local_1_1

]]></Node>
<StgValue><ssdm name="w1_local_1_1_load"/></StgValue>
</operation>

<operation id="320" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:8 %w2_local_0_0_load = load i16 %w2_local_0_0

]]></Node>
<StgValue><ssdm name="w2_local_0_0_load"/></StgValue>
</operation>

<operation id="321" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:9 %w2_local_0_1_load = load i16 %w2_local_0_1

]]></Node>
<StgValue><ssdm name="w2_local_0_1_load"/></StgValue>
</operation>

<operation id="322" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:10 %w2_local_1_0_load = load i16 %w2_local_1_0

]]></Node>
<StgValue><ssdm name="w2_local_1_0_load"/></StgValue>
</operation>

<operation id="323" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:11 %w2_local_1_1_load = load i16 %w2_local_1_1

]]></Node>
<StgValue><ssdm name="w2_local_1_1_load"/></StgValue>
</operation>

<operation id="324" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:12 %bias_1_local_0_load = load i16 %bias_1_local_0

]]></Node>
<StgValue><ssdm name="bias_1_local_0_load"/></StgValue>
</operation>

<operation id="325" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:13 %bias_1_local_1_load = load i16 %bias_1_local_1

]]></Node>
<StgValue><ssdm name="bias_1_local_1_load"/></StgValue>
</operation>

<operation id="326" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:14 %bias_2_local_0_load = load i16 %bias_2_local_0

]]></Node>
<StgValue><ssdm name="bias_2_local_0_load"/></StgValue>
</operation>

<operation id="327" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:15 %bias_2_local_1_load = load i16 %bias_2_local_1

]]></Node>
<StgValue><ssdm name="bias_2_local_1_load"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_1_3_out, i16 %bias_2_local_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="329" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_0_3_out, i16 %bias_2_local_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="330" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:18 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_1_3_out, i16 %bias_1_local_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="331" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:19 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_0_3_out, i16 %bias_1_local_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="332" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:20 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_1_1_3_out, i16 %w2_local_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:21 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_1_0_3_out, i16 %w2_local_1_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:22 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_0_1_3_out, i16 %w2_local_0_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:23 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_0_0_3_out, i16 %w2_local_0_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="336" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:24 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_1_1_3_out, i16 %w1_local_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="337" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:25 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_1_0_3_out, i16 %w1_local_1_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="338" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:26 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_0_1_3_out, i16 %w1_local_0_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="339" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:27 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_0_0_3_out, i16 %w1_local_0_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="340" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:28 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_3_1_out, i16 %output_array_inference_3_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="341" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:29 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_2_1_out, i16 %output_array_inference_2_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="342" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:30 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_1_1_out, i16 %output_array_inference_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="343" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:31 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_0_1_out, i16 %output_array_inference_0_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="344" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
for.body118.for.end312_crit_edge.exitStub:32 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
