ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_TIM_PWM_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_TIM_PWM_MspInit:
  26              	.LVL0:
  27              	.LFB124:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 2


  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  39:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  44:Core/Src/tim.c ****   htim1.Instance = TIM1;
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  47:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  51:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  56:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  57:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  62:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  63:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  64:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  65:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  66:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  67:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  68:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  73:Core/Src/tim.c ****   {
  74:Core/Src/tim.c ****     Error_Handler();
  75:Core/Src/tim.c ****   }
  76:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  77:Core/Src/tim.c ****   {
  78:Core/Src/tim.c ****     Error_Handler();
  79:Core/Src/tim.c ****   }
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  81:Core/Src/tim.c ****   {
  82:Core/Src/tim.c ****     Error_Handler();
  83:Core/Src/tim.c ****   }
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 3


  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  91:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****     Error_Handler();
  94:Core/Src/tim.c ****   }
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  98:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c **** }
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 103:Core/Src/tim.c **** {
  28              		.loc 1 103 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
  33              		.loc 1 105 3 view .LVU1
  34              		.loc 1 105 19 is_stmt 0 view .LVU2
  35 0000 0268     		ldr	r2, [r0]
  36              		.loc 1 105 5 view .LVU3
  37 0002 094B     		ldr	r3, .L8
  38 0004 9A42     		cmp	r2, r3
  39 0006 00D0     		beq	.L7
  40 0008 7047     		bx	lr
  41              	.L7:
 103:Core/Src/tim.c **** 
  42              		.loc 1 103 1 view .LVU4
  43 000a 82B0     		sub	sp, sp, #8
  44              	.LCFI0:
  45              		.cfi_def_cfa_offset 8
 106:Core/Src/tim.c ****   {
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 110:Core/Src/tim.c ****     /* TIM1 clock enable */
 111:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
  46              		.loc 1 111 5 is_stmt 1 view .LVU5
  47              	.LBB2:
  48              		.loc 1 111 5 view .LVU6
  49              		.loc 1 111 5 view .LVU7
  50 000c 03F56443 		add	r3, r3, #58368
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F40062 		orr	r2, r2, #2048
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 111 5 view .LVU8
  55 0018 9B69     		ldr	r3, [r3, #24]
  56 001a 03F40063 		and	r3, r3, #2048
  57 001e 0193     		str	r3, [sp, #4]
  58              		.loc 1 111 5 view .LVU9
  59 0020 019B     		ldr	r3, [sp, #4]
  60              	.LBE2:
ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 4


  61              		.loc 1 111 5 view .LVU10
 112:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 115:Core/Src/tim.c ****   }
 116:Core/Src/tim.c **** }
  62              		.loc 1 116 1 is_stmt 0 view .LVU11
  63 0022 02B0     		add	sp, sp, #8
  64              	.LCFI1:
  65              		.cfi_def_cfa_offset 0
  66              		@ sp needed
  67 0024 7047     		bx	lr
  68              	.L9:
  69 0026 00BF     		.align	2
  70              	.L8:
  71 0028 002C0140 		.word	1073818624
  72              		.cfi_endproc
  73              	.LFE124:
  75              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  76              		.align	1
  77              		.global	HAL_TIM_MspPostInit
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	HAL_TIM_MspPostInit:
  83              	.LVL1:
  84              	.LFB125:
 117:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 118:Core/Src/tim.c **** {
  85              		.loc 1 118 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 24
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		.loc 1 118 1 is_stmt 0 view .LVU13
  90 0000 00B5     		push	{lr}
  91              	.LCFI2:
  92              		.cfi_def_cfa_offset 4
  93              		.cfi_offset 14, -4
  94 0002 87B0     		sub	sp, sp, #28
  95              	.LCFI3:
  96              		.cfi_def_cfa_offset 32
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  97              		.loc 1 120 3 is_stmt 1 view .LVU14
  98              		.loc 1 120 20 is_stmt 0 view .LVU15
  99 0004 0023     		movs	r3, #0
 100 0006 0293     		str	r3, [sp, #8]
 101 0008 0393     		str	r3, [sp, #12]
 102 000a 0493     		str	r3, [sp, #16]
 103 000c 0593     		str	r3, [sp, #20]
 121:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 104              		.loc 1 121 3 is_stmt 1 view .LVU16
 105              		.loc 1 121 15 is_stmt 0 view .LVU17
 106 000e 0268     		ldr	r2, [r0]
 107              		.loc 1 121 5 view .LVU18
 108 0010 0D4B     		ldr	r3, .L14
 109 0012 9A42     		cmp	r2, r3
ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 5


 110 0014 02D0     		beq	.L13
 111              	.LVL2:
 112              	.L10:
 122:Core/Src/tim.c ****   {
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 128:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 129:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 130:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 131:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 132:Core/Src/tim.c ****     PA11     ------> TIM1_CH4
 133:Core/Src/tim.c ****     */
 134:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 135:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 136:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 137:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 142:Core/Src/tim.c ****   }
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c **** }
 113              		.loc 1 144 1 view .LVU19
 114 0016 07B0     		add	sp, sp, #28
 115              	.LCFI4:
 116              		.cfi_remember_state
 117              		.cfi_def_cfa_offset 4
 118              		@ sp needed
 119 0018 5DF804FB 		ldr	pc, [sp], #4
 120              	.LVL3:
 121              	.L13:
 122              	.LCFI5:
 123              		.cfi_restore_state
 127:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 124              		.loc 1 127 5 is_stmt 1 view .LVU20
 125              	.LBB3:
 127:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 126              		.loc 1 127 5 view .LVU21
 127:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 127              		.loc 1 127 5 view .LVU22
 128 001c 03F56443 		add	r3, r3, #58368
 129 0020 9A69     		ldr	r2, [r3, #24]
 130 0022 42F00402 		orr	r2, r2, #4
 131 0026 9A61     		str	r2, [r3, #24]
 127:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 132              		.loc 1 127 5 view .LVU23
 133 0028 9B69     		ldr	r3, [r3, #24]
 134 002a 03F00403 		and	r3, r3, #4
 135 002e 0193     		str	r3, [sp, #4]
 127:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 136              		.loc 1 127 5 view .LVU24
 137 0030 019B     		ldr	r3, [sp, #4]
 138              	.LBE3:
ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 6


 127:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 139              		.loc 1 127 5 view .LVU25
 134:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 140              		.loc 1 134 5 view .LVU26
 134:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 141              		.loc 1 134 25 is_stmt 0 view .LVU27
 142 0032 4FF47063 		mov	r3, #3840
 143 0036 0293     		str	r3, [sp, #8]
 135:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 144              		.loc 1 135 5 is_stmt 1 view .LVU28
 135:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 145              		.loc 1 135 26 is_stmt 0 view .LVU29
 146 0038 0223     		movs	r3, #2
 147 003a 0393     		str	r3, [sp, #12]
 136:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 148              		.loc 1 136 5 is_stmt 1 view .LVU30
 136:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 149              		.loc 1 136 27 is_stmt 0 view .LVU31
 150 003c 0593     		str	r3, [sp, #20]
 137:Core/Src/tim.c **** 
 151              		.loc 1 137 5 is_stmt 1 view .LVU32
 152 003e 02A9     		add	r1, sp, #8
 153 0040 0248     		ldr	r0, .L14+4
 154              	.LVL4:
 137:Core/Src/tim.c **** 
 155              		.loc 1 137 5 is_stmt 0 view .LVU33
 156 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 157              	.LVL5:
 158              		.loc 1 144 1 view .LVU34
 159 0046 E6E7     		b	.L10
 160              	.L15:
 161              		.align	2
 162              	.L14:
 163 0048 002C0140 		.word	1073818624
 164 004c 00080140 		.word	1073809408
 165              		.cfi_endproc
 166              	.LFE125:
 168              		.section	.text.MX_TIM1_Init,"ax",%progbits
 169              		.align	1
 170              		.global	MX_TIM1_Init
 171              		.syntax unified
 172              		.thumb
 173              		.thumb_func
 175              	MX_TIM1_Init:
 176              	.LFB123:
  31:Core/Src/tim.c **** 
 177              		.loc 1 31 1 is_stmt 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 72
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181 0000 10B5     		push	{r4, lr}
 182              	.LCFI6:
 183              		.cfi_def_cfa_offset 8
 184              		.cfi_offset 4, -8
 185              		.cfi_offset 14, -4
 186 0002 92B0     		sub	sp, sp, #72
 187              	.LCFI7:
ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 7


 188              		.cfi_def_cfa_offset 80
  37:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 189              		.loc 1 37 3 view .LVU36
  37:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 190              		.loc 1 37 27 is_stmt 0 view .LVU37
 191 0004 0024     		movs	r4, #0
 192 0006 1094     		str	r4, [sp, #64]
 193 0008 1194     		str	r4, [sp, #68]
  38:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 194              		.loc 1 38 3 is_stmt 1 view .LVU38
  38:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 195              		.loc 1 38 22 is_stmt 0 view .LVU39
 196 000a 0994     		str	r4, [sp, #36]
 197 000c 0A94     		str	r4, [sp, #40]
 198 000e 0B94     		str	r4, [sp, #44]
 199 0010 0C94     		str	r4, [sp, #48]
 200 0012 0D94     		str	r4, [sp, #52]
 201 0014 0E94     		str	r4, [sp, #56]
 202 0016 0F94     		str	r4, [sp, #60]
  39:Core/Src/tim.c **** 
 203              		.loc 1 39 3 is_stmt 1 view .LVU40
  39:Core/Src/tim.c **** 
 204              		.loc 1 39 34 is_stmt 0 view .LVU41
 205 0018 2022     		movs	r2, #32
 206 001a 2146     		mov	r1, r4
 207 001c 01A8     		add	r0, sp, #4
 208 001e FFF7FEFF 		bl	memset
 209              	.LVL6:
  44:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 210              		.loc 1 44 3 is_stmt 1 view .LVU42
  44:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 211              		.loc 1 44 18 is_stmt 0 view .LVU43
 212 0022 3048     		ldr	r0, .L32
 213 0024 304B     		ldr	r3, .L32+4
 214 0026 0360     		str	r3, [r0]
  45:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 215              		.loc 1 45 3 is_stmt 1 view .LVU44
  45:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 216              		.loc 1 45 24 is_stmt 0 view .LVU45
 217 0028 4460     		str	r4, [r0, #4]
  46:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 218              		.loc 1 46 3 is_stmt 1 view .LVU46
  46:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 219              		.loc 1 46 26 is_stmt 0 view .LVU47
 220 002a 8460     		str	r4, [r0, #8]
  47:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 221              		.loc 1 47 3 is_stmt 1 view .LVU48
  47:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 222              		.loc 1 47 21 is_stmt 0 view .LVU49
 223 002c 4FF6FF73 		movw	r3, #65535
 224 0030 C360     		str	r3, [r0, #12]
  48:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 225              		.loc 1 48 3 is_stmt 1 view .LVU50
  48:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 226              		.loc 1 48 28 is_stmt 0 view .LVU51
 227 0032 0461     		str	r4, [r0, #16]
  49:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 8


 228              		.loc 1 49 3 is_stmt 1 view .LVU52
  49:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 229              		.loc 1 49 32 is_stmt 0 view .LVU53
 230 0034 4461     		str	r4, [r0, #20]
  50:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 231              		.loc 1 50 3 is_stmt 1 view .LVU54
  50:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 232              		.loc 1 50 32 is_stmt 0 view .LVU55
 233 0036 8461     		str	r4, [r0, #24]
  51:Core/Src/tim.c ****   {
 234              		.loc 1 51 3 is_stmt 1 view .LVU56
  51:Core/Src/tim.c ****   {
 235              		.loc 1 51 7 is_stmt 0 view .LVU57
 236 0038 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 237              	.LVL7:
  51:Core/Src/tim.c ****   {
 238              		.loc 1 51 6 view .LVU58
 239 003c 0028     		cmp	r0, #0
 240 003e 3CD1     		bne	.L25
 241              	.L17:
  55:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 242              		.loc 1 55 3 is_stmt 1 view .LVU59
  55:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 243              		.loc 1 55 37 is_stmt 0 view .LVU60
 244 0040 0023     		movs	r3, #0
 245 0042 1093     		str	r3, [sp, #64]
  56:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 246              		.loc 1 56 3 is_stmt 1 view .LVU61
  56:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 247              		.loc 1 56 33 is_stmt 0 view .LVU62
 248 0044 1193     		str	r3, [sp, #68]
  57:Core/Src/tim.c ****   {
 249              		.loc 1 57 3 is_stmt 1 view .LVU63
  57:Core/Src/tim.c ****   {
 250              		.loc 1 57 7 is_stmt 0 view .LVU64
 251 0046 10A9     		add	r1, sp, #64
 252 0048 2648     		ldr	r0, .L32
 253 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 254              	.LVL8:
  57:Core/Src/tim.c ****   {
 255              		.loc 1 57 6 view .LVU65
 256 004e 0028     		cmp	r0, #0
 257 0050 36D1     		bne	.L26
 258              	.L18:
  61:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 259              		.loc 1 61 3 is_stmt 1 view .LVU66
  61:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 260              		.loc 1 61 20 is_stmt 0 view .LVU67
 261 0052 6023     		movs	r3, #96
 262 0054 0993     		str	r3, [sp, #36]
  62:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 263              		.loc 1 62 3 is_stmt 1 view .LVU68
  62:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 264              		.loc 1 62 19 is_stmt 0 view .LVU69
 265 0056 0022     		movs	r2, #0
 266 0058 0A92     		str	r2, [sp, #40]
  63:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 9


 267              		.loc 1 63 3 is_stmt 1 view .LVU70
  63:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 268              		.loc 1 63 24 is_stmt 0 view .LVU71
 269 005a 0B92     		str	r2, [sp, #44]
  64:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 270              		.loc 1 64 3 is_stmt 1 view .LVU72
  64:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 271              		.loc 1 64 25 is_stmt 0 view .LVU73
 272 005c 0C92     		str	r2, [sp, #48]
  65:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 273              		.loc 1 65 3 is_stmt 1 view .LVU74
  65:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 274              		.loc 1 65 24 is_stmt 0 view .LVU75
 275 005e 0D92     		str	r2, [sp, #52]
  66:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 276              		.loc 1 66 3 is_stmt 1 view .LVU76
  66:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 277              		.loc 1 66 25 is_stmt 0 view .LVU77
 278 0060 0E92     		str	r2, [sp, #56]
  67:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 279              		.loc 1 67 3 is_stmt 1 view .LVU78
  67:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 280              		.loc 1 67 26 is_stmt 0 view .LVU79
 281 0062 0F92     		str	r2, [sp, #60]
  68:Core/Src/tim.c ****   {
 282              		.loc 1 68 3 is_stmt 1 view .LVU80
  68:Core/Src/tim.c ****   {
 283              		.loc 1 68 7 is_stmt 0 view .LVU81
 284 0064 09A9     		add	r1, sp, #36
 285 0066 1F48     		ldr	r0, .L32
 286 0068 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 287              	.LVL9:
  68:Core/Src/tim.c ****   {
 288              		.loc 1 68 6 view .LVU82
 289 006c 58BB     		cbnz	r0, .L27
 290              	.L19:
  72:Core/Src/tim.c ****   {
 291              		.loc 1 72 3 is_stmt 1 view .LVU83
  72:Core/Src/tim.c ****   {
 292              		.loc 1 72 7 is_stmt 0 view .LVU84
 293 006e 0422     		movs	r2, #4
 294 0070 09A9     		add	r1, sp, #36
 295 0072 1C48     		ldr	r0, .L32
 296 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 297              	.LVL10:
  72:Core/Src/tim.c ****   {
 298              		.loc 1 72 6 view .LVU85
 299 0078 40BB     		cbnz	r0, .L28
 300              	.L20:
  76:Core/Src/tim.c ****   {
 301              		.loc 1 76 3 is_stmt 1 view .LVU86
  76:Core/Src/tim.c ****   {
 302              		.loc 1 76 7 is_stmt 0 view .LVU87
 303 007a 0822     		movs	r2, #8
 304 007c 09A9     		add	r1, sp, #36
 305 007e 1948     		ldr	r0, .L32
 306 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 10


 307              	.LVL11:
  76:Core/Src/tim.c ****   {
 308              		.loc 1 76 6 view .LVU88
 309 0084 28BB     		cbnz	r0, .L29
 310              	.L21:
  80:Core/Src/tim.c ****   {
 311              		.loc 1 80 3 is_stmt 1 view .LVU89
  80:Core/Src/tim.c ****   {
 312              		.loc 1 80 7 is_stmt 0 view .LVU90
 313 0086 0C22     		movs	r2, #12
 314 0088 09A9     		add	r1, sp, #36
 315 008a 1648     		ldr	r0, .L32
 316 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 317              	.LVL12:
  80:Core/Src/tim.c ****   {
 318              		.loc 1 80 6 view .LVU91
 319 0090 10BB     		cbnz	r0, .L30
 320              	.L22:
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 321              		.loc 1 84 3 is_stmt 1 view .LVU92
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 322              		.loc 1 84 40 is_stmt 0 view .LVU93
 323 0092 0023     		movs	r3, #0
 324 0094 0193     		str	r3, [sp, #4]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 325              		.loc 1 85 3 is_stmt 1 view .LVU94
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 326              		.loc 1 85 41 is_stmt 0 view .LVU95
 327 0096 0293     		str	r3, [sp, #8]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 328              		.loc 1 86 3 is_stmt 1 view .LVU96
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 329              		.loc 1 86 34 is_stmt 0 view .LVU97
 330 0098 0393     		str	r3, [sp, #12]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 331              		.loc 1 87 3 is_stmt 1 view .LVU98
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 332              		.loc 1 87 33 is_stmt 0 view .LVU99
 333 009a 0493     		str	r3, [sp, #16]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 334              		.loc 1 88 3 is_stmt 1 view .LVU100
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 335              		.loc 1 88 35 is_stmt 0 view .LVU101
 336 009c 0593     		str	r3, [sp, #20]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 337              		.loc 1 89 3 is_stmt 1 view .LVU102
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 338              		.loc 1 89 38 is_stmt 0 view .LVU103
 339 009e 4FF40052 		mov	r2, #8192
 340 00a2 0692     		str	r2, [sp, #24]
  90:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 341              		.loc 1 90 3 is_stmt 1 view .LVU104
  90:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 342              		.loc 1 90 40 is_stmt 0 view .LVU105
 343 00a4 0893     		str	r3, [sp, #32]
  91:Core/Src/tim.c ****   {
 344              		.loc 1 91 3 is_stmt 1 view .LVU106
ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 11


  91:Core/Src/tim.c ****   {
 345              		.loc 1 91 7 is_stmt 0 view .LVU107
 346 00a6 01A9     		add	r1, sp, #4
 347 00a8 0E48     		ldr	r0, .L32
 348 00aa FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 349              	.LVL13:
  91:Core/Src/tim.c ****   {
 350              		.loc 1 91 6 view .LVU108
 351 00ae B0B9     		cbnz	r0, .L31
 352              	.L23:
  98:Core/Src/tim.c **** 
 353              		.loc 1 98 3 is_stmt 1 view .LVU109
 354 00b0 0C48     		ldr	r0, .L32
 355 00b2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 356              	.LVL14:
 100:Core/Src/tim.c **** 
 357              		.loc 1 100 1 is_stmt 0 view .LVU110
 358 00b6 12B0     		add	sp, sp, #72
 359              	.LCFI8:
 360              		.cfi_remember_state
 361              		.cfi_def_cfa_offset 8
 362              		@ sp needed
 363 00b8 10BD     		pop	{r4, pc}
 364              	.L25:
 365              	.LCFI9:
 366              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 367              		.loc 1 53 5 is_stmt 1 view .LVU111
 368 00ba FFF7FEFF 		bl	Error_Handler
 369              	.LVL15:
 370 00be BFE7     		b	.L17
 371              	.L26:
  59:Core/Src/tim.c ****   }
 372              		.loc 1 59 5 view .LVU112
 373 00c0 FFF7FEFF 		bl	Error_Handler
 374              	.LVL16:
 375 00c4 C5E7     		b	.L18
 376              	.L27:
  70:Core/Src/tim.c ****   }
 377              		.loc 1 70 5 view .LVU113
 378 00c6 FFF7FEFF 		bl	Error_Handler
 379              	.LVL17:
 380 00ca D0E7     		b	.L19
 381              	.L28:
  74:Core/Src/tim.c ****   }
 382              		.loc 1 74 5 view .LVU114
 383 00cc FFF7FEFF 		bl	Error_Handler
 384              	.LVL18:
 385 00d0 D3E7     		b	.L20
 386              	.L29:
  78:Core/Src/tim.c ****   }
 387              		.loc 1 78 5 view .LVU115
 388 00d2 FFF7FEFF 		bl	Error_Handler
 389              	.LVL19:
 390 00d6 D6E7     		b	.L21
 391              	.L30:
  82:Core/Src/tim.c ****   }
ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 12


 392              		.loc 1 82 5 view .LVU116
 393 00d8 FFF7FEFF 		bl	Error_Handler
 394              	.LVL20:
 395 00dc D9E7     		b	.L22
 396              	.L31:
  93:Core/Src/tim.c ****   }
 397              		.loc 1 93 5 view .LVU117
 398 00de FFF7FEFF 		bl	Error_Handler
 399              	.LVL21:
 400 00e2 E5E7     		b	.L23
 401              	.L33:
 402              		.align	2
 403              	.L32:
 404 00e4 00000000 		.word	htim1
 405 00e8 002C0140 		.word	1073818624
 406              		.cfi_endproc
 407              	.LFE123:
 409              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 410              		.align	1
 411              		.global	HAL_TIM_PWM_MspDeInit
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 416              	HAL_TIM_PWM_MspDeInit:
 417              	.LVL22:
 418              	.LFB126:
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 147:Core/Src/tim.c **** {
 419              		.loc 1 147 1 view -0
 420              		.cfi_startproc
 421              		@ args = 0, pretend = 0, frame = 0
 422              		@ frame_needed = 0, uses_anonymous_args = 0
 423              		@ link register save eliminated.
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 424              		.loc 1 149 3 view .LVU119
 425              		.loc 1 149 19 is_stmt 0 view .LVU120
 426 0000 0268     		ldr	r2, [r0]
 427              		.loc 1 149 5 view .LVU121
 428 0002 054B     		ldr	r3, .L37
 429 0004 9A42     		cmp	r2, r3
 430 0006 00D0     		beq	.L36
 431              	.L34:
 150:Core/Src/tim.c ****   {
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 154:Core/Src/tim.c ****     /* Peripheral clock disable */
 155:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 156:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 157:Core/Src/tim.c **** 
 158:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 159:Core/Src/tim.c ****   }
 160:Core/Src/tim.c **** }
 432              		.loc 1 160 1 view .LVU122
 433 0008 7047     		bx	lr
ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 13


 434              	.L36:
 155:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 435              		.loc 1 155 5 is_stmt 1 view .LVU123
 436 000a 044A     		ldr	r2, .L37+4
 437 000c 9369     		ldr	r3, [r2, #24]
 438 000e 23F40063 		bic	r3, r3, #2048
 439 0012 9361     		str	r3, [r2, #24]
 440              		.loc 1 160 1 is_stmt 0 view .LVU124
 441 0014 F8E7     		b	.L34
 442              	.L38:
 443 0016 00BF     		.align	2
 444              	.L37:
 445 0018 002C0140 		.word	1073818624
 446 001c 00100240 		.word	1073876992
 447              		.cfi_endproc
 448              	.LFE126:
 450              		.global	htim1
 451              		.section	.bss.htim1,"aw",%nobits
 452              		.align	2
 455              	htim1:
 456 0000 00000000 		.space	72
 456      00000000 
 456      00000000 
 456      00000000 
 456      00000000 
 457              		.text
 458              	.Letext0:
 459              		.file 2 "d:\\_environment\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 460              		.file 3 "d:\\_environment\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 461              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 462              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 463              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 464              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 465              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 466              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 467              		.file 10 "Core/Inc/tim.h"
 468              		.file 11 "Core/Inc/main.h"
 469              		.file 12 "<built-in>"
ARM GAS  C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:19     .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:25     .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:71     .text.HAL_TIM_PWM_MspInit:00000028 $d
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:76     .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:82     .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:163    .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:169    .text.MX_TIM1_Init:00000000 $t
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:175    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:404    .text.MX_TIM1_Init:000000e4 $d
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:455    .bss.htim1:00000000 htim1
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:410    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:416    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:445    .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\Mxuan\AppData\Local\Temp\ccTU00Js.s:452    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
