-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
-- Date        : Wed Feb 08 11:25:08 2017
-- Host        : FUTURE3 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               F:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_35_1dsp_ip/multiplier_35_1dsp_ip_funcsim.vhdl
-- Design      : multiplier_35_1dsp_ip
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045fbg676-3
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Xlsy9whpMtBJYc72CcwnQlAtQ+rgWJ3OdZB1ZcnZnk53g2WjAr8syZJKasF6rl6H60FHN21m/OFr
DgTQ+58JqP0RlJ1NrXIYrB9lysjX7cE4ozdlus0gFgb+mMzwo3sW4riCUL0s7NaRT/isyievDnbv
eat+BrUwvpUo3tyZFMtmHeyd0x3aYhz3S9SVBktl8/wHwMqDsKaddGldb9Mga+TRq3TroIel9ncB
K91WPgt2aHJBpKQHxIoORfg93dWgq1Ui5PTNAEdEEs0UG82m67pEwnqALBjtbu8HYpKTrgQIJq6q
gdtOQgDdylK2ZKj0Pk8Wdeg69W928szATa4tTw==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
n5qP0F/na2Fi4nhxW38U73TtWYRB9Vh5TEvmArs8/nSRnwMYV64zcJN5c1QV1cxW10EiYgOiabD/
v2rTHLaPLZaWZgkpATfmUuejQd5JPeyVoONZ5V7vAQ6ac3FlDwazhrDciScFE/AUGOj5iPgVp7AF
UoBrCTw6jyNBA81VJuu6XNNfQMrezBVKU5ua4ge2fNdt5pGVRko+RzzN1okIAxErJplRsO9ViEP8
DQcwn0RezkGDs2gOOKEuZ1srQNT4Vuq5tnDPwlt9ZDkxmvQMZPUsxjC0r5gW11vNz9cXnAG9peNj
sUrhr/l4zayJyT2d2WlS9Hm4WIl/SW4c6o4Svw==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6032)
`protect data_block
2UAU13kpx5mt0G6bzjhkoEZ0nnGqmqOwyfdgHmC+5AXAuKtPC98smWaSoN3YvmqTEa/18s4eZ1DE
SLXjZVsM4PHCEvXWW4K01F80VGHPzSWImUTNUiTLyABEbTl22XQDXb70kcBsKjN1WCHEdZT+5ydV
ySBDoqDV1VjXENYVWpiuuNTd9QEVzXPc9qaZlRldl8NK2aMnZCxE+8FO+kApq+ftjrMsStPIYxLg
qU7JYUFaXkZ8VzCg5na+90Xr93gN7Qu3YnP2rdnh5SFAbWFCaD0FRadfn9tx0LnDyW98T8CETBG7
ZDX03Y7bcyvuW0HuTU5jaHiJ5Ul4lkHGN5VoGl0WxC1xvKOs3s+WoCmEWJ1a+MqYCu4eiuHDlFNB
8PuhNMEXBu2E1DymZm5BEO6YlQdWxRAUZOHQOSe/LzJRmuoxX5dPEEuWoydhWmtdD54NkN4XT054
4nI0/5y4aWQZ+N05a469T0fkjW+u+jx/V6dJJEGTcwyWrj0SBEtMNaqTLILalJu2Ffs/bT4u6+YY
qmebXjvAXRAlN1furW3cSvYcgi/eGHIZ3JaC3+1ZE01Om0jNXNKwdvwf4qBNQPaxuCyno3ZSKLr7
F2qjCwaqYKp1CltlxYJu1/ZUUEm5b0Ei/r1L+ziPpyrGdFORt4txK6zshoDnHYLZjViX5Oon3VNj
G7dr4TkxiZ366tX/iAccVaHLsZxV93CP4llS+73H5MqVMHsdfCFD5CEpeRjNb+3FfrKp9QyjCZ7o
tZUOa5ujRImATpzVNc6aDXURRPgvU7jCXyazwOC4d01miIM346c/Rh/DYnnATdNnPNJKiKkebOTV
cuqFIfHgFCrnseQ6G4j+kli+7yCKXjy53eOLFNYuHOOsd/yG8JR01kD+VgSbP08MZo5th5rlWMy7
+4GPLyxkd8N1hb/xHt3aDiAuwwTNxiuReaIEV4roEGoFmIwRMGPbIhtI3/XZfdDRacMB5QkJ83ES
NZAImHrN92Rlv98qZbY1gUHKc2N+hLQt7PDKn0M2uQbLcQuE1qvZK/jve+Lu/aV373JHIhkZ4klJ
c5zYGohKx4QEWi4w4EhH1b1YBg0ooUU5+uLeEReeYrPS/hZN2A/ultvYgIBlKjKmFiOwT2ONCE5O
IN1ebp7R9eDLCzlmxUzz6TqRORHfrb8HwbQzUZqhQoM0LdkmUpc+98i5T7kpVhzda6o8lDhIxpL5
DsyySpwoNbqiJqAgO5lSm5ilCYdq8+w1prUYDCPZI1QVb+27DWQ535Pw4bvQ/WgcFs3/H4SkEzX9
9/NFyMrHrXPFnkXkbhNtcxthAXSiu9Zph6mykPzQRpwzpZBpYiFc60jBufJYNETOnR+CyLcPR0Uh
QUPYhW5Y7FEtAj1uPf9NGZ1L4osakMwTRur2DxG9pyz71bDqXEj5GTake21f9Ohn79WWX+CPiXIb
QEkYCgwx/l9oA30UX7w4w4/1B4C+8I0gPzvI9GNY8cO2b8ie2uc5xTEwxiVhfkWIocUFWaz+/oAj
3h+yVa+fraye02pmharhiRPqg5Aq9IoHmtf8MvQ7gN70fYVzDfGnllhFWaN+rbo9IeHKXAHcZwl9
DG3dO4UYi4SaqAgQbHBG6vY1Zgu/0gUdI8Ilt7VkqP0P+cCjrj4p1TCIPdZbMF8loZPh58OEAvaz
lqqZSuqtcwGAc78ETQfoFelBDEYnroP4qzHfOXQUPKRzdP1kFPqHQ4fqnZj7JDVCfbAxPWEKiaY4
63S7IJ9zx4Twon0sIhazTtZsik5aggmp45sWzqnfMNmaRZJq8u/iLRU+QS3YBFjdA3qvuUIOfOW0
DWYMHMiCbW9wY6iISQCloYG20lp8fAYROp2iCGSYURwHDfEn91UxHdLhIEezMXGHI9oe533WGQ3p
lgpmlAeles/3LTzyBXz2us1oZld8m7Tx5Tw2Kc/Ddnso0Onvyh4E7X952K8Lb0EwmBXF9jiKFY/i
vErk1VHrvhG3pRVosJQ6Mq+G9Ocb6G64BvdpytOO0NVTeZ/hrYkkHzYKzawpYKIxMP0RhbpNwnL3
QSh55QrJK+ucS6OP5xB6d6Xc2jwUZVG5pt/1Jt7FQLHU7rmL83uv1NOGIqm6lU6kjPb3LEEPHJ74
je23hEoc+K2XV2l6gVXInxtLAc6zsP/ycXHem6UScoyk32I2ubwPFYnp8UAQxDCXyZzLvIdJjroK
oVEVdkSpIA3KOq64ItywmJUsGJZ46Q5aXI7G/ZMDbphBfFBcZQljYWYIOBuc6ydoFI6Z/KbXPMK0
fn8sML8vWYbNT4mgu67R2T+rhlVEWaKl+kgt141i4Q5G1130vOGwxQK1vjAYMxwLPhhxLSuCwAoa
CcYO6trDApBMvEizxZJ5TO2/rW3Px959W3bgjZrLGDYMA/MUPR7gj5ZVBglNxJW6M5tLU37h4Crb
MCd8t8C3nj9mwmd9WgUBURG5OyP75SOwjxaGkwsZSUUi2uq1Z33EaKnieQcDXMw9rfV4Qcws3uzx
DoH1cCpcL578vb/Ht6fwadgCgUK41Ds6ztnx5sgnZRi5pzOJG/Uam31c0TI4XQ5JFMdqvtrV1lHh
O0iUCgM0rd07UP+UwKzWSMCo4143vIwrZelpz6X+NM05k64TJhot43j9wcE417Qn8gPSLGuq4b4l
QygrONnnKaH7tNM6NsmSV6B+IFwFqEwSONd3UXXrYZHziGfLeFyK7vm+RSbfkUq81xjoHnzPJG1H
a8A5QcT5QuoNz1xxIW4kiKz4pge02y6wzLSCbHHZnIKloU9Fs0lGQSr0kn+zZQbN2GfSzNLiBLN5
g/8Pgnv91tiKCgztEr5H00GcJoaNTX/+oeHNx0OiPBfbJPyEIKLzfx0uYSiGJ099vfy9UC411dKL
T6y3llBqLkwYZ+DGeR5vhO7H1xlpcEhXJIDzWlB6V+fW9mzvcHSpSYowmUDn11R7caKnpGlf4Tys
yJwngwUXEU+jhbKLdw7UZG1zRCqjozK5kTv1rVaWZxj+MzY20NxFdftzkn+ameBw6bPTMkzsikU8
GOuco4pQ8BwrFyooYViYnNmT0qUmANM6f1VWS/nu8bT37HIe5y1pn6BpIhiXstysAOYllohzaSz8
73Dv/mR+m0iefTxrdGXTACL4baYWhn4XUvA8+L0KwQilXmbE53YtUZ5j25A8/5qy/u5saD2ZRxCl
BJ0H2Z8D3/BR/ciVh+TltGnika9L7zcEDllncLJQF1izan+9V7FgoYi88o/kq2X1l7YoyMS2haU6
mwysOexvsqnR+uEWPJW2cKECVwB2BDDy3t0yhj2ao0AGD/BxNPlA90U1ZozyI2i2eqMmjAtRMBuO
ocZ6Ws9xCNYFYAnXLgF3ct2HXz654+74JMclRay3eeKDHG7kSZ4eyX8EL6JpXtAtQF4IgXGDX7iP
Cwu1D3O8KGpzmDPB/2ngyfb6c3hJDkZjah3rowYGtc1LzolrAOjc2+6R/d6HSgjffvhrTrNdx4g+
upLb+SvDxuNihbesEDsvwQUN/FFDIizvHlXm1/LuwZu9ybDfB6kaCFIcPHyAdg2pwLGM0QMOUI4t
4Z7VFOvtkLgLt163KQHyNHjbbUOEKks21N56MvOPptloXfMKb7O2BYhM92NsN+12xFYCGoVft6t5
Zp/KSFltFAxlWZE7gENW05x5nWSXaJkPVK7AwaKwsWMrddtA3bJz7MNZywFkuTSW4lPFoH5yLhWg
JG3T+AZpO1cejgt0WSfer5cj16+zpCgFBDELdXeTUl/VIV9tnvH64vVX1ARNVJdQUsSY+evrPS9A
l6H3hlotD+HXHeMeQGZycBSALEZwBURDCL55xSMkXriCehiE9odd7uBqm6WgVgiQ5yzj/+N43Buw
LWfJ24nC3qxYOeglH0BHS6oFe0IkJhmFRlrl06UIEflxg7ylNvhiQ8UlnKeG33rIj28+V6FYJUey
HuSNAvXXSbjOU75AX+SNZ7YHF6+e0EfdmOq9REgmvyrL33FmIBUwS++Wy/viTGl7jnn3l/8x4v7c
tl4D13rx5FRcZ0tHkhueeHdUTxklcoR2dKaj3yYgBTsR0Cv+tix5tGRWzI8vgrxvU3ST2P7JyX87
2+t2DBXuenPxSOPmrYlFHbd2uRUNWt0sesjSWUIGLcH/DYmzVrcziTwb1jX/dME2LKfKAurOQXvA
9gmUK+GSb0Nqq84Hd+KffwTqzMDNZEtQrwHcBBP2q+vWTkgFBgh0aIRv3hSIauCjyBw7i+U53CfD
CsTTO0YMLxeTymgC6Xdkwxc3qBRBtAmJNGAnDQfsv7nR3sOR5N9DFTXAPOgzcj/8FIJ7PKk4gMJO
ubSviYZ29aH40dYFoRNoooYj86o8LSV7EvaEN6OqmfxZRjwcbOz1F1K1b9yIG/ksR2vqzCSj8kHk
Mwx9DUCdHQTHm2vFaHX9Ygcvu/0SOt6+w6lbyKDou8KSfTrdkdmfqSBNSW7Kn18nhDEDfqs7NAKr
Dl5hVFQc2rYIdX70PLPFZSZuf7NW3VdDMQG4UvVScDSKWM/c65oOBMxOT7cjxsnXES2sbRK2mGv1
GQdm/gO5qdu+mfNyrY1xmPPAlQZeXtAI9n7cypXVrc1vh19wplgFtNCtkB1P7J4M0TagFRAImcr/
g7EYMEXWDI+NTuZs0ebAJb2GJ2KaZ10M45B1khKZ6Zj1FMj3r1+qV1s0R9eK4wAWnPjCc3ZzbsQb
1R6uUgKlQvHji97/pBq6rAMeW4CPesTj+k4UfnQGPCmylTrp9rSBXTFeAfhnVntmj8FBoYfJdjsU
bbfEh6dVuOWtVjTnvb1rSeCciTmIexQGLUUQ1nmGea3Et/ITH6R3cxScYLn07auIUCMJYLjWlbjq
84qHEWXiibxnyOVR+uqopFCI4ZEyUUNgExkxJFqAPLjtpT+UfLyEEdMhCkADtF9H+MspOSKPhNGo
lviQQ7Ubt3cVcRJHzCwUGzk6/UnH9qa+ZY+xJqLojcJqfkFBtGa7oqE/9mbr5pleavf24PVgDhXk
UsE6dsowLn+sklK2ETrEGN7CNbcKJXwR7kZG0bwbZpM+drN3maPs+rd3BiJ8lTuQwBs02JVEY+xm
4HTqNN/Pz1YqTBcnJqL7I6jOSeWp8Laa/nhFCPqE6BuNniTbtXfPn0zZLsoHMyhAFZWBebxRsSQP
TQ/0TqdBer9RdR8xXvNQdT7TBzpWrDZxB+cHl0KaudcO9RoKbdEpLB1S7/llOQACbm8GfQ4Ecwe5
x+HwLymUYyPna3k5bxb55Ynh0BADstS4PbdzsxMja1LuYG9BLvhmHPAxFxkHxCKAiPGN8CLl1vUy
bdYmoGB5NYTaTirmr+AzJi5lbs0CD4yxG9yYWajkJNsxNpSP0f7zNvkHt3AgQXwnnUlUENlNHZCO
3Xm05/Fo3hAz310kgwehpufYaRXdriUyhh37AOOEdnbSA9kCmDK6LGKJo6wLfahgRepy51GYd8Yp
sJNwvZL2gbv/8gzXG4qIFeb2Qc2bOxbUZqJXo34oTfhF0wpzn99Earoj/G6jqjOhWlnwnpjNrLY1
+N7GhpATO4mvEhttNZkr9qJar3xqCdM/+YXCoPxXm/xktURXFY30Y7N5w+HKfe0+wTyn0P8wUWVM
rVDU4WBlvvl3exSdau8x2Y9vKvmbd3kaQvVFrFM5uWISvNBowtt6fB8kIAPvC7dIWBNHv3Z7F0/V
oCggv0VSYTSv2qlr2c3S64ReF+tLjtWcSZHMn4mUbY8iVe6M7DTD3ro+PhW0GQvuziXyp3pMtK4p
PzUSiZc+oXE9s5EU/r5EsM4sFDwdT4oMtUSO/ltproFekAZCwh1dzl+2nZeH6uQfbXlQSbNiB4FS
bcFA1OkjMpBNwd2UnNqOXazwWJ+E9gUb9eMNaGGqa6bEOtZz3r0lIRTvGSXk5RkaZywdWZdIZ4Va
SWVCbFDqB93IRuLTZ/qZwGW8kDMCYwQ/HclexPHYTCmkyC1QsYNEjLWChh3N8O6r134tzuNVLykK
oXvItCVZFL/2PCOtP1VAoqVdaVQAhLkwkBDU1HgLB92VD7pb0/YAMdq5MXcqHNefmrXACTSxoTos
nGMkZSV8gjMhsv34hsVLegz3mzzl60tYgoNZkNBlL668/VB/PnISgvKAZLYaa33VjspA7JOXV3Jd
Pt4BkKoyogRcgOURruuCAKoLapoT3ifgn9NzoFE3bw6IBCYgv/mY3dF7dpBy7qOyn+ty13YJqBns
OMmJFpy0ZUNyy0pheBe1hE4p1t2AxQAJq9Wjh3873h92AL3vqjgmfMSSVJZTkHeUV8hyeZcKS8GG
zcYHmCMMgY8bQ6Lhb+YhsXdf6Jiy3vBrA9Vi1a1FUz/CrOG34KDCP3OI8eVTTuJPYyzGZ8BGbJer
YEaZZbQsL3cvNu220jYrtOeZmQxoNxx61jt0DC2DCrDUV3Uv5y9vLymAigQ88zII9UYdpcbUkJyz
brSeCCjIeawtZ5NmG+z5fqXJsZH2gDMhlHnDHkc4iwMUQL+/80TNyEdiwaiJAohIYNFfV5e5jQQ1
98x4ugeBv9bL5yt4z7wlv4tZ65teJw9j1Mj+V547csV2HWYWC20BosRXNsQp5eLEnevrsVz2Zlzy
50CoGID9cn+BgKWbKrou5lL6BotGxMm7LoHvh+R2BYfOiTsTDexHUcIvFut8t0Di931w/ArOQWBL
z3uzcOz++2vtmxH97LkbM7gwqpNMH4+daBH7UQ2Q9P05mm5k+CFWsL0noJYH7IqZ2J+JoJ8jBoB/
UoT1Cc0F5NPaNHiuKVqofi9iVWaqhXraktU84QjnL4uiHQWgGxw3YmE15CZ2hdRa7wFW82CqRWhP
77+PG2h1tnMqjhOWvJk02ggc5bStnM+50/Eaiiuv/aRuV6epodMs2+BWkAso3ZNVbw+klQDUvTyG
/gv0yJiWXSsF6oFd/ZotJR+7HGXSX80Tu9d5EcyuCvawgPx5EEYhZEAxkmCSVWzBrCWKLnf0RgBc
3hkcSoP72CZHdkuZEpFreIyvpyilFark+DW8TEvTxCjw4myV9jXcX2jKNUvRMQXmQTEX27vKjxsH
ecALxmn6O0pPXEsXs8mnyqm5/XGUUAY4gK2WGH5vWC68bc7OafEMTfcCHfwFhtcU0WBsDk2rK4xD
rkNwXQGE5aGn2FYImVoidjvKLVE/4toUzYqPF2CVsq/nC7HZ+OSuORNZapRzl03wUddqDRW81+IQ
QaBNtEalXoGVZlhY2O+kB5zyPTwbfWSybAkpHCjMW18FUWpfuCf5oWVb4wONIoqyRBY0e3poGz+J
LIlNcuY1feZ6JE6stonAyqo8B9Hfx8RIaKBho+8rjq1cFLqE5xtISFDDGzRkTKM5kRbb/DHSYQIz
eAENW39shUy8sNRY1nksTELxHytM9dZJzJeMNd+AW06A3JP24mHR/vyBUF2yZSVoBITDEIak79da
5/0htk5hHq2cIPapiGWQQg0A7Qh6JQxKff5hv1Uy57YjCHjEc6qXK/0ZzFKh24VHn5Ql3By415se
IGXevYdWOqf4UqbM1twSO0twbxPHPRtLfirzX8k1+MvUpC680JXDXqDjFtXnvFzsagNO5uYDml7o
+cyc409yeoLPUfYWc3CXLTfe/A/Vhi+QJQc64rQqCUjgxAx2QneSFnr+IUgq30QOWqMpy8fVlftH
w9T0aS2QIJ6MXacCL06J6Y+KcRHYDsPbG2NrSkAdg261xe9MzQvvnlt3bFMq+Tv0yUIaaQNcx6YV
9g9O746YKSCw/8WkWlyVrieMvSYvVJWWDPosrSCLozlmmQQnCR9Vd9Bl+j0BP3TEjfa/ClwscJra
Fb1yxwEGRFyasou343UIqQ+Pnt+FiZXKflj9Hzqn5spG5Ffhhv3oVVH46lOu+4gw74OQJWSj7Qq7
/Sbskkjivt1AoThBz4PACAhWV62xw8Jz1sQKG6qQ35b1Ue2S057aG28jqFXLjZs6muAknFVAfHIo
qp+AC7N7nB1Ch0YCF+rqKSbQMJ8gVPyzxhiEVPSdCwGJ5rijzpjdWNyoti8rspo=
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Xlsy9whpMtBJYc72CcwnQlAtQ+rgWJ3OdZB1ZcnZnk53g2WjAr8syZJKasF6rl6H60FHN21m/OFr
DgTQ+58JqP0RlJ1NrXIYrB9lysjX7cE4ozdlus0gFgb+mMzwo3sW4riCUL0s7NaRT/isyievDnbv
eat+BrUwvpUo3tyZFMtmHeyd0x3aYhz3S9SVBktl8/wHwMqDsKaddGldb9Mga+TRq3TroIel9ncB
K91WPgt2aHJBpKQHxIoORfg93dWgq1Ui5PTNAEdEEs0UG82m67pEwnqALBjtbu8HYpKTrgQIJq6q
gdtOQgDdylK2ZKj0Pk8Wdeg69W928szATa4tTw==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
n5qP0F/na2Fi4nhxW38U73TtWYRB9Vh5TEvmArs8/nSRnwMYV64zcJN5c1QV1cxW10EiYgOiabD/
v2rTHLaPLZaWZgkpATfmUuejQd5JPeyVoONZ5V7vAQ6ac3FlDwazhrDciScFE/AUGOj5iPgVp7AF
UoBrCTw6jyNBA81VJuu6XNNfQMrezBVKU5ua4ge2fNdt5pGVRko+RzzN1okIAxErJplRsO9ViEP8
DQcwn0RezkGDs2gOOKEuZ1srQNT4Vuq5tnDPwlt9ZDkxmvQMZPUsxjC0r5gW11vNz9cXnAG9peNj
sUrhr/l4zayJyT2d2WlS9Hm4WIl/SW4c6o4Svw==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 11456)
`protect data_block
2UAU13kpx5mt0G6bzjhkoEZ0nnGqmqOwyfdgHmC+5AXAuKtPC98smWaSoN3YvmqTEa/18s4eZ1DE
SLXjZVsM4PHCEvXWW4K01F80VGHPzSWImUTNUiTLyABEbTl22XQDXb70kcBsKjN1WCHEdZT+5ydV
ySBDoqDV1VjXENYVWpizxuH3IWG3KKcZykjLug9IwdW1xuusmPKfpOlTitRjbhQVFlOg6eap14im
7rlbYpmjvGDVruCeuGFHdAtKnqnMgOQXXr+OvzeVPUnglkjLK43194SYABw76PNYrCRRmoJsPslJ
fxW0SbkqYN64G1e7jGIBrH+Lb9S5CD86LxwMHYwV+HGFWb7lV7D6yMUGiPId8Sie1NxiIoIpAhwa
9zP3EjN5ss5LLfgLZkn+XImX3880cbCbMU0raWO8JjQuGwiFpRR2t6LVX7Hh7W9hGPFQZE44JlvT
h5wuzVbP82DvC8pncOgoRNAcb3QEKnRl+x1fVxDbJsQgYAjIhIPZuCUFmQkaHZab5hF5BLd1SwbO
6qhN3asiMOoBc86BTUMFPlOF7QlYo1K4c3BYBd7GD/2pkslNaimnnQ6gyISLaTCQ974c6QmlP7Su
Ew9HSTuhRJAa2I1kd5xOmp2gSFW8kQZEWCIMe3dqewXqfb6WiU4DlirRrVj3BBT1cUBgRNn3l+vb
ZpVbDIpxSn8Lbxp+pLZdt5kUczKh8wzIKk93GUdhEx84jU8tJt593AG/P7YmOOC36qEupHejSWn+
ebJvXcoF42ebfBcYP1IqbFebmnyhzvGzxGdDZC/TIe8HjhnUuC4Pb/ktICmYbu8Nho8FHeQcE5YX
WDq9bkygdOLjdPrIWcyV+l8b3jrk6giE7pLmD5xAzvhkDXeEbhkHmYxitgua+JmhWa1aTUCCBxTC
/NYNTi3DduSV8kIQVSnAN5jV38GXOD48wOHtDkbMPaHfTVyunhC/B6ChgbSp+6qO+VEwUSC1Cbsk
z56QDUwVyQ0jOC826DA9e60qjJWQkA46Pqfbc65wEXkppyyJKx77q+CiMhv9iXhfuRG46rjvLYIA
1FIJ902JC187gGGRZOS2sUHgxMWltpDU2cAu0ClO8A5FBOiSuRKFCEn6K84HTN28b356NRym5sCP
OaXQkbK1qMFQdxraow4HSwKs4LjMh6H0R7MSOIew0SHbkOQX9Bqm8zDcJsWb+cwNm2MagtQV5E0E
gjw8hWc8j1R36BBcb6E9fcx2e1WlV0sG6OugxvzjgpfVxBpLT730ZmtfqUXcAGYyTt6FXI6+x3uD
D+lDvMztTAxwzYUSWQ3A8KbQ/uaLOMr1fUQmgUbxwRHt/gU+q9gAhjgEcklB2W3RDCXGdH577vc0
IVJKx0ieEHJKsAAxefQ29o+kccVpf/1qs3i1u9Dn9N4gp0qmdPgTmMpqbYxIpTniTzTXdXmVAz+y
IeYQuUU1Ofl8bKHrFYHm+k+b1BLaXvlwR7edwrgexeRwTeNwMxPC/73Pnt3hxv3vCZfParejbat4
Byhh57iQTj6DUrsw+JO+cDtdNOeDrkty5mFMg50vk+4TH8j6tZg16M+FfA9qzU/2oSKZu3mnIWzN
fKPYT7xhrTa9a1ygOYnGSy6woJcKQekhK1ZS6NLDNaPk1L4ApIJUq/6n5zjEm2C0m8xplWUsoSLh
lUoH0xbpqfKY9Jekr2c4AhCHDnNXhTtmoFfnvIUnZ14tX22faF6tco0rJ1841v6arWUyZG7i7Ez4
yCXQ16ccjElvFYKT/iES4zA5zY+3vBM5fhrlqLCzDMxAgfoyQ0xzkrB4ZRG1cUdIn22Ri3/HtvOE
sVvEiirp63OkFCoizWvhj0Irt+4WPuhEP3fUbk373DrQcbN5PxBde5H3w86LYSh6h3YW4KE0uG0r
cGIuGiyY5kqZGaKGXYBr/Gzgm53EwI+ovOwZQxswQpVmJFarrNzJyuNQXlowVd644FRTEsnWKBoV
pmfBGk9cR12Cp0d7vHMk04qNPYOyhbpLlyyFfNK+44kYpshLuBzDNPVXK+I0xInEzIvmofSePoR1
jw6bx47rKiGGl0pURiYI8cnLXljrfcLDp6Q/aKNhHL2kEJZT7LOZuDiGrZfAKIgroTYF+b9nEOKx
8UW3m7eBev+eQNnbZUcXi3GwC0TmvmtotIZW5Qzn+7fR6G7WNxnMKFr9d1qowdbDDymhjoijwvY0
O4n3XnqpaozWFl1/yRyDxe4ayjOb03HekJGelSRQVSb/qkhGkBKYdkbsYBdyhLQZX926eZhuJxEw
PbFNvQc0kRtFFEiog6a5CStacFy1DewetQUzm7M3clJwfihXc6eLHga4JdGlHseSGpFewCisdxK5
XrsP+aB8e/3AZ1DX+IrfZgSmub2iheVP0stucwEGlr/p7scgqNH6HZWDwz3QuqOzwrpBT4c/LhSU
l4sHmmUvhzem+iF8MUqjOtoohDmx5JTqP+hqgbkFqU4Jv+CDnYw+4J/+8amhezYZrGl2wti/pNY6
TZeJgCp4x4DIJKmiOd8npz5oT2qq46xikVdn7FPS4CWgQrX2ZO/NGD8ms6omApEwwDqz/M2IJTer
fKDB+b2ojRw675mGzSEdpZaq4q6GxgLLKhtnAoJKMHm2jaNTm6QWRWUKwD8SoRpn+r2GBsCrJuIP
wvG7T7LuRQhMH/M4yrqsCdrbYpmKoozkeiLr8xYtAVXazVpY4eUnunKInYc74098Lf+Tjg5zqyqq
ThtuWXCUjMMALuKOTMElf2SeBGIFbBsPlsrn/gGPGkgCi1rD/ailVKAVBCoMuEGYFllojB0QWy1R
cqaYMrCVFCukvmUXwIEdIElLSPQ90yujYoG0eBtpgYdjL1yx9j671oPdPNEp76GXxU6MbY72OTbh
zXYq6KL55FifjCIID+NvLXQMT9kBZQktMtYQ2FL33+H19trCCngR0GiGIIfPdEL3cKxxMPZfzCIw
ehdp6XyhdBLhOv4ahHqPlNOFccDY0ASjCtaEnvZenplNey46+JwIx2Q/bQhPQk3YN5We9RKf++Js
IQj6qn/BLsfOrLmx8zr9D7mPi/IiAnBy3fXMIjzUCWypOWmYDAoYODTvIKT6GdyNaE2tPUWnBP4W
9JHi/W6EC2Sjaavkb1am4tuXmkKQbwjNfcPiRwTvLzo8kbOIGnFKmDzI7TKwzphpLVRUHomXNNWT
YXw35dHHpLGe+HxtshZKCFABQVJw7XAUHGglFM0Z1uFe5lMAW6gKzutUebOuJnvx6Bkg6RNdyTDs
VXTRxEL6MCGfcyZC+YQXkFH1IRJssApTk/78RSSojLnsKn122PiTFU87HhGIIqr56vcTuCc0s+ok
jffDHh+cVYsg7zP7sih05KYggZHJz1cAIt/KZHzpurEtjxGW97FiZu/NpqybDV3L4OVYwASoihnN
UEZtarQZfMaoYbP0Vdctj5JuGUiTq480gJpvcY6TahpazytZfwKWwTs4KZ3NWlnO4BrHZFoXgy35
Ygto+iO+Ym0g1VaZsC2R7Jnp2V4GHz4CNrcMoGClcjTiay8ecyomnVzJk3SuWi3FIDczPK90NjYT
am8WTCMDqnxWebzH5efpCgfKsodq887E+z0/r/6aoVD+je1+WfvAtPC/0UBx2/Wm/iB2oykj330a
9xaUDKb8ZglIW3VOsY51ZtwGbGwrmG4dFReogCnJIF+Ny8DqyUk9AYqYkR8nA6Ns20z8jt3E7B30
mEPGRZia43aObpKiUtrv//cEyxrCdQaCzkLabw/kSuAWFDBbIxlrzcN6nAnzMa8wl5mXGiCKTQ/v
+AWzsTui0e9uy/Kq0RpGiFkHkm7hnRMreiphETcizWW9WV3OANRYAiAcMdwIASjT0r1q6PXxByH4
tLfTAiY/QM805v3kvWpuG0oa06D6wlkEFT748dvqc8ILNfjxYN4P2eiDHKZlahCYFaGHzBN96V0R
OKvpleq8S4Zpru7j8Aw8hxRtnJRVq7w+iKXo4FSbR38nXdIZgz/nzWrZgb837xZMhy4i3CWqgF8f
jI2OicbzAY3tdjOHHHyBrJLVrmOLNpTGoTohkxayzn7tw9TCm36+VhJNRtHMbZ6dZzPhxvGfvkuc
ukoOOPOEeBKK9F5yk8AkSImhtqxi59BVNvyuxQjJPB3AoJ8oxb7kJgxGbP+DGMecSYeVCzHfiEtt
G6AEYTBC70c8AAVq/j5JwCP6e4GCbyMbbelNFO4lwcqte+2fGPEo/nrltJXa74kHXUTL8BpdEuWl
dGrp76WjjjLi4sk+9n8daU/0OwS5GfAF6z8qchSy663l0M9sSgf3wlK0dyWoECXC1iVM2mz/vNAh
7UgE/+PpbdsWp+7sTtAasQXeOXQrFSDLhdFbEi8uUfIH9dvemTW6SxJ8DB+9/tO+9uUUEK2aSW8E
UsQ46oIAJ2k9y2GW77MEZHk07tAg2qH7Ww4woLhdw9O5HRp3eZwCEBrt7Fr5VmYL8ZZXL6oaBZ1O
sXHsL2FR5mybN7dTS9lW6nGUh5tfbP1Ty9hA+N57vTcjLYLE9SwQsjfHppBUK6sUxTrjYzm9Mai8
SIDy/7hG/ZlV9VXmKC/HTQb9fM1JA7BNZS6WuFHjYBxxVW7tD7YpBDux2lespdItM9cZXD5uBB4n
ps0BTJei0emw1HGuD/krW0pfEDs6w1zoZxmP1SGvH2L7BgFfeVSEngzbaOhDNgAtXpH7jx/Mmbzd
QsxJDbcEOwJx3DWBlMfojjMWpjMDPrz/i+EXZqQuJftsDhWz/+Aap/8dC1EiMdpVgtm/YAuVyE0m
lVbZ60NYFo8f++FyISr3z88822KzUCDSPYnc8dpfUhPLog4w10FBBVDU54U07HokYCCiQxIhXyNS
ham2zbWbVun5F9kI1CyYyZK/7VtgLjC4gi8AORc4RzQfwG7KvGv23pe53eACn3n4lH9eBjnpWe/u
A76Del9/QKO5ZyBUv/QFzDR9MNxAtzwyZ5G4SgUhbVJM2Prt9efz4jpuGF1k0U9xMAO7wGNZZO3O
OqGj5iIN9pr4f8w/78qJd0MtexiSHhLZ4lqAFSg5BBwPSQ+Ds4HwEYUGZoKi/XW+x5uUXBMjuc31
84c76wT9M64WbHc9kkCevUi8fmAvzYWEbg8JE7jpWiSxS85Jah+cGwtv6XxvoHR9ZAwDrbF+QMp7
KyWriwc0YgQmvhfnRv0uow6+xaZl5hW89XJMMdYItDTiFIK2XwCNBnhqgo6OscjTo6AkaLsWl7nc
eZF8TfN6amKChh0ZtW1Z31+jWbNRPI6PPKffNVsdZDfepx6rl6kJTbDZ7FeIKhctlWTKX/aPcRbA
tSp2K3CGFyBUl0EYGUP5I+ISKuEdEqVxt3NHEddhvjzY10NPh/qdF4MyWet8TKkLoICddt+HVQo/
MtoSFi6quCjM2NwUlccKixjNG/IA+SUl+D5/o1R8QtAFvjsO3tYSXoEIKQIAJKQkkOsROHUg1FdB
Ck26WMo9mI5fwVv11bNXn6qpO1445KJplhKW8BBtt8gGmcKVclJk2x8k9otQXCHZF/igPx+GDunm
xeEAuPCgK3yf/02mgro5ufRSWsEA5ccURCMk0f5gdJCaKWgNKN0Je53F28wih01XVczNaR+FvieH
V5QwUXTclKlqmsG8ETdtbxh8LsIOTSGZiJYLvjSEBGVuYIAb44SvIf0CR3K7jBCvJGUGTeUptgOp
bIrak3Ia/qwQdJ20gcO6K4rkAh/NCDH38wtJXhKJKEXUzBc98BH4TZ5AojPoPUICVv1xGU6ubUJ/
cfkqV/fGqKt1nfAU8HXaRLP395LSO07s4FFC0rxqmP54BynBTmgGxqn1sOO/gMaNPMEMJeDsBX7V
gnaL3d6owJ8JhX0CVkKRW2QRp5A42B4b7IjC5ELof1fOpeGanya3AF/RZIdQS36ka1KknKYryEHn
xS0NTN5QNI9oX3+Zr3zyG9NqaziNVrkEABuAAKeg4ersMfCXigB+qUl5CY4yPSqYcDOZ+ui5Sp0S
mv03cTmRd0cKCQLiLKivLchXUS0xMPUdG0vmvrOG/9S3IzAzM69R4/95hO1W2VfQEI9cvZbebCgH
l3JiiegLpK/Eu8cVe5yowgfWYyMSQRxmecCmXDE3TNvmNDdZQKcchV5JTqRI/CuPE2vQzNwPPHwN
D1gLZZGo0QXZhXEIJ3xDRW87xz8WFg0ZnZvIzrbrvXSICP2sgveDsL5ULuwuzRnTRQjuWd0Xbvqh
xuxkWHEYKjcd1HAqVnN7974gdnKNZTQAdhmZJ0LWaYIppEnC42L1XEEje4ryrnBWFhWqW61TCA6M
pgOL09JZgiJzN7UI3lkdbEHvFR9eNKUoqxjJpH9UCX5EqTvv760a24CsQGkYJ8KtxNW8nAI+5M3n
kmZWAECGxwnKuKTwOSRL4+HM+HSlYnx/Oj8h/TI5f5lUh4rWy3EunETVGIXx3p0Ni/nutdud/Vza
YiNnhSFmaC2RZVzy3UcQcsihjhzYaSzK7Kp8B8GgRxeVy8DyYfJ3EH51e6NodN1devAHHguFq+20
1V3V2roPCXU/7iwzb7KrXj09rYvSicmo3abYH14YUFnONx5jPykUcgr7tAyezIP0PZqwqydIEI2I
Wfi2JYaSpFPSkQIslBoPO279ligAmg/R9aX0siyw3ntw1e5K3STUnZmC22zD2fBHCw08kpKVouDI
YcdSGkfKm6mGXIAnrPiY6F8ee8HlIYCIDx1bXIjyu0gpRqqG8e3DhQdVc83kZCjIHnRSzqykfZc6
UYxG4MWwfjRrGdSxACSF68HEmmqQ/HYJu6KW+uBdwYqzHlHdFLEuTypskEulgZFr2bR4b5NAsNtn
pw/zJZOBs+iNMQBvOWvgQNi5xrjtB+VrPtsJzbGpyecJmI8WhnN3Wm9+xLGMAoM4ig90S/xjlLWU
FIXvHbpKdCp8pSGVXiQImxCEgKZF4BZDbDy4zlV00KmKsFdbJLvCmXyuuYiiKwzoGIA5t4rIzP5z
+nSsWDPCww32LNeeJGDXpLRA6X4xy9u9TRGyDN6+OUj2T8jY8XaWPo+KPY/T0RHz4a9Rxg6wh787
ozbqDsT13sEOV+TswNrA43tmF9G8AKEDNJ7m0sGt3CdSXO/iQC2tTR5WGkkTsZp5wDoZheoSpH0f
s+V7uwShSbWbyPZ+cqB4YPh27YjZf0viDP2yNwOr3z3AhiFOGZ1tuJfmD5dmXKMWwL++tqB5v03x
4XmSrNWPzuVHznr3PBP/kEGHZKpsYmOGUw0GEYoJUatGXZS7bmysonKp2e9dxmLbM2yjHvagQdZX
pXE6yXz9t5Aw9vGDyeqIpupphn6/XvjfAUMTEu+vZy0QYoFKijcjgTcqVcXuiK7K8ma55qlsAe/j
xE3TCxJHoBnzJgiUrkEZDlXDu9aCrUI2my5cI5s4z02AV5k23fB5hKIjVXd1xCzcmeZwbDXY/fo0
BooTAIQRih3jsDxfoDpre9ujfpbR4oI8yCjP765BWmo51Y4tyv7vf+r5uFkzo12f+JFoSmff0ZyN
feXnQDfm2ijXx6khys5EgATsxEemLqNeK1xQhJPCU/QDt4rvvgzoSd0z4etIEDNr2r05d/eiDBlC
KC/Ga4pebjgJ/pErTJmTTELY8Zz3fACtGrBAzm0vhp0paZ4kvcA6QmiY/hq/cBs92WzmNq7ElF4Y
SmlsMY1VAzdYM1zkYNgOVofsrMcU+M53Tfy9sd8DYxaJR9BzczYJLCCzsO7JwHpCzLk23dqqiuwm
CTNOwofs3/KnJY8rR4c5idUgJxwNPckME4lyhbr0xRcBKCAg0r3SM3n1mBBKSFFXb2eGpbyHKGtc
3FqSD/FlK+CQpMUIQbLH0LEoh12mw5Y63JSWbeZlEZzDR49JRKohuof0Y4Pa4MAT7D3fR2TpF6jQ
tbu9OeRfpw8Jm86s03t4gVEnSlGRAandp9/UwhtF5kVLq2Bcsbygk8b8zIZH0gJHT2hsns56cYJF
wglPKKnkdKgzO3xxMzpodM9WSdHjSZc39hcQQbliiCjNeLhQZGUazKw/UQd3h4XBvAqoCEP29gx9
igwyPwOjtMKx/9uBmUYLbt2zjTI3zYXK/phQTNx0G6QkyPEQe7eHhzUk/VJit5K4VlRYESPZguS2
+fyxUQ+lHt7S88a8mjfEzVI6oXjuuIR3g125EPv/Ly0+/ibVYBEebXd8kI44EmC2YIBQPc1yl+fw
Bnjdkw5YBtfklbwO3u6JN43mhdsoJ7IRPPbFyhEHr/ylFszb2WAHU0nZWEFclcpLDuk1hrxsme1d
8UofOSPIrOn+l+Zpet8KfD3/VIoi5elxKXiUr/GVWJLXfle5Ro0d7rrXiXS4gUvxpIUGey7zV1xf
VfcwfldcPV8MGE9QErDMyZdXu+gkptM4sou94CYa8JcNMstNPzaEQd0fxVy6BPk9NkzXOsA2ox0t
epegtyCrwFt1RtoTVZRaIwrfwBcecSvmlh73bTXydoiDb7RXKfZGj5kYwFI6FjOF6t/q+xX/CBKe
c8M7m2FODmQWizjZtymAmUzJ5w+XtZTq+fmAiKoWdGS4OTdrDjK+yH9Bmu74nL5JHef6ZZ8WUoVL
YyFx0oDCOBYewIAhAVBWNnldTjmAzu3O0fBiptclwC14045B5ocFCHOUIKZryQXED3xnOAY+wzcc
i0Y/0ft9+3uh9GRL0UiPrqccU3JhQ8gg7xIbVpOxqBLeORngsddGdlclA2fiLrwDjwlDgW+QUdf2
nWRIifc03tVhi51EQjSfdQApigZnC3vOCKQeLx20mkwKfR0Y5CYJbYjrreMUtOoYs+WEORfusKzB
Znm45acQbq7HXa/oOfShziT3jSNaRJvxEQBwevuhd3VTBB8DOsZEI6L7P+BZGSztF2HnL/zO0EyA
PmUPHT4MhfhiMiD9JzKj1pTjd48rXx342y8le32GwcFy3oYkk4kDIiyECZxcnLUcyJdIoSzw2DlT
CZL+snYFXX9nR/scVAsfeUsUIvZyG1vz9e5UGcKPT0fEHMUzUxOgEpn+uAZts/ZNF43J0yzV/TPG
ibjatcfFJdsf5MmCFQMgMe2gcFCVMF5zA3MLmgDXBIYhn9y0I3ORTv8sSr4feE0xcMUUW8xBFavx
FDUyBaY2y0r2VTpUil6iBo6cwJ0OUAvwfwOc50LOm3tCXUcUnoQiXxhBnmd6QwGag4HB3ZZcSLUh
6NFKG6yyG8hcbBUGko5Wsmgwtg1U8dFSgM35g6aReKWBkeXvggP2nuCY7G3qqKmk7qN1wKMjK0Vj
UVAMsd3ePc0TFy1J8tdd4zFYWJu6ckjoa+Dg4vqc8A9Sk2YUG9RyuTdVm7QwgV+Kz9ihrW2IeIRx
ZqNo77cAFbfh5SsbyrhlYLoG5SaN+v8quseQILjBZ7ey0H18WqFdx5rJMCL7qHRp7UwzQ+ASg8hw
1glopL6Cu5/UZkzTzLfVw2rI5g2lHPUngR5cB7JzC/RLWvTDXSOGLQm3q7BUWooaNJ1TrNoMunEu
puyBTf94FOraYln8Fr0RSVRY4dwcjKnYz1wPtQfE9kqIY/rr9IkSPy8E9AzsISh8nTyAy4SXJf6q
zSi8zIK0MV+9+B3dAGc/46fm3WRanBbYPUKjfDu0O5ai3SAG14Evn8ozIlYi43HjTd8OM24eR5pm
xju/OEHrrhUFRf1srEaKo8yYevWy3mwS/cQwnJ5bmIteNoGj27wwt/9GVH8ZoUoJ9udm0z4u3kVk
BFWKiy3pGHpJkgkZDLyd7+vwq6vDnV29kz7vmhqgNpqW5/RPX7vaKQTbtSwn98XsN2Jn5z5lmPS9
pLf5MIi+gES4IAQzsxiWLhasufttWo8hpjuf+zgZhdlHM3V7mC2nAySe4QeDizWFGJwE6LvQrn75
N2XlQPt63/hz20abeibcIAALO06GANPrv9/NeU24edyuZ+UTu0j6TlZrwA4wHqbwuxNx1vi3Zg1v
1trfpGKebN0QB09qGkvJtTIbbnCfghnkWD65oxW9xip+kWM91tbaoXQAl/Laje+kvov60aXWI933
LYQ8+FBDfrzmiWCAvWg9G9/bBZpbmvd/3fZfWogFgcIhyWrnTGtikLcxB12ot9+ROmhMRFs06wS2
+WpUVHEkQDH+XOG7YfGgP2NL+v/j8k+9Lq8q1MI0emZ4acju3uv4f2KCJOktXXI518g4o+0EaIT/
1uQHkqbvswRc8BFkP9UuCuWSnq1AA9tkCYl2SFAJSz9NEqcdgAo78QHoNeHQE6QOpCF9+icK55NW
O3NSInot/Om6XzdhykE5aRxctrlAelZizzBaARzKPUH5NL3Xh+tzEgb+xSPOyDIZDaAJ6TLJclBC
o+wkIFdXfm/uq+HkiyagNPBcQWlDLWf47+b7ygQQvzbxo9UMv+xUC7U1ticPz4bFPzal6ySD0VKk
5RN5sGNh+4XZZ43bcUKdn2bxYJv+Eb0ebBpoIHVnEfSKkCZUC14dJ2wuE9+pHQlnirZaNqtUCZa4
weQwfzQQ8lGxd0TALlThxAB9iZRsH1N+DfAwRtu3zHrLgzCMJG227PK7sdhWLhJfEv2rPpxVwrbv
02UFFZQzNtpZYQ0/WTSPaqGMJDZzUqYd+vnQ0HIPIO3Yao2FMC3ymqYiXmke//kWgvqCxGowqFCK
ToTZdBP0YviOXz7sVIZINNPApBjx+tZqIwFsltYsvb28R/efK2xsfDJW0KeQAAVVWwwfUbhtECXC
wg0M4fFKb7S/61WR0HmFCKohod72ccykcnYhjDJcBOlHqaMANM+YwBf5zzxwTMgzIRa7BA+QS3UL
oUTTC6TARuTpIxxsnX3922liAYbDAGTWJVJIqIEUtAC4k1Is8rs3+1Ds4ic0i+QfGzFvRYNPgUUd
TaK/V1w0W+ZCYxixbGZJMwJlIo4FwD+QirCXL0rJSo9Mpa5JLLpZDrWp+P4sdmjw8+T4p+eoMU2P
Rgx9XKNNldRaV/kAgJmaBOAy2UyIKtMxRarE0fg1lEHuAid3gAw79LxLZAzZmW4+4iNKYFTAZI2B
oLylRf1B6T2f4SUbEU85cd3M5mUKT2EYp6cDcLP6RJ8w88c2vUkduLGbGc20wsWQoe37axYYwSXO
hHuloK2X9BZvrM6q1d9kJya8sSEHctsx9Z7HW4p71VZZS7w3yN8Zo9hdRLB8uNYbeiEQQJXAyj0j
+KXSuXZs3o90Gu5feVbi2ii2FbjSGjBo0EdlYyR4y1QPxhSlsFUNSuhEGcNiiMjj4xderiO+IDYC
LkNP43ig7BKxImDELuswn3uvvRdzg+8VW8purnwfMozmBTPqesvEyU4Izil+vWecgHS13YnlVazO
3S5UdFnoVSBdnRWLoU+zVYPPropqXw+vxGyOQMhdUsoXJINgvabQiWq0+FGKpM2LD4BAfmkkDv6c
NTfr/uWzeJGuFh9FyXtCniEO5p+GTwBwWcDKvQtR2l9R9O31DOeR8NKK7E5WU70nyHtSA9kEhlEU
Xbgvco/8FWCHTjZpcPMMas7dnPVTJoq3VMhBA++TMWWobiyZLNkVsWGSReGTkTavZ3umhMSFmp4F
utBbMPP9Oh1MbRFA2MEsDRG0LWRmULKaUfzNqDBmvAfSoRjjmxEo3hrxzhI5RMqWkxa08k0FU1s/
E6x4A86qirWkOBodiVKiQHdr+LnaclocqGkL2fed8BV4aAtpPGll2ffPBIqv4w4g88HJR6j6vv0i
zuMqZQC0IV/hr1HLm8wneFoeC5C/ZCasEZqME4xNc1Y0xJc+4MGRlkpNSVMX833QrA1wfsrmxS60
PWVcoRsPKkP5hHBD4u8pxA9PM2TgQZwpyFjVWY6VxjhRd5Wea2nn9P1OpsnDSurqW2a69oco686g
w7u1z0r48P6Hs4f9ngJkCGSTRCp4mm2EacY8bfnNoREzloVpqPg80ouyo/6WTifJQfoeLKPYSmEB
OnTSPXgFn3vSFUw0oQa4HtFXjL5Pnttzfz9d8OtZc1DVh5sRn0aUekl5pXAW/wpFbDfgiKHchax9
S4Jk+cOg0PI2hMAdGqLxbtTRUnCcwhVY7u7xqIaNi4/2EjfveiapKns/gLOm/QuAfyZBj7Lc1ECT
55sZIBvVe+mwvCTBYacaKWPjySKNzqUDTzLDh00YcFXZEhBy2FKDNEQ0ljmQ9IfKyzKcKBtM46q/
KNm2aZhTb67Ww/EYPS+6r7VH3QjAaG+35AI95pn7UUhocFKk7w6qo5TbgieN20dh40Twxx2Lp1Ba
TehYRgQmErW+Z8e4DpfKoNAuQ2G/vfR86cQ3ZL3KS1jGmYbJE22IPIBcaSqYAlqP20XEjsWjch4s
A2NkWvfqdx/g9uSKgEhQ3j09fOu7X16sNpc1cNBAG8bQpiolgsm3Rnbkkr0CgwOzHjKwZ30cEuHX
jpqj+uNjk2S8RgnzsWmVoJ0H5AWyJgX9iJJG7XfQ/vxWO/wXAdJDpWE7xFkh8fxo3ACdv/GpO6Hc
lPC8a0fGLzqriBf2lcVa0idu7irsC5irLLj1UJOaRCzXOzI8XNt/pIXvepbVerhgRIg+Et6yaZ4v
+vVivZVfhVDm85wLBhJ8TicfTqJdB3Do62clhogJ938OUiz5awQVTndtIKtN4PEjehWr4mnMtcqs
OREiC98aXimlSE0hPvaUQFHH9qL0fFw1ws0ZdrZs1IeI44dxWydmrHZLuyLY0PHf3O12WAHGD6Ar
1xojdaG+mCtflzo+XMzoUw9CWRcqkeJlxTPJs9CF+iieYMfpabshAJJTxtQLTnRMlWsp7qZRnPAD
NVrdwWffmRhXZsRJE+Nq8H85x3IpMz+7yagdKJ11LudiIEswN1PNjoJapXt009XRn/dqke2l9Fkm
pGGsDaS3/LovkMlrNQbSCxifwahP1Nhp2YjTDojgQrqeKyx2Bhyg0+ywcpMsrXFgjOg7DNcW5llw
OCS+0EaD0hVS5tJkX5EQYgzOQ2hgfi5VbMI3QW9IVI2JUFzYW8+TVOZz39OVwWM6OLCRcrypfEYJ
mr55ppbW8jRCOORaFBPqOJQGSd42h/Fk3bpzYQdJ+2GHgRWogeLwmZxqPmBm6DHfxuwUfcMoVhqA
V5KNMQ3NJj/nOYcqYZQzMEXRwTtaVCQF0NfBlKj6ptRv5HLf4yxLG7225ZHPLdrciTDOOEXXQ8wH
gCTfF58WcUqF9mOg2T16oTgALUDvdLsDZZ8i2c/h3QNJ59qxuK3HiDxv0vsjQdMsXjteGiVvRyr7
8H/9e+1tq1tgo7lnHUhnh9L06pU8TN08g0yru6On7yXyMPm3g9nvKfFAvARh3GttKLyBJLxCakBc
YkQ7FvnhrM2TeY9nQa5uqPblgDOP3CToo1Nd5LIa0rNj/APTNK2TYSKFJM+wspmlsI84ZZz+iklt
k3IcW3kgFTqrpEhoniBxJRKN0kcsWYSauiUgqAug6JXHtLEgX1UJ5IcyAahcui8Jb9IXoEBoJB9f
UcHVipXgNdtO1X4vorx3R8EzcUFxVd8GiEpkg9LJllt8MCFnE0neMiuWn7+GkaFAfxl2NsTlFQMU
MO1CVgXyMfTB+Q9udtS8BW7a4c8TJ3QgO1uVTGvkMBNp3YqhdXQLNBFZpIpi/NWh5GILnG1bk3oP
xDZ7iqfxd4M9uRcEPJA5wmLE38enaHDjpyR+sHHGTmUfCd35FLRyoi3kHOQSiU+d1zX7xW6z+Jb+
ncApXS2/AI5Sv21RszB2j+AIde0ynoUnG3FwtKhg/M/v54fX47pIH1ojeqvGmwDrFvQOE821ouh6
iGqEZ3YHqlfXxDhbPjoT1HUwyOKjcN8TvnCfJM8h3EvnpU426L7IdpvUiDnZpU4OQq+2q1L8+LaZ
Ljl796gZr3L2IDru6gEi4eP+Tj5uqVmeXLU7wk9N8vaNBt/7GkcpNQ2ql3pcBZ0o++4TpK9bGs1C
ogN6R4GWHLcYqK1LfMxuIZU+86OlhAUveIHy6HPTEgxkqrSYf9Br97ve/aBuDzR6i8MgqOqgHxR2
Nw1cWb1ZnGzXeL2K3pw+47+1AESDDnYqVC48d3NOc7UZAUkB0jMgkerQLqu2XYKgXV5Gnd4wITxP
di6MW8v0AwG8mn/cKDwYKjK3F0sM72kLde1S9SY7IFQtbgXtJnz51/kv+opDJ2PfcfuQHLfk9aUZ
rT+JpOH//cKLs5mE6wHDuwRDuZJrjIJ7+qBKIh0KLtxURb4NdhMkq4jQbS9f89odbuwcsdpGS6rH
fwHAPVwMxBi8fCp1s9+bfzYHIXTE+ju6kbpCtOT4j4kQSX+2Y5B3wsKJ5MKJDyS94gii5bcmxiYr
3eoKcF36rZBHrgnJlx4fp/ufmH7TgbnBFJIBb+pA+TtqR4GklEft/JTHKUCTlL616Y+vSTsFrlTh
nt2vROuhqdpbWu2y/RYvr/+ANGO+TeanngX2a1LF2ekhKlO23mwEk10bXP3itjz/eFng4nzBDW/r
rVoMtRJb+kpLnLBfrhGp8OmyoBOXRV+V+UxXVhvFomRdANuCqEGDApk5dpRH4XiPvPhyWmJvCoz2
Se9HsgSK0NYklBJn+ujlZVg4VVPge5hjx80ZIZJ3FC9iB2S6okcekyPUOZ5SWpOjakVfqfN8WT3S
cCOfZiDTutHh7r1rqv1iFvGBlo8eObFHsTeiZa03Led0ONCyNXLugVXnupT6Pi8jL3pitOOetsz7
IBXO5VdKhIvZTLkNrMbRurh3Dr4YEPjuDIHh4Mp6N2LFb6xyl4PpMmmJCBhaPltVONLwMqmsMeJM
NFzGNf6OJxMvl2/xeLtaODKpxgyCcWlo4QhCbA8ffbHG7zP8Y1AfIvNhv+6jhua+ltxhFzq/UYma
4EHYAIdXi+AzHm3wZMK5X9z7HItS57Ia+f8bgXIsTdes8AfOYxyiovghPy3gIX92Xq6xghgTbV66
0JG4cD1QO4git49iL7xG7lFIhuqmRVUu5MeA0h6EiVCp3aAzAWyopy3AT7fmazWXIwC+EHudjvBV
6dm+grD1+1TgKPmaQHybW6bOJPHekQlCQg6ixb4KwAXbbGmwAxEugbr1sEwlUB+RzbUAdsrt0dRk
PW5XTtzsCzvWPyigYwTrqDDUWiOOiV49gtAdgT+OfPLzTrywQQJsu+eHOOgysAl482OgouV9wU0a
l6qar3YyYZ2SqVlV2J8xsZj6OIyBYjTFEAGU6UIwi1UPK//nfCN8Bcb+5lM4sSpEgQndXpf4mqka
hBDOzafK7si0FH16ZdFY3IHkn4MBIKSuEcPqytTMfH9q5q2NS6hsjNhZ9Arzl8PsDa13+hJyEe8=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    CARRYCASCIN : in STD_LOGIC;
    CARRYIN : in STD_LOGIC;
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACIN : in STD_LOGIC_VECTOR ( 29 downto 0 );
    BCIN : in STD_LOGIC_VECTOR ( 17 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CONCAT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    BCOUT : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CARRYOUT : out STD_LOGIC;
    CARRYCASCOUT : out STD_LOGIC;
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    P : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CED : in STD_LOGIC;
    CED1 : in STD_LOGIC;
    CED2 : in STD_LOGIC;
    CED3 : in STD_LOGIC;
    CEA : in STD_LOGIC;
    CEA1 : in STD_LOGIC;
    CEA2 : in STD_LOGIC;
    CEA3 : in STD_LOGIC;
    CEA4 : in STD_LOGIC;
    CEB : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    CEB3 : in STD_LOGIC;
    CEB4 : in STD_LOGIC;
    CECONCAT : in STD_LOGIC;
    CECONCAT3 : in STD_LOGIC;
    CECONCAT4 : in STD_LOGIC;
    CECONCAT5 : in STD_LOGIC;
    CEC : in STD_LOGIC;
    CEC1 : in STD_LOGIC;
    CEC2 : in STD_LOGIC;
    CEC3 : in STD_LOGIC;
    CEC4 : in STD_LOGIC;
    CEC5 : in STD_LOGIC;
    CEM : in STD_LOGIC;
    CEP : in STD_LOGIC;
    CESEL : in STD_LOGIC;
    CESEL1 : in STD_LOGIC;
    CESEL2 : in STD_LOGIC;
    CESEL3 : in STD_LOGIC;
    CESEL4 : in STD_LOGIC;
    CESEL5 : in STD_LOGIC;
    SCLRD : in STD_LOGIC;
    SCLRA : in STD_LOGIC;
    SCLRB : in STD_LOGIC;
    SCLRCONCAT : in STD_LOGIC;
    SCLRC : in STD_LOGIC;
    SCLRM : in STD_LOGIC;
    SCLRP : in STD_LOGIC;
    SCLRSEL : in STD_LOGIC
  );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "000100100000010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "xbip_dsp48_macro_v3_0";
end multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0;

architecture STRUCTURE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 is
  attribute C_A_WIDTH of i_synth : label is 18;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CONCAT_WIDTH of i_synth : label is 48;
  attribute C_CONSTANT_1 of i_synth : label is 1;
  attribute C_C_WIDTH of i_synth : label is 48;
  attribute C_D_WIDTH of i_synth : label is 18;
  attribute C_HAS_A of i_synth : label is 1;
  attribute C_HAS_ACIN of i_synth : label is 0;
  attribute C_HAS_ACOUT of i_synth : label is 0;
  attribute C_HAS_B of i_synth : label is 1;
  attribute C_HAS_BCIN of i_synth : label is 0;
  attribute C_HAS_BCOUT of i_synth : label is 0;
  attribute C_HAS_C of i_synth : label is 0;
  attribute C_HAS_CARRYCASCIN of i_synth : label is 0;
  attribute C_HAS_CARRYCASCOUT of i_synth : label is 0;
  attribute C_HAS_CARRYIN of i_synth : label is 0;
  attribute C_HAS_CARRYOUT of i_synth : label is 0;
  attribute C_HAS_CE of i_synth : label is 0;
  attribute C_HAS_CEA of i_synth : label is 0;
  attribute C_HAS_CEB of i_synth : label is 0;
  attribute C_HAS_CEC of i_synth : label is 0;
  attribute C_HAS_CECONCAT of i_synth : label is 0;
  attribute C_HAS_CED of i_synth : label is 0;
  attribute C_HAS_CEM of i_synth : label is 0;
  attribute C_HAS_CEP of i_synth : label is 0;
  attribute C_HAS_CESEL of i_synth : label is 0;
  attribute C_HAS_CONCAT of i_synth : label is 0;
  attribute C_HAS_D of i_synth : label is 0;
  attribute C_HAS_INDEP_CE of i_synth : label is 0;
  attribute C_HAS_INDEP_SCLR of i_synth : label is 0;
  attribute C_HAS_PCIN of i_synth : label is 0;
  attribute C_HAS_PCOUT of i_synth : label is 0;
  attribute C_HAS_SCLR of i_synth : label is 0;
  attribute C_HAS_SCLRA of i_synth : label is 0;
  attribute C_HAS_SCLRB of i_synth : label is 0;
  attribute C_HAS_SCLRC of i_synth : label is 0;
  attribute C_HAS_SCLRCONCAT of i_synth : label is 0;
  attribute C_HAS_SCLRD of i_synth : label is 0;
  attribute C_HAS_SCLRM of i_synth : label is 0;
  attribute C_HAS_SCLRP of i_synth : label is 0;
  attribute C_HAS_SCLRSEL of i_synth : label is 0;
  attribute C_LATENCY of i_synth : label is 128;
  attribute C_MODEL_TYPE of i_synth : label is 0;
  attribute C_OPMODES of i_synth : label is "000100100000010100000000";
  attribute C_P_LSB of i_synth : label is 0;
  attribute C_P_MSB of i_synth : label is 47;
  attribute C_REG_CONFIG of i_synth : label is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0_viv
     port map (
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => ACIN(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      B(17 downto 0) => B(17 downto 0),
      BCIN(17 downto 0) => BCIN(17 downto 0),
      BCOUT(17 downto 0) => BCOUT(17 downto 0),
      C(47 downto 0) => C(47 downto 0),
      CARRYCASCIN => CARRYCASCIN,
      CARRYCASCOUT => CARRYCASCOUT,
      CARRYIN => CARRYIN,
      CARRYOUT => CARRYOUT,
      CE => CE,
      CEA => CEA,
      CEA1 => CEA1,
      CEA2 => CEA2,
      CEA3 => CEA3,
      CEA4 => CEA4,
      CEB => CEB,
      CEB1 => CEB1,
      CEB2 => CEB2,
      CEB3 => CEB3,
      CEB4 => CEB4,
      CEC => CEC,
      CEC1 => CEC1,
      CEC2 => CEC2,
      CEC3 => CEC3,
      CEC4 => CEC4,
      CEC5 => CEC5,
      CECONCAT => CECONCAT,
      CECONCAT3 => CECONCAT3,
      CECONCAT4 => CECONCAT4,
      CECONCAT5 => CECONCAT5,
      CED => CED,
      CED1 => CED1,
      CED2 => CED2,
      CED3 => CED3,
      CEM => CEM,
      CEP => CEP,
      CESEL => CESEL,
      CESEL1 => CESEL1,
      CESEL2 => CESEL2,
      CESEL3 => CESEL3,
      CESEL4 => CESEL4,
      CESEL5 => CESEL5,
      CLK => CLK,
      CONCAT(47 downto 0) => CONCAT(47 downto 0),
      D(17 downto 0) => D(17 downto 0),
      P(47 downto 0) => P(47 downto 0),
      PCIN(47 downto 0) => PCIN(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SCLRA => SCLRA,
      SCLRB => SCLRB,
      SCLRC => SCLRC,
      SCLRCONCAT => SCLRCONCAT,
      SCLRD => SCLRD,
      SCLRM => SCLRM,
      SCLRP => SCLRP,
      SCLRSEL => SCLRSEL,
      SEL(0) => SEL(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_35_1dsp_ip_dsp48_mul_ip is
  port (
    D : out STD_LOGIC_VECTOR ( 68 downto 0 );
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b_seq_reg[71]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \en_buf_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \en_buf_reg[2]\ : in STD_LOGIC;
    \en_buf_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_35_1dsp_ip_dsp48_mul_ip : entity is "dsp48_mul_ip";
end multiplier_35_1dsp_ip_dsp48_mul_ip;

architecture STRUCTURE of multiplier_35_1dsp_ip_dsp48_mul_ip is
  signal U0_n_100 : STD_LOGIC;
  signal U0_n_101 : STD_LOGIC;
  signal U0_n_102 : STD_LOGIC;
  signal U0_n_103 : STD_LOGIC;
  signal U0_n_104 : STD_LOGIC;
  signal U0_n_105 : STD_LOGIC;
  signal U0_n_106 : STD_LOGIC;
  signal U0_n_107 : STD_LOGIC;
  signal U0_n_108 : STD_LOGIC;
  signal U0_n_109 : STD_LOGIC;
  signal U0_n_110 : STD_LOGIC;
  signal U0_n_111 : STD_LOGIC;
  signal U0_n_112 : STD_LOGIC;
  signal U0_n_113 : STD_LOGIC;
  signal U0_n_114 : STD_LOGIC;
  signal U0_n_115 : STD_LOGIC;
  signal U0_n_116 : STD_LOGIC;
  signal U0_n_117 : STD_LOGIC;
  signal U0_n_118 : STD_LOGIC;
  signal U0_n_119 : STD_LOGIC;
  signal U0_n_120 : STD_LOGIC;
  signal U0_n_121 : STD_LOGIC;
  signal U0_n_122 : STD_LOGIC;
  signal U0_n_123 : STD_LOGIC;
  signal U0_n_124 : STD_LOGIC;
  signal U0_n_125 : STD_LOGIC;
  signal U0_n_126 : STD_LOGIC;
  signal U0_n_127 : STD_LOGIC;
  signal U0_n_128 : STD_LOGIC;
  signal U0_n_129 : STD_LOGIC;
  signal U0_n_130 : STD_LOGIC;
  signal U0_n_131 : STD_LOGIC;
  signal U0_n_132 : STD_LOGIC;
  signal U0_n_133 : STD_LOGIC;
  signal U0_n_134 : STD_LOGIC;
  signal U0_n_135 : STD_LOGIC;
  signal U0_n_136 : STD_LOGIC;
  signal U0_n_137 : STD_LOGIC;
  signal U0_n_138 : STD_LOGIC;
  signal U0_n_139 : STD_LOGIC;
  signal U0_n_140 : STD_LOGIC;
  signal U0_n_141 : STD_LOGIC;
  signal U0_n_142 : STD_LOGIC;
  signal U0_n_143 : STD_LOGIC;
  signal U0_n_144 : STD_LOGIC;
  signal U0_n_145 : STD_LOGIC;
  signal U0_n_98 : STD_LOGIC;
  signal U0_n_99 : STD_LOGIC;
  signal \c_in[50]_i_2_n_0\ : STD_LOGIC;
  signal NLW_U0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_CARRYOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_U0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of U0 : label is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of U0 : label is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of U0 : label is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of U0 : label is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of U0 : label is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of U0 : label is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of U0 : label is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of U0 : label is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of U0 : label is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of U0 : label is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of U0 : label is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of U0 : label is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of U0 : label is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of U0 : label is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of U0 : label is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of U0 : label is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of U0 : label is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of U0 : label is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of U0 : label is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of U0 : label is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of U0 : label is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of U0 : label is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of U0 : label is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of U0 : label is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of U0 : label is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of U0 : label is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of U0 : label is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of U0 : label is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of U0 : label is "000100100000010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of U0 : label is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of U0 : label is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of U0 : label is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \c_in[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \c_in[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \c_in[11]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \c_in[12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \c_in[13]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \c_in[14]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \c_in[15]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \c_in[16]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \c_in[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \c_in[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \c_in[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \c_in[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \c_in[50]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \c_in[5]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \c_in[6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \c_in[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \c_in[8]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \c_in[9]_i_1\ : label is "soft_lutpair7";
begin
U0: entity work.multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0
     port map (
      A(17 downto 0) => Q(17 downto 0),
      ACIN(29) => '0',
      ACIN(28) => '0',
      ACIN(27) => '0',
      ACIN(26) => '0',
      ACIN(25) => '0',
      ACIN(24) => '0',
      ACIN(23) => '0',
      ACIN(22) => '0',
      ACIN(21) => '0',
      ACIN(20) => '0',
      ACIN(19) => '0',
      ACIN(18) => '0',
      ACIN(17) => '0',
      ACIN(16) => '0',
      ACIN(15) => '0',
      ACIN(14) => '0',
      ACIN(13) => '0',
      ACIN(12) => '0',
      ACIN(11) => '0',
      ACIN(10) => '0',
      ACIN(9) => '0',
      ACIN(8) => '0',
      ACIN(7) => '0',
      ACIN(6) => '0',
      ACIN(5) => '0',
      ACIN(4) => '0',
      ACIN(3) => '0',
      ACIN(2) => '0',
      ACIN(1) => '0',
      ACIN(0) => '0',
      ACOUT(29 downto 0) => NLW_U0_ACOUT_UNCONNECTED(29 downto 0),
      B(17 downto 0) => \b_seq_reg[71]\(17 downto 0),
      BCIN(17) => '0',
      BCIN(16) => '0',
      BCIN(15) => '0',
      BCIN(14) => '0',
      BCIN(13) => '0',
      BCIN(12) => '0',
      BCIN(11) => '0',
      BCIN(10) => '0',
      BCIN(9) => '0',
      BCIN(8) => '0',
      BCIN(7) => '0',
      BCIN(6) => '0',
      BCIN(5) => '0',
      BCIN(4) => '0',
      BCIN(3) => '0',
      BCIN(2) => '0',
      BCIN(1) => '0',
      BCIN(0) => '0',
      BCOUT(17 downto 0) => NLW_U0_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => '0',
      C(46) => '0',
      C(45) => '0',
      C(44) => '0',
      C(43) => '0',
      C(42) => '0',
      C(41) => '0',
      C(40) => '0',
      C(39) => '0',
      C(38) => '0',
      C(37) => '0',
      C(36) => '0',
      C(35) => '0',
      C(34) => '0',
      C(33) => '0',
      C(32) => '0',
      C(31) => '0',
      C(30) => '0',
      C(29) => '0',
      C(28) => '0',
      C(27) => '0',
      C(26) => '0',
      C(25) => '0',
      C(24) => '0',
      C(23) => '0',
      C(22) => '0',
      C(21) => '0',
      C(20) => '0',
      C(19) => '0',
      C(18) => '0',
      C(17) => '0',
      C(16) => '0',
      C(15) => '0',
      C(14) => '0',
      C(13) => '0',
      C(12) => '0',
      C(11) => '0',
      C(10) => '0',
      C(9) => '0',
      C(8) => '0',
      C(7) => '0',
      C(6) => '0',
      C(5) => '0',
      C(4) => '0',
      C(3) => '0',
      C(2) => '0',
      C(1) => '0',
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_U0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYOUT => NLW_U0_CARRYOUT_UNCONNECTED,
      CE => '1',
      CEA => '1',
      CEA1 => '1',
      CEA2 => '1',
      CEA3 => '1',
      CEA4 => '1',
      CEB => '1',
      CEB1 => '1',
      CEB2 => '1',
      CEB3 => '1',
      CEB4 => '1',
      CEC => '1',
      CEC1 => '1',
      CEC2 => '1',
      CEC3 => '1',
      CEC4 => '1',
      CEC5 => '1',
      CECONCAT => '1',
      CECONCAT3 => '1',
      CECONCAT4 => '1',
      CECONCAT5 => '1',
      CED => '1',
      CED1 => '1',
      CED2 => '1',
      CED3 => '1',
      CEM => '1',
      CEP => '1',
      CESEL => '1',
      CESEL1 => '1',
      CESEL2 => '1',
      CESEL3 => '1',
      CESEL4 => '1',
      CESEL5 => '1',
      CLK => i_clk,
      CONCAT(47) => '0',
      CONCAT(46) => '0',
      CONCAT(45) => '0',
      CONCAT(44) => '0',
      CONCAT(43) => '0',
      CONCAT(42) => '0',
      CONCAT(41) => '0',
      CONCAT(40) => '0',
      CONCAT(39) => '0',
      CONCAT(38) => '0',
      CONCAT(37) => '0',
      CONCAT(36) => '0',
      CONCAT(35) => '0',
      CONCAT(34) => '0',
      CONCAT(33) => '0',
      CONCAT(32) => '0',
      CONCAT(31) => '0',
      CONCAT(30) => '0',
      CONCAT(29) => '0',
      CONCAT(28) => '0',
      CONCAT(27) => '0',
      CONCAT(26) => '0',
      CONCAT(25) => '0',
      CONCAT(24) => '0',
      CONCAT(23) => '0',
      CONCAT(22) => '0',
      CONCAT(21) => '0',
      CONCAT(20) => '0',
      CONCAT(19) => '0',
      CONCAT(18) => '0',
      CONCAT(17) => '0',
      CONCAT(16) => '0',
      CONCAT(15) => '0',
      CONCAT(14) => '0',
      CONCAT(13) => '0',
      CONCAT(12) => '0',
      CONCAT(11) => '0',
      CONCAT(10) => '0',
      CONCAT(9) => '0',
      CONCAT(8) => '0',
      CONCAT(7) => '0',
      CONCAT(6) => '0',
      CONCAT(5) => '0',
      CONCAT(4) => '0',
      CONCAT(3) => '0',
      CONCAT(2) => '0',
      CONCAT(1) => '0',
      CONCAT(0) => '0',
      D(17) => '0',
      D(16) => '0',
      D(15) => '0',
      D(14) => '0',
      D(13) => '0',
      D(12) => '0',
      D(11) => '0',
      D(10) => '0',
      D(9) => '0',
      D(8) => '0',
      D(7) => '0',
      D(6) => '0',
      D(5) => '0',
      D(4) => '0',
      D(3) => '0',
      D(2) => '0',
      D(1) => '0',
      D(0) => '0',
      P(47) => U0_n_98,
      P(46) => U0_n_99,
      P(45) => U0_n_100,
      P(44) => U0_n_101,
      P(43) => U0_n_102,
      P(42) => U0_n_103,
      P(41) => U0_n_104,
      P(40) => U0_n_105,
      P(39) => U0_n_106,
      P(38) => U0_n_107,
      P(37) => U0_n_108,
      P(36) => U0_n_109,
      P(35) => U0_n_110,
      P(34) => U0_n_111,
      P(33) => U0_n_112,
      P(32) => U0_n_113,
      P(31) => U0_n_114,
      P(30) => U0_n_115,
      P(29) => U0_n_116,
      P(28) => U0_n_117,
      P(27) => U0_n_118,
      P(26) => U0_n_119,
      P(25) => U0_n_120,
      P(24) => U0_n_121,
      P(23) => U0_n_122,
      P(22) => U0_n_123,
      P(21) => U0_n_124,
      P(20) => U0_n_125,
      P(19) => U0_n_126,
      P(18) => U0_n_127,
      P(17) => U0_n_128,
      P(16) => U0_n_129,
      P(15) => U0_n_130,
      P(14) => U0_n_131,
      P(13) => U0_n_132,
      P(12) => U0_n_133,
      P(11) => U0_n_134,
      P(10) => U0_n_135,
      P(9) => U0_n_136,
      P(8) => U0_n_137,
      P(7) => U0_n_138,
      P(6) => U0_n_139,
      P(5) => U0_n_140,
      P(4) => U0_n_141,
      P(3) => U0_n_142,
      P(2) => U0_n_143,
      P(1) => U0_n_144,
      P(0) => U0_n_145,
      PCIN(47) => '0',
      PCIN(46) => '0',
      PCIN(45) => '0',
      PCIN(44) => '0',
      PCIN(43) => '0',
      PCIN(42) => '0',
      PCIN(41) => '0',
      PCIN(40) => '0',
      PCIN(39) => '0',
      PCIN(38) => '0',
      PCIN(37) => '0',
      PCIN(36) => '0',
      PCIN(35) => '0',
      PCIN(34) => '0',
      PCIN(33) => '0',
      PCIN(32) => '0',
      PCIN(31) => '0',
      PCIN(30) => '0',
      PCIN(29) => '0',
      PCIN(28) => '0',
      PCIN(27) => '0',
      PCIN(26) => '0',
      PCIN(25) => '0',
      PCIN(24) => '0',
      PCIN(23) => '0',
      PCIN(22) => '0',
      PCIN(21) => '0',
      PCIN(20) => '0',
      PCIN(19) => '0',
      PCIN(18) => '0',
      PCIN(17) => '0',
      PCIN(16) => '0',
      PCIN(15) => '0',
      PCIN(14) => '0',
      PCIN(13) => '0',
      PCIN(12) => '0',
      PCIN(11) => '0',
      PCIN(10) => '0',
      PCIN(9) => '0',
      PCIN(8) => '0',
      PCIN(7) => '0',
      PCIN(6) => '0',
      PCIN(5) => '0',
      PCIN(4) => '0',
      PCIN(3) => '0',
      PCIN(2) => '0',
      PCIN(1) => '0',
      PCIN(0) => '0',
      PCOUT(47 downto 0) => NLW_U0_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SCLRA => '0',
      SCLRB => '0',
      SCLRC => '0',
      SCLRCONCAT => '0',
      SCLRD => '0',
      SCLRM => '0',
      SCLRP => '0',
      SCLRSEL => '0',
      SEL(0) => '0'
    );
\c_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_145,
      O => D(0)
    );
\c_in[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_135,
      O => D(10)
    );
\c_in[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_134,
      O => D(11)
    );
\c_in[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_133,
      O => D(12)
    );
\c_in[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_132,
      O => D(13)
    );
\c_in[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_131,
      O => D(14)
    );
\c_in[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_130,
      O => D(15)
    );
\c_in[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_129,
      O => D(16)
    );
\c_in[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_145,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_128,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(17)
    );
\c_in[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_144,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_127,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(18)
    );
\c_in[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_143,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_126,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(19)
    );
\c_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_144,
      O => D(1)
    );
\c_in[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_142,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_125,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(20)
    );
\c_in[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_141,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_124,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(21)
    );
\c_in[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_140,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_123,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(22)
    );
\c_in[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_139,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_122,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(23)
    );
\c_in[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_138,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_121,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(24)
    );
\c_in[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_137,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_120,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(25)
    );
\c_in[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_136,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_119,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(26)
    );
\c_in[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_135,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_118,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(27)
    );
\c_in[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_134,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_117,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(28)
    );
\c_in[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_133,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_116,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(29)
    );
\c_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_143,
      O => D(2)
    );
\c_in[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_132,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_115,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(30)
    );
\c_in[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_131,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_114,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(31)
    );
\c_in[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_130,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_113,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(32)
    );
\c_in[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_129,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_112,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(33)
    );
\c_in[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_145,
      I4 => U0_n_128,
      I5 => \en_buf_reg[4]\,
      O => D(34)
    );
\c_in[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_144,
      I4 => U0_n_127,
      I5 => \en_buf_reg[4]\,
      O => D(35)
    );
\c_in[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_143,
      I4 => U0_n_126,
      I5 => \en_buf_reg[4]\,
      O => D(36)
    );
\c_in[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_142,
      I4 => U0_n_125,
      I5 => \en_buf_reg[4]\,
      O => D(37)
    );
\c_in[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_141,
      I4 => U0_n_124,
      I5 => \en_buf_reg[4]\,
      O => D(38)
    );
\c_in[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_140,
      I4 => U0_n_123,
      I5 => \en_buf_reg[4]\,
      O => D(39)
    );
\c_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_142,
      O => D(3)
    );
\c_in[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_139,
      I4 => U0_n_122,
      I5 => \en_buf_reg[4]\,
      O => D(40)
    );
\c_in[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_138,
      I4 => U0_n_121,
      I5 => \en_buf_reg[4]\,
      O => D(41)
    );
\c_in[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_137,
      I4 => U0_n_120,
      I5 => \en_buf_reg[4]\,
      O => D(42)
    );
\c_in[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_136,
      I4 => U0_n_119,
      I5 => \en_buf_reg[4]\,
      O => D(43)
    );
\c_in[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_135,
      I4 => U0_n_118,
      I5 => \en_buf_reg[4]\,
      O => D(44)
    );
\c_in[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_134,
      I4 => U0_n_117,
      I5 => \en_buf_reg[4]\,
      O => D(45)
    );
\c_in[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_133,
      I4 => U0_n_116,
      I5 => \en_buf_reg[4]\,
      O => D(46)
    );
\c_in[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_132,
      I4 => U0_n_115,
      I5 => \en_buf_reg[4]\,
      O => D(47)
    );
\c_in[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_131,
      I4 => U0_n_114,
      I5 => \en_buf_reg[4]\,
      O => D(48)
    );
\c_in[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_130,
      I4 => U0_n_113,
      I5 => \en_buf_reg[4]\,
      O => D(49)
    );
\c_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_141,
      O => D(4)
    );
\c_in[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_129,
      I4 => U0_n_112,
      I5 => \en_buf_reg[4]\,
      O => D(50)
    );
\c_in[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_111,
      O => \c_in[50]_i_2_n_0\
    );
\c_in[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_128,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(51)
    );
\c_in[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_127,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(52)
    );
\c_in[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_126,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(53)
    );
\c_in[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_125,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(54)
    );
\c_in[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_124,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(55)
    );
\c_in[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_123,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(56)
    );
\c_in[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_122,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(57)
    );
\c_in[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_121,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(58)
    );
\c_in[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_120,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(59)
    );
\c_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_140,
      O => D(5)
    );
\c_in[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_119,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(60)
    );
\c_in[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_118,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(61)
    );
\c_in[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_117,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(62)
    );
\c_in[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_116,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(63)
    );
\c_in[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_115,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(64)
    );
\c_in[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_114,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(65)
    );
\c_in[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_113,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(66)
    );
\c_in[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_112,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(67)
    );
\c_in[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F000E000"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[5]\(3),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_111,
      I4 => \en_buf_reg[5]\(1),
      I5 => \en_buf_reg[5]\(2),
      O => D(68)
    );
\c_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_139,
      O => D(6)
    );
\c_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_138,
      O => D(7)
    );
\c_in[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_137,
      O => D(8)
    );
\c_in[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_136,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_35_1dsp_ip_multiplier_35_1dsp is
  port (
    o_c_en : out STD_LOGIC;
    o_c : out STD_LOGIC_VECTOR ( 68 downto 0 );
    i_en : in STD_LOGIC;
    i_a : in STD_LOGIC_VECTOR ( 34 downto 0 );
    i_b : in STD_LOGIC_VECTOR ( 34 downto 0 );
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_35_1dsp_ip_multiplier_35_1dsp : entity is "multiplier_35_1dsp";
end multiplier_35_1dsp_ip_multiplier_35_1dsp;

architecture STRUCTURE of multiplier_35_1dsp_ip_multiplier_35_1dsp is
  signal \a_seq[0]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[10]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[11]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[12]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[13]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[14]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[15]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[16]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[18]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[19]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[1]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[20]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[21]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[22]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[23]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[24]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[25]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[26]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[27]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[28]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[29]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[2]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[30]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[31]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[32]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[33]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[34]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[36]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[37]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[38]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[39]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[3]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[40]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[41]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[42]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[43]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[44]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[45]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[46]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[47]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[48]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[49]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[4]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[50]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[51]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[52]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[53]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[54]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[55]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[56]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[57]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[58]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[59]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[5]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[60]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[61]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[62]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[63]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[64]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[65]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[66]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[67]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[68]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[69]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[6]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[70]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[71]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[7]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[8]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[9]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[10]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[11]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[12]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[13]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[14]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[15]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[16]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[32]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[33]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[34]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[36]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[37]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[38]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[39]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[40]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[41]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[42]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[43]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[44]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[45]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[46]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[47]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[48]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[49]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[50]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[51]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[52]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[53]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[7]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[8]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[9]\ : STD_LOGIC;
  signal \b_seq[0]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[10]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[11]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[12]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[13]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[14]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[15]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[16]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[18]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[19]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[1]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[20]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[21]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[22]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[23]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[24]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[25]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[26]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[27]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[28]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[29]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[2]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[30]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[31]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[32]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[33]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[34]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[35]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[36]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[37]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[38]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[39]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[3]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[40]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[41]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[42]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[43]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[44]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[45]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[46]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[47]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[48]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[49]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[4]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[50]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[51]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[52]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[53]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[54]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[55]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[56]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[57]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[58]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[59]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[5]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[60]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[61]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[62]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[63]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[64]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[65]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[66]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[67]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[68]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[69]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[6]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[70]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[71]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[7]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[8]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[9]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[33]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[34]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[35]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[36]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[37]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[38]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[39]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[40]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[41]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[42]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[43]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[44]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[45]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[46]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[47]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[48]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[49]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[50]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[51]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[52]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[53]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[9]\ : STD_LOGIC;
  signal \c_acc[11]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[68]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[68]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal c_in : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal \c_in[67]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[68]_i_2_n_0\ : STD_LOGIC;
  signal \en_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \en_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \en_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal \^o_c\ : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_a : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal u_b : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_c_acc_reg[68]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_c_acc_reg[68]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_seq[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \a_seq[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \a_seq[11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \a_seq[12]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \a_seq[13]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \a_seq[14]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \a_seq[15]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \a_seq[16]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \a_seq[18]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \a_seq[19]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \a_seq[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \a_seq[20]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \a_seq[21]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \a_seq[22]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \a_seq[23]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \a_seq[24]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \a_seq[25]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \a_seq[26]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \a_seq[27]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \a_seq[28]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \a_seq[29]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \a_seq[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \a_seq[30]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \a_seq[31]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \a_seq[32]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \a_seq[33]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \a_seq[34]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \a_seq[36]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \a_seq[37]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \a_seq[38]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \a_seq[39]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \a_seq[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \a_seq[40]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \a_seq[41]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \a_seq[42]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \a_seq[43]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \a_seq[44]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \a_seq[45]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \a_seq[46]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \a_seq[47]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \a_seq[48]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \a_seq[49]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \a_seq[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \a_seq[50]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \a_seq[51]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \a_seq[52]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \a_seq[53]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \a_seq[54]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \a_seq[55]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \a_seq[56]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \a_seq[57]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \a_seq[58]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \a_seq[59]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \a_seq[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \a_seq[60]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \a_seq[61]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \a_seq[62]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \a_seq[63]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \a_seq[64]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \a_seq[65]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \a_seq[66]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \a_seq[67]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \a_seq[68]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \a_seq[69]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \a_seq[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \a_seq[70]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \a_seq[71]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \a_seq[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \a_seq[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \a_seq[9]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \b_seq[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \b_seq[10]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \b_seq[11]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \b_seq[12]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \b_seq[13]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \b_seq[14]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \b_seq[15]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \b_seq[16]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \b_seq[18]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \b_seq[19]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \b_seq[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \b_seq[20]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \b_seq[21]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \b_seq[22]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \b_seq[23]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \b_seq[24]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \b_seq[25]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \b_seq[26]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \b_seq[27]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \b_seq[28]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \b_seq[29]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \b_seq[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \b_seq[30]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \b_seq[31]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \b_seq[32]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \b_seq[33]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \b_seq[34]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \b_seq[35]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \b_seq[36]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \b_seq[37]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \b_seq[38]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \b_seq[39]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \b_seq[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \b_seq[40]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \b_seq[41]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \b_seq[42]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \b_seq[43]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \b_seq[44]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \b_seq[45]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \b_seq[46]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \b_seq[47]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \b_seq[48]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \b_seq[49]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \b_seq[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \b_seq[50]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \b_seq[51]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \b_seq[52]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \b_seq[54]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \b_seq[55]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \b_seq[56]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \b_seq[57]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \b_seq[58]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \b_seq[59]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \b_seq[5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \b_seq[60]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \b_seq[61]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \b_seq[62]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \b_seq[63]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \b_seq[64]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \b_seq[65]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \b_seq[66]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \b_seq[67]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \b_seq[68]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \b_seq[69]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \b_seq[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \b_seq[70]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \b_seq[71]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \b_seq[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \b_seq[8]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \b_seq[9]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \c_in[67]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \c_in[68]_i_2\ : label is "soft_lutpair9";
begin
  o_c(68 downto 0) <= \^o_c\(68 downto 0);
\a_seq[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(0),
      O => \a_seq[0]_i_1_n_0\
    );
\a_seq[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(10),
      O => \a_seq[10]_i_1_n_0\
    );
\a_seq[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(11),
      O => \a_seq[11]_i_1_n_0\
    );
\a_seq[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(12),
      O => \a_seq[12]_i_1_n_0\
    );
\a_seq[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(13),
      O => \a_seq[13]_i_1_n_0\
    );
\a_seq[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(14),
      O => \a_seq[14]_i_1_n_0\
    );
\a_seq[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(15),
      O => \a_seq[15]_i_1_n_0\
    );
\a_seq[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(16),
      O => \a_seq[16]_i_1_n_0\
    );
\a_seq[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(0),
      I1 => \a_seq_reg_n_0_[0]\,
      I2 => i_en,
      O => \a_seq[18]_i_1_n_0\
    );
\a_seq[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(1),
      I1 => \a_seq_reg_n_0_[1]\,
      I2 => i_en,
      O => \a_seq[19]_i_1_n_0\
    );
\a_seq[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(1),
      O => \a_seq[1]_i_1_n_0\
    );
\a_seq[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(2),
      I1 => \a_seq_reg_n_0_[2]\,
      I2 => i_en,
      O => \a_seq[20]_i_1_n_0\
    );
\a_seq[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(3),
      I1 => \a_seq_reg_n_0_[3]\,
      I2 => i_en,
      O => \a_seq[21]_i_1_n_0\
    );
\a_seq[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(4),
      I1 => \a_seq_reg_n_0_[4]\,
      I2 => i_en,
      O => \a_seq[22]_i_1_n_0\
    );
\a_seq[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(5),
      I1 => \a_seq_reg_n_0_[5]\,
      I2 => i_en,
      O => \a_seq[23]_i_1_n_0\
    );
\a_seq[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(6),
      I1 => \a_seq_reg_n_0_[6]\,
      I2 => i_en,
      O => \a_seq[24]_i_1_n_0\
    );
\a_seq[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(7),
      I1 => \a_seq_reg_n_0_[7]\,
      I2 => i_en,
      O => \a_seq[25]_i_1_n_0\
    );
\a_seq[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(8),
      I1 => \a_seq_reg_n_0_[8]\,
      I2 => i_en,
      O => \a_seq[26]_i_1_n_0\
    );
\a_seq[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(9),
      I1 => \a_seq_reg_n_0_[9]\,
      I2 => i_en,
      O => \a_seq[27]_i_1_n_0\
    );
\a_seq[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(10),
      I1 => \a_seq_reg_n_0_[10]\,
      I2 => i_en,
      O => \a_seq[28]_i_1_n_0\
    );
\a_seq[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(11),
      I1 => \a_seq_reg_n_0_[11]\,
      I2 => i_en,
      O => \a_seq[29]_i_1_n_0\
    );
\a_seq[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(2),
      O => \a_seq[2]_i_1_n_0\
    );
\a_seq[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(12),
      I1 => \a_seq_reg_n_0_[12]\,
      I2 => i_en,
      O => \a_seq[30]_i_1_n_0\
    );
\a_seq[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(13),
      I1 => \a_seq_reg_n_0_[13]\,
      I2 => i_en,
      O => \a_seq[31]_i_1_n_0\
    );
\a_seq[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(14),
      I1 => \a_seq_reg_n_0_[14]\,
      I2 => i_en,
      O => \a_seq[32]_i_1_n_0\
    );
\a_seq[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(15),
      I1 => \a_seq_reg_n_0_[15]\,
      I2 => i_en,
      O => \a_seq[33]_i_1_n_0\
    );
\a_seq[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(16),
      I1 => \a_seq_reg_n_0_[16]\,
      I2 => i_en,
      O => \a_seq[34]_i_1_n_0\
    );
\a_seq[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(17),
      I1 => \a_seq_reg_n_0_[18]\,
      I2 => i_en,
      O => \a_seq[36]_i_1_n_0\
    );
\a_seq[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(18),
      I1 => \a_seq_reg_n_0_[19]\,
      I2 => i_en,
      O => \a_seq[37]_i_1_n_0\
    );
\a_seq[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(19),
      I1 => \a_seq_reg_n_0_[20]\,
      I2 => i_en,
      O => \a_seq[38]_i_1_n_0\
    );
\a_seq[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(20),
      I1 => \a_seq_reg_n_0_[21]\,
      I2 => i_en,
      O => \a_seq[39]_i_1_n_0\
    );
\a_seq[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(3),
      O => \a_seq[3]_i_1_n_0\
    );
\a_seq[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(21),
      I1 => \a_seq_reg_n_0_[22]\,
      I2 => i_en,
      O => \a_seq[40]_i_1_n_0\
    );
\a_seq[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(22),
      I1 => \a_seq_reg_n_0_[23]\,
      I2 => i_en,
      O => \a_seq[41]_i_1_n_0\
    );
\a_seq[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(23),
      I1 => \a_seq_reg_n_0_[24]\,
      I2 => i_en,
      O => \a_seq[42]_i_1_n_0\
    );
\a_seq[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(24),
      I1 => \a_seq_reg_n_0_[25]\,
      I2 => i_en,
      O => \a_seq[43]_i_1_n_0\
    );
\a_seq[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(25),
      I1 => \a_seq_reg_n_0_[26]\,
      I2 => i_en,
      O => \a_seq[44]_i_1_n_0\
    );
\a_seq[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(26),
      I1 => \a_seq_reg_n_0_[27]\,
      I2 => i_en,
      O => \a_seq[45]_i_1_n_0\
    );
\a_seq[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(27),
      I1 => \a_seq_reg_n_0_[28]\,
      I2 => i_en,
      O => \a_seq[46]_i_1_n_0\
    );
\a_seq[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(28),
      I1 => \a_seq_reg_n_0_[29]\,
      I2 => i_en,
      O => \a_seq[47]_i_1_n_0\
    );
\a_seq[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(29),
      I1 => \a_seq_reg_n_0_[30]\,
      I2 => i_en,
      O => \a_seq[48]_i_1_n_0\
    );
\a_seq[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(30),
      I1 => \a_seq_reg_n_0_[31]\,
      I2 => i_en,
      O => \a_seq[49]_i_1_n_0\
    );
\a_seq[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(4),
      O => \a_seq[4]_i_1_n_0\
    );
\a_seq[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(31),
      I1 => \a_seq_reg_n_0_[32]\,
      I2 => i_en,
      O => \a_seq[50]_i_1_n_0\
    );
\a_seq[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(32),
      I1 => \a_seq_reg_n_0_[33]\,
      I2 => i_en,
      O => \a_seq[51]_i_1_n_0\
    );
\a_seq[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(33),
      I1 => \a_seq_reg_n_0_[34]\,
      I2 => i_en,
      O => \a_seq[52]_i_1_n_0\
    );
\a_seq[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(34),
      O => \a_seq[53]_i_1_n_0\
    );
\a_seq[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(17),
      I1 => \a_seq_reg_n_0_[36]\,
      I2 => i_en,
      O => \a_seq[54]_i_1_n_0\
    );
\a_seq[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(18),
      I1 => \a_seq_reg_n_0_[37]\,
      I2 => i_en,
      O => \a_seq[55]_i_1_n_0\
    );
\a_seq[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(19),
      I1 => \a_seq_reg_n_0_[38]\,
      I2 => i_en,
      O => \a_seq[56]_i_1_n_0\
    );
\a_seq[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(20),
      I1 => \a_seq_reg_n_0_[39]\,
      I2 => i_en,
      O => \a_seq[57]_i_1_n_0\
    );
\a_seq[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(21),
      I1 => \a_seq_reg_n_0_[40]\,
      I2 => i_en,
      O => \a_seq[58]_i_1_n_0\
    );
\a_seq[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(22),
      I1 => \a_seq_reg_n_0_[41]\,
      I2 => i_en,
      O => \a_seq[59]_i_1_n_0\
    );
\a_seq[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(5),
      O => \a_seq[5]_i_1_n_0\
    );
\a_seq[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(23),
      I1 => \a_seq_reg_n_0_[42]\,
      I2 => i_en,
      O => \a_seq[60]_i_1_n_0\
    );
\a_seq[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(24),
      I1 => \a_seq_reg_n_0_[43]\,
      I2 => i_en,
      O => \a_seq[61]_i_1_n_0\
    );
\a_seq[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(25),
      I1 => \a_seq_reg_n_0_[44]\,
      I2 => i_en,
      O => \a_seq[62]_i_1_n_0\
    );
\a_seq[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(26),
      I1 => \a_seq_reg_n_0_[45]\,
      I2 => i_en,
      O => \a_seq[63]_i_1_n_0\
    );
\a_seq[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(27),
      I1 => \a_seq_reg_n_0_[46]\,
      I2 => i_en,
      O => \a_seq[64]_i_1_n_0\
    );
\a_seq[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(28),
      I1 => \a_seq_reg_n_0_[47]\,
      I2 => i_en,
      O => \a_seq[65]_i_1_n_0\
    );
\a_seq[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(29),
      I1 => \a_seq_reg_n_0_[48]\,
      I2 => i_en,
      O => \a_seq[66]_i_1_n_0\
    );
\a_seq[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(30),
      I1 => \a_seq_reg_n_0_[49]\,
      I2 => i_en,
      O => \a_seq[67]_i_1_n_0\
    );
\a_seq[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(31),
      I1 => \a_seq_reg_n_0_[50]\,
      I2 => i_en,
      O => \a_seq[68]_i_1_n_0\
    );
\a_seq[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(32),
      I1 => \a_seq_reg_n_0_[51]\,
      I2 => i_en,
      O => \a_seq[69]_i_1_n_0\
    );
\a_seq[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(6),
      O => \a_seq[6]_i_1_n_0\
    );
\a_seq[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(33),
      I1 => \a_seq_reg_n_0_[52]\,
      I2 => i_en,
      O => \a_seq[70]_i_1_n_0\
    );
\a_seq[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(34),
      I1 => \a_seq_reg_n_0_[53]\,
      I2 => i_en,
      O => \a_seq[71]_i_1_n_0\
    );
\a_seq[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(7),
      O => \a_seq[7]_i_1_n_0\
    );
\a_seq[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(8),
      O => \a_seq[8]_i_1_n_0\
    );
\a_seq[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(9),
      O => \a_seq[9]_i_1_n_0\
    );
\a_seq_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[0]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[0]\
    );
\a_seq_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[10]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[10]\
    );
\a_seq_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[11]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[11]\
    );
\a_seq_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[12]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[12]\
    );
\a_seq_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[13]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[13]\
    );
\a_seq_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[14]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[14]\
    );
\a_seq_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[15]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[15]\
    );
\a_seq_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[16]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[16]\
    );
\a_seq_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[18]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[18]\
    );
\a_seq_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[19]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[19]\
    );
\a_seq_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[1]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[1]\
    );
\a_seq_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[20]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[20]\
    );
\a_seq_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[21]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[21]\
    );
\a_seq_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[22]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[22]\
    );
\a_seq_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[23]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[23]\
    );
\a_seq_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[24]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[24]\
    );
\a_seq_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[25]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[25]\
    );
\a_seq_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[26]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[26]\
    );
\a_seq_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[27]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[27]\
    );
\a_seq_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[28]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[28]\
    );
\a_seq_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[29]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[29]\
    );
\a_seq_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[2]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[2]\
    );
\a_seq_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[30]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[30]\
    );
\a_seq_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[31]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[31]\
    );
\a_seq_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[32]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[32]\
    );
\a_seq_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[33]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[33]\
    );
\a_seq_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[34]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[34]\
    );
\a_seq_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[36]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[36]\
    );
\a_seq_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[37]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[37]\
    );
\a_seq_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[38]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[38]\
    );
\a_seq_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[39]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[39]\
    );
\a_seq_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[3]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[3]\
    );
\a_seq_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[40]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[40]\
    );
\a_seq_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[41]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[41]\
    );
\a_seq_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[42]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[42]\
    );
\a_seq_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[43]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[43]\
    );
\a_seq_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[44]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[44]\
    );
\a_seq_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[45]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[45]\
    );
\a_seq_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[46]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[46]\
    );
\a_seq_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[47]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[47]\
    );
\a_seq_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[48]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[48]\
    );
\a_seq_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[49]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[49]\
    );
\a_seq_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[4]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[4]\
    );
\a_seq_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[50]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[50]\
    );
\a_seq_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[51]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[51]\
    );
\a_seq_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[52]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[52]\
    );
\a_seq_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[53]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[53]\
    );
\a_seq_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[54]_i_1_n_0\,
      Q => u_a(0)
    );
\a_seq_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[55]_i_1_n_0\,
      Q => u_a(1)
    );
\a_seq_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[56]_i_1_n_0\,
      Q => u_a(2)
    );
\a_seq_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[57]_i_1_n_0\,
      Q => u_a(3)
    );
\a_seq_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[58]_i_1_n_0\,
      Q => u_a(4)
    );
\a_seq_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[59]_i_1_n_0\,
      Q => u_a(5)
    );
\a_seq_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[5]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[5]\
    );
\a_seq_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[60]_i_1_n_0\,
      Q => u_a(6)
    );
\a_seq_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[61]_i_1_n_0\,
      Q => u_a(7)
    );
\a_seq_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[62]_i_1_n_0\,
      Q => u_a(8)
    );
\a_seq_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[63]_i_1_n_0\,
      Q => u_a(9)
    );
\a_seq_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[64]_i_1_n_0\,
      Q => u_a(10)
    );
\a_seq_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[65]_i_1_n_0\,
      Q => u_a(11)
    );
\a_seq_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[66]_i_1_n_0\,
      Q => u_a(12)
    );
\a_seq_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[67]_i_1_n_0\,
      Q => u_a(13)
    );
\a_seq_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[68]_i_1_n_0\,
      Q => u_a(14)
    );
\a_seq_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[69]_i_1_n_0\,
      Q => u_a(15)
    );
\a_seq_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[6]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[6]\
    );
\a_seq_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[70]_i_1_n_0\,
      Q => u_a(16)
    );
\a_seq_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[71]_i_1_n_0\,
      Q => u_a(17)
    );
\a_seq_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[7]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[7]\
    );
\a_seq_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[8]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[8]\
    );
\a_seq_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[9]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[9]\
    );
\b_seq[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(0),
      O => \b_seq[0]_i_1_n_0\
    );
\b_seq[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(10),
      O => \b_seq[10]_i_1_n_0\
    );
\b_seq[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(11),
      O => \b_seq[11]_i_1_n_0\
    );
\b_seq[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(12),
      O => \b_seq[12]_i_1_n_0\
    );
\b_seq[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(13),
      O => \b_seq[13]_i_1_n_0\
    );
\b_seq[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(14),
      O => \b_seq[14]_i_1_n_0\
    );
\b_seq[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(15),
      O => \b_seq[15]_i_1_n_0\
    );
\b_seq[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(16),
      O => \b_seq[16]_i_1_n_0\
    );
\b_seq[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(17),
      I1 => \b_seq_reg_n_0_[0]\,
      I2 => i_en,
      O => \b_seq[18]_i_1_n_0\
    );
\b_seq[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(18),
      I1 => \b_seq_reg_n_0_[1]\,
      I2 => i_en,
      O => \b_seq[19]_i_1_n_0\
    );
\b_seq[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(1),
      O => \b_seq[1]_i_1_n_0\
    );
\b_seq[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(19),
      I1 => \b_seq_reg_n_0_[2]\,
      I2 => i_en,
      O => \b_seq[20]_i_1_n_0\
    );
\b_seq[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(20),
      I1 => \b_seq_reg_n_0_[3]\,
      I2 => i_en,
      O => \b_seq[21]_i_1_n_0\
    );
\b_seq[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(21),
      I1 => \b_seq_reg_n_0_[4]\,
      I2 => i_en,
      O => \b_seq[22]_i_1_n_0\
    );
\b_seq[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(22),
      I1 => \b_seq_reg_n_0_[5]\,
      I2 => i_en,
      O => \b_seq[23]_i_1_n_0\
    );
\b_seq[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(23),
      I1 => \b_seq_reg_n_0_[6]\,
      I2 => i_en,
      O => \b_seq[24]_i_1_n_0\
    );
\b_seq[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(24),
      I1 => \b_seq_reg_n_0_[7]\,
      I2 => i_en,
      O => \b_seq[25]_i_1_n_0\
    );
\b_seq[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(25),
      I1 => \b_seq_reg_n_0_[8]\,
      I2 => i_en,
      O => \b_seq[26]_i_1_n_0\
    );
\b_seq[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(26),
      I1 => \b_seq_reg_n_0_[9]\,
      I2 => i_en,
      O => \b_seq[27]_i_1_n_0\
    );
\b_seq[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(27),
      I1 => \b_seq_reg_n_0_[10]\,
      I2 => i_en,
      O => \b_seq[28]_i_1_n_0\
    );
\b_seq[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(28),
      I1 => \b_seq_reg_n_0_[11]\,
      I2 => i_en,
      O => \b_seq[29]_i_1_n_0\
    );
\b_seq[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(2),
      O => \b_seq[2]_i_1_n_0\
    );
\b_seq[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(29),
      I1 => \b_seq_reg_n_0_[12]\,
      I2 => i_en,
      O => \b_seq[30]_i_1_n_0\
    );
\b_seq[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(30),
      I1 => \b_seq_reg_n_0_[13]\,
      I2 => i_en,
      O => \b_seq[31]_i_1_n_0\
    );
\b_seq[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(31),
      I1 => \b_seq_reg_n_0_[14]\,
      I2 => i_en,
      O => \b_seq[32]_i_1_n_0\
    );
\b_seq[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(32),
      I1 => \b_seq_reg_n_0_[15]\,
      I2 => i_en,
      O => \b_seq[33]_i_1_n_0\
    );
\b_seq[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(33),
      I1 => \b_seq_reg_n_0_[16]\,
      I2 => i_en,
      O => \b_seq[34]_i_1_n_0\
    );
\b_seq[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(34),
      O => \b_seq[35]_i_1_n_0\
    );
\b_seq[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(0),
      I1 => \b_seq_reg_n_0_[18]\,
      I2 => i_en,
      O => \b_seq[36]_i_1_n_0\
    );
\b_seq[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(1),
      I1 => \b_seq_reg_n_0_[19]\,
      I2 => i_en,
      O => \b_seq[37]_i_1_n_0\
    );
\b_seq[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(2),
      I1 => \b_seq_reg_n_0_[20]\,
      I2 => i_en,
      O => \b_seq[38]_i_1_n_0\
    );
\b_seq[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(3),
      I1 => \b_seq_reg_n_0_[21]\,
      I2 => i_en,
      O => \b_seq[39]_i_1_n_0\
    );
\b_seq[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(3),
      O => \b_seq[3]_i_1_n_0\
    );
\b_seq[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(4),
      I1 => \b_seq_reg_n_0_[22]\,
      I2 => i_en,
      O => \b_seq[40]_i_1_n_0\
    );
\b_seq[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(5),
      I1 => \b_seq_reg_n_0_[23]\,
      I2 => i_en,
      O => \b_seq[41]_i_1_n_0\
    );
\b_seq[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(6),
      I1 => \b_seq_reg_n_0_[24]\,
      I2 => i_en,
      O => \b_seq[42]_i_1_n_0\
    );
\b_seq[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(7),
      I1 => \b_seq_reg_n_0_[25]\,
      I2 => i_en,
      O => \b_seq[43]_i_1_n_0\
    );
\b_seq[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(8),
      I1 => \b_seq_reg_n_0_[26]\,
      I2 => i_en,
      O => \b_seq[44]_i_1_n_0\
    );
\b_seq[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(9),
      I1 => \b_seq_reg_n_0_[27]\,
      I2 => i_en,
      O => \b_seq[45]_i_1_n_0\
    );
\b_seq[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(10),
      I1 => \b_seq_reg_n_0_[28]\,
      I2 => i_en,
      O => \b_seq[46]_i_1_n_0\
    );
\b_seq[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(11),
      I1 => \b_seq_reg_n_0_[29]\,
      I2 => i_en,
      O => \b_seq[47]_i_1_n_0\
    );
\b_seq[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(12),
      I1 => \b_seq_reg_n_0_[30]\,
      I2 => i_en,
      O => \b_seq[48]_i_1_n_0\
    );
\b_seq[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(13),
      I1 => \b_seq_reg_n_0_[31]\,
      I2 => i_en,
      O => \b_seq[49]_i_1_n_0\
    );
\b_seq[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(4),
      O => \b_seq[4]_i_1_n_0\
    );
\b_seq[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(14),
      I1 => \b_seq_reg_n_0_[32]\,
      I2 => i_en,
      O => \b_seq[50]_i_1_n_0\
    );
\b_seq[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(15),
      I1 => \b_seq_reg_n_0_[33]\,
      I2 => i_en,
      O => \b_seq[51]_i_1_n_0\
    );
\b_seq[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(16),
      I1 => \b_seq_reg_n_0_[34]\,
      I2 => i_en,
      O => \b_seq[52]_i_1_n_0\
    );
\b_seq[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \b_seq_reg_n_0_[35]\,
      I1 => i_en,
      O => \b_seq[53]_i_1_n_0\
    );
\b_seq[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(17),
      I1 => \b_seq_reg_n_0_[36]\,
      I2 => i_en,
      O => \b_seq[54]_i_1_n_0\
    );
\b_seq[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(18),
      I1 => \b_seq_reg_n_0_[37]\,
      I2 => i_en,
      O => \b_seq[55]_i_1_n_0\
    );
\b_seq[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(19),
      I1 => \b_seq_reg_n_0_[38]\,
      I2 => i_en,
      O => \b_seq[56]_i_1_n_0\
    );
\b_seq[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(20),
      I1 => \b_seq_reg_n_0_[39]\,
      I2 => i_en,
      O => \b_seq[57]_i_1_n_0\
    );
\b_seq[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(21),
      I1 => \b_seq_reg_n_0_[40]\,
      I2 => i_en,
      O => \b_seq[58]_i_1_n_0\
    );
\b_seq[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(22),
      I1 => \b_seq_reg_n_0_[41]\,
      I2 => i_en,
      O => \b_seq[59]_i_1_n_0\
    );
\b_seq[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(5),
      O => \b_seq[5]_i_1_n_0\
    );
\b_seq[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(23),
      I1 => \b_seq_reg_n_0_[42]\,
      I2 => i_en,
      O => \b_seq[60]_i_1_n_0\
    );
\b_seq[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(24),
      I1 => \b_seq_reg_n_0_[43]\,
      I2 => i_en,
      O => \b_seq[61]_i_1_n_0\
    );
\b_seq[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(25),
      I1 => \b_seq_reg_n_0_[44]\,
      I2 => i_en,
      O => \b_seq[62]_i_1_n_0\
    );
\b_seq[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(26),
      I1 => \b_seq_reg_n_0_[45]\,
      I2 => i_en,
      O => \b_seq[63]_i_1_n_0\
    );
\b_seq[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(27),
      I1 => \b_seq_reg_n_0_[46]\,
      I2 => i_en,
      O => \b_seq[64]_i_1_n_0\
    );
\b_seq[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(28),
      I1 => \b_seq_reg_n_0_[47]\,
      I2 => i_en,
      O => \b_seq[65]_i_1_n_0\
    );
\b_seq[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(29),
      I1 => \b_seq_reg_n_0_[48]\,
      I2 => i_en,
      O => \b_seq[66]_i_1_n_0\
    );
\b_seq[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(30),
      I1 => \b_seq_reg_n_0_[49]\,
      I2 => i_en,
      O => \b_seq[67]_i_1_n_0\
    );
\b_seq[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(31),
      I1 => \b_seq_reg_n_0_[50]\,
      I2 => i_en,
      O => \b_seq[68]_i_1_n_0\
    );
\b_seq[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(32),
      I1 => \b_seq_reg_n_0_[51]\,
      I2 => i_en,
      O => \b_seq[69]_i_1_n_0\
    );
\b_seq[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(6),
      O => \b_seq[6]_i_1_n_0\
    );
\b_seq[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(33),
      I1 => \b_seq_reg_n_0_[52]\,
      I2 => i_en,
      O => \b_seq[70]_i_1_n_0\
    );
\b_seq[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(34),
      I1 => \b_seq_reg_n_0_[53]\,
      I2 => i_en,
      O => \b_seq[71]_i_1_n_0\
    );
\b_seq[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(7),
      O => \b_seq[7]_i_1_n_0\
    );
\b_seq[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(8),
      O => \b_seq[8]_i_1_n_0\
    );
\b_seq[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(9),
      O => \b_seq[9]_i_1_n_0\
    );
\b_seq_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[0]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[0]\
    );
\b_seq_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[10]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[10]\
    );
\b_seq_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[11]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[11]\
    );
\b_seq_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[12]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[12]\
    );
\b_seq_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[13]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[13]\
    );
\b_seq_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[14]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[14]\
    );
\b_seq_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[15]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[15]\
    );
\b_seq_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[16]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[16]\
    );
\b_seq_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[18]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[18]\
    );
\b_seq_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[19]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[19]\
    );
\b_seq_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[1]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[1]\
    );
\b_seq_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[20]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[20]\
    );
\b_seq_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[21]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[21]\
    );
\b_seq_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[22]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[22]\
    );
\b_seq_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[23]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[23]\
    );
\b_seq_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[24]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[24]\
    );
\b_seq_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[25]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[25]\
    );
\b_seq_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[26]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[26]\
    );
\b_seq_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[27]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[27]\
    );
\b_seq_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[28]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[28]\
    );
\b_seq_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[29]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[29]\
    );
\b_seq_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[2]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[2]\
    );
\b_seq_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[30]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[30]\
    );
\b_seq_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[31]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[31]\
    );
\b_seq_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[32]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[32]\
    );
\b_seq_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[33]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[33]\
    );
\b_seq_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[34]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[34]\
    );
\b_seq_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[35]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[35]\
    );
\b_seq_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[36]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[36]\
    );
\b_seq_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[37]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[37]\
    );
\b_seq_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[38]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[38]\
    );
\b_seq_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[39]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[39]\
    );
\b_seq_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[3]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[3]\
    );
\b_seq_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[40]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[40]\
    );
\b_seq_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[41]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[41]\
    );
\b_seq_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[42]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[42]\
    );
\b_seq_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[43]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[43]\
    );
\b_seq_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[44]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[44]\
    );
\b_seq_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[45]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[45]\
    );
\b_seq_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[46]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[46]\
    );
\b_seq_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[47]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[47]\
    );
\b_seq_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[48]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[48]\
    );
\b_seq_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[49]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[49]\
    );
\b_seq_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[4]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[4]\
    );
\b_seq_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[50]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[50]\
    );
\b_seq_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[51]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[51]\
    );
\b_seq_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[52]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[52]\
    );
\b_seq_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[53]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[53]\
    );
\b_seq_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[54]_i_1_n_0\,
      Q => u_b(0)
    );
\b_seq_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[55]_i_1_n_0\,
      Q => u_b(1)
    );
\b_seq_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[56]_i_1_n_0\,
      Q => u_b(2)
    );
\b_seq_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[57]_i_1_n_0\,
      Q => u_b(3)
    );
\b_seq_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[58]_i_1_n_0\,
      Q => u_b(4)
    );
\b_seq_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[59]_i_1_n_0\,
      Q => u_b(5)
    );
\b_seq_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[5]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[5]\
    );
\b_seq_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[60]_i_1_n_0\,
      Q => u_b(6)
    );
\b_seq_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[61]_i_1_n_0\,
      Q => u_b(7)
    );
\b_seq_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[62]_i_1_n_0\,
      Q => u_b(8)
    );
\b_seq_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[63]_i_1_n_0\,
      Q => u_b(9)
    );
\b_seq_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[64]_i_1_n_0\,
      Q => u_b(10)
    );
\b_seq_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[65]_i_1_n_0\,
      Q => u_b(11)
    );
\b_seq_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[66]_i_1_n_0\,
      Q => u_b(12)
    );
\b_seq_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[67]_i_1_n_0\,
      Q => u_b(13)
    );
\b_seq_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[68]_i_1_n_0\,
      Q => u_b(14)
    );
\b_seq_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[69]_i_1_n_0\,
      Q => u_b(15)
    );
\b_seq_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[6]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[6]\
    );
\b_seq_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[70]_i_1_n_0\,
      Q => u_b(16)
    );
\b_seq_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[71]_i_1_n_0\,
      Q => u_b(17)
    );
\b_seq_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[7]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[7]\
    );
\b_seq_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[8]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[8]\
    );
\b_seq_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[9]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[9]\
    );
\c_acc[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(11),
      I1 => sel0(1),
      I2 => \^o_c\(11),
      O => \c_acc[11]_i_2_n_0\
    );
\c_acc[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(10),
      I1 => sel0(1),
      I2 => \^o_c\(10),
      O => \c_acc[11]_i_3_n_0\
    );
\c_acc[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(9),
      I1 => sel0(1),
      I2 => \^o_c\(9),
      O => \c_acc[11]_i_4_n_0\
    );
\c_acc[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(8),
      I1 => sel0(1),
      I2 => \^o_c\(8),
      O => \c_acc[11]_i_5_n_0\
    );
\c_acc[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(15),
      I1 => sel0(1),
      I2 => \^o_c\(15),
      O => \c_acc[15]_i_2_n_0\
    );
\c_acc[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(14),
      I1 => sel0(1),
      I2 => \^o_c\(14),
      O => \c_acc[15]_i_3_n_0\
    );
\c_acc[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(13),
      I1 => sel0(1),
      I2 => \^o_c\(13),
      O => \c_acc[15]_i_4_n_0\
    );
\c_acc[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(12),
      I1 => sel0(1),
      I2 => \^o_c\(12),
      O => \c_acc[15]_i_5_n_0\
    );
\c_acc[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(19),
      I1 => sel0(1),
      I2 => \^o_c\(19),
      O => \c_acc[19]_i_2_n_0\
    );
\c_acc[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(18),
      I1 => sel0(1),
      I2 => \^o_c\(18),
      O => \c_acc[19]_i_3_n_0\
    );
\c_acc[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(17),
      I1 => sel0(1),
      I2 => \^o_c\(17),
      O => \c_acc[19]_i_4_n_0\
    );
\c_acc[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(16),
      I1 => sel0(1),
      I2 => \^o_c\(16),
      O => \c_acc[19]_i_5_n_0\
    );
\c_acc[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(23),
      I1 => sel0(1),
      I2 => \^o_c\(23),
      O => \c_acc[23]_i_2_n_0\
    );
\c_acc[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(22),
      I1 => sel0(1),
      I2 => \^o_c\(22),
      O => \c_acc[23]_i_3_n_0\
    );
\c_acc[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(21),
      I1 => sel0(1),
      I2 => \^o_c\(21),
      O => \c_acc[23]_i_4_n_0\
    );
\c_acc[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(20),
      I1 => sel0(1),
      I2 => \^o_c\(20),
      O => \c_acc[23]_i_5_n_0\
    );
\c_acc[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(27),
      I1 => sel0(1),
      I2 => \^o_c\(27),
      O => \c_acc[27]_i_2_n_0\
    );
\c_acc[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(26),
      I1 => sel0(1),
      I2 => \^o_c\(26),
      O => \c_acc[27]_i_3_n_0\
    );
\c_acc[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(25),
      I1 => sel0(1),
      I2 => \^o_c\(25),
      O => \c_acc[27]_i_4_n_0\
    );
\c_acc[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(24),
      I1 => sel0(1),
      I2 => \^o_c\(24),
      O => \c_acc[27]_i_5_n_0\
    );
\c_acc[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(31),
      I1 => sel0(1),
      I2 => \^o_c\(31),
      O => \c_acc[31]_i_2_n_0\
    );
\c_acc[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(30),
      I1 => sel0(1),
      I2 => \^o_c\(30),
      O => \c_acc[31]_i_3_n_0\
    );
\c_acc[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(29),
      I1 => sel0(1),
      I2 => \^o_c\(29),
      O => \c_acc[31]_i_4_n_0\
    );
\c_acc[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(28),
      I1 => sel0(1),
      I2 => \^o_c\(28),
      O => \c_acc[31]_i_5_n_0\
    );
\c_acc[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(35),
      I1 => sel0(1),
      I2 => \^o_c\(35),
      O => \c_acc[35]_i_2_n_0\
    );
\c_acc[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(34),
      I1 => sel0(1),
      I2 => \^o_c\(34),
      O => \c_acc[35]_i_3_n_0\
    );
\c_acc[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(33),
      I1 => sel0(1),
      I2 => \^o_c\(33),
      O => \c_acc[35]_i_4_n_0\
    );
\c_acc[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(32),
      I1 => sel0(1),
      I2 => \^o_c\(32),
      O => \c_acc[35]_i_5_n_0\
    );
\c_acc[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(39),
      I1 => sel0(1),
      I2 => \^o_c\(39),
      O => \c_acc[39]_i_2_n_0\
    );
\c_acc[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(38),
      I1 => sel0(1),
      I2 => \^o_c\(38),
      O => \c_acc[39]_i_3_n_0\
    );
\c_acc[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(37),
      I1 => sel0(1),
      I2 => \^o_c\(37),
      O => \c_acc[39]_i_4_n_0\
    );
\c_acc[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(36),
      I1 => sel0(1),
      I2 => \^o_c\(36),
      O => \c_acc[39]_i_5_n_0\
    );
\c_acc[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(3),
      I1 => sel0(1),
      I2 => \^o_c\(3),
      O => \c_acc[3]_i_2_n_0\
    );
\c_acc[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(2),
      I1 => sel0(1),
      I2 => \^o_c\(2),
      O => \c_acc[3]_i_3_n_0\
    );
\c_acc[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(1),
      I1 => sel0(1),
      I2 => \^o_c\(1),
      O => \c_acc[3]_i_4_n_0\
    );
\c_acc[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(0),
      I1 => sel0(1),
      I2 => \^o_c\(0),
      O => \c_acc[3]_i_5_n_0\
    );
\c_acc[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(43),
      I1 => sel0(1),
      I2 => \^o_c\(43),
      O => \c_acc[43]_i_2_n_0\
    );
\c_acc[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(42),
      I1 => sel0(1),
      I2 => \^o_c\(42),
      O => \c_acc[43]_i_3_n_0\
    );
\c_acc[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(41),
      I1 => sel0(1),
      I2 => \^o_c\(41),
      O => \c_acc[43]_i_4_n_0\
    );
\c_acc[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(40),
      I1 => sel0(1),
      I2 => \^o_c\(40),
      O => \c_acc[43]_i_5_n_0\
    );
\c_acc[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(47),
      I1 => sel0(1),
      I2 => \^o_c\(47),
      O => \c_acc[47]_i_2_n_0\
    );
\c_acc[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(46),
      I1 => sel0(1),
      I2 => \^o_c\(46),
      O => \c_acc[47]_i_3_n_0\
    );
\c_acc[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(45),
      I1 => sel0(1),
      I2 => \^o_c\(45),
      O => \c_acc[47]_i_4_n_0\
    );
\c_acc[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(44),
      I1 => sel0(1),
      I2 => \^o_c\(44),
      O => \c_acc[47]_i_5_n_0\
    );
\c_acc[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(51),
      I1 => sel0(1),
      I2 => \^o_c\(51),
      O => \c_acc[51]_i_2_n_0\
    );
\c_acc[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(50),
      I1 => sel0(1),
      I2 => \^o_c\(50),
      O => \c_acc[51]_i_3_n_0\
    );
\c_acc[51]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(49),
      I1 => sel0(1),
      I2 => \^o_c\(49),
      O => \c_acc[51]_i_4_n_0\
    );
\c_acc[51]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(48),
      I1 => sel0(1),
      I2 => \^o_c\(48),
      O => \c_acc[51]_i_5_n_0\
    );
\c_acc[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(55),
      I1 => sel0(1),
      I2 => \^o_c\(55),
      O => \c_acc[55]_i_2_n_0\
    );
\c_acc[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(54),
      I1 => sel0(1),
      I2 => \^o_c\(54),
      O => \c_acc[55]_i_3_n_0\
    );
\c_acc[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(53),
      I1 => sel0(1),
      I2 => \^o_c\(53),
      O => \c_acc[55]_i_4_n_0\
    );
\c_acc[55]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(52),
      I1 => sel0(1),
      I2 => \^o_c\(52),
      O => \c_acc[55]_i_5_n_0\
    );
\c_acc[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(59),
      I1 => sel0(1),
      I2 => \^o_c\(59),
      O => \c_acc[59]_i_2_n_0\
    );
\c_acc[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(58),
      I1 => sel0(1),
      I2 => \^o_c\(58),
      O => \c_acc[59]_i_3_n_0\
    );
\c_acc[59]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(57),
      I1 => sel0(1),
      I2 => \^o_c\(57),
      O => \c_acc[59]_i_4_n_0\
    );
\c_acc[59]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(56),
      I1 => sel0(1),
      I2 => \^o_c\(56),
      O => \c_acc[59]_i_5_n_0\
    );
\c_acc[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(63),
      I1 => sel0(1),
      I2 => \^o_c\(63),
      O => \c_acc[63]_i_2_n_0\
    );
\c_acc[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(62),
      I1 => sel0(1),
      I2 => \^o_c\(62),
      O => \c_acc[63]_i_3_n_0\
    );
\c_acc[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(61),
      I1 => sel0(1),
      I2 => \^o_c\(61),
      O => \c_acc[63]_i_4_n_0\
    );
\c_acc[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(60),
      I1 => sel0(1),
      I2 => \^o_c\(60),
      O => \c_acc[63]_i_5_n_0\
    );
\c_acc[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(67),
      I1 => sel0(1),
      I2 => \^o_c\(67),
      O => \c_acc[67]_i_2_n_0\
    );
\c_acc[67]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(66),
      I1 => sel0(1),
      I2 => \^o_c\(66),
      O => \c_acc[67]_i_3_n_0\
    );
\c_acc[67]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(65),
      I1 => sel0(1),
      I2 => \^o_c\(65),
      O => \c_acc[67]_i_4_n_0\
    );
\c_acc[67]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(64),
      I1 => sel0(1),
      I2 => \^o_c\(64),
      O => \c_acc[67]_i_5_n_0\
    );
\c_acc[68]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(68),
      I1 => sel0(1),
      I2 => \^o_c\(68),
      O => \c_acc[68]_i_2_n_0\
    );
\c_acc[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(7),
      I1 => sel0(1),
      I2 => \^o_c\(7),
      O => \c_acc[7]_i_2_n_0\
    );
\c_acc[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(6),
      I1 => sel0(1),
      I2 => \^o_c\(6),
      O => \c_acc[7]_i_3_n_0\
    );
\c_acc[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(5),
      I1 => sel0(1),
      I2 => \^o_c\(5),
      O => \c_acc[7]_i_4_n_0\
    );
\c_acc[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(4),
      I1 => sel0(1),
      I2 => \^o_c\(4),
      O => \c_acc[7]_i_5_n_0\
    );
\c_acc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_7\,
      Q => \^o_c\(0)
    );
\c_acc_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_5\,
      Q => \^o_c\(10)
    );
\c_acc_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_4\,
      Q => \^o_c\(11)
    );
\c_acc_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[7]_i_1_n_0\,
      CO(3) => \c_acc_reg[11]_i_1_n_0\,
      CO(2) => \c_acc_reg[11]_i_1_n_1\,
      CO(1) => \c_acc_reg[11]_i_1_n_2\,
      CO(0) => \c_acc_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(11 downto 8),
      O(3) => \c_acc_reg[11]_i_1_n_4\,
      O(2) => \c_acc_reg[11]_i_1_n_5\,
      O(1) => \c_acc_reg[11]_i_1_n_6\,
      O(0) => \c_acc_reg[11]_i_1_n_7\,
      S(3) => \c_acc[11]_i_2_n_0\,
      S(2) => \c_acc[11]_i_3_n_0\,
      S(1) => \c_acc[11]_i_4_n_0\,
      S(0) => \c_acc[11]_i_5_n_0\
    );
\c_acc_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_7\,
      Q => \^o_c\(12)
    );
\c_acc_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_6\,
      Q => \^o_c\(13)
    );
\c_acc_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_5\,
      Q => \^o_c\(14)
    );
\c_acc_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_4\,
      Q => \^o_c\(15)
    );
\c_acc_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[11]_i_1_n_0\,
      CO(3) => \c_acc_reg[15]_i_1_n_0\,
      CO(2) => \c_acc_reg[15]_i_1_n_1\,
      CO(1) => \c_acc_reg[15]_i_1_n_2\,
      CO(0) => \c_acc_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(15 downto 12),
      O(3) => \c_acc_reg[15]_i_1_n_4\,
      O(2) => \c_acc_reg[15]_i_1_n_5\,
      O(1) => \c_acc_reg[15]_i_1_n_6\,
      O(0) => \c_acc_reg[15]_i_1_n_7\,
      S(3) => \c_acc[15]_i_2_n_0\,
      S(2) => \c_acc[15]_i_3_n_0\,
      S(1) => \c_acc[15]_i_4_n_0\,
      S(0) => \c_acc[15]_i_5_n_0\
    );
\c_acc_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_7\,
      Q => \^o_c\(16)
    );
\c_acc_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_6\,
      Q => \^o_c\(17)
    );
\c_acc_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_5\,
      Q => \^o_c\(18)
    );
\c_acc_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_4\,
      Q => \^o_c\(19)
    );
\c_acc_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[15]_i_1_n_0\,
      CO(3) => \c_acc_reg[19]_i_1_n_0\,
      CO(2) => \c_acc_reg[19]_i_1_n_1\,
      CO(1) => \c_acc_reg[19]_i_1_n_2\,
      CO(0) => \c_acc_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(19 downto 16),
      O(3) => \c_acc_reg[19]_i_1_n_4\,
      O(2) => \c_acc_reg[19]_i_1_n_5\,
      O(1) => \c_acc_reg[19]_i_1_n_6\,
      O(0) => \c_acc_reg[19]_i_1_n_7\,
      S(3) => \c_acc[19]_i_2_n_0\,
      S(2) => \c_acc[19]_i_3_n_0\,
      S(1) => \c_acc[19]_i_4_n_0\,
      S(0) => \c_acc[19]_i_5_n_0\
    );
\c_acc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_6\,
      Q => \^o_c\(1)
    );
\c_acc_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_7\,
      Q => \^o_c\(20)
    );
\c_acc_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_6\,
      Q => \^o_c\(21)
    );
\c_acc_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_5\,
      Q => \^o_c\(22)
    );
\c_acc_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_4\,
      Q => \^o_c\(23)
    );
\c_acc_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[19]_i_1_n_0\,
      CO(3) => \c_acc_reg[23]_i_1_n_0\,
      CO(2) => \c_acc_reg[23]_i_1_n_1\,
      CO(1) => \c_acc_reg[23]_i_1_n_2\,
      CO(0) => \c_acc_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(23 downto 20),
      O(3) => \c_acc_reg[23]_i_1_n_4\,
      O(2) => \c_acc_reg[23]_i_1_n_5\,
      O(1) => \c_acc_reg[23]_i_1_n_6\,
      O(0) => \c_acc_reg[23]_i_1_n_7\,
      S(3) => \c_acc[23]_i_2_n_0\,
      S(2) => \c_acc[23]_i_3_n_0\,
      S(1) => \c_acc[23]_i_4_n_0\,
      S(0) => \c_acc[23]_i_5_n_0\
    );
\c_acc_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_7\,
      Q => \^o_c\(24)
    );
\c_acc_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_6\,
      Q => \^o_c\(25)
    );
\c_acc_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_5\,
      Q => \^o_c\(26)
    );
\c_acc_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_4\,
      Q => \^o_c\(27)
    );
\c_acc_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[23]_i_1_n_0\,
      CO(3) => \c_acc_reg[27]_i_1_n_0\,
      CO(2) => \c_acc_reg[27]_i_1_n_1\,
      CO(1) => \c_acc_reg[27]_i_1_n_2\,
      CO(0) => \c_acc_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(27 downto 24),
      O(3) => \c_acc_reg[27]_i_1_n_4\,
      O(2) => \c_acc_reg[27]_i_1_n_5\,
      O(1) => \c_acc_reg[27]_i_1_n_6\,
      O(0) => \c_acc_reg[27]_i_1_n_7\,
      S(3) => \c_acc[27]_i_2_n_0\,
      S(2) => \c_acc[27]_i_3_n_0\,
      S(1) => \c_acc[27]_i_4_n_0\,
      S(0) => \c_acc[27]_i_5_n_0\
    );
\c_acc_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_7\,
      Q => \^o_c\(28)
    );
\c_acc_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_6\,
      Q => \^o_c\(29)
    );
\c_acc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_5\,
      Q => \^o_c\(2)
    );
\c_acc_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_5\,
      Q => \^o_c\(30)
    );
\c_acc_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_4\,
      Q => \^o_c\(31)
    );
\c_acc_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[27]_i_1_n_0\,
      CO(3) => \c_acc_reg[31]_i_1_n_0\,
      CO(2) => \c_acc_reg[31]_i_1_n_1\,
      CO(1) => \c_acc_reg[31]_i_1_n_2\,
      CO(0) => \c_acc_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(31 downto 28),
      O(3) => \c_acc_reg[31]_i_1_n_4\,
      O(2) => \c_acc_reg[31]_i_1_n_5\,
      O(1) => \c_acc_reg[31]_i_1_n_6\,
      O(0) => \c_acc_reg[31]_i_1_n_7\,
      S(3) => \c_acc[31]_i_2_n_0\,
      S(2) => \c_acc[31]_i_3_n_0\,
      S(1) => \c_acc[31]_i_4_n_0\,
      S(0) => \c_acc[31]_i_5_n_0\
    );
\c_acc_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_7\,
      Q => \^o_c\(32)
    );
\c_acc_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_6\,
      Q => \^o_c\(33)
    );
\c_acc_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_5\,
      Q => \^o_c\(34)
    );
\c_acc_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_4\,
      Q => \^o_c\(35)
    );
\c_acc_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[31]_i_1_n_0\,
      CO(3) => \c_acc_reg[35]_i_1_n_0\,
      CO(2) => \c_acc_reg[35]_i_1_n_1\,
      CO(1) => \c_acc_reg[35]_i_1_n_2\,
      CO(0) => \c_acc_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(35 downto 32),
      O(3) => \c_acc_reg[35]_i_1_n_4\,
      O(2) => \c_acc_reg[35]_i_1_n_5\,
      O(1) => \c_acc_reg[35]_i_1_n_6\,
      O(0) => \c_acc_reg[35]_i_1_n_7\,
      S(3) => \c_acc[35]_i_2_n_0\,
      S(2) => \c_acc[35]_i_3_n_0\,
      S(1) => \c_acc[35]_i_4_n_0\,
      S(0) => \c_acc[35]_i_5_n_0\
    );
\c_acc_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_7\,
      Q => \^o_c\(36)
    );
\c_acc_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_6\,
      Q => \^o_c\(37)
    );
\c_acc_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_5\,
      Q => \^o_c\(38)
    );
\c_acc_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_4\,
      Q => \^o_c\(39)
    );
\c_acc_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[35]_i_1_n_0\,
      CO(3) => \c_acc_reg[39]_i_1_n_0\,
      CO(2) => \c_acc_reg[39]_i_1_n_1\,
      CO(1) => \c_acc_reg[39]_i_1_n_2\,
      CO(0) => \c_acc_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(39 downto 36),
      O(3) => \c_acc_reg[39]_i_1_n_4\,
      O(2) => \c_acc_reg[39]_i_1_n_5\,
      O(1) => \c_acc_reg[39]_i_1_n_6\,
      O(0) => \c_acc_reg[39]_i_1_n_7\,
      S(3) => \c_acc[39]_i_2_n_0\,
      S(2) => \c_acc[39]_i_3_n_0\,
      S(1) => \c_acc[39]_i_4_n_0\,
      S(0) => \c_acc[39]_i_5_n_0\
    );
\c_acc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_4\,
      Q => \^o_c\(3)
    );
\c_acc_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \c_acc_reg[3]_i_1_n_0\,
      CO(2) => \c_acc_reg[3]_i_1_n_1\,
      CO(1) => \c_acc_reg[3]_i_1_n_2\,
      CO(0) => \c_acc_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(3 downto 0),
      O(3) => \c_acc_reg[3]_i_1_n_4\,
      O(2) => \c_acc_reg[3]_i_1_n_5\,
      O(1) => \c_acc_reg[3]_i_1_n_6\,
      O(0) => \c_acc_reg[3]_i_1_n_7\,
      S(3) => \c_acc[3]_i_2_n_0\,
      S(2) => \c_acc[3]_i_3_n_0\,
      S(1) => \c_acc[3]_i_4_n_0\,
      S(0) => \c_acc[3]_i_5_n_0\
    );
\c_acc_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_7\,
      Q => \^o_c\(40)
    );
\c_acc_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_6\,
      Q => \^o_c\(41)
    );
\c_acc_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_5\,
      Q => \^o_c\(42)
    );
\c_acc_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_4\,
      Q => \^o_c\(43)
    );
\c_acc_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[39]_i_1_n_0\,
      CO(3) => \c_acc_reg[43]_i_1_n_0\,
      CO(2) => \c_acc_reg[43]_i_1_n_1\,
      CO(1) => \c_acc_reg[43]_i_1_n_2\,
      CO(0) => \c_acc_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(43 downto 40),
      O(3) => \c_acc_reg[43]_i_1_n_4\,
      O(2) => \c_acc_reg[43]_i_1_n_5\,
      O(1) => \c_acc_reg[43]_i_1_n_6\,
      O(0) => \c_acc_reg[43]_i_1_n_7\,
      S(3) => \c_acc[43]_i_2_n_0\,
      S(2) => \c_acc[43]_i_3_n_0\,
      S(1) => \c_acc[43]_i_4_n_0\,
      S(0) => \c_acc[43]_i_5_n_0\
    );
\c_acc_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_7\,
      Q => \^o_c\(44)
    );
\c_acc_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_6\,
      Q => \^o_c\(45)
    );
\c_acc_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_5\,
      Q => \^o_c\(46)
    );
\c_acc_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_4\,
      Q => \^o_c\(47)
    );
\c_acc_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[43]_i_1_n_0\,
      CO(3) => \c_acc_reg[47]_i_1_n_0\,
      CO(2) => \c_acc_reg[47]_i_1_n_1\,
      CO(1) => \c_acc_reg[47]_i_1_n_2\,
      CO(0) => \c_acc_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(47 downto 44),
      O(3) => \c_acc_reg[47]_i_1_n_4\,
      O(2) => \c_acc_reg[47]_i_1_n_5\,
      O(1) => \c_acc_reg[47]_i_1_n_6\,
      O(0) => \c_acc_reg[47]_i_1_n_7\,
      S(3) => \c_acc[47]_i_2_n_0\,
      S(2) => \c_acc[47]_i_3_n_0\,
      S(1) => \c_acc[47]_i_4_n_0\,
      S(0) => \c_acc[47]_i_5_n_0\
    );
\c_acc_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_7\,
      Q => \^o_c\(48)
    );
\c_acc_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_6\,
      Q => \^o_c\(49)
    );
\c_acc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_7\,
      Q => \^o_c\(4)
    );
\c_acc_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_5\,
      Q => \^o_c\(50)
    );
\c_acc_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_4\,
      Q => \^o_c\(51)
    );
\c_acc_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[47]_i_1_n_0\,
      CO(3) => \c_acc_reg[51]_i_1_n_0\,
      CO(2) => \c_acc_reg[51]_i_1_n_1\,
      CO(1) => \c_acc_reg[51]_i_1_n_2\,
      CO(0) => \c_acc_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(51 downto 48),
      O(3) => \c_acc_reg[51]_i_1_n_4\,
      O(2) => \c_acc_reg[51]_i_1_n_5\,
      O(1) => \c_acc_reg[51]_i_1_n_6\,
      O(0) => \c_acc_reg[51]_i_1_n_7\,
      S(3) => \c_acc[51]_i_2_n_0\,
      S(2) => \c_acc[51]_i_3_n_0\,
      S(1) => \c_acc[51]_i_4_n_0\,
      S(0) => \c_acc[51]_i_5_n_0\
    );
\c_acc_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_7\,
      Q => \^o_c\(52)
    );
\c_acc_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_6\,
      Q => \^o_c\(53)
    );
\c_acc_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_5\,
      Q => \^o_c\(54)
    );
\c_acc_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_4\,
      Q => \^o_c\(55)
    );
\c_acc_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[51]_i_1_n_0\,
      CO(3) => \c_acc_reg[55]_i_1_n_0\,
      CO(2) => \c_acc_reg[55]_i_1_n_1\,
      CO(1) => \c_acc_reg[55]_i_1_n_2\,
      CO(0) => \c_acc_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(55 downto 52),
      O(3) => \c_acc_reg[55]_i_1_n_4\,
      O(2) => \c_acc_reg[55]_i_1_n_5\,
      O(1) => \c_acc_reg[55]_i_1_n_6\,
      O(0) => \c_acc_reg[55]_i_1_n_7\,
      S(3) => \c_acc[55]_i_2_n_0\,
      S(2) => \c_acc[55]_i_3_n_0\,
      S(1) => \c_acc[55]_i_4_n_0\,
      S(0) => \c_acc[55]_i_5_n_0\
    );
\c_acc_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_7\,
      Q => \^o_c\(56)
    );
\c_acc_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_6\,
      Q => \^o_c\(57)
    );
\c_acc_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_5\,
      Q => \^o_c\(58)
    );
\c_acc_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_4\,
      Q => \^o_c\(59)
    );
\c_acc_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[55]_i_1_n_0\,
      CO(3) => \c_acc_reg[59]_i_1_n_0\,
      CO(2) => \c_acc_reg[59]_i_1_n_1\,
      CO(1) => \c_acc_reg[59]_i_1_n_2\,
      CO(0) => \c_acc_reg[59]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(59 downto 56),
      O(3) => \c_acc_reg[59]_i_1_n_4\,
      O(2) => \c_acc_reg[59]_i_1_n_5\,
      O(1) => \c_acc_reg[59]_i_1_n_6\,
      O(0) => \c_acc_reg[59]_i_1_n_7\,
      S(3) => \c_acc[59]_i_2_n_0\,
      S(2) => \c_acc[59]_i_3_n_0\,
      S(1) => \c_acc[59]_i_4_n_0\,
      S(0) => \c_acc[59]_i_5_n_0\
    );
\c_acc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_6\,
      Q => \^o_c\(5)
    );
\c_acc_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_7\,
      Q => \^o_c\(60)
    );
\c_acc_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_6\,
      Q => \^o_c\(61)
    );
\c_acc_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_5\,
      Q => \^o_c\(62)
    );
\c_acc_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_4\,
      Q => \^o_c\(63)
    );
\c_acc_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[59]_i_1_n_0\,
      CO(3) => \c_acc_reg[63]_i_1_n_0\,
      CO(2) => \c_acc_reg[63]_i_1_n_1\,
      CO(1) => \c_acc_reg[63]_i_1_n_2\,
      CO(0) => \c_acc_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(63 downto 60),
      O(3) => \c_acc_reg[63]_i_1_n_4\,
      O(2) => \c_acc_reg[63]_i_1_n_5\,
      O(1) => \c_acc_reg[63]_i_1_n_6\,
      O(0) => \c_acc_reg[63]_i_1_n_7\,
      S(3) => \c_acc[63]_i_2_n_0\,
      S(2) => \c_acc[63]_i_3_n_0\,
      S(1) => \c_acc[63]_i_4_n_0\,
      S(0) => \c_acc[63]_i_5_n_0\
    );
\c_acc_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_7\,
      Q => \^o_c\(64)
    );
\c_acc_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_6\,
      Q => \^o_c\(65)
    );
\c_acc_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_5\,
      Q => \^o_c\(66)
    );
\c_acc_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_4\,
      Q => \^o_c\(67)
    );
\c_acc_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[63]_i_1_n_0\,
      CO(3) => \c_acc_reg[67]_i_1_n_0\,
      CO(2) => \c_acc_reg[67]_i_1_n_1\,
      CO(1) => \c_acc_reg[67]_i_1_n_2\,
      CO(0) => \c_acc_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(67 downto 64),
      O(3) => \c_acc_reg[67]_i_1_n_4\,
      O(2) => \c_acc_reg[67]_i_1_n_5\,
      O(1) => \c_acc_reg[67]_i_1_n_6\,
      O(0) => \c_acc_reg[67]_i_1_n_7\,
      S(3) => \c_acc[67]_i_2_n_0\,
      S(2) => \c_acc[67]_i_3_n_0\,
      S(1) => \c_acc[67]_i_4_n_0\,
      S(0) => \c_acc[67]_i_5_n_0\
    );
\c_acc_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[68]_i_1_n_7\,
      Q => \^o_c\(68)
    );
\c_acc_reg[68]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[67]_i_1_n_0\,
      CO(3 downto 0) => \NLW_c_acc_reg[68]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_c_acc_reg[68]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \c_acc_reg[68]_i_1_n_7\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \c_acc[68]_i_2_n_0\
    );
\c_acc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_5\,
      Q => \^o_c\(6)
    );
\c_acc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_4\,
      Q => \^o_c\(7)
    );
\c_acc_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[3]_i_1_n_0\,
      CO(3) => \c_acc_reg[7]_i_1_n_0\,
      CO(2) => \c_acc_reg[7]_i_1_n_1\,
      CO(1) => \c_acc_reg[7]_i_1_n_2\,
      CO(0) => \c_acc_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(7 downto 4),
      O(3) => \c_acc_reg[7]_i_1_n_4\,
      O(2) => \c_acc_reg[7]_i_1_n_5\,
      O(1) => \c_acc_reg[7]_i_1_n_6\,
      O(0) => \c_acc_reg[7]_i_1_n_7\,
      S(3) => \c_acc[7]_i_2_n_0\,
      S(2) => \c_acc[7]_i_3_n_0\,
      S(1) => \c_acc[7]_i_4_n_0\,
      S(0) => \c_acc[7]_i_5_n_0\
    );
\c_acc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_7\,
      Q => \^o_c\(8)
    );
\c_acc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_6\,
      Q => \^o_c\(9)
    );
\c_in[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => \c_in[68]_i_2_n_0\,
      O => \c_in[67]_i_2_n_0\
    );
\c_in[68]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \c_in[68]_i_2_n_0\
    );
\c_in_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(0),
      Q => \in\(0)
    );
\c_in_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(10),
      Q => \in\(10)
    );
\c_in_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(11),
      Q => \in\(11)
    );
\c_in_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(12),
      Q => \in\(12)
    );
\c_in_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(13),
      Q => \in\(13)
    );
\c_in_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(14),
      Q => \in\(14)
    );
\c_in_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(15),
      Q => \in\(15)
    );
\c_in_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(16),
      Q => \in\(16)
    );
\c_in_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(17),
      Q => \in\(17)
    );
\c_in_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(18),
      Q => \in\(18)
    );
\c_in_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(19),
      Q => \in\(19)
    );
\c_in_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(1),
      Q => \in\(1)
    );
\c_in_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(20),
      Q => \in\(20)
    );
\c_in_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(21),
      Q => \in\(21)
    );
\c_in_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(22),
      Q => \in\(22)
    );
\c_in_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(23),
      Q => \in\(23)
    );
\c_in_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(24),
      Q => \in\(24)
    );
\c_in_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(25),
      Q => \in\(25)
    );
\c_in_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(26),
      Q => \in\(26)
    );
\c_in_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(27),
      Q => \in\(27)
    );
\c_in_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(28),
      Q => \in\(28)
    );
\c_in_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(29),
      Q => \in\(29)
    );
\c_in_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(2),
      Q => \in\(2)
    );
\c_in_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(30),
      Q => \in\(30)
    );
\c_in_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(31),
      Q => \in\(31)
    );
\c_in_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(32),
      Q => \in\(32)
    );
\c_in_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(33),
      Q => \in\(33)
    );
\c_in_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(34),
      Q => \in\(34)
    );
\c_in_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(35),
      Q => \in\(35)
    );
\c_in_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(36),
      Q => \in\(36)
    );
\c_in_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(37),
      Q => \in\(37)
    );
\c_in_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(38),
      Q => \in\(38)
    );
\c_in_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(39),
      Q => \in\(39)
    );
\c_in_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(3),
      Q => \in\(3)
    );
\c_in_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(40),
      Q => \in\(40)
    );
\c_in_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(41),
      Q => \in\(41)
    );
\c_in_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(42),
      Q => \in\(42)
    );
\c_in_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(43),
      Q => \in\(43)
    );
\c_in_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(44),
      Q => \in\(44)
    );
\c_in_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(45),
      Q => \in\(45)
    );
\c_in_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(46),
      Q => \in\(46)
    );
\c_in_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(47),
      Q => \in\(47)
    );
\c_in_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(48),
      Q => \in\(48)
    );
\c_in_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(49),
      Q => \in\(49)
    );
\c_in_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(4),
      Q => \in\(4)
    );
\c_in_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(50),
      Q => \in\(50)
    );
\c_in_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(51),
      Q => \in\(51)
    );
\c_in_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(52),
      Q => \in\(52)
    );
\c_in_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(53),
      Q => \in\(53)
    );
\c_in_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(54),
      Q => \in\(54)
    );
\c_in_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(55),
      Q => \in\(55)
    );
\c_in_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(56),
      Q => \in\(56)
    );
\c_in_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(57),
      Q => \in\(57)
    );
\c_in_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(58),
      Q => \in\(58)
    );
\c_in_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(59),
      Q => \in\(59)
    );
\c_in_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(5),
      Q => \in\(5)
    );
\c_in_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(60),
      Q => \in\(60)
    );
\c_in_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(61),
      Q => \in\(61)
    );
\c_in_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(62),
      Q => \in\(62)
    );
\c_in_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(63),
      Q => \in\(63)
    );
\c_in_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(64),
      Q => \in\(64)
    );
\c_in_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(65),
      Q => \in\(65)
    );
\c_in_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(66),
      Q => \in\(66)
    );
\c_in_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(67),
      Q => \in\(67)
    );
\c_in_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(68),
      Q => \in\(68)
    );
\c_in_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(6),
      Q => \in\(6)
    );
\c_in_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(7),
      Q => \in\(7)
    );
\c_in_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(8),
      Q => \in\(8)
    );
\c_in_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(9),
      Q => \in\(9)
    );
\en_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => i_en,
      Q => \en_buf_reg_n_0_[0]\
    );
\en_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \en_buf_reg_n_0_[0]\,
      Q => \en_buf_reg_n_0_[1]\
    );
\en_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \en_buf_reg_n_0_[1]\,
      Q => sel0(0)
    );
\en_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => sel0(0),
      Q => sel0(1)
    );
\en_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => sel0(1),
      Q => sel0(2)
    );
\en_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => sel0(2),
      Q => sel0(3)
    );
\en_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => sel0(3),
      Q => \en_buf_reg_n_0_[6]\
    );
\en_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \en_buf_reg_n_0_[6]\,
      Q => o_c_en
    );
u_dsp48_mul_ip: entity work.multiplier_35_1dsp_ip_dsp48_mul_ip
     port map (
      D(68 downto 0) => c_in(68 downto 0),
      Q(17 downto 0) => u_a(17 downto 0),
      \b_seq_reg[71]\(17 downto 0) => u_b(17 downto 0),
      \en_buf_reg[2]\ => \c_in[68]_i_2_n_0\,
      \en_buf_reg[4]\ => \c_in[67]_i_2_n_0\,
      \en_buf_reg[5]\(3 downto 0) => sel0(3 downto 0),
      i_clk => i_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_35_1dsp_ip is
  port (
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_en : in STD_LOGIC;
    i_a : in STD_LOGIC_VECTOR ( 34 downto 0 );
    i_b : in STD_LOGIC_VECTOR ( 34 downto 0 );
    o_c_en : out STD_LOGIC;
    o_c : out STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of multiplier_35_1dsp_ip : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of multiplier_35_1dsp_ip : entity is "multiplier_35_1dsp_ip,multiplier_35_1dsp,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of multiplier_35_1dsp_ip : entity is "multiplier_35_1dsp_ip,multiplier_35_1dsp,{x_ipProduct=Vivado 2015.2.1,x_ipVendor=xilinx.com,x_ipLibrary=user,x_ipName=multiplier_35_1dsp,x_ipVersion=1.0,x_ipCoreRevision=4,x_ipLanguage=VERILOG,x_ipSimLanguage=VERILOG}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of multiplier_35_1dsp_ip : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of multiplier_35_1dsp_ip : entity is "multiplier_35_1dsp,Vivado 2015.2.1";
end multiplier_35_1dsp_ip;

architecture STRUCTURE of multiplier_35_1dsp_ip is
begin
inst: entity work.multiplier_35_1dsp_ip_multiplier_35_1dsp
     port map (
      i_a(34 downto 0) => i_a(34 downto 0),
      i_b(34 downto 0) => i_b(34 downto 0),
      i_clk => i_clk,
      i_en => i_en,
      i_rst => i_rst,
      o_c(68 downto 0) => o_c(68 downto 0),
      o_c_en => o_c_en
    );
end STRUCTURE;
