// Seed: 1543122336
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd33
) (
    output supply1 id_0,
    input  supply0 _id_1
);
  parameter id_3 = 1;
  bufif1 primCall (id_0, id_5, id_4);
  logic [-1 : id_1  !=?  -1] id_4;
  logic [-1 : (  1 'd0 )] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3
  );
endmodule
