## Here is an abstract form of each module
### for a RISC-V multi cycle controller part
### represented in System Verilog HDL
<hr>

## Controller
![](../../../../Src/module controller.png)
<hr>

## Decode
![](../../../../Src/module decode.png)
<hr>

## ControlUnit
![](../../../../Src/module ControlUnit.png)
#### there is some un-implemented modules here, would be implemented in the future.