

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Mon Aug 12 18:54:00 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        gemver
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+---------+-----------+------------+-----+
    |                      Modules                     |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |           |         |           |            |     |
    |                      & Loops                     |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |   DSP   |     FF    |     LUT    | URAM|
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+---------+-----------+------------+-----+
    |+ main                                            |  Timing|  -1.35|  2425225|  1.213e+07|         -|  2425226|      -|        no|  266 (95%)|  10 (4%)|  5248 (4%)|  6224 (11%)|    -|
    | + main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2  |       -|   0.24|   131074|  6.554e+05|         -|   131074|      -|        no|          -|        -|   94 (~0%)|   212 (~0%)|    -|
    |  o VITIS_LOOP_56_1_VITIS_LOOP_67_2               |      II|   3.65|   131072|  6.554e+05|         3|        2|  65536|       yes|          -|        -|          -|           -|    -|
    | + main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4  |       -|   0.24|   131105|  6.555e+05|         -|   131105|      -|        no|          -|        -|  719 (~0%)|    602 (1%)|    -|
    |  o VITIS_LOOP_76_3_VITIS_LOOP_77_4               |      II|   3.65|   131103|  6.555e+05|        34|        2|  65536|       yes|          -|        -|          -|           -|    -|
    | + main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6  |       -|   0.00|   720927|  3.605e+06|         -|   720927|      -|        no|          -|        -|  627 (~0%)|   528 (~0%)|    -|
    |  o VITIS_LOOP_82_5_VITIS_LOOP_85_6               |      II|   3.65|   720925|  3.605e+06|        41|       11|  65536|       yes|          -|        -|          -|           -|    -|
    | + main_Pipeline_VITIS_LOOP_14_1_loop_2           |       -|   0.24|   131105|  6.555e+05|         -|   131105|      -|        no|          -|        -|  719 (~0%)|    602 (1%)|    -|
    |  o VITIS_LOOP_14_1_loop_2                        |      II|   3.65|   131103|  6.555e+05|        34|        2|  65536|       yes|          -|        -|          -|           -|    -|
    | + main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8  |  Timing|  -0.74|   720917|  3.605e+06|         -|   720917|      -|        no|          -|        -|  446 (~0%)|   438 (~0%)|    -|
    |  o VITIS_LOOP_93_7_VITIS_LOOP_95_8               |      II|   3.65|   720915|  3.605e+06|        31|       11|  65536|       yes|          -|        -|          -|           -|    -|
    | + main_Pipeline_VITIS_LOOP_23_2_loop_3           |       -|   0.00|   720927|  3.605e+06|         -|   720927|      -|        no|          -|        -|  627 (~0%)|   528 (~0%)|    -|
    |  o VITIS_LOOP_23_2_loop_3                        |      II|   3.65|   720925|  3.605e+06|        41|       11|  65536|       yes|          -|        -|          -|           -|    -|
    | + main_Pipeline_VITIS_LOOP_35_3_loop_4           |  Timing|  -0.74|   720917|  3.605e+06|         -|   720917|      -|        no|          -|        -|  446 (~0%)|   438 (~0%)|    -|
    |  o VITIS_LOOP_35_3_loop_4                        |      II|   3.65|   720915|  3.605e+06|        31|       11|  65536|       yes|          -|        -|          -|           -|    -|
    | + main_Pipeline_VITIS_LOOP_105_9                 |  Timing|  -1.35|      263|  1.315e+03|         -|      263|      -|        no|          -|        -|  421 (~0%)|   346 (~0%)|    -|
    |  o VITIS_LOOP_105_9                              |       -|   3.65|      261|  1.305e+03|         7|        1|    256|       yes|          -|        -|          -|           -|    -|
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                             | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + main                                           | 10  |        |            |     |        |         |
|  + main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2 | 0   |        |            |     |        |         |
|    add_ln56_fu_285_p2                            |     |        | add_ln56   | add | fabric | 0       |
|    add_ln56_1_fu_317_p2                          |     |        | add_ln56_1 | add | fabric | 0       |
|    add_ln68_fu_358_p2                            |     |        | add_ln68   | add | fabric | 0       |
|    add_ln67_fu_364_p2                            |     |        | add_ln67   | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4 | 0   |        |            |     |        |         |
|    add_ln76_fu_166_p2                            |     |        | add_ln76   | add | fabric | 0       |
|    add_ln76_1_fu_192_p2                          |     |        | add_ln76_1 | add | fabric | 0       |
|    add_ln78_fu_254_p2                            |     |        | add_ln78   | add | fabric | 0       |
|    add_ln77_fu_216_p2                            |     |        | add_ln77   | add | fabric | 0       |
|    add_ln79_fu_260_p2                            |     |        | add_ln79   | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6 | 0   |        |            |     |        |         |
|    add_ln82_fu_177_p2                            |     |        | add_ln82   | add | fabric | 0       |
|    add_ln82_1_fu_209_p2                          |     |        | add_ln82_1 | add | fabric | 0       |
|    add_ln86_fu_242_p2                            |     |        | add_ln86   | add | fabric | 0       |
|    add_ln87_fu_248_p2                            |     |        | add_ln87   | add | fabric | 0       |
|    add_ln85_fu_258_p2                            |     |        | add_ln85   | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_14_1_loop_2          | 0   |        |            |     |        |         |
|    add_ln14_fu_166_p2                            |     |        | add_ln14   | add | fabric | 0       |
|    add_ln14_1_fu_192_p2                          |     |        | add_ln14_1 | add | fabric | 0       |
|    add_ln19_fu_254_p2                            |     |        | add_ln19   | add | fabric | 0       |
|    add_ln18_fu_216_p2                            |     |        | add_ln18   | add | fabric | 0       |
|    add_ln20_fu_260_p2                            |     |        | add_ln20   | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8 | 0   |        |            |     |        |         |
|    add_ln93_fu_159_p2                            |     |        | add_ln93   | add | fabric | 0       |
|    add_ln93_1_fu_261_p2                          |     |        | add_ln93_1 | add | fabric | 0       |
|    add_ln96_fu_212_p2                            |     |        | add_ln96   | add | fabric | 0       |
|    add_ln95_fu_242_p2                            |     |        | add_ln95   | add | fabric | 0       |
|    add_ln98_fu_218_p2                            |     |        | add_ln98   | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_23_2_loop_3          | 0   |        |            |     |        |         |
|    add_ln23_fu_177_p2                            |     |        | add_ln23   | add | fabric | 0       |
|    add_ln23_1_fu_209_p2                          |     |        | add_ln23_1 | add | fabric | 0       |
|    add_ln28_fu_242_p2                            |     |        | add_ln28   | add | fabric | 0       |
|    add_ln29_fu_248_p2                            |     |        | add_ln29   | add | fabric | 0       |
|    add_ln27_fu_258_p2                            |     |        | add_ln27   | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_35_3_loop_4          | 0   |        |            |     |        |         |
|    add_ln35_fu_159_p2                            |     |        | add_ln35   | add | fabric | 0       |
|    add_ln35_1_fu_261_p2                          |     |        | add_ln35_1 | add | fabric | 0       |
|    add_ln39_fu_212_p2                            |     |        | add_ln39   | add | fabric | 0       |
|    add_ln38_fu_242_p2                            |     |        | add_ln38   | add | fabric | 0       |
|    add_ln41_fu_218_p2                            |     |        | add_ln41   | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_105_9                | 0   |        |            |     |        |         |
|    add_ln105_fu_108_p2                           |     |        | add_ln105  | add | fabric | 0       |
|    res_1_fu_209_p2                               |     |        | res_1      | add | fabric | 0       |
+--------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+---------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name    | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|         |              |      |      |      |        |          |      |         | Banks            |
+---------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + main  |              |      | 266  | 0    |        |          |      |         |                  |
|   A_U   | ram_1p array |      | 128  |      |        | A        | auto | 1       | 32, 65536, 1     |
|   A_s_U | ram_1p array |      | 128  |      |        | A_s      | auto | 1       | 32, 65536, 1     |
|   u1_U  | ram_1p array |      | 2    |      |        | u1       | auto | 1       | 32, 256, 1       |
|   v1_U  | ram_1p array |      | 2    |      |        | v1       | auto | 1       | 32, 256, 1       |
|   u2_U  | ram_1p array |      | 2    |      |        | u2       | auto | 1       | 32, 256, 1       |
|   v2_U  | ram_1p array |      | 2    |      |        | v2       | auto | 1       | 32, 256, 1       |
|   w_U   | ram_1p array |      | 2    |      |        | w        | auto | 1       | 32, 256, 1       |
|   w_s_U | ram_1p array |      | 2    |      |        | w_s      | auto | 1       | 32, 256, 1       |
|   x_U   | ram_1p array |      | 2    |      |        | x        | auto | 1       | 32, 256, 1       |
|   x_s_U | ram_1p array |      | 2    |      |        | x_s      | auto | 1       | 32, 256, 1       |
|   y_U   | ram_1p array |      | 2    |      |        | y        | auto | 1       | 32, 256, 1       |
|   z_U   | ram_1p array |      | 2    |      |        | z        | auto | 1       | 32, 256, 1       |
+---------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

