
				     PROJECT 1 README FILE	

Kunal Wadhwa, Nickolas Maltas
-------------------------------------------------------------------------------------------------------------
FILES						DESCRIPTION

manes.sv-----------------------------------> system verilog file for question 2	(part2_mac)	

manesPP.sv---------------------------------> system verilog file for the pipelined structure

TBmanes.sv---------------------------------> testbench created for question 2 (without pipelining)

Report.pdf---------------------------------> Project report file	

Pipelining_stages_data.ods-----------------> Table file with all the highest frequency reachable 						     for different levels of pipelinig (2-6). The yellow 						     marked cells indicate the maximum reachable frequency 						     for each stage. 


