<stg><name>adap_fir_Pipeline_Shift_Accum_Loop</name>


<trans_list>

<trans id="94" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %mul_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mul

]]></Node>
<StgValue><ssdm name="mul_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i6 23, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.body:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln25 = br i1 %tmp, void %for.body.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="6">
<![CDATA[
for.body.split:0 %i_cast1 = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="6">
<![CDATA[
for.body.split:1 %empty = trunc i6 %i_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:2 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:3 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split:4 %icmp_ln26 = icmp_eq  i6 %i_1, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:5 %br_ln26 = br i1 %icmp_ln26, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.else:0 %add_ln30 = add i5 %empty, i5 31

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
if.else:1 %zext_ln30 = zext i5 %add_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:2 %shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
if.else:3 %shift_reg_load = load i5 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:6 %coeffs_1_addr = getelementptr i32 %coeffs_1, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="coeffs_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="5">
<![CDATA[
if.else:7 %coeffs_1_load = load i5 %coeffs_1_addr

]]></Node>
<StgValue><ssdm name="coeffs_1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:0 %store_ln28 = store i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln29 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
if.else:3 %shift_reg_load = load i5 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:4 %shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.else:5 %store_ln30 = store i32 %shift_reg_load, i5 %shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="5">
<![CDATA[
if.else:7 %coeffs_1_load = load i5 %coeffs_1_addr

]]></Node>
<StgValue><ssdm name="coeffs_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:8 %mul8 = fmul i32 %shift_reg_load, i32 %coeffs_1_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="45" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:8 %mul8 = fmul i32 %shift_reg_load, i32 %coeffs_1_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="46" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:8 %mul8 = fmul i32 %shift_reg_load, i32 %coeffs_1_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:3 %add_ln25 = add i6 %i_1, i6 63

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:4 %store_ln25 = store i6 %add_ln25, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="49" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:8 %mul8 = fmul i32 %shift_reg_load, i32 %coeffs_1_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
if.else:9 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:0 %mul_pn = phi i32 %mul_read, void %if.then, i32 %mul8, void %if.else

]]></Node>
<StgValue><ssdm name="mul_pn"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc:1 %acc_load = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:2 %acc_1 = fadd i32 %acc_load, i32 %mul_pn

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %acc_load_1 = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc_out, i32 %acc_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
for.end.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="54" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:2 %acc_1 = fadd i32 %acc_load, i32 %mul_pn

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="55" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:2 %acc_1 = fadd i32 %acc_load, i32 %mul_pn

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="56" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:2 %acc_1 = fadd i32 %acc_load, i32 %mul_pn

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="57" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:2 %acc_1 = fadd i32 %acc_load, i32 %mul_pn

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="58" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:5 %store_ln25 = store i32 %acc_1, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
for.inc:6 %br_ln25 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="95" name="mul" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul"/></StgValue>
</port>
<port id="96" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="97" name="acc_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="acc_out"/></StgValue>
</port>
<port id="98" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="coeffs_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="coeffs_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="101" from="StgValue_100" to="acc" fromId="100" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_100" to="i" fromId="100" toId="16">
</dataflow>
<dataflow id="104" from="_ssdm_op_Read.ap_auto.float" to="x_read" fromId="103" toId="17">
</dataflow>
<dataflow id="105" from="x" to="x_read" fromId="96" toId="17">
</dataflow>
<dataflow id="106" from="_ssdm_op_Read.ap_auto.float" to="mul_read" fromId="103" toId="18">
</dataflow>
<dataflow id="107" from="mul" to="mul_read" fromId="95" toId="18">
</dataflow>
<dataflow id="109" from="StgValue_108" to="store_ln0" fromId="108" toId="19">
</dataflow>
<dataflow id="110" from="i" to="store_ln0" fromId="16" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_111" to="store_ln0" fromId="111" toId="20">
</dataflow>
<dataflow id="113" from="acc" to="store_ln0" fromId="15" toId="20">
</dataflow>
<dataflow id="114" from="i" to="i_1" fromId="16" toId="22">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="115" toId="23">
</dataflow>
<dataflow id="118" from="StgValue_117" to="specpipeline_ln0" fromId="117" toId="23">
</dataflow>
<dataflow id="120" from="StgValue_119" to="specpipeline_ln0" fromId="119" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_100" to="specpipeline_ln0" fromId="100" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_119" to="specpipeline_ln0" fromId="119" toId="23">
</dataflow>
<dataflow id="124" from="p_str" to="specpipeline_ln0" fromId="123" toId="23">
</dataflow>
<dataflow id="126" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp" fromId="125" toId="24">
</dataflow>
<dataflow id="127" from="i_1" to="tmp" fromId="22" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_128" to="tmp" fromId="128" toId="24">
</dataflow>
<dataflow id="130" from="tmp" to="br_ln25" fromId="24" toId="25">
</dataflow>
<dataflow id="131" from="i_1" to="i_cast1" fromId="22" toId="26">
</dataflow>
<dataflow id="132" from="i_1" to="empty" fromId="22" toId="27">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln21" fromId="133" toId="28">
</dataflow>
<dataflow id="136" from="StgValue_135" to="speclooptripcount_ln21" fromId="135" toId="28">
</dataflow>
<dataflow id="137" from="StgValue_135" to="speclooptripcount_ln21" fromId="135" toId="28">
</dataflow>
<dataflow id="138" from="StgValue_135" to="speclooptripcount_ln21" fromId="135" toId="28">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopName" to="specloopname_ln25" fromId="139" toId="29">
</dataflow>
<dataflow id="142" from="empty_8" to="specloopname_ln25" fromId="141" toId="29">
</dataflow>
<dataflow id="143" from="i_1" to="icmp_ln26" fromId="22" toId="30">
</dataflow>
<dataflow id="145" from="StgValue_144" to="icmp_ln26" fromId="144" toId="30">
</dataflow>
<dataflow id="146" from="icmp_ln26" to="br_ln26" fromId="30" toId="31">
</dataflow>
<dataflow id="147" from="empty" to="add_ln30" fromId="27" toId="32">
</dataflow>
<dataflow id="149" from="StgValue_148" to="add_ln30" fromId="148" toId="32">
</dataflow>
<dataflow id="150" from="add_ln30" to="zext_ln30" fromId="32" toId="33">
</dataflow>
<dataflow id="151" from="shift_reg" to="shift_reg_addr" fromId="98" toId="34">
</dataflow>
<dataflow id="153" from="StgValue_152" to="shift_reg_addr" fromId="152" toId="34">
</dataflow>
<dataflow id="154" from="zext_ln30" to="shift_reg_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="155" from="shift_reg_addr" to="shift_reg_load" fromId="34" toId="35">
</dataflow>
<dataflow id="156" from="coeffs_1" to="coeffs_1_addr" fromId="99" toId="36">
</dataflow>
<dataflow id="157" from="StgValue_152" to="coeffs_1_addr" fromId="152" toId="36">
</dataflow>
<dataflow id="158" from="i_cast1" to="coeffs_1_addr" fromId="26" toId="36">
</dataflow>
<dataflow id="159" from="coeffs_1_addr" to="coeffs_1_load" fromId="36" toId="37">
</dataflow>
<dataflow id="160" from="x_read" to="store_ln28" fromId="17" toId="38">
</dataflow>
<dataflow id="162" from="StgValue_161" to="store_ln28" fromId="161" toId="38">
</dataflow>
<dataflow id="163" from="shift_reg_addr" to="shift_reg_load" fromId="34" toId="40">
</dataflow>
<dataflow id="164" from="shift_reg" to="shift_reg_addr_1" fromId="98" toId="41">
</dataflow>
<dataflow id="165" from="StgValue_152" to="shift_reg_addr_1" fromId="152" toId="41">
</dataflow>
<dataflow id="166" from="i_cast1" to="shift_reg_addr_1" fromId="26" toId="41">
</dataflow>
<dataflow id="167" from="shift_reg_load" to="store_ln30" fromId="40" toId="42">
</dataflow>
<dataflow id="168" from="shift_reg_addr_1" to="store_ln30" fromId="41" toId="42">
</dataflow>
<dataflow id="169" from="coeffs_1_addr" to="coeffs_1_load" fromId="36" toId="43">
</dataflow>
<dataflow id="170" from="shift_reg_load" to="mul8" fromId="40" toId="44">
</dataflow>
<dataflow id="171" from="coeffs_1_load" to="mul8" fromId="43" toId="44">
</dataflow>
<dataflow id="172" from="shift_reg_load" to="mul8" fromId="40" toId="45">
</dataflow>
<dataflow id="173" from="coeffs_1_load" to="mul8" fromId="43" toId="45">
</dataflow>
<dataflow id="174" from="shift_reg_load" to="mul8" fromId="40" toId="46">
</dataflow>
<dataflow id="175" from="coeffs_1_load" to="mul8" fromId="43" toId="46">
</dataflow>
<dataflow id="176" from="i_1" to="add_ln25" fromId="22" toId="47">
</dataflow>
<dataflow id="178" from="StgValue_177" to="add_ln25" fromId="177" toId="47">
</dataflow>
<dataflow id="179" from="add_ln25" to="store_ln25" fromId="47" toId="48">
</dataflow>
<dataflow id="180" from="i" to="store_ln25" fromId="16" toId="48">
</dataflow>
<dataflow id="181" from="shift_reg_load" to="mul8" fromId="40" toId="49">
</dataflow>
<dataflow id="182" from="coeffs_1_load" to="mul8" fromId="43" toId="49">
</dataflow>
<dataflow id="183" from="mul_read" to="mul_pn" fromId="18" toId="51">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="184" from="br_ln29" to="mul_pn" fromId="39" toId="51">
</dataflow>
<dataflow id="185" from="mul8" to="mul_pn" fromId="49" toId="51">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="br_ln0" to="mul_pn" fromId="50" toId="51">
</dataflow>
<dataflow id="187" from="acc" to="acc_load" fromId="15" toId="52">
</dataflow>
<dataflow id="188" from="acc_load" to="acc_1" fromId="52" toId="53">
</dataflow>
<dataflow id="189" from="mul_pn" to="acc_1" fromId="51" toId="53">
</dataflow>
<dataflow id="190" from="acc_load" to="acc_1" fromId="52" toId="54">
</dataflow>
<dataflow id="191" from="mul_pn" to="acc_1" fromId="51" toId="54">
</dataflow>
<dataflow id="192" from="acc_load" to="acc_1" fromId="52" toId="55">
</dataflow>
<dataflow id="193" from="mul_pn" to="acc_1" fromId="51" toId="55">
</dataflow>
<dataflow id="194" from="acc_load" to="acc_1" fromId="52" toId="56">
</dataflow>
<dataflow id="195" from="mul_pn" to="acc_1" fromId="51" toId="56">
</dataflow>
<dataflow id="196" from="acc_load" to="acc_1" fromId="52" toId="57">
</dataflow>
<dataflow id="197" from="mul_pn" to="acc_1" fromId="51" toId="57">
</dataflow>
<dataflow id="198" from="acc_1" to="store_ln25" fromId="57" toId="58">
</dataflow>
<dataflow id="199" from="acc" to="store_ln25" fromId="15" toId="58">
</dataflow>
<dataflow id="200" from="acc" to="acc_load_1" fromId="15" toId="60">
</dataflow>
<dataflow id="202" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="201" toId="61">
</dataflow>
<dataflow id="203" from="acc_out" to="write_ln0" fromId="97" toId="61">
</dataflow>
<dataflow id="204" from="acc_load_1" to="write_ln0" fromId="60" toId="61">
</dataflow>
<dataflow id="205" from="tmp" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="206" from="icmp_ln26" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="207" from="tmp" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="208" from="icmp_ln26" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="209" from="tmp" to="StgValue_4" fromId="24" toId="4">
</dataflow>
<dataflow id="210" from="icmp_ln26" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="211" from="tmp" to="StgValue_5" fromId="24" toId="5">
</dataflow>
<dataflow id="212" from="icmp_ln26" to="StgValue_5" fromId="30" toId="5">
</dataflow>
<dataflow id="213" from="tmp" to="StgValue_6" fromId="24" toId="6">
</dataflow>
<dataflow id="214" from="icmp_ln26" to="StgValue_6" fromId="30" toId="6">
</dataflow>
<dataflow id="215" from="tmp" to="StgValue_7" fromId="24" toId="7">
</dataflow>
<dataflow id="216" from="icmp_ln26" to="StgValue_7" fromId="30" toId="7">
</dataflow>
<dataflow id="217" from="tmp" to="StgValue_8" fromId="24" toId="8">
</dataflow>
<dataflow id="218" from="icmp_ln26" to="StgValue_8" fromId="30" toId="8">
</dataflow>
<dataflow id="219" from="tmp" to="StgValue_9" fromId="24" toId="9">
</dataflow>
<dataflow id="220" from="icmp_ln26" to="StgValue_9" fromId="30" toId="9">
</dataflow>
<dataflow id="221" from="tmp" to="StgValue_10" fromId="24" toId="10">
</dataflow>
<dataflow id="222" from="icmp_ln26" to="StgValue_10" fromId="30" toId="10">
</dataflow>
<dataflow id="223" from="tmp" to="StgValue_11" fromId="24" toId="11">
</dataflow>
<dataflow id="224" from="icmp_ln26" to="StgValue_11" fromId="30" toId="11">
</dataflow>
<dataflow id="225" from="tmp" to="StgValue_12" fromId="24" toId="12">
</dataflow>
<dataflow id="226" from="icmp_ln26" to="StgValue_12" fromId="30" toId="12">
</dataflow>
<dataflow id="227" from="tmp" to="StgValue_13" fromId="24" toId="13">
</dataflow>
<dataflow id="228" from="icmp_ln26" to="StgValue_13" fromId="30" toId="13">
</dataflow>
</dataflows>


</stg>
