Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 18:52:18 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_s7_timing.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.165        0.000                      0                10410        0.028        0.000                      0                10410        0.264        0.000                       0                  4043  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.187        0.000                      0                    7        0.229        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.165        0.000                      0                10389        0.028        0.000                      0                10389        3.750        0.000                       0                  3940  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.187ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.456ns (35.735%)  route 0.820ns (64.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 15.198 - 10.000 ) 
    Source Clock Delay      (SCD):    6.019ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           0.906     6.019    soc_crg_clkin
    SLICE_X40Y38         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.456     6.475 r  FDCE/Q
                         net (fo=1, routed)           0.820     7.295    soc_builder_basesoc_reset0
    SLICE_X48Y41         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.475    15.198    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.390    15.588    
                         clock uncertainty           -0.035    15.553    
    SLICE_X48Y41         FDCE (Setup_fdce_C_D)       -0.071    15.482    FDCE_1
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  8.187    

Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.456ns (36.044%)  route 0.809ns (63.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 15.198 - 10.000 ) 
    Source Clock Delay      (SCD):    5.664ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           0.551     5.664    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.456     6.120 r  FDCE_4/Q
                         net (fo=1, routed)           0.809     6.929    soc_builder_basesoc_reset4
    SLICE_X48Y41         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.475    15.198    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.466    15.664    
                         clock uncertainty           -0.035    15.629    
    SLICE_X48Y41         FDCE (Setup_fdce_C_D)       -0.047    15.582    FDCE_5
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  8.653    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.456ns (37.924%)  route 0.746ns (62.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 15.198 - 10.000 ) 
    Source Clock Delay      (SCD):    5.664ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           0.551     5.664    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.456     6.120 r  FDCE_2/Q
                         net (fo=1, routed)           0.746     6.867    soc_builder_basesoc_reset2
    SLICE_X48Y41         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.475    15.198    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.466    15.664    
                         clock uncertainty           -0.035    15.629    
    SLICE_X48Y41         FDCE (Setup_fdce_C_D)       -0.093    15.536    FDCE_3
  -------------------------------------------------------------------
                         required time                         15.536    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.275%)  route 0.598ns (56.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 15.198 - 10.000 ) 
    Source Clock Delay      (SCD):    5.664ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           0.551     5.664    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.456     6.120 r  FDCE_1/Q
                         net (fo=1, routed)           0.598     6.718    soc_builder_basesoc_reset1
    SLICE_X48Y41         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.475    15.198    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.466    15.664    
                         clock uncertainty           -0.035    15.629    
    SLICE_X48Y41         FDCE (Setup_fdce_C_D)       -0.093    15.536    FDCE_2
  -------------------------------------------------------------------
                         required time                         15.536    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.545%)  route 0.616ns (57.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 15.198 - 10.000 ) 
    Source Clock Delay      (SCD):    5.664ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           0.551     5.664    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.456     6.120 r  FDCE_3/Q
                         net (fo=1, routed)           0.616     6.736    soc_builder_basesoc_reset3
    SLICE_X48Y41         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.475    15.198    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.466    15.664    
                         clock uncertainty           -0.035    15.629    
    SLICE_X48Y41         FDCE (Setup_fdce_C_D)       -0.058    15.571    FDCE_4
  -------------------------------------------------------------------
                         required time                         15.571    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.926ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 15.198 - 10.000 ) 
    Source Clock Delay      (SCD):    5.664ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           0.551     5.664    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.419     6.083 r  FDCE_5/Q
                         net (fo=1, routed)           0.382     6.466    soc_builder_basesoc_reset5
    SLICE_X48Y41         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.475    15.198    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.466    15.664    
                         clock uncertainty           -0.035    15.629    
    SLICE_X48Y41         FDCE (Setup_fdce_C_D)       -0.237    15.392    FDCE_6
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                  8.926    

Slack (MET) :             8.944ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.419ns (51.979%)  route 0.387ns (48.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 15.198 - 10.000 ) 
    Source Clock Delay      (SCD):    5.664ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           0.551     5.664    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.419     6.083 r  FDCE_6/Q
                         net (fo=1, routed)           0.387     6.470    soc_builder_basesoc_reset6
    SLICE_X48Y41         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.475    15.198    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.466    15.664    
                         clock uncertainty           -0.035    15.629    
    SLICE_X48Y41         FDCE (Setup_fdce_C_D)       -0.215    15.414    FDCE_7
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                  8.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.218     1.976    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.128     2.104 r  FDCE_6/Q
                         net (fo=1, routed)           0.124     2.228    soc_builder_basesoc_reset6
    SLICE_X48Y41         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.251     2.412    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.436     1.976    
    SLICE_X48Y41         FDCE (Hold_fdce_C_D)         0.023     1.999    FDCE_7
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.218     1.976    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.128     2.104 r  FDCE_5/Q
                         net (fo=1, routed)           0.119     2.224    soc_builder_basesoc_reset5
    SLICE_X48Y41         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.251     2.412    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.436     1.976    
    SLICE_X48Y41         FDCE (Hold_fdce_C_D)         0.017     1.993    FDCE_6
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.540%)  route 0.207ns (59.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.218     1.976    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.141     2.117 r  FDCE_3/Q
                         net (fo=1, routed)           0.207     2.324    soc_builder_basesoc_reset3
    SLICE_X48Y41         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.251     2.412    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.436     1.976    
    SLICE_X48Y41         FDCE (Hold_fdce_C_D)         0.072     2.048    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.931%)  route 0.231ns (62.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.218     1.976    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.141     2.117 r  FDCE_1/Q
                         net (fo=1, routed)           0.231     2.348    soc_builder_basesoc_reset1
    SLICE_X48Y41         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.251     2.412    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.436     1.976    
    SLICE_X48Y41         FDCE (Hold_fdce_C_D)         0.047     2.023    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.146%)  route 0.284ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.218     1.976    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.141     2.117 r  FDCE_2/Q
                         net (fo=1, routed)           0.284     2.402    soc_builder_basesoc_reset2
    SLICE_X48Y41         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.251     2.412    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.436     1.976    
    SLICE_X48Y41         FDCE (Hold_fdce_C_D)         0.047     2.023    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.448%)  route 0.392ns (73.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.218     1.976    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.141     2.117 r  FDCE_4/Q
                         net (fo=1, routed)           0.392     2.509    soc_builder_basesoc_reset4
    SLICE_X48Y41         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.251     2.412    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.436     1.976    
    SLICE_X48Y41         FDCE (Hold_fdce_C_D)         0.075     2.051    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.713%)  route 0.350ns (71.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.403     2.160    soc_crg_clkin
    SLICE_X40Y38         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.141     2.301 r  FDCE/Q
                         net (fo=1, routed)           0.350     2.652    soc_builder_basesoc_reset0
    SLICE_X48Y41         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.251     2.412    soc_crg_clkin
    SLICE_X48Y41         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.403     2.009    
    SLICE_X48Y41         FDCE (Hold_fdce_C_D)         0.057     2.066    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.585    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X40Y38    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X48Y41    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X48Y41    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X48Y41    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X48Y41    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X48Y41    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X48Y41    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X48Y41    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y38    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_4/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_5/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_6/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_7/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X40Y38    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_3/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X48Y41    FDCE_4/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_twtrcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 2.518ns (26.835%)  route 6.865ns (73.165%))
  Logic Levels:           10  (CARRY4=2 LUT6=8)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.948ns = ( 18.948 - 10.000 ) 
    Source Clock Delay      (SCD):    9.605ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG/O
                         net (fo=3938, routed)        1.564     9.605    sys_clk
    SLICE_X39Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456    10.061 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.984    11.044    p_0_in10_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.168 r  soc_builder_basesoc_bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000    11.168    soc_builder_basesoc_bankmachine1_state[3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.718 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.718    soc_builder_basesoc_bankmachine1_state_reg[3]_i_12_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.989 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.661    12.650    soc_basesoc_sdram_bankmachine1_row_hit
    SLICE_X41Y4          LUT6 (Prop_lut6_I1_O)        0.373    13.023 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=2, routed)           0.774    13.797    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  soc_basesoc_sdram_trrdcon_count_i_19/O
                         net (fo=1, routed)           0.917    14.838    soc_basesoc_sdram_trrdcon_count_i_19_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.962 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.338    15.300    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.424 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.869    16.293    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.417 r  soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=6, routed)           1.036    17.453    soc_basesoc_sdram_bankmachine6_twtpcon_valid
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.577 r  soc_basesoc_sdram_twtrcon_count[2]_i_3/O
                         net (fo=6, routed)           0.753    18.330    soc_basesoc_sdram_twtrcon_count[2]_i_3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124    18.454 r  soc_basesoc_sdram_twtrcon_ready_i_1/O
                         net (fo=1, routed)           0.534    18.988    soc_basesoc_sdram_twtrcon_ready_i_1_n_0
    SLICE_X62Y7          FDRE                                         r  soc_basesoc_sdram_twtrcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    15.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.338    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.429 r  BUFG/O
                         net (fo=3938, routed)        1.518    18.948    sys_clk
    SLICE_X62Y7          FDRE                                         r  soc_basesoc_sdram_twtrcon_ready_reg/C
                         clock pessimism              0.691    19.639    
                         clock uncertainty           -0.057    19.582    
    SLICE_X62Y7          FDRE (Setup_fdre_C_R)       -0.429    19.153    soc_basesoc_sdram_twtrcon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.153    
                         arrival time                         -18.988    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine5_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 2.513ns (28.079%)  route 6.437ns (71.921%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.883ns = ( 18.883 - 10.000 ) 
    Source Clock Delay      (SCD):    9.605ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG/O
                         net (fo=3938, routed)        1.564     9.605    sys_clk
    SLICE_X39Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456    10.061 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.984    11.044    p_0_in10_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.168 r  soc_builder_basesoc_bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000    11.168    soc_builder_basesoc_bankmachine1_state[3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.718 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.718    soc_builder_basesoc_bankmachine1_state_reg[3]_i_12_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.989 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.661    12.650    soc_basesoc_sdram_bankmachine1_row_hit
    SLICE_X41Y4          LUT6 (Prop_lut6_I1_O)        0.373    13.023 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=2, routed)           0.774    13.797    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  soc_basesoc_sdram_trrdcon_count_i_19/O
                         net (fo=1, routed)           0.917    14.838    soc_basesoc_sdram_trrdcon_count_i_19_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.962 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.338    15.300    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.424 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.997    16.421    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.545 r  soc_builder_basesoc_bankmachine5_state[3]_i_8/O
                         net (fo=3, routed)           0.425    16.970    soc_builder_basesoc_bankmachine5_state[3]_i_8_n_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.124    17.094 r  soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_3/O
                         net (fo=8, routed)           0.951    18.045    soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_3_n_0
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.119    18.164 r  soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.391    18.555    soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_1_n_0
    SLICE_X55Y2          FDRE                                         r  soc_basesoc_sdram_bankmachine5_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    15.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.338    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.429 r  BUFG/O
                         net (fo=3938, routed)        1.453    18.883    sys_clk
    SLICE_X55Y2          FDRE                                         r  soc_basesoc_sdram_bankmachine5_twtpcon_ready_reg/C
                         clock pessimism              0.691    19.574    
                         clock uncertainty           -0.057    19.517    
    SLICE_X55Y2          FDRE (Setup_fdre_C_R)       -0.637    18.880    soc_basesoc_sdram_bankmachine5_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine5_trascon_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 2.714ns (30.412%)  route 6.210ns (69.588%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 18.882 - 10.000 ) 
    Source Clock Delay      (SCD):    9.605ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG/O
                         net (fo=3938, routed)        1.564     9.605    sys_clk
    SLICE_X39Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456    10.061 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.984    11.044    p_0_in10_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.168 r  soc_builder_basesoc_bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000    11.168    soc_builder_basesoc_bankmachine1_state[3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.718 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.718    soc_builder_basesoc_bankmachine1_state_reg[3]_i_12_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.989 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.661    12.650    soc_basesoc_sdram_bankmachine1_row_hit
    SLICE_X41Y4          LUT6 (Prop_lut6_I1_O)        0.373    13.023 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=2, routed)           0.774    13.797    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  soc_basesoc_sdram_trrdcon_count_i_19/O
                         net (fo=1, routed)           0.917    14.838    soc_basesoc_sdram_trrdcon_count_i_19_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.962 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.338    15.300    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.424 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.858    16.282    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I3_O)        0.118    16.400 r  soc_builder_basesoc_bankmachine5_state[3]_i_12/O
                         net (fo=2, routed)           0.665    17.065    soc_builder_basesoc_bankmachine5_state[3]_i_12_n_0
    SLICE_X55Y5          LUT4 (Prop_lut4_I3_O)        0.326    17.391 f  soc_basesoc_sdram_bankmachine5_trccon_ready_i_3/O
                         net (fo=7, routed)           0.475    17.866    soc_basesoc_sdram_bankmachine5_trccon_ready_i_3_n_0
    SLICE_X54Y4          LUT3 (Prop_lut3_I1_O)        0.124    17.990 r  soc_basesoc_sdram_bankmachine5_trccon_ready_i_1/O
                         net (fo=4, routed)           0.539    18.529    soc_basesoc_sdram_bankmachine5_trccon_ready_i_1_n_0
    SLICE_X54Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trascon_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    15.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.338    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.429 r  BUFG/O
                         net (fo=3938, routed)        1.452    18.882    sys_clk
    SLICE_X54Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trascon_count_reg[1]/C
                         clock pessimism              0.691    19.573    
                         clock uncertainty           -0.057    19.516    
    SLICE_X54Y4          FDRE (Setup_fdre_C_R)       -0.524    18.992    soc_basesoc_sdram_bankmachine5_trascon_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.992    
                         arrival time                         -18.529    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine5_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 2.714ns (30.412%)  route 6.210ns (69.588%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 18.882 - 10.000 ) 
    Source Clock Delay      (SCD):    9.605ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG/O
                         net (fo=3938, routed)        1.564     9.605    sys_clk
    SLICE_X39Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456    10.061 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.984    11.044    p_0_in10_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.168 r  soc_builder_basesoc_bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000    11.168    soc_builder_basesoc_bankmachine1_state[3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.718 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.718    soc_builder_basesoc_bankmachine1_state_reg[3]_i_12_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.989 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.661    12.650    soc_basesoc_sdram_bankmachine1_row_hit
    SLICE_X41Y4          LUT6 (Prop_lut6_I1_O)        0.373    13.023 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=2, routed)           0.774    13.797    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  soc_basesoc_sdram_trrdcon_count_i_19/O
                         net (fo=1, routed)           0.917    14.838    soc_basesoc_sdram_trrdcon_count_i_19_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.962 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.338    15.300    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.424 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.858    16.282    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I3_O)        0.118    16.400 r  soc_builder_basesoc_bankmachine5_state[3]_i_12/O
                         net (fo=2, routed)           0.665    17.065    soc_builder_basesoc_bankmachine5_state[3]_i_12_n_0
    SLICE_X55Y5          LUT4 (Prop_lut4_I3_O)        0.326    17.391 f  soc_basesoc_sdram_bankmachine5_trccon_ready_i_3/O
                         net (fo=7, routed)           0.475    17.866    soc_basesoc_sdram_bankmachine5_trccon_ready_i_3_n_0
    SLICE_X54Y4          LUT3 (Prop_lut3_I1_O)        0.124    17.990 r  soc_basesoc_sdram_bankmachine5_trccon_ready_i_1/O
                         net (fo=4, routed)           0.539    18.529    soc_basesoc_sdram_bankmachine5_trccon_ready_i_1_n_0
    SLICE_X54Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    15.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.338    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.429 r  BUFG/O
                         net (fo=3938, routed)        1.452    18.882    sys_clk
    SLICE_X54Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trascon_ready_reg/C
                         clock pessimism              0.691    19.573    
                         clock uncertainty           -0.057    19.516    
    SLICE_X54Y4          FDRE (Setup_fdre_C_R)       -0.524    18.992    soc_basesoc_sdram_bankmachine5_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.992    
                         arrival time                         -18.529    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine5_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 2.714ns (30.412%)  route 6.210ns (69.588%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 18.882 - 10.000 ) 
    Source Clock Delay      (SCD):    9.605ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG/O
                         net (fo=3938, routed)        1.564     9.605    sys_clk
    SLICE_X39Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456    10.061 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.984    11.044    p_0_in10_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.168 r  soc_builder_basesoc_bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000    11.168    soc_builder_basesoc_bankmachine1_state[3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.718 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.718    soc_builder_basesoc_bankmachine1_state_reg[3]_i_12_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.989 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.661    12.650    soc_basesoc_sdram_bankmachine1_row_hit
    SLICE_X41Y4          LUT6 (Prop_lut6_I1_O)        0.373    13.023 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=2, routed)           0.774    13.797    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  soc_basesoc_sdram_trrdcon_count_i_19/O
                         net (fo=1, routed)           0.917    14.838    soc_basesoc_sdram_trrdcon_count_i_19_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.962 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.338    15.300    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.424 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.858    16.282    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I3_O)        0.118    16.400 r  soc_builder_basesoc_bankmachine5_state[3]_i_12/O
                         net (fo=2, routed)           0.665    17.065    soc_builder_basesoc_bankmachine5_state[3]_i_12_n_0
    SLICE_X55Y5          LUT4 (Prop_lut4_I3_O)        0.326    17.391 f  soc_basesoc_sdram_bankmachine5_trccon_ready_i_3/O
                         net (fo=7, routed)           0.475    17.866    soc_basesoc_sdram_bankmachine5_trccon_ready_i_3_n_0
    SLICE_X54Y4          LUT3 (Prop_lut3_I1_O)        0.124    17.990 r  soc_basesoc_sdram_bankmachine5_trccon_ready_i_1/O
                         net (fo=4, routed)           0.539    18.529    soc_basesoc_sdram_bankmachine5_trccon_ready_i_1_n_0
    SLICE_X54Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    15.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.338    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.429 r  BUFG/O
                         net (fo=3938, routed)        1.452    18.882    sys_clk
    SLICE_X54Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine5_trccon_ready_reg/C
                         clock pessimism              0.691    19.573    
                         clock uncertainty           -0.057    19.516    
    SLICE_X54Y4          FDRE (Setup_fdre_C_R)       -0.524    18.992    soc_basesoc_sdram_bankmachine5_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.992    
                         arrival time                         -18.529    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine1_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 2.711ns (31.255%)  route 5.963ns (68.745%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.877ns = ( 18.877 - 10.000 ) 
    Source Clock Delay      (SCD):    9.605ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG/O
                         net (fo=3938, routed)        1.564     9.605    sys_clk
    SLICE_X39Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456    10.061 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.984    11.044    p_0_in10_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.168 r  soc_builder_basesoc_bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000    11.168    soc_builder_basesoc_bankmachine1_state[3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.718 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.718    soc_builder_basesoc_bankmachine1_state_reg[3]_i_12_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.989 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.661    12.650    soc_basesoc_sdram_bankmachine1_row_hit
    SLICE_X41Y4          LUT6 (Prop_lut6_I1_O)        0.373    13.023 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=2, routed)           0.774    13.797    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  soc_basesoc_sdram_trrdcon_count_i_19/O
                         net (fo=1, routed)           0.917    14.838    soc_basesoc_sdram_trrdcon_count_i_19_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.962 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.338    15.300    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.424 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.911    16.335    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X46Y4          LUT2 (Prop_lut2_I1_O)        0.117    16.452 f  soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_5/O
                         net (fo=3, routed)           0.446    16.898    soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_5_n_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I1_O)        0.331    17.229 f  soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_3/O
                         net (fo=9, routed)           0.596    17.825    soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_3_n_0
    SLICE_X40Y3          LUT3 (Prop_lut3_I1_O)        0.117    17.942 r  soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.337    18.279    soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_1_n_0
    SLICE_X42Y3          FDRE                                         r  soc_basesoc_sdram_bankmachine1_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    15.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.338    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.429 r  BUFG/O
                         net (fo=3938, routed)        1.447    18.877    sys_clk
    SLICE_X42Y3          FDRE                                         r  soc_basesoc_sdram_bankmachine1_twtpcon_ready_reg/C
                         clock pessimism              0.691    19.568    
                         clock uncertainty           -0.057    19.511    
    SLICE_X42Y3          FDRE (Setup_fdre_C_R)       -0.732    18.779    soc_basesoc_sdram_bankmachine1_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -18.279    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 2.207ns (24.873%)  route 6.666ns (75.127%))
  Logic Levels:           9  (LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.913ns = ( 18.913 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG/O
                         net (fo=3938, routed)        1.557     9.598    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X41Y32         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456    10.054 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=53, routed)          0.994    11.048    VexRiscv/dataCache_1/writeBack_arbitration_isValid_reg
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.172 r  VexRiscv/dataCache_1/stageB_flusher_start_i_4/O
                         net (fo=1, routed)           0.436    11.608    VexRiscv/dataCache_1/stageB_flusher_start_i_4_n_0
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.124    11.732 r  VexRiscv/dataCache_1/stageB_flusher_start_i_2/O
                         net (fo=4, routed)           0.562    12.294    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X39Y32         LUT3 (Prop_lut3_I0_O)        0.118    12.412 r  VexRiscv/dataCache_1/CsrPlugin_hadException_i_3/O
                         net (fo=6, routed)           0.810    13.222    VexRiscv/dataCache_1/CsrPlugin_hadException_i_3_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I4_O)        0.321    13.543 r  VexRiscv/dataCache_1/banks_0_reg_i_28/O
                         net (fo=7, routed)           0.554    14.096    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]_1
    SLICE_X46Y35         LUT4 (Prop_lut4_I1_O)        0.361    14.457 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_30/O
                         net (fo=31, routed)          0.703    15.160    VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg_reg[12]
    SLICE_X48Y35         LUT3 (Prop_lut3_I0_O)        0.331    15.491 f  VexRiscv/dataCache_1/banks_0_reg_i_44/O
                         net (fo=30, routed)          0.663    16.155    VexRiscv/dataCache_1/banks_0_reg_i_44_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.279 r  VexRiscv/dataCache_1/banks_0_reg_i_33/O
                         net (fo=1, routed)           0.666    16.945    VexRiscv/dataCache_1/banks_0_reg_i_33_n_0
    SLICE_X47Y38         LUT5 (Prop_lut5_I4_O)        0.124    17.069 r  VexRiscv/dataCache_1/banks_0_reg_i_17/O
                         net (fo=1, routed)           0.579    17.647    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_7
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124    17.771 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_4/O
                         net (fo=3, routed)           0.699    18.471    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[7]
    RAMB36_X1Y6          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    15.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.338    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.429 r  BUFG/O
                         net (fo=3938, routed)        1.484    18.913    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y6          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.691    19.604    
                         clock uncertainty           -0.057    19.547    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.981    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -18.471    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_trascon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 2.547ns (29.071%)  route 6.214ns (70.929%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.878ns = ( 18.878 - 10.000 ) 
    Source Clock Delay      (SCD):    9.605ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG/O
                         net (fo=3938, routed)        1.564     9.605    sys_clk
    SLICE_X39Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456    10.061 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.984    11.044    p_0_in10_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.168 r  soc_builder_basesoc_bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000    11.168    soc_builder_basesoc_bankmachine1_state[3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.718 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.718    soc_builder_basesoc_bankmachine1_state_reg[3]_i_12_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.989 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.661    12.650    soc_basesoc_sdram_bankmachine1_row_hit
    SLICE_X41Y4          LUT6 (Prop_lut6_I1_O)        0.373    13.023 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=2, routed)           0.774    13.797    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  soc_basesoc_sdram_trrdcon_count_i_19/O
                         net (fo=1, routed)           0.917    14.838    soc_basesoc_sdram_trrdcon_count_i_19_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.962 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.338    15.300    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.424 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.805    16.229    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I2_O)        0.124    16.353 f  soc_builder_basesoc_bankmachine7_state[3]_i_6/O
                         net (fo=3, routed)           0.426    16.780    soc_builder_basesoc_bankmachine7_state[3]_i_6_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I5_O)        0.124    16.904 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_3/O
                         net (fo=5, routed)           0.671    17.574    soc_basesoc_sdram_bankmachine7_trccon_valid
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.153    17.727 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_1/O
                         net (fo=4, routed)           0.639    18.366    soc_basesoc_sdram_bankmachine7_trccon_ready_i_1_n_0
    SLICE_X43Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trascon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    15.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.338    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.429 r  BUFG/O
                         net (fo=3938, routed)        1.448    18.878    sys_clk
    SLICE_X43Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trascon_count_reg[0]/C
                         clock pessimism              0.691    19.569    
                         clock uncertainty           -0.057    19.512    
    SLICE_X43Y0          FDRE (Setup_fdre_C_R)       -0.632    18.880    soc_basesoc_sdram_bankmachine7_trascon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_trascon_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 2.547ns (29.071%)  route 6.214ns (70.929%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.878ns = ( 18.878 - 10.000 ) 
    Source Clock Delay      (SCD):    9.605ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG/O
                         net (fo=3938, routed)        1.564     9.605    sys_clk
    SLICE_X39Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456    10.061 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.984    11.044    p_0_in10_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.168 r  soc_builder_basesoc_bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000    11.168    soc_builder_basesoc_bankmachine1_state[3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.718 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.718    soc_builder_basesoc_bankmachine1_state_reg[3]_i_12_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.989 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.661    12.650    soc_basesoc_sdram_bankmachine1_row_hit
    SLICE_X41Y4          LUT6 (Prop_lut6_I1_O)        0.373    13.023 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=2, routed)           0.774    13.797    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  soc_basesoc_sdram_trrdcon_count_i_19/O
                         net (fo=1, routed)           0.917    14.838    soc_basesoc_sdram_trrdcon_count_i_19_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.962 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.338    15.300    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.424 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.805    16.229    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I2_O)        0.124    16.353 f  soc_builder_basesoc_bankmachine7_state[3]_i_6/O
                         net (fo=3, routed)           0.426    16.780    soc_builder_basesoc_bankmachine7_state[3]_i_6_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I5_O)        0.124    16.904 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_3/O
                         net (fo=5, routed)           0.671    17.574    soc_basesoc_sdram_bankmachine7_trccon_valid
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.153    17.727 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_1/O
                         net (fo=4, routed)           0.639    18.366    soc_basesoc_sdram_bankmachine7_trccon_ready_i_1_n_0
    SLICE_X43Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trascon_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    15.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.338    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.429 r  BUFG/O
                         net (fo=3938, routed)        1.448    18.878    sys_clk
    SLICE_X43Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trascon_count_reg[1]/C
                         clock pessimism              0.691    19.569    
                         clock uncertainty           -0.057    19.512    
    SLICE_X43Y0          FDRE (Setup_fdre_C_R)       -0.632    18.880    soc_basesoc_sdram_bankmachine7_trascon_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 2.547ns (29.071%)  route 6.214ns (70.929%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.878ns = ( 18.878 - 10.000 ) 
    Source Clock Delay      (SCD):    9.605ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG/O
                         net (fo=3938, routed)        1.564     9.605    sys_clk
    SLICE_X39Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456    10.061 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.984    11.044    p_0_in10_in[4]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.168 r  soc_builder_basesoc_bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.000    11.168    soc_builder_basesoc_bankmachine1_state[3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.718 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.718    soc_builder_basesoc_bankmachine1_state_reg[3]_i_12_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.989 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.661    12.650    soc_basesoc_sdram_bankmachine1_row_hit
    SLICE_X41Y4          LUT6 (Prop_lut6_I1_O)        0.373    13.023 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=2, routed)           0.774    13.797    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  soc_basesoc_sdram_trrdcon_count_i_19/O
                         net (fo=1, routed)           0.917    14.838    soc_basesoc_sdram_trrdcon_count_i_19_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.962 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.338    15.300    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.424 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.805    16.229    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I2_O)        0.124    16.353 f  soc_builder_basesoc_bankmachine7_state[3]_i_6/O
                         net (fo=3, routed)           0.426    16.780    soc_builder_basesoc_bankmachine7_state[3]_i_6_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I5_O)        0.124    16.904 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_3/O
                         net (fo=5, routed)           0.671    17.574    soc_basesoc_sdram_bankmachine7_trccon_valid
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.153    17.727 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_1/O
                         net (fo=4, routed)           0.639    18.366    soc_basesoc_sdram_bankmachine7_trccon_ready_i_1_n_0
    SLICE_X43Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856    14.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    15.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.762 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.338    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.429 r  BUFG/O
                         net (fo=3938, routed)        1.448    18.878    sys_clk
    SLICE_X43Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trascon_ready_reg/C
                         clock pessimism              0.691    19.569    
                         clock uncertainty           -0.057    19.512    
    SLICE_X43Y0          FDRE (Setup_fdre_C_R)       -0.632    18.880    soc_basesoc_sdram_bankmachine7_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                  0.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_INSTRUCTION_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_to_writeBack_INSTRUCTION_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.806%)  route 0.222ns (61.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG/O
                         net (fo=3938, routed)        0.559     3.446    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X37Y35         FDRE                                         r  VexRiscv/execute_to_memory_INSTRUCTION_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     3.587 r  VexRiscv/execute_to_memory_INSTRUCTION_reg[9]/Q
                         net (fo=3, routed)           0.222     3.810    VexRiscv/p_1_in1_in[2]
    SLICE_X33Y35         FDRE                                         r  VexRiscv/memory_to_writeBack_INSTRUCTION_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG/O
                         net (fo=3938, routed)        0.827     4.229    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X33Y35         FDRE                                         r  VexRiscv/memory_to_writeBack_INSTRUCTION_reg[9]/C
                         clock pessimism             -0.520     3.709    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.072     3.781    VexRiscv/memory_to_writeBack_INSTRUCTION_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.781    
                         arrival time                           3.810    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.495%)  route 0.118ns (45.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.274ns
    Source Clock Delay      (SCD):    3.445ns
    Clock Pessimism Removal (CPR):    0.769ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG/O
                         net (fo=3938, routed)        0.558     3.445    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X49Y30         FDRE                                         r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     3.586 r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]/Q
                         net (fo=4, routed)           0.118     3.704    VexRiscv/IBusCachedPlugin_cache/iBusWishbone_DAT_MISO_regNext[16]
    RAMB36_X1Y6          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG/O
                         net (fo=3938, routed)        0.871     4.274    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y6          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
                         clock pessimism             -0.769     3.505    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     3.660    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.234ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG/O
                         net (fo=3938, routed)        0.563     3.450    sys_clk
    SLICE_X39Y6          FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     3.591 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.820    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X38Y6          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG/O
                         net (fo=3938, routed)        0.832     4.234    storage_8_reg_0_7_6_11/WCLK
    SLICE_X38Y6          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.771     3.463    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.773    storage_8_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.234ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG/O
                         net (fo=3938, routed)        0.563     3.450    sys_clk
    SLICE_X39Y6          FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     3.591 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.820    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X38Y6          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG/O
                         net (fo=3938, routed)        0.832     4.234    storage_8_reg_0_7_6_11/WCLK
    SLICE_X38Y6          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.771     3.463    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.773    storage_8_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.234ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG/O
                         net (fo=3938, routed)        0.563     3.450    sys_clk
    SLICE_X39Y6          FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     3.591 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.820    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X38Y6          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG/O
                         net (fo=3938, routed)        0.832     4.234    storage_8_reg_0_7_6_11/WCLK
    SLICE_X38Y6          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.771     3.463    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.773    storage_8_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.234ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG/O
                         net (fo=3938, routed)        0.563     3.450    sys_clk
    SLICE_X39Y6          FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     3.591 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.820    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X38Y6          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG/O
                         net (fo=3938, routed)        0.832     4.234    storage_8_reg_0_7_6_11/WCLK
    SLICE_X38Y6          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.771     3.463    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.773    storage_8_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.234ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG/O
                         net (fo=3938, routed)        0.563     3.450    sys_clk
    SLICE_X39Y6          FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     3.591 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.820    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X38Y6          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG/O
                         net (fo=3938, routed)        0.832     4.234    storage_8_reg_0_7_6_11/WCLK
    SLICE_X38Y6          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.771     3.463    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.773    storage_8_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.234ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG/O
                         net (fo=3938, routed)        0.563     3.450    sys_clk
    SLICE_X39Y6          FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     3.591 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.820    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X38Y6          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG/O
                         net (fo=3938, routed)        0.832     4.234    storage_8_reg_0_7_6_11/WCLK
    SLICE_X38Y6          RAMD32                                       r  storage_8_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.771     3.463    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.773    storage_8_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.234ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG/O
                         net (fo=3938, routed)        0.563     3.450    sys_clk
    SLICE_X39Y6          FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     3.591 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.820    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X38Y6          RAMS32                                       r  storage_8_reg_0_7_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG/O
                         net (fo=3938, routed)        0.832     4.234    storage_8_reg_0_7_6_11/WCLK
    SLICE_X38Y6          RAMS32                                       r  storage_8_reg_0_7_6_11/RAMD/CLK
                         clock pessimism             -0.771     3.463    
    SLICE_X38Y6          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.773    storage_8_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.234ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG/O
                         net (fo=3938, routed)        0.563     3.450    sys_clk
    SLICE_X39Y6          FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     3.591 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     3.820    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X38Y6          RAMS32                                       r  storage_8_reg_0_7_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG/O
                         net (fo=3938, routed)        0.832     4.234    storage_8_reg_0_7_6_11/WCLK
    SLICE_X38Y6          RAMS32                                       r  storage_8_reg_0_7_6_11/RAMD_D1/CLK
                         clock pessimism             -0.771     3.463    
    SLICE_X38Y6          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.773    storage_8_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6     VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y17    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y17    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8     VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9     VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12    VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6     storage_6_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6     storage_6_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6     storage_6_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6     storage_6_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6     storage_6_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6     storage_6_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6     storage_6_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6     storage_6_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y18    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_5_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_5_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_5_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_5_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_5_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_5_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_5_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6     storage_5_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6     storage_5_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6     storage_5_reg_0_7_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns
    Source Clock Delay      (SCD):    9.661ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.661    idelay_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.518    10.179 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    10.369    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X64Y26         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856     6.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100     6.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956     7.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.338    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.429 r  BUFG_4/O
                         net (fo=8, routed)           1.504    10.934    idelay_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.727    11.661    
                         clock uncertainty           -0.053    11.608    
    SLICE_X64Y26         FDPE (Setup_fdpe_C_D)       -0.016    11.592    FDPE_9
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.478ns (37.309%)  route 0.803ns (62.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 13.934 - 5.000 ) 
    Source Clock Delay      (SCD):    9.661ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.661    idelay_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.478    10.139 r  FDPE_9/Q
                         net (fo=5, routed)           0.803    10.942    idelay_rst
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856     9.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    10.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.338    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.429 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.934    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.691    14.625    
                         clock uncertainty           -0.053    14.572    
    SLICE_X64Y23         FDSE (Setup_fdse_C_S)       -0.695    13.877    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.478ns (37.309%)  route 0.803ns (62.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 13.934 - 5.000 ) 
    Source Clock Delay      (SCD):    9.661ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.661    idelay_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.478    10.139 r  FDPE_9/Q
                         net (fo=5, routed)           0.803    10.942    idelay_rst
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856     9.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    10.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.338    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.429 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.934    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.691    14.625    
                         clock uncertainty           -0.053    14.572    
    SLICE_X64Y23         FDSE (Setup_fdse_C_S)       -0.695    13.877    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.478ns (37.309%)  route 0.803ns (62.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 13.934 - 5.000 ) 
    Source Clock Delay      (SCD):    9.661ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.661    idelay_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.478    10.139 r  FDPE_9/Q
                         net (fo=5, routed)           0.803    10.942    idelay_rst
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856     9.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    10.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.338    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.429 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.934    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.691    14.625    
                         clock uncertainty           -0.053    14.572    
    SLICE_X64Y23         FDSE (Setup_fdse_C_S)       -0.695    13.877    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.478ns (37.309%)  route 0.803ns (62.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 13.934 - 5.000 ) 
    Source Clock Delay      (SCD):    9.661ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.661    idelay_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.478    10.139 r  FDPE_9/Q
                         net (fo=5, routed)           0.803    10.942    idelay_rst
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856     9.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    10.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.338    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.429 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.934    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.691    14.625    
                         clock uncertainty           -0.053    14.572    
    SLICE_X64Y23         FDSE (Setup_fdse_C_S)       -0.695    13.877    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 13.934 - 5.000 ) 
    Source Clock Delay      (SCD):    9.661ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.661    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.518    10.179 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883    11.061    soc_crg_reset_counter[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124    11.185 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.375    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856     9.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    10.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.338    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.429 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.934    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.727    14.661    
                         clock uncertainty           -0.053    14.608    
    SLICE_X64Y23         FDSE (Setup_fdse_C_CE)      -0.169    14.439    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 13.934 - 5.000 ) 
    Source Clock Delay      (SCD):    9.661ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.661    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.518    10.179 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883    11.061    soc_crg_reset_counter[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124    11.185 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.375    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856     9.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    10.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.338    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.429 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.934    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.727    14.661    
                         clock uncertainty           -0.053    14.608    
    SLICE_X64Y23         FDSE (Setup_fdse_C_CE)      -0.169    14.439    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 13.934 - 5.000 ) 
    Source Clock Delay      (SCD):    9.661ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.661    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.518    10.179 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883    11.061    soc_crg_reset_counter[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124    11.185 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.375    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856     9.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    10.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.338    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.429 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.934    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.727    14.661    
                         clock uncertainty           -0.053    14.608    
    SLICE_X64Y23         FDSE (Setup_fdse_C_CE)      -0.169    14.439    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 13.934 - 5.000 ) 
    Source Clock Delay      (SCD):    9.661ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.661    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.518    10.179 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883    11.061    soc_crg_reset_counter[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124    11.185 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.375    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856     9.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    10.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.338    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.429 r  BUFG_4/O
                         net (fo=8, routed)           1.504    13.934    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.727    14.661    
                         clock uncertainty           -0.053    14.608    
    SLICE_X64Y23         FDSE (Setup_fdse_C_CE)      -0.169    14.439    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.779ns (47.683%)  route 0.855ns (52.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.932ns = ( 13.932 - 5.000 ) 
    Source Clock Delay      (SCD):    9.661ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.072     4.989    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  clk100_inst/O
                         net (fo=9, routed)           1.088     6.201    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.289 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.944    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.040 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.661    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.478    10.139 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.855    10.993    soc_crg_reset_counter[3]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.301    11.294 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.294    soc_crg_ic_reset_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.856     9.623    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.723 r  clk100_inst/O
                         net (fo=9, routed)           0.956    10.679    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.762 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.338    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.429 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.932    idelay_clk
    SLICE_X64Y24         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.705    14.637    
                         clock uncertainty           -0.053    14.584    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.077    14.661    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  3.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.783ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.470    idelay_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.164     3.634 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.690    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X64Y26         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.253    idelay_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.783     3.470    
    SLICE_X64Y26         FDPE (Hold_fdpe_C_D)         0.060     3.530    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.530    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.565%)  route 0.154ns (42.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.252ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.770ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.470    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.164     3.634 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.154     3.788    soc_crg_reset_counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     3.833 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.833    soc_crg_ic_reset_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.252    idelay_clk
    SLICE_X64Y24         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.770     3.482    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.120     3.602    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.602    
                         arrival time                           3.833    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.177%)  route 0.186ns (42.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.783ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.470    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.148     3.618 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.186     3.805    soc_crg_reset_counter[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.101     3.906 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.906    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.253    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.783     3.470    
    SLICE_X64Y23         FDSE (Hold_fdse_C_D)         0.131     3.601    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.906    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.249ns (56.656%)  route 0.190ns (43.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.783ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.470    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.148     3.618 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.190     3.809    soc_crg_reset_counter[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.101     3.910 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.910    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.253    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.783     3.470    
    SLICE_X64Y23         FDSE (Hold_fdse_C_D)         0.131     3.601    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.910    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.246ns (56.359%)  route 0.190ns (43.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.783ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.470    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.148     3.618 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.190     3.809    soc_crg_reset_counter[1]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.098     3.907 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.907    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.253    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.783     3.470    
    SLICE_X64Y23         FDSE (Hold_fdse_C_D)         0.121     3.591    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.907    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.783ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.470    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.164     3.634 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.235     3.870    soc_crg_reset_counter[0]
    SLICE_X64Y23         LUT1 (Prop_lut1_I0_O)        0.045     3.915 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.915    soc_crg_reset_counter0[0]
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.253    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.783     3.470    
    SLICE_X64Y23         FDSE (Hold_fdse_C_D)         0.120     3.590    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.915    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.783ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.470    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.148     3.618 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     3.742    soc_crg_reset_counter[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.099     3.841 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.897    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.253    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.783     3.470    
    SLICE_X64Y23         FDSE (Hold_fdse_C_CE)       -0.016     3.454    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.783ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.470    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.148     3.618 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     3.742    soc_crg_reset_counter[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.099     3.841 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.897    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.253    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.783     3.470    
    SLICE_X64Y23         FDSE (Hold_fdse_C_CE)       -0.016     3.454    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.783ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.470    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.148     3.618 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     3.742    soc_crg_reset_counter[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.099     3.841 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.897    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.253    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.783     3.470    
    SLICE_X64Y23         FDSE (Hold_fdse_C_CE)       -0.016     3.454    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.783ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.736     1.713    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.553     2.311    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.361 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.862    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.888 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.470    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.148     3.618 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     3.742    soc_crg_reset_counter[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.099     3.841 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.897    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.041     2.105    clk100_IBUF_BUFG
    SLICE_X48Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.161 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.775    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.828 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.374    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.403 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.253    idelay_clk
    SLICE_X64Y23         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.783     3.470    
    SLICE_X64Y23         FDSE (Hold_fdse_C_CE)       -0.016     3.454    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_9/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     soc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     soc_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_crg_ic_reset_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |    -0.068 (r) | FAST    |     1.940 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.889 (r) | FAST    |     6.593 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.826 (r) | FAST    |     8.306 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.754 (f) | FAST    |     8.306 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.824 (r) | FAST    |     8.304 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.752 (f) | FAST    |     8.304 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.837 (r) | FAST    |     8.316 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.765 (f) | FAST    |     8.316 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.837 (r) | FAST    |     8.316 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.765 (f) | FAST    |     8.316 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.825 (r) | FAST    |     8.305 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.753 (f) | FAST    |     8.305 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.854 (r) | FAST    |     8.332 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.782 (f) | FAST    |     8.332 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.854 (r) | FAST    |     8.332 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.782 (f) | FAST    |     8.332 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.826 (r) | FAST    |     8.306 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.754 (f) | FAST    |     8.306 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.832 (r) | FAST    |     8.305 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.760 (f) | FAST    |     8.305 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.828 (r) | FAST    |     8.300 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.756 (f) | FAST    |     8.300 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.829 (r) | FAST    |     8.306 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.757 (f) | FAST    |     8.306 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.829 (r) | FAST    |     8.302 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.757 (f) | FAST    |     8.302 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.815 (r) | FAST    |     8.293 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.743 (f) | FAST    |     8.293 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.814 (r) | FAST    |     8.287 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.742 (f) | FAST    |     8.287 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.831 (r) | FAST    |     8.307 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.759 (f) | FAST    |     8.307 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.820 (r) | FAST    |     8.293 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.748 (f) | FAST    |     8.293 (f) | SLOW    | soc_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     17.213 (r) | SLOW    |      5.664 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     17.073 (r) | SLOW    |      5.614 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     17.218 (r) | SLOW    |      5.642 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     16.388 (r) | SLOW    |      5.292 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     16.840 (r) | SLOW    |      5.503 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     16.548 (r) | SLOW    |      5.350 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     16.698 (r) | SLOW    |      5.415 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     16.702 (r) | SLOW    |      5.448 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     15.627 (r) | SLOW    |      4.947 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     15.184 (r) | SLOW    |      4.759 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     15.933 (r) | SLOW    |      5.093 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     15.640 (r) | SLOW    |      4.965 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     16.095 (r) | SLOW    |      5.187 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     15.485 (r) | SLOW    |      4.905 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     16.244 (r) | SLOW    |      5.227 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     15.487 (r) | SLOW    |      4.904 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     15.937 (r) | SLOW    |      5.092 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     15.410 (r) | SLOW    |      4.886 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     15.938 (r) | SLOW    |      5.094 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     15.411 (r) | SLOW    |      4.888 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     16.692 (r) | SLOW    |      5.655 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     19.086 (r) | SLOW    |      6.332 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     18.362 (r) | SLOW    |      6.237 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     18.999 (r) | SLOW    |      6.342 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     18.959 (r) | SLOW    |      6.289 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     11.841 (r) | SLOW    |      4.038 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     11.852 (r) | SLOW    |      4.044 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     11.852 (r) | SLOW    |      4.047 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     11.858 (r) | SLOW    |      4.051 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     11.847 (r) | SLOW    |      4.039 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     11.846 (r) | SLOW    |      4.036 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     11.860 (r) | SLOW    |      4.051 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     11.829 (r) | SLOW    |      4.019 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     11.843 (r) | SLOW    |      4.034 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     11.865 (r) | SLOW    |      4.056 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     11.837 (r) | SLOW    |      4.029 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     11.829 (r) | SLOW    |      4.020 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     11.844 (r) | SLOW    |      4.035 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     11.845 (r) | SLOW    |      4.036 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     11.861 (r) | SLOW    |      4.055 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     11.841 (r) | SLOW    |      4.039 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     11.846 (r) | SLOW    |      4.043 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     11.852 (r) | SLOW    |      4.047 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     11.829 (r) | SLOW    |      4.028 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     11.910 (r) | SLOW    |      4.021 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     11.915 (r) | SLOW    |      4.027 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     11.829 (r) | SLOW    |      4.028 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     11.851 (r) | SLOW    |      4.041 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     11.861 (r) | SLOW    |      4.054 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     12.757 (r) | SLOW    |      3.733 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     12.757 (r) | SLOW    |      3.736 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     12.758 (r) | SLOW    |      3.725 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     12.755 (r) | SLOW    |      3.721 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     12.756 (r) | SLOW    |      3.733 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     12.755 (r) | SLOW    |      3.704 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     12.755 (r) | SLOW    |      3.704 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     12.756 (r) | SLOW    |      3.731 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     12.744 (r) | SLOW    |      3.716 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     12.741 (r) | SLOW    |      3.716 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     12.751 (r) | SLOW    |      3.725 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     12.744 (r) | SLOW    |      3.718 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     12.752 (r) | SLOW    |      3.739 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     12.743 (r) | SLOW    |      3.732 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     12.751 (r) | SLOW    |      3.723 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     12.743 (r) | SLOW    |      3.726 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     11.834 (r) | SLOW    |      4.025 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     11.839 (r) | SLOW    |      4.036 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     11.831 (r) | SLOW    |      4.022 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     11.823 (r) | SLOW    |      4.014 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.380 (r) | SLOW    |      4.347 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.373 (r) | SLOW    |      4.351 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.381 (r) | SLOW    |      4.349 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.374 (r) | SLOW    |      4.353 (r) | FAST    | soc_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.835 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.590 ns
Ideal Clock Offset to Actual Clock: 5.537 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.826 (r) | FAST    |   8.306 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.754 (f) | FAST    |   8.306 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.824 (r) | FAST    |   8.304 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.752 (f) | FAST    |   8.304 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.837 (r) | FAST    |   8.316 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.765 (f) | FAST    |   8.316 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.837 (r) | FAST    |   8.316 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.765 (f) | FAST    |   8.316 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.825 (r) | FAST    |   8.305 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.753 (f) | FAST    |   8.305 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.854 (r) | FAST    |   8.332 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.782 (f) | FAST    |   8.332 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.854 (r) | FAST    |   8.332 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.782 (f) | FAST    |   8.332 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.826 (r) | FAST    |   8.306 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.754 (f) | FAST    |   8.306 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.832 (r) | FAST    |   8.305 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.760 (f) | FAST    |   8.305 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.828 (r) | FAST    |   8.300 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.756 (f) | FAST    |   8.300 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.829 (r) | FAST    |   8.306 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.757 (f) | FAST    |   8.306 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.829 (r) | FAST    |   8.302 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.757 (f) | FAST    |   8.302 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.815 (r) | FAST    |   8.293 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.743 (f) | FAST    |   8.293 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.814 (r) | FAST    |   8.287 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.742 (f) | FAST    |   8.287 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.831 (r) | FAST    |   8.307 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.759 (f) | FAST    |   8.307 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.820 (r) | FAST    |   8.293 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.748 (f) | FAST    |   8.293 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.742 (f) | FAST    |   8.332 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.037 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   11.841 (r) | SLOW    |   4.038 (r) | FAST    |    0.019 |
ddram_a[1]         |   11.852 (r) | SLOW    |   4.044 (r) | FAST    |    0.025 |
ddram_a[2]         |   11.852 (r) | SLOW    |   4.047 (r) | FAST    |    0.028 |
ddram_a[3]         |   11.858 (r) | SLOW    |   4.051 (r) | FAST    |    0.032 |
ddram_a[4]         |   11.847 (r) | SLOW    |   4.039 (r) | FAST    |    0.020 |
ddram_a[5]         |   11.846 (r) | SLOW    |   4.036 (r) | FAST    |    0.017 |
ddram_a[6]         |   11.860 (r) | SLOW    |   4.051 (r) | FAST    |    0.032 |
ddram_a[7]         |   11.829 (r) | SLOW    |   4.019 (r) | FAST    |    0.000 |
ddram_a[8]         |   11.843 (r) | SLOW    |   4.034 (r) | FAST    |    0.014 |
ddram_a[9]         |   11.865 (r) | SLOW    |   4.056 (r) | FAST    |    0.037 |
ddram_a[10]        |   11.837 (r) | SLOW    |   4.029 (r) | FAST    |    0.010 |
ddram_a[11]        |   11.829 (r) | SLOW    |   4.020 (r) | FAST    |    0.000 |
ddram_a[12]        |   11.844 (r) | SLOW    |   4.035 (r) | FAST    |    0.015 |
ddram_a[13]        |   11.845 (r) | SLOW    |   4.036 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.865 (r) | SLOW    |   4.019 (r) | FAST    |    0.037 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   11.861 (r) | SLOW    |   4.055 (r) | FAST    |    0.020 |
ddram_ba[1]        |   11.841 (r) | SLOW    |   4.039 (r) | FAST    |    0.000 |
ddram_ba[2]        |   11.846 (r) | SLOW    |   4.043 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.861 (r) | SLOW    |   4.039 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   11.851 (r) | SLOW    |   4.041 (r) | FAST    |    0.000 |
ddram_dm[1]        |   11.861 (r) | SLOW    |   4.054 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.861 (r) | SLOW    |   4.041 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.034 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   17.213 (r) | SLOW    |   3.733 (r) | FAST    |    2.029 |
ddram_dq[1]        |   17.073 (r) | SLOW    |   3.736 (r) | FAST    |    1.889 |
ddram_dq[2]        |   17.218 (r) | SLOW    |   3.725 (r) | FAST    |    2.034 |
ddram_dq[3]        |   16.388 (r) | SLOW    |   3.721 (r) | FAST    |    1.204 |
ddram_dq[4]        |   16.840 (r) | SLOW    |   3.733 (r) | FAST    |    1.656 |
ddram_dq[5]        |   16.548 (r) | SLOW    |   3.704 (r) | FAST    |    1.364 |
ddram_dq[6]        |   16.698 (r) | SLOW    |   3.704 (r) | FAST    |    1.514 |
ddram_dq[7]        |   16.702 (r) | SLOW    |   3.731 (r) | FAST    |    1.518 |
ddram_dq[8]        |   15.627 (r) | SLOW    |   3.716 (r) | FAST    |    0.443 |
ddram_dq[9]        |   15.184 (r) | SLOW    |   3.716 (r) | FAST    |    0.012 |
ddram_dq[10]       |   15.933 (r) | SLOW    |   3.725 (r) | FAST    |    0.749 |
ddram_dq[11]       |   15.640 (r) | SLOW    |   3.718 (r) | FAST    |    0.455 |
ddram_dq[12]       |   16.095 (r) | SLOW    |   3.739 (r) | FAST    |    0.911 |
ddram_dq[13]       |   15.485 (r) | SLOW    |   3.732 (r) | FAST    |    0.301 |
ddram_dq[14]       |   16.244 (r) | SLOW    |   3.723 (r) | FAST    |    1.060 |
ddram_dq[15]       |   15.487 (r) | SLOW    |   3.726 (r) | FAST    |    0.303 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   17.218 (r) | SLOW    |   3.704 (r) | FAST    |    2.034 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.528 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.937 (r) | SLOW    |   4.347 (r) | FAST    |    0.527 |
ddram_dqs_n[1]     |   15.410 (r) | SLOW    |   4.351 (r) | FAST    |    0.004 |
ddram_dqs_p[0]     |   15.938 (r) | SLOW    |   4.349 (r) | FAST    |    0.528 |
ddram_dqs_p[1]     |   15.411 (r) | SLOW    |   4.353 (r) | FAST    |    0.006 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.938 (r) | SLOW    |   4.347 (r) | FAST    |    0.528 |
-------------------+--------------+---------+-------------+---------+----------+




