#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fb592705050 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb5927051c0 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale -9 -11;
P_0x7fb592705330 .param/str "RAM_INIT_FILE" 0 3 6, "../test/01-instruction_hex/01_addiu1.txt";
P_0x7fb592705370 .param/l "TIMEOUT_CYCLES" 0 3 7, +C4<00000000000000000010011100010000>;
v0x7fb592717620_0 .net "active", 0 0, v0x7fb592705720_0;  1 drivers
v0x7fb5927176e0_0 .net "address", 31 0, v0x7fb592715730_0;  1 drivers
v0x7fb592717770_0 .net "byteenable", 3 0, v0x7fb5927157d0_0;  1 drivers
v0x7fb592717840_0 .var "clk", 0 0;
v0x7fb592717910_0 .net "read", 0 0, v0x7fb592715a10_0;  1 drivers
v0x7fb592717a20_0 .net "readdata", 31 0, v0x7fb592717240_0;  1 drivers
v0x7fb592717af0_0 .net "register_v0", 31 0, v0x7fb592715b60_0;  1 drivers
v0x7fb592717b80_0 .var "reset", 0 0;
v0x7fb592717c50_0 .net "waitrequest", 0 0, L_0x7fb5927181b0;  1 drivers
v0x7fb592717d60_0 .net "write", 0 0, v0x7fb592715db0_0;  1 drivers
v0x7fb592717e30_0 .net "writedata", 31 0, v0x7fb592715e50_0;  1 drivers
S_0x7fb592705470 .scope module, "CPU" "mips_cpu_bus" 3 23, 4 1 0, S_0x7fb5927051c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
v0x7fb592705720_0 .var "active", 0 0;
v0x7fb592715730_0 .var "address", 31 0;
v0x7fb5927157d0_0 .var "byteenable", 3 0;
v0x7fb592715880_0 .net "clk", 0 0, v0x7fb592717840_0;  1 drivers
v0x7fb592715920_0 .var "count", 1 0;
v0x7fb592715a10_0 .var "read", 0 0;
v0x7fb592715ab0_0 .net "readdata", 31 0, v0x7fb592717240_0;  alias, 1 drivers
v0x7fb592715b60_0 .var "register_v0", 31 0;
v0x7fb592715c10_0 .net "reset", 0 0, v0x7fb592717b80_0;  1 drivers
v0x7fb592715d20_0 .net "waitrequest", 0 0, L_0x7fb5927181b0;  alias, 1 drivers
v0x7fb592715db0_0 .var "write", 0 0;
v0x7fb592715e50_0 .var "writedata", 31 0;
E_0x7fb5927056f0 .event posedge, v0x7fb592715880_0;
S_0x7fb592716010 .scope module, "ramInst" "RAM_32x64k_avalon" 3 38, 5 43 0, S_0x7fb5927051c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /OUTPUT 1 "waitrequest";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /INPUT 4 "byteenable";
    .port_info 8 /OUTPUT 1 "p";
    .port_info 9 /OUTPUT 32 "readdata";
P_0x7fb5927053f0 .param/str "RAM_INIT_FILE" 0 5 65, "../test/01-instruction_hex/01_addiu1.txt";
L_0x7fb592717f00 .functor BUFZ 1, v0x7fb592717070_0, C4<0>, C4<0>, C4<0>;
L_0x7fb592717f70 .functor OR 1, v0x7fb592715db0_0, v0x7fb592715a10_0, C4<0>, C4<0>;
L_0x7fb5927180c0 .functor AND 1, L_0x7fb592717f70, L_0x7fb592717fe0, C4<1>, C4<1>;
L_0x7fb5927181b0 .functor OR 1, v0x7fb592717b80_0, L_0x7fb5927180c0, C4<0>, C4<0>;
v0x7fb592716b10_0 .net *"_ivl_3", 0 0, L_0x7fb592717f70;  1 drivers
v0x7fb592716bc0_0 .net *"_ivl_5", 0 0, L_0x7fb592717fe0;  1 drivers
v0x7fb592716c60_0 .net *"_ivl_7", 0 0, L_0x7fb5927180c0;  1 drivers
v0x7fb592716d10_0 .net "address", 31 0, v0x7fb592715730_0;  alias, 1 drivers
v0x7fb592716dd0_0 .net "byteenable", 3 0, v0x7fb5927157d0_0;  alias, 1 drivers
v0x7fb592716ea0_0 .net "clk", 0 0, v0x7fb592717840_0;  alias, 1 drivers
v0x7fb592716f50 .array "memory", 0 65535, 31 0;
v0x7fb592716fe0_0 .net "p", 0 0, L_0x7fb592717f00;  1 drivers
v0x7fb592717070_0 .var "pending", 0 0;
v0x7fb592717190_0 .net "read", 0 0, v0x7fb592715a10_0;  alias, 1 drivers
v0x7fb592717240_0 .var "readdata", 31 0;
v0x7fb5927172d0_0 .net "rst", 0 0, v0x7fb592717b80_0;  alias, 1 drivers
v0x7fb592717360_0 .net "waitrequest", 0 0, L_0x7fb5927181b0;  alias, 1 drivers
v0x7fb592717410_0 .net "write", 0 0, v0x7fb592715db0_0;  alias, 1 drivers
v0x7fb5927174c0_0 .net "writedata", 31 0, v0x7fb592715e50_0;  alias, 1 drivers
E_0x7fb592716210 .event edge, v0x7fb592715a10_0, v0x7fb592715db0_0;
L_0x7fb592717fe0 .reduce/nor v0x7fb592717070_0;
S_0x7fb592716380 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 79, 5 79 0, S_0x7fb592716010;
 .timescale 0 0;
v0x7fb592716540_0 .var/2s "i", 31 0;
S_0x7fb592716600 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 90, 5 90 0, S_0x7fb592716010;
 .timescale 0 0;
v0x7fb5927167d0_0 .var/2s "j", 31 0;
S_0x7fb592716880 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 106, 5 106 0, S_0x7fb592716010;
 .timescale 0 0;
v0x7fb592716a60_0 .var/2s "i", 31 0;
    .scope S_0x7fb592705470;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb592705720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb592715b60_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb592715920_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb592715730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb592715db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb592715a10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb592715e50_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb5927157d0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7fb592705470;
T_1 ;
    %wait E_0x7fb5927056f0;
    %load/vec4 v0x7fb592715920_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb592715b60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb592705720_0, 0, 1;
T_1.0 ;
    %load/vec4 v0x7fb592715920_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fb592715920_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb592716010;
T_2 ;
    %fork t_1, S_0x7fb592716380;
    %jmp t_0;
    .scope S_0x7fb592716380;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb592716540_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fb592716540_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb592716540_0;
    %store/vec4a v0x7fb592716f50, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fb592716540_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fb592716540_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x7fb592716010;
t_0 %join;
    %vpi_call/w 5 86 "$display", "[RAM] : INIT : Loading RAM contents from %s", P_0x7fb5927053f0 {0 0 0};
    %vpi_call/w 5 87 "$readmemh", P_0x7fb5927053f0, v0x7fb592716f50 {0 0 0};
    %fork t_3, S_0x7fb592716600;
    %jmp t_2;
    .scope S_0x7fb592716600;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5927167d0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fb5927167d0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_2.3, 5;
    %vpi_call/w 5 92 "$display", "%h", &A<v0x7fb592716f50, v0x7fb5927167d0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fb5927167d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fb5927167d0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x7fb592716010;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb592717070_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7fb592716010;
T_3 ;
    %wait E_0x7fb5927056f0;
    %load/vec4 v0x7fb5927172d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call/w 5 104 "$display", "[RAM] : RESET " {0 0 0};
    %fork t_5, S_0x7fb592716880;
    %jmp t_4;
    .scope S_0x7fb592716880;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb592716a60_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fb592716a60_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb592716a60_0;
    %store/vec4a v0x7fb592716f50, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fb592716a60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fb592716a60_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x7fb592716010;
t_4 %join;
    %vpi_call/w 5 113 "$display", "[RAM] : INIT : Loading RAM contents from %s", P_0x7fb5927053f0 {0 0 0};
    %vpi_call/w 5 114 "$readmemh", P_0x7fb5927053f0, v0x7fb592716f50 {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb592716010;
T_4 ;
    %wait E_0x7fb592716210;
    %load/vec4 v0x7fb592717190_0;
    %load/vec4 v0x7fb592717410_0;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %jmp T_4.1;
T_4.0 ;
    %vpi_call/w 5 127 "$fatal", 32'sb00000000000000000000000000000001, "read and write at the same time." {0 0 0};
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb592716010;
T_5 ;
    %wait E_0x7fb5927056f0;
    %load/vec4 v0x7fb5927172d0_0;
    %nor/r;
    %load/vec4 v0x7fb592717360_0;
    %and;
    %assign/vec4 v0x7fb592717070_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb592716010;
T_6 ;
    %wait E_0x7fb5927056f0;
    %load/vec4 v0x7fb592717360_0;
    %load/vec4 v0x7fb592717190_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fb592716dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %ix/getv 4, v0x7fb592716d10_0;
    %load/vec4a v0x7fb592716f50, 4;
    %assign/vec4 v0x7fb592717240_0, 0;
    %jmp T_6.10;
T_6.2 ;
    %ix/getv 4, v0x7fb592716d10_0;
    %load/vec4a v0x7fb592716f50, 4;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x7fb592717240_0, 0;
    %jmp T_6.10;
T_6.3 ;
    %ix/getv 4, v0x7fb592716d10_0;
    %load/vec4a v0x7fb592716f50, 4;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %assign/vec4 v0x7fb592717240_0, 0;
    %jmp T_6.10;
T_6.4 ;
    %ix/getv 4, v0x7fb592716d10_0;
    %load/vec4a v0x7fb592716f50, 4;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %assign/vec4 v0x7fb592717240_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %ix/getv 4, v0x7fb592716d10_0;
    %load/vec4a v0x7fb592716f50, 4;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %assign/vec4 v0x7fb592717240_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %ix/getv 4, v0x7fb592716d10_0;
    %load/vec4a v0x7fb592716f50, 4;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x7fb592717240_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %ix/getv 4, v0x7fb592716d10_0;
    %load/vec4a v0x7fb592716f50, 4;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %assign/vec4 v0x7fb592717240_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %ix/getv 4, v0x7fb592716d10_0;
    %load/vec4a v0x7fb592716f50, 4;
    %assign/vec4 v0x7fb592717240_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
T_6.0 ;
    %load/vec4 v0x7fb592717190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %vpi_call/w 5 165 "$display", "[RAM] : LOG : \360\237\223\232\360\237\223\232\360\237\223\232 receive read instruction" {0 0 0};
    %vpi_call/w 5 166 "$display", "[RAM] : LOG : waitrequest %b", v0x7fb592717360_0 {0 0 0};
    %vpi_call/w 5 167 "$display", "[RAM] : LOG : readdata %h, address %h, memory[address] %h, waitrequest %b", v0x7fb592717240_0, v0x7fb592716d10_0, &A<v0x7fb592716f50, v0x7fb592716d10_0 >, v0x7fb592717360_0 {0 0 0};
T_6.11 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb592716010;
T_7 ;
    %wait E_0x7fb5927056f0;
    %load/vec4 v0x7fb592717360_0;
    %nor/r;
    %load/vec4 v0x7fb592717410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fb592716dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %load/vec4 v0x7fb5927174c0_0;
    %ix/getv 3, v0x7fb592716d10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb592716f50, 0, 4;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0x7fb5927174c0_0;
    %pad/u 8;
    %ix/getv 3, v0x7fb592716d10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb592716f50, 0, 4;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0x7fb5927174c0_0;
    %pad/u 8;
    %ix/getv 3, v0x7fb592716d10_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb592716f50, 4, 5;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v0x7fb5927174c0_0;
    %pad/u 8;
    %ix/getv 3, v0x7fb592716d10_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb592716f50, 4, 5;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x7fb5927174c0_0;
    %pad/u 8;
    %ix/getv 3, v0x7fb592716d10_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb592716f50, 4, 5;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x7fb5927174c0_0;
    %pad/u 16;
    %ix/getv 3, v0x7fb592716d10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb592716f50, 0, 4;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x7fb5927174c0_0;
    %pad/u 16;
    %ix/getv 3, v0x7fb592716d10_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb592716f50, 4, 5;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x7fb5927174c0_0;
    %ix/getv 3, v0x7fb592716d10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb592716f50, 0, 4;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
T_7.0 ;
    %load/vec4 v0x7fb592717410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %vpi_call/w 5 190 "$display", "[RAM] : LOG : \360\237\223\235\360\237\223\235\360\237\223\235 receive write instruction" {0 0 0};
    %vpi_call/w 5 191 "$display", "[RAM] : LOG : waitrequest %b", v0x7fb592717360_0 {0 0 0};
    %vpi_call/w 5 192 "$display", "[RAM] : LOG : writedata %h, address %h, memory[address] %h, waitrequest %b", v0x7fb5927174c0_0, v0x7fb592716d10_0, &A<v0x7fb592716f50, v0x7fb592716d10_0 >, v0x7fb592717360_0 {0 0 0};
T_7.11 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb5927051c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb592717840_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 100, 0;
    %load/vec4 v0x7fb592717840_0;
    %nor/r;
    %store/vec4 v0x7fb592717840_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7fb592717840_0;
    %nor/r;
    %store/vec4 v0x7fb592717840_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 60 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x7fb592705370 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fb5927051c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb592717b80_0, 0;
    %wait E_0x7fb5927056f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb592717b80_0, 0;
    %wait E_0x7fb5927056f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb592717b80_0, 0;
    %delay 200, 0;
T_9.0 ;
    %load/vec4 v0x7fb592717620_0;
    %flag_set/vec4 8;
    %jmp/0xz T_9.1, 8;
    %wait E_0x7fb5927056f0;
    %delay 100, 0;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call/w 3 85 "$display", "register_v0: %d", v0x7fb592717af0_0 {0 0 0};
    %vpi_call/w 3 89 "$display", "TB: finished; running=0" {0 0 0};
    %vpi_call/w 3 91 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_bus_tb_temp.v";
    "mips_fakecpu.v";
    "RAM_32x64k_avalon.v";
