Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Mar 20 13:53:57 2025
| Host         : cesare-desktop running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file net_16_4_timing_summary_routed.rpt -pb net_16_4_timing_summary_routed.pb -rpx net_16_4_timing_summary_routed.rpx -warn_on_violation
| Design       : net_16_4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (18)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: output_control[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: output_control[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 demux0/y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.105ns  (logic 3.392ns (66.449%)  route 1.713ns (33.551%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          LDCE                         0.000     0.000 r  demux0/y_reg[3]/G
    SLICE_X1Y70          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  demux0/y_reg[3]/Q
                         net (fo=1, routed)           1.713     2.480    output_OBUF[3]
    R15                  OBUF (Prop_obuf_I_O)         2.625     5.105 r  output[3]_INST_0/O
                         net (fo=0)                   0.000     5.105    output[3]
    R15                                                               r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 demux0/y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.063ns  (logic 3.391ns (66.976%)  route 1.672ns (33.024%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          LDCE                         0.000     0.000 r  demux0/y_reg[0]/G
    SLICE_X0Y69          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  demux0/y_reg[0]/Q
                         net (fo=1, routed)           1.672     2.433    output_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         2.630     5.063 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     5.063    output[0]
    R16                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 demux0/y_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.879ns  (logic 3.204ns (65.659%)  route 1.676ns (34.341%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          LDCE                         0.000     0.000 r  demux0/y_reg[2]/G
    SLICE_X0Y70          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  demux0/y_reg[2]/Q
                         net (fo=1, routed)           1.676     2.235    output_OBUF[2]
    T14                  OBUF (Prop_obuf_I_O)         2.645     4.879 r  output[2]_INST_0/O
                         net (fo=0)                   0.000     4.879    output[2]
    T14                                                               r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 demux0/y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.878ns  (logic 3.206ns (65.726%)  route 1.672ns (34.274%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          LDCE                         0.000     0.000 r  demux0/y_reg[1]/G
    SLICE_X1Y69          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  demux0/y_reg[1]/Q
                         net (fo=1, routed)           1.672     2.231    output_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.647     4.878 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     4.878    output[1]
    T15                                                               r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[0]
                            (input port)
  Destination:            demux0/y_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.254ns  (logic 1.452ns (34.127%)  route 2.802ns (65.873%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  input[0] (IN)
                         net (fo=0)                   0.000     0.000    input[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  y_reg[3]_i_10/O
                         net (fo=1, routed)           1.627     2.612    demux0/y_reg[3]_i_3_5
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.124     2.736 r  demux0/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     2.736    demux0/y_reg[3]_i_5_n_0
    SLICE_X0Y59          MUXF7 (Prop_muxf7_I0_O)      0.238     2.974 r  demux0/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     2.974    demux0/y_reg[3]_i_3_n_0
    SLICE_X0Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     3.078 r  demux0/y_reg[3]_i_1/O
                         net (fo=4, routed)           1.175     4.254    demux0/y0
    SLICE_X0Y70          LDCE                                         r  demux0/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[0]
                            (input port)
  Destination:            demux0/y_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.109ns  (logic 1.452ns (35.329%)  route 2.657ns (64.671%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  input[0] (IN)
                         net (fo=0)                   0.000     0.000    input[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  y_reg[3]_i_10/O
                         net (fo=1, routed)           1.627     2.612    demux0/y_reg[3]_i_3_5
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.124     2.736 r  demux0/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     2.736    demux0/y_reg[3]_i_5_n_0
    SLICE_X0Y59          MUXF7 (Prop_muxf7_I0_O)      0.238     2.974 r  demux0/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     2.974    demux0/y_reg[3]_i_3_n_0
    SLICE_X0Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     3.078 r  demux0/y_reg[3]_i_1/O
                         net (fo=4, routed)           1.031     4.109    demux0/y0
    SLICE_X1Y69          LDCE                                         r  demux0/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[0]
                            (input port)
  Destination:            demux0/y_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.059ns  (logic 1.452ns (35.768%)  route 2.607ns (64.232%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  input[0] (IN)
                         net (fo=0)                   0.000     0.000    input[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  y_reg[3]_i_10/O
                         net (fo=1, routed)           1.627     2.612    demux0/y_reg[3]_i_3_5
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.124     2.736 r  demux0/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     2.736    demux0/y_reg[3]_i_5_n_0
    SLICE_X0Y59          MUXF7 (Prop_muxf7_I0_O)      0.238     2.974 r  demux0/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     2.974    demux0/y_reg[3]_i_3_n_0
    SLICE_X0Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     3.078 r  demux0/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.980     4.059    demux0/y0
    SLICE_X1Y70          LDCE                                         r  demux0/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[0]
                            (input port)
  Destination:            demux0/y_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.926ns  (logic 1.452ns (36.980%)  route 2.474ns (63.020%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  input[0] (IN)
                         net (fo=0)                   0.000     0.000    input[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  y_reg[3]_i_10/O
                         net (fo=1, routed)           1.627     2.612    demux0/y_reg[3]_i_3_5
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.124     2.736 r  demux0/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     2.736    demux0/y_reg[3]_i_5_n_0
    SLICE_X0Y59          MUXF7 (Prop_muxf7_I0_O)      0.238     2.974 r  demux0/y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     2.974    demux0/y_reg[3]_i_3_n_0
    SLICE_X0Y59          MUXF8 (Prop_muxf8_I0_O)      0.104     3.078 r  demux0/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.847     3.926    demux0/y0
    SLICE_X0Y69          LDCE                                         r  demux0/y_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input[12]
                            (input port)
  Destination:            demux0/y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.049ns  (logic 0.366ns (34.885%)  route 0.683ns (65.115%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  input[12] (IN)
                         net (fo=0)                   0.000     0.000    input[12]
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  y_reg[3]_i_22/O
                         net (fo=1, routed)           0.342     0.578    demux0/y_reg[3]_i_4_3
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.623 r  demux0/y_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     0.623    demux0/y_reg[3]_i_8_n_0
    SLICE_X0Y59          MUXF7 (Prop_muxf7_I1_O)      0.065     0.688 r  demux0/y_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     0.688    demux0/y_reg[3]_i_4_n_0
    SLICE_X0Y59          MUXF8 (Prop_muxf8_I1_O)      0.019     0.707 r  demux0/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.341     1.049    demux0/y0
    SLICE_X0Y69          LDCE                                         r  demux0/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[12]
                            (input port)
  Destination:            demux0/y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.096ns  (logic 0.366ns (33.389%)  route 0.730ns (66.611%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  input[12] (IN)
                         net (fo=0)                   0.000     0.000    input[12]
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  y_reg[3]_i_22/O
                         net (fo=1, routed)           0.342     0.578    demux0/y_reg[3]_i_4_3
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.623 r  demux0/y_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     0.623    demux0/y_reg[3]_i_8_n_0
    SLICE_X0Y59          MUXF7 (Prop_muxf7_I1_O)      0.065     0.688 r  demux0/y_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     0.688    demux0/y_reg[3]_i_4_n_0
    SLICE_X0Y59          MUXF8 (Prop_muxf8_I1_O)      0.019     0.707 r  demux0/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.388     1.096    demux0/y0
    SLICE_X1Y70          LDCE                                         r  demux0/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[12]
                            (input port)
  Destination:            demux0/y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.103ns  (logic 0.366ns (33.165%)  route 0.737ns (66.835%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  input[12] (IN)
                         net (fo=0)                   0.000     0.000    input[12]
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  y_reg[3]_i_22/O
                         net (fo=1, routed)           0.342     0.578    demux0/y_reg[3]_i_4_3
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.623 r  demux0/y_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     0.623    demux0/y_reg[3]_i_8_n_0
    SLICE_X0Y59          MUXF7 (Prop_muxf7_I1_O)      0.065     0.688 r  demux0/y_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     0.688    demux0/y_reg[3]_i_4_n_0
    SLICE_X0Y59          MUXF8 (Prop_muxf8_I1_O)      0.019     0.707 r  demux0/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.396     1.103    demux0/y0
    SLICE_X1Y69          LDCE                                         r  demux0/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[12]
                            (input port)
  Destination:            demux0/y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.162ns  (logic 0.366ns (31.488%)  route 0.796ns (68.512%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  input[12] (IN)
                         net (fo=0)                   0.000     0.000    input[12]
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  y_reg[3]_i_22/O
                         net (fo=1, routed)           0.342     0.578    demux0/y_reg[3]_i_4_3
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.623 r  demux0/y_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     0.623    demux0/y_reg[3]_i_8_n_0
    SLICE_X0Y59          MUXF7 (Prop_muxf7_I1_O)      0.065     0.688 r  demux0/y_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     0.688    demux0/y_reg[3]_i_4_n_0
    SLICE_X0Y59          MUXF8 (Prop_muxf8_I1_O)      0.019     0.707 r  demux0/y_reg[3]_i_1/O
                         net (fo=4, routed)           0.454     1.162    demux0/y0
    SLICE_X0Y70          LDCE                                         r  demux0/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 demux0/y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.665ns  (logic 1.322ns (79.398%)  route 0.343ns (20.602%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          LDCE                         0.000     0.000 r  demux0/y_reg[1]/G
    SLICE_X1Y69          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  demux0/y_reg[1]/Q
                         net (fo=1, routed)           0.343     0.501    output_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.164     1.665 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     1.665    output[1]
    T15                                                               r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 demux0/y_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.319ns (79.196%)  route 0.347ns (20.804%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          LDCE                         0.000     0.000 r  demux0/y_reg[2]/G
    SLICE_X0Y70          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  demux0/y_reg[2]/Q
                         net (fo=1, routed)           0.347     0.505    output_OBUF[2]
    T14                  OBUF (Prop_obuf_I_O)         1.161     1.666 r  output[2]_INST_0/O
                         net (fo=0)                   0.000     1.666    output[2]
    T14                                                               r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 demux0/y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.367ns (80.885%)  route 0.323ns (19.115%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          LDCE                         0.000     0.000 r  demux0/y_reg[0]/G
    SLICE_X0Y69          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  demux0/y_reg[0]/Q
                         net (fo=1, routed)           0.323     0.543    output_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.147     1.690 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     1.690    output[0]
    R16                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 demux0/y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.367ns (79.262%)  route 0.358ns (20.738%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          LDCE                         0.000     0.000 r  demux0/y_reg[3]/G
    SLICE_X1Y70          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  demux0/y_reg[3]/Q
                         net (fo=1, routed)           0.358     0.583    output_OBUF[3]
    R15                  OBUF (Prop_obuf_I_O)         1.142     1.724 r  output[3]_INST_0/O
                         net (fo=0)                   0.000     1.724    output[3]
    R15                                                               r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------





