#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 30 00:18:10 2019
# Process ID: 10752
# Current directory: C:/Users/Aiden/Desktop/ECE562
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent53588 C:\Users\Aiden\Desktop\ECE562\ECE562.xpr
# Log file: C:/Users/Aiden/Desktop/ECE562/vivado.log
# Journal file: C:/Users/Aiden/Desktop/ECE562\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Aiden/Desktop/ECE562/ECE562.xpr
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd]
set_property file_type {VHDL 2008} [get_files  C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {03 0ns}
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
restart
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
synth_design -rtl -name rtl_1
close_sim
launch_simulation
source TopLevelCache.tcl
restart
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run all
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
restart
close_sim
launch_simulation
source TopLevelCache.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
refresh_design
close_sim
launch_simulation
source TopLevelCache.tcl
restart
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
restart
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
restart
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
refresh_design
close_sim
launch_simulation
source TopLevelCache.tcl
restart
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
restart
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/TopLevelCache/DataIn} -radix hex {AA 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/DataIn} -radix hex {aaa 0ns}
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
restart
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
restart
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
run 100 ns
run 100 ns
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
restart
close_sim
launch_simulation
source TopLevelCache.tcl
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
run 100 ns
run 100 ns
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
restart
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
run 100 ns
run 100 ns
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source TopLevelCache.tcl
restart
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
run 100 ns
run 100 ns
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
report_drivers {/TopLevelCache/Write}
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
restart
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
restart
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
restart
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
refresh_design
refresh_design
refresh_design
close_sim
launch_simulation
source TopLevelCache.tcl
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 1000 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
