{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@166:176@HdlStmAssign", "wire last_sdi_bit;\nwire end_of_sdi_latch;\n\n(* direct_enable = \"yes\" *) wire cs_gen;\n\nassign cs_gen = inst_d1 == CMD_CHIPSELECT && cs_sleep_counter_compare == 1'b1;\nassign cmd_ready = idle;\n\nalways @(posedge clk) begin\n  if (exec_transfer_cmd) begin\n    sdo_enabled <= cmd[8];\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@164:174", "wire trigger_rx_s;\n\nwire last_sdi_bit;\nwire end_of_sdi_latch;\n\n(* direct_enable = \"yes\" *) wire cs_gen;\n\nassign cs_gen = inst_d1 == CMD_CHIPSELECT && cs_sleep_counter_compare == 1'b1;\nassign cmd_ready = idle;\n\nalways @(posedge clk) begin\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@162:172", "wire io_ready1;\nwire io_ready2;\nwire trigger_rx_s;\n\nwire last_sdi_bit;\nwire end_of_sdi_latch;\n\n(* direct_enable = \"yes\" *) wire cs_gen;\n\nassign cs_gen = inst_d1 == CMD_CHIPSELECT && cs_sleep_counter_compare == 1'b1;\nassign cmd_ready = idle;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@167:177", "wire end_of_sdi_latch;\n\n(* direct_enable = \"yes\" *) wire cs_gen;\n\nassign cs_gen = inst_d1 == CMD_CHIPSELECT && cs_sleep_counter_compare == 1'b1;\nassign cmd_ready = idle;\n\nalways @(posedge clk) begin\n  if (exec_transfer_cmd) begin\n    sdo_enabled <= cmd[8];\n    sdi_enabled <= cmd[9];\n"]], "Diff Content": {"Delete": [[171, "assign cs_gen = inst_d1 == CMD_CHIPSELECT && cs_sleep_counter_compare == 1'b1;\n"]], "Add": []}}