

Implementation tool: Xilinx Vivado v.2018.3
Project:             fir_filter
Solution:            OperationChaining5nsSolution
Device target:       xc7z020clg484-1
Report date:         Fri Apr 26 11:55:17 +0200 2024

#=== Post-Implementation Resource usage ===
SLICE:           96
LUT:            186
FF:             258
DSP:              4
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    4.823
CP achieved post-implementation:    4.282
Timing met
