-- File: C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\PDP-8\PDP8_OpenCores\RETRO-EP4CE15_CYCLONE_IV_VDU\ANSITerm\Assy_Code\PDP_Term.mif
-- Generated by pyAssemble_cpu_001.py
-- 
DEPTH = 86;
WIDTH = 16;
ADDRESS_RADIX = DEC;
DATA_RADIX = HEX;
CONTENT BEGIN
0: C03E C043 410C C048 411B C048 415B C048;
8: 4133 C048 4133 C048 416D C048 4150 C048;
16: 4144 C048 4150 C048 412D C048 4138 C048;
24: 6107 A101 E04D 4120 C048 4156 C048 4144;
32: C048 4155 C048 410D C048 410A C048 C02A;
40: C034 D027 6004 A001 E033 6002 A002 E02D;
48: 6105 9180 7101 3008 6000 A001 E03D 6002;
56: A002 E037 6101 A17F 7103 3008 4003 7002;
64: 4020 7002 3008 4003 7000 4020 7000 3008;
72: 6002 A002 E048 7103 3008 4120 C048 4155;
80: C048 4153 C048 4142 C048 D055;
END;
