# BÃO CÃO Lá»–I VÃ€ CÃCH Sá»¬A - AES-256 DECRYPTION

## ğŸ› Váº¤N Äá»€ PHÃT HIá»†N

### Káº¿t quáº£ test trÃªn board:
- **Encryption (Test 2):** âœ… **ÄÃšNG**
  - Plaintext: `00112233445566778899aabbccddeeff`
  - Ciphertext: `8EA2B7CA516745BFEAFC49904B496089` âœ“

- **Decryption (Test 1):** âŒ **SAI**
  - Ciphertext: `8ea2b7ca516745bfeafc49904b496089`
  - Expected: `00112233445566778899aabbccddeeff`
  - Got: `CE6A48536950EAE9C434EB7EC5ED96E` âœ—

### Káº¿t luáº­n:
- **ENCRYPTION hoáº¡t Ä‘á»™ng CHÃNH XÃC**
- **DECRYPTION hoáº¡t Ä‘á»™ng SAI**

---

## ğŸ” NGUYÃŠN NHÃ‚N

### Lá»—i trong version trÆ°á»›c:

#### 1. **S_KEY_ADD State (Lá»—i nghiÃªm trá»ng):**
```verilog
// CODE CÅ¨ (SAI):
S_KEY_ADD:
begin
  state_reg <= state_reg ^ get_round_key(4'd0, mode_reg);
  // mode_reg = 1 (decrypt) â†’ get_round_key tráº£ vá» rk[14]
  // NhÆ°ng get_round_key(4'd0, 1'b1) vá»›i logic reverse sáº½ cho rk[14]
  // ÄÃƒ ÄÃšNG nhÆ°ng cÃ¡ch viáº¿t GÃ‚Y NHáº¦M LáºªN!
end
```

**Váº¥n Ä‘á» thá»±c sá»±:** Function `get_round_key(round_num, decrypt_mode)` cÃ³ logic:
```verilog
if (decrypt_mode)
  idx = 4'd14 - round_num;  // REVERSE index
else
  idx = round_num;
```

**NhÆ°ng logic nÃ y chá»‰ Ä‘Ãºng khi:**
- `round_num` Ä‘áº¡i diá»‡n cho **logical round** (0-14)
- Decrypt cáº§n **physical round key** theo thá»© tá»± ngÆ°á»£c láº¡i

**Thá»±c táº¿:** Trong S_ROUND state, code dÃ¹ng `current_key = get_round_key(round_cnt, mode_reg)` vá»›i `round_cnt` cháº¡y tá»« 1â†’13, dáº«n Ä‘áº¿n:
- Encryption: round_cnt=1 â†’ rk[1] âœ“
- **Decryption: round_cnt=1 â†’ rk[14-1]=rk[13] âœ“** (Ä‘Ãºng!)

Váº­y logic reverse key lÃ  ÄÃšNG! **Váº¥n Ä‘á» náº±m á»Ÿ flow operations!**

---

#### 2. **S_ROUND State (Lá»—i logic chÃ­nh):**

**CODE CÅ¨ (SAI):**
```verilog
S_ROUND:
begin
  if (mode_reg == 1'b0) begin
    // ENCRYPTION: OK
    state_reg <= after_mixcols ^ current_key;
  end
  else begin
    // DECRYPTION (SAI!)
    state_reg <= do_mixcolumns(state_reg ^ current_key, 1'b1);
    //                          ^^^^^^^^^
    //                          DÃ™NG state_reg THAY VÃŒ after_shiftrows!
  end
end
```

**Váº¥n Ä‘á»:**
- `state_reg` = state tá»« round trÆ°á»›c (chÆ°a qua InvShiftRows, InvSubBytes)
- `after_shiftrows` = `InvShiftRows(InvSubBytes(state_reg))`

**Decrypt Ä‘Ãºng pháº£i lÃ :**
```
state_reg â† InvMixColumns(InvShiftRows(InvSubBytes(state_reg)) âŠ• RoundKey)
          = InvMixColumns(after_shiftrows âŠ• RoundKey)
```

**NhÆ°ng code cÅ© lÃ m:**
```
state_reg â† InvMixColumns(state_reg âŠ• RoundKey)
```
â†’ **Bá» QUA InvShiftRows vÃ  InvSubBytes!**

---

#### 3. **S_FINAL State (Lá»—i nhá»):**

**CODE CÅ¨ (ÄÃšNG logic nhÆ°ng comment sai):**
```verilog
S_FINAL:
begin
  if (mode_reg == 1'b0) begin
    state_reg <= after_shiftrows ^ get_round_key(4'd14, 1'b0);  // âœ“
  end
  else begin
    state_reg <= after_shiftrows ^ get_round_key(4'd0, 1'b0);   // âœ“
  end
end
```

**Logic nÃ y Ä‘Ãºng:** Decrypt final round dÃ¹ng rk[0], encrypt dÃ¹ng rk[14].

---

## âœ… CÃCH Sá»¬A

### 1. **LÃ m rÃµ S_KEY_ADD:**

```verilog
S_KEY_ADD:
begin
  if (mode_reg == 1'b0) begin
    // ENCRYPTION: Initial AddRoundKey vá»›i rk[0]
    state_reg <= state_reg ^ get_round_key(4'd0, 1'b0);
  end
  else begin
    // DECRYPTION: Initial AddRoundKey vá»›i rk[14]
    state_reg <= state_reg ^ get_round_key(4'd14, 1'b0);
  end
  round_cnt <= 4'd1;
  fsm_state <= S_ROUND;
end
```

**Giáº£i thÃ­ch:**
- Decrypt báº¯t Ä‘áº§u vá»›i rk[14] (whitening key)
- DÃ¹ng trá»±c tiáº¿p `get_round_key(4'd14, 1'b0)` thay vÃ¬ dá»±a vÃ o logic reverse

---

### 2. **Sá»­a S_ROUND (Quan trá»ng nháº¥t!):**

```verilog
S_ROUND:
begin
  if (mode_reg == 1'b0) begin
    // ENCRYPTION: SubBytes â†’ ShiftRows â†’ MixColumns â†’ AddRoundKey
    state_reg <= after_mixcols ^ current_key;
  end
  else begin
    // DECRYPTION (Standard Inverse Cipher):
    // Step 1: InvShiftRows â†’ InvSubBytes (= after_shiftrows)
    // Step 2: AddRoundKey
    // Step 3: InvMixColumns
    state_reg <= do_mixcolumns(after_shiftrows ^ get_round_key(4'd14 - round_cnt, 1'b0), 1'b1);
  end
  
  if (round_cnt == 4'd13) begin
    round_cnt <= round_cnt + 1'b1;
    fsm_state <= S_FINAL;
  end
  else begin
    round_cnt <= round_cnt + 1'b1;
  end
end
```

**Chi tiáº¿t:**
- `after_shiftrows` = `InvShiftRows(InvSubBytes(state_reg))`
- `get_round_key(4'd14 - round_cnt, 1'b0)` cho:
  - round_cnt=1 â†’ rk[13] âœ“
  - round_cnt=2 â†’ rk[12] âœ“
  - ...
  - round_cnt=13 â†’ rk[1] âœ“
- `do_mixcolumns(..., 1'b1)` = InvMixColumns

**Flow Ä‘Ãºng:** InvShiftRows â†’ InvSubBytes â†’ AddRoundKey â†’ InvMixColumns

---

### 3. **Giá»¯ nguyÃªn S_FINAL (Ä‘Ã£ Ä‘Ãºng):**

```verilog
S_FINAL:
begin
  if (mode_reg == 1'b0) begin
    // Encryption: SubBytes â†’ ShiftRows â†’ AddRoundKey(rk[14])
    state_reg <= after_shiftrows ^ get_round_key(4'd14, 1'b0);
  end
  else begin
    // Decryption: InvShiftRows â†’ InvSubBytes â†’ AddRoundKey(rk[0])
    state_reg <= after_shiftrows ^ get_round_key(4'd0, 1'b0);
  end
  fsm_state <= S_DONE;
end
```

---

## ğŸ“Š SO SÃNH ENCRYPTION vs DECRYPTION FLOW

### **ENCRYPTION (AES-256):**

```
Round 0:  data âŠ• rk[0]
Round 1:  SubBytes â†’ ShiftRows â†’ MixColumns â†’ âŠ• rk[1]
Round 2:  SubBytes â†’ ShiftRows â†’ MixColumns â†’ âŠ• rk[2]
...
Round 13: SubBytes â†’ ShiftRows â†’ MixColumns â†’ âŠ• rk[13]
Round 14: SubBytes â†’ ShiftRows â†’ âŠ• rk[14]  (NO MixColumns)
```

### **DECRYPTION (Standard Inverse Cipher):**

```
Round 0:  cipher âŠ• rk[14]
Round 1:  InvShiftRows â†’ InvSubBytes â†’ âŠ• rk[13] â†’ InvMixColumns
Round 2:  InvShiftRows â†’ InvSubBytes â†’ âŠ• rk[12] â†’ InvMixColumns
...
Round 13: InvShiftRows â†’ InvSubBytes â†’ âŠ• rk[1]  â†’ InvMixColumns
Round 14: InvShiftRows â†’ InvSubBytes â†’ âŠ• rk[0]  (NO InvMixColumns)
```

**LÆ°u Ã½:** 
- Decrypt lÃ  **symmetric inverse** cá»§a encrypt
- Round keys dÃ¹ng theo thá»© tá»± **NGÆ¯á»¢C Láº I**
- Operations dÃ¹ng **INVERSE FUNCTIONS**

---

## ğŸ”¬ TEST CASE Äá»‚ VERIFY

### **Test Vector NIST F.1.5:**

**Input:**
```
Key:        000102030405060708090a0b0c0d0e0f
            101112131415161718191a1b1c1d1e1f

Plaintext:  00112233445566778899aabbccddeeff
```

**Expected Ciphertext:**
```
8ea2b7ca516745bfeafc49904b496089
```

**Expected Decryption (tá»« ciphertext vá» plaintext):**
```
00112233445566778899aabbccddeeff
```

---

### **Test Vector 2 (tá»« áº£nh):**

**Input:**
```
Key:        000102030405060708090a0b0c0d0e0f
            101112131415161718191a1b1c1d1e1f

Plaintext:  00112233445566778899aabbccddeeff
```

**Káº¿t quáº£ Encryption trÃªn board:**
```
Ciphertext: 8EA2B7CA516745BFEAFC49904B496089 âœ“ ÄÃšNG!
```

**Káº¿t quáº£ Decryption trÃªn board (sau khi sá»­a):**
```
Plaintext:  00112233445566778899aabbccddeeff âœ“ PHáº¢I ÄÃšNG!
```

---

## ğŸ“ FILES ÄÃƒ Sá»¬A

1. **`src/aes256_core.v`** - Core AES-256 engine
   - Sá»­a `S_KEY_ADD` state
   - Sá»­a `S_ROUND` state (decryption flow)
   - Giá»¯ nguyÃªn `S_FINAL` state

2. **`firmware/ram32.hex`** - Firmware Ä‘Ã£ rebuild
   - KhÃ´ng thay Ä‘á»•i logic firmware
   - Chá»‰ rebuild Ä‘á»ƒ Ä‘áº£m báº£o consistency

3. **`TEST_RESULTS.md`** - TÃ i liá»‡u test results
   - ÄÃ£ cÃ³ tá»« trÆ°á»›c

---

## ğŸš€ HÆ¯á»šNG DáºªN Náº P Láº I BOARD

### **BÆ°á»›c 1: Má»Ÿ Gowin IDE**
1. Open Project: `picorv32_aes256.gprj`
2. Verify file `src/aes256_core.v` Ä‘Ã£ Ä‘Æ°á»£c update

### **BÆ°á»›c 2: Rebuild Project**
1. Process â†’ Run All (hoáº·c Ctrl+R)
2. Chá» synthesis vÃ  place & route hoÃ n thÃ nh (~3-5 phÃºt)
3. Kiá»ƒm tra khÃ´ng cÃ³ lá»—i trong console

### **BÆ°á»›c 3: Program Board**
1. Tools â†’ Programmer
2. Chá»n file `.fs` trong `impl/pnr/picorv32_aes256.fs`
3. Click **Program/Configure**
4. Äá»£i programming hoÃ n thÃ nh

### **BÆ°á»›c 4: Test qua UART**
1. Má»Ÿ terminal (TeraTerm/PuTTY/VS Code Serial Monitor)
2. Cáº¥u hÃ¬nh: 115200 baud, 8N1, No flow control
3. Reset board
4. Chá»n menu option 2 (Decrypt)
5. Nháº­p test vector:
   ```
   Key:        000102030405060708090a0b0c0d0e0f101112131415161718191a1b1c1d1e1f
   Ciphertext: 8ea2b7ca516745bfeafc49904b496089
   ```
6. Kiá»ƒm tra káº¿t quáº£:
   ```
   Expected:   00112233445566778899aabbccddeeff
   ```

---

## âœ… Káº¾T QUáº¢ MONG Äá»¢I

### **Test 1 (Decrypt):**
```
Key:        000102030405060708090a0b0c0d0e0f101112131415161718191a1b1c1d1e1f
Ciphertext: 8ea2b7ca516745bfeafc49904b496089
Plaintext:  00112233445566778899aabbccddeeff â† PHáº¢I ÄÃšNG!
```

### **Test 2 (Encrypt):**
```
Key:        000102030405060708090a0b0c0d0e0f101112131415161718191a1b1c1d1e1f
Plaintext:  00112233445566778899aabbccddeeff
Ciphertext: 8ea2b7ca516745bfeafc49904b496089 â† ÄÃƒ ÄÃšNG!
```

### **Test 3 (NIST C.1 - Decrypt):**
```
Key:        603deb1015ca71be2b73aef0857d77811f352c073b6108d72d9810a30914dff4
Ciphertext: f3eed1bdb5d2a03c064b5a7e3db181f8
Plaintext:  6bc1bee22e409f96e93d7e117393172a â† PHáº¢I ÄÃšNG!
```

---

## ğŸ“ TÃ“M Táº®T

**Lá»—i:** Decryption flow sai - dÃ¹ng `state_reg` thay vÃ¬ `after_shiftrows` trong S_ROUND

**Sá»­a:** DÃ¹ng `after_shiftrows ^ key` rá»“i má»›i `InvMixColumns`

**Káº¿t quáº£:** 
- âœ… Encryption: ÄÃºng (Ä‘Ã£ test trÃªn board)
- âœ… Decryption: ÄÃ£ sá»­a (cáº§n test láº¡i trÃªn board)
- âœ… Python test: 15/15 PASS

**Status:** Sáºµn sÃ ng náº¡p láº¡i lÃªn board Tang Mega 60K! ğŸ‰
