// Seed: 356578065
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wire id_3,
    input wor id_4,
    input tri0 id_5,
    input tri id_6,
    output tri id_7,
    output tri1 id_8,
    input tri1 id_9
);
  assign id_2 = 1;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1
    , id_13,
    input tri0 id_2,
    input wor id_3,
    output tri1 id_4,
    output logic id_5,
    input supply0 id_6,
    input wand id_7,
    input tri1 id_8,
    input tri0 id_9,
    output logic id_10,
    input uwire id_11
);
  logic [~  -1 'b0 : -1 'h0] id_14;
  initial begin : LABEL_0
    if (1) id_5 <= id_1;
    else id_10 <= id_3;
  end
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_6,
      id_9,
      id_2,
      id_7,
      id_4,
      id_4,
      id_9
  );
  assign modCall_1.id_1 = 0;
  assign id_0 = -1'd0;
  wire id_16;
  assign id_14 = id_1;
  logic [-1 : -1] id_17;
  assign id_13 = id_17;
endmodule
