#[allow(non_camel_case_types)]
pub const GPIO: u32 = 0;
pub const I2C: u32 = 1;
pub const RF_CORE_PE1: u32 = 2;
//UNASSIGNED 3
pub const AON_RTC: u32 = 4;
pub const UART0: u32 = 5;
pub const UART1: u32 = 6;
pub const SSI0: u32 = 7;
pub const SSI1: u32 = 8;
pub const RF_CORE_PE2: u32 = 9;
pub const RF_CORE_HW: u32 = 10;
pub const RF_CMD_ACK: u32 = 11;
pub const I2S: u32 = 12;
//UNASSIGNED 13
pub const WATCHDOG: u32 = 14;
pub const GPT0A: u32 = 15;
pub const GPT0B: u32 = 16;
pub const GPT1A: u32 = 17;
pub const GPT1B: u32 = 18;
pub const GPT2A: u32 = 19;
pub const GPT2B: u32 = 20;
pub const GPT3A: u32 = 21;
pub const GPT3B: u32 = 22;
pub const CRPYTO: u32 = 23;
pub const DMA_SW: u32 = 24;
pub const DMA_ERROR: u32 = 25;
pub const FLASH: u32 = 26;
pub const SW_EVENT0: u32 = 27;
pub const AUX_COMBINED: u32 = 28;
pub const AON_PROG: u32 = 29;
pub const DYNAMIC_PROG: u32 = 30;
pub const AUX_COMP_A: u32 = 31;
pub const AUX_ADC: u32 = 32;
pub const TRNG: u32 = 33;
