# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK -Wno-BLKLOOPINIT -Wno-MULTIDRIVEN -DSIM_VERILATOR --timing --trace-fst -DGATE_SIM=1 --top-module co_sim_syn2 -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/./sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/./sim/co_sim_tb/co_sim_syn2.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/synthesis/syn2_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_FAB.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/MIPI_TX.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_FAB.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/MIPI_RX.v"
S  12206736 38591584  1726896219    94022798  1710417630           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator_bin"
S      4942 38591801  1726896219   145220684  1710417630           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_std.sv"
S       617 38624616  1726896433   127446483  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v"
S       599 38624621  1726896433   180782910  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v"
S       389 38624225  1726896433   173274967  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v"
S      2514 38624627  1726896433   222360291  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v"
S      2569 38624634  1726896433   270506110  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v"
S     14040 38624221  1726896433    77424726  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v"
S      9613 38624609  1726896433    58453027  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v"
S       427 38624614  1726896433   114543158  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v"
S     16243 38624631  1726896433   250703579  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v"
S     22886 38624224  1726896433   166885323  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v"
S      2100 38624218  1726896433    51233110  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v"
S      2626 38624610  1726896433    90292013  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v"
S       891 38624210  1726896432   994155144  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v"
S      1583 38624626  1726896433   215702736  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v"
S       285 38624211  1726896433     1417525  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_FAB.v"
S     18371 38624636  1726896433   283905589  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v"
S       370 38624216  1726896433    37461517  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v"
S       429 38624615  1726896433   120881678  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v"
S       484 38624613  1726896433   108955013  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v"
S       547 38624630  1726896433   242879115  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v"
S       594 38624629  1726896433   235887439  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v"
S       663 38624620  1726896433   154048207  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v"
S      3247 38624217  1726896433    44423580  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/MIPI_RX.v"
S      3543 38624617  1726896433   134338146  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/MIPI_TX.v"
S      2147 38624632  1726896433   258168779  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v"
S      2653 38624222  1726896433    83821354  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v"
S      2286 38624220  1726896433    71462512  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v"
S      1783 38624219  1726896433    65484094  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v"
S       871 38624623  1726896433   195932053  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v"
S      1552 38624214  1726896433    23009949  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v"
S       284 38624622  1726896433   187679043  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_FAB.v"
S      5693 38624618  1726896433   140743155  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v"
S      2263 38624215  1726896433    30776305  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v"
S      8527 38624633  1726896433   264677153  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v"
S       575 38624635  1726896433   276594877  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v"
S       658 38624624  1726896433   202607487  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v"
S      1376 38624223  1726896433   160808289  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v"
S      1376 38624619  1726896433   147034462  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v"
S       362 38624628  1726896433   228998011  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v"
S       381 38624212  1726896433     8016692  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v"
S       475 38624209  1726896432   987224928  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v"
S      2830 38624611  1726896433    96885873  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v"
S     38376 38624625  1726896433   208935112  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v"
S     20214 38624213  1726896433    16203772  1726894866           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v"
S     51902 38624480  1726896432   579701329  1726894863           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v"
S      5903 38624580  1726896432   686372227  1726894863           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v"
S     65228 38624878  1726896434   396033499  1726895168           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v"
S     64910 11902804  1726915086   739745351  1726915086   739745351 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v"
S      2747 24632281  1726918961     8311809  1726918961     8311809 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/./sim/co_sim_tb/co_sim_syn2.v"
S   6957777 24635033  1726918961   207689617  1726918961   207689617 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/syn2/run_1/synth_1_1/synthesis/syn2_post_synth.v"
T      6329 24633323  1726918997   294798718  1726918997   294798718 "obj_dir/Vco_sim_syn2.cpp"
T      4075 24633322  1726918997   272066225  1726918997   272066225 "obj_dir/Vco_sim_syn2.h"
T      2039 24632908  1726919001    73072451  1726919001    73072451 "obj_dir/Vco_sim_syn2.mk"
T       314 24633321  1726918997   242097060  1726918997   242097060 "obj_dir/Vco_sim_syn2__ConstPool_0.cpp"
T      9149 24633319  1726918997   233073010  1726918997   233073010 "obj_dir/Vco_sim_syn2__Syms.cpp"
T      3967 24633320  1726918997   237737848  1726918997   237737848 "obj_dir/Vco_sim_syn2__Syms.h"
T       314 24632674  1726919000   477063880  1726919000   477063880 "obj_dir/Vco_sim_syn2__TraceDecls__0__Slow.cpp"
T    745029 24633068  1726919000   516996040  1726919000   516996040 "obj_dir/Vco_sim_syn2__Trace__0.cpp"
T   3132790 24633749  1726918999   379629405  1726918999   379629405 "obj_dir/Vco_sim_syn2__Trace__0__Slow.cpp"
T    814916 24632680  1726919000   551475275  1726919000   551475275 "obj_dir/Vco_sim_syn2__Trace__1.cpp"
T   1394289 24633329  1726919000   993454530  1726919000   993454530 "obj_dir/Vco_sim_syn2__Trace__10.cpp"
T   1342352 24633065  1726919000   102987094  1726919000   102987094 "obj_dir/Vco_sim_syn2__Trace__10__Slow.cpp"
T   1280482 24632904  1726919001    39180163  1726919001    39180163 "obj_dir/Vco_sim_syn2__Trace__11.cpp"
T   1356493 24632678  1726919000   153169717  1726919000   153169717 "obj_dir/Vco_sim_syn2__Trace__11__Slow.cpp"
T    552283 24633330  1726919001    60061024  1726919001    60061024 "obj_dir/Vco_sim_syn2__Trace__12.cpp"
T   1371080 24632679  1726919000   204584340  1726919000   204584340 "obj_dir/Vco_sim_syn2__Trace__12__Slow.cpp"
T   1380732 24633645  1726919000   255227637  1726919000   255227637 "obj_dir/Vco_sim_syn2__Trace__13__Slow.cpp"
T   1374208 24633647  1726919000   306794234  1726919000   306794234 "obj_dir/Vco_sim_syn2__Trace__14__Slow.cpp"
T   1380947 24633066  1726919000   357095029  1726919000   357095029 "obj_dir/Vco_sim_syn2__Trace__15__Slow.cpp"
T   1372069 24633753  1726919000   405595874  1726919000   405595874 "obj_dir/Vco_sim_syn2__Trace__16__Slow.cpp"
T   1259885 24633067  1726919000   451017838  1726919000   451017838 "obj_dir/Vco_sim_syn2__Trace__17__Slow.cpp"
T    539474 24633754  1726919000   472569455  1726919000   472569455 "obj_dir/Vco_sim_syn2__Trace__18__Slow.cpp"
T   2909422 24633750  1726918999   475119452  1726918999   475119452 "obj_dir/Vco_sim_syn2__Trace__1__Slow.cpp"
T    992609 24632285  1726919000   588703461  1726919000   588703461 "obj_dir/Vco_sim_syn2__Trace__2.cpp"
T   2910035 24633390  1726918999   583314463  1726918999   583314463 "obj_dir/Vco_sim_syn2__Trace__2__Slow.cpp"
T   1027897 24632901  1726919000   632957679  1726919000   632957679 "obj_dir/Vco_sim_syn2__Trace__3.cpp"
T   2910606 24632675  1726918999   688270236  1726918999   688270236 "obj_dir/Vco_sim_syn2__Trace__3__Slow.cpp"
T   1363836 24633327  1726919000   685324099  1726919000   685324099 "obj_dir/Vco_sim_syn2__Trace__4.cpp"
T   2909287 24633391  1726918999   815267632  1726918999   815267632 "obj_dir/Vco_sim_syn2__Trace__4__Slow.cpp"
T   1378380 24632902  1726919000   738140296  1726919000   738140296 "obj_dir/Vco_sim_syn2__Trace__5.cpp"
T   2206511 24633751  1726918999   894182672  1726918999   894182672 "obj_dir/Vco_sim_syn2__Trace__5__Slow.cpp"
T   1392770 24633069  1726919000   790399999  1726919000   790399999 "obj_dir/Vco_sim_syn2__Trace__6.cpp"
T    721784 24633644  1726918999   932659899  1726918999   932659899 "obj_dir/Vco_sim_syn2__Trace__6__Slow.cpp"
T   1402552 24632903  1726919000   840892159  1726919000   840892159 "obj_dir/Vco_sim_syn2__Trace__7.cpp"
T    792133 24632676  1726918999   970115209  1726918999   970115209 "obj_dir/Vco_sim_syn2__Trace__7__Slow.cpp"
T   1396227 24633328  1726919000   892296724  1726919000   892296724 "obj_dir/Vco_sim_syn2__Trace__8.cpp"
T    969590 24633752  1726919000     8670101  1726919000     8670101 "obj_dir/Vco_sim_syn2__Trace__8__Slow.cpp"
T   1402889 24633070  1726919000   943010700  1726919000   943010700 "obj_dir/Vco_sim_syn2__Trace__9.cpp"
T   1011866 24632677  1726919000    53155912  1726919000    53155912 "obj_dir/Vco_sim_syn2__Trace__9__Slow.cpp"
T   3470261 24633325  1726918997   429561066  1726918997   429561066 "obj_dir/Vco_sim_syn2___024root.h"
T   1289899 24633639  1726918998   462413045  1726918998   462413045 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__0.cpp"
T   1076666 24632521  1726918997   619798328  1726918997   619798328 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__0__Slow.cpp"
T    794675 24633061  1726918998   492857969  1726918998   492857969 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__1.cpp"
T    814459 24633640  1726918998   797318940  1726918998   797318940 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__10.cpp"
T    811729 24632284  1726918997   953622521  1726918997   953622521 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__10__Slow.cpp"
T    806483 24633742  1726918998   827603787  1726918998   827603787 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__11.cpp"
T    805690 24633984  1726918997   989797222  1726918997   989797222 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__11__Slow.cpp"
T    811920 24633641  1726918998   869782323  1726918998   869782323 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__12.cpp"
T    811680 24633985  1726918998    36638360  1726918998    36638360 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__12__Slow.cpp"
T    804387 24632671  1726918998   912216756  1726918998   912216756 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__13.cpp"
T    806094 24633634  1726918998    81848844  1726918998    81848844 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__13__Slow.cpp"
T    806379 24633743  1726918998   954470441  1726918998   954470441 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__14.cpp"
T    804965 24633635  1726918998   119964294  1726918998   119964294 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__14__Slow.cpp"
T    799224 24633744  1726918998   997404379  1726918998   997404379 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__15.cpp"
T    797429 24633636  1726918998   152289065  1726918998   152289065 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__15__Slow.cpp"
T    793814 24633745  1726918999    39193479  1726918999    39193479 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__16.cpp"
T    792157 24633637  1726918998   184136402  1726918998   184136402 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__16__Slow.cpp"
T    797559 24633642  1726918999    72264714  1726918999    72264714 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__17.cpp"
T    798739 24633059  1726918998   214248043  1726918998   214248043 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__17__Slow.cpp"
T    112447 24632672  1726918999    82496738  1726918999    82496738 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__18.cpp"
T   2265966 24633638  1726918998   272867770  1726918998   272867770 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__18__Slow.cpp"
T   1516458 24633986  1726918998   315864286  1726918998   315864286 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__19__Slow.cpp"
T    805646 24632522  1726918997   652373690  1726918997   652373690 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__1__Slow.cpp"
T    771603 24633062  1726918998   522767071  1726918998   522767071 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__2.cpp"
T       835 24633060  1726918998   323312996  1726918998   323312996 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__20__Slow.cpp"
T    796380 24632523  1726918997   685277585  1726918997   685277585 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__2__Slow.cpp"
T    791235 24633063  1726918998   552933188  1726918998   552933188 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__3.cpp"
T    808913 24632524  1726918997   716428743  1726918997   716428743 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__3__Slow.cpp"
T    796572 24632670  1726918998   583519191  1726918998   583519191 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__4.cpp"
T    803309 24632899  1726918997   748521083  1726918997   748521083 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__4__Slow.cpp"
T    800643 24633064  1726918998   627427555  1726918998   627427555 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__5.cpp"
T    813037 24632525  1726918997   780604482  1726918997   780604482 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__5__Slow.cpp"
T    804453 24633740  1726918998   672063664  1726918998   672063664 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__6.cpp"
T    806339 24632668  1726918997   813006917  1726918997   813006917 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__6__Slow.cpp"
T    811832 24633383  1726918998   704124156  1726918998   704124156 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__7.cpp"
T    810637 24633633  1726918997   845590939  1726918997   845590939 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__7__Slow.cpp"
T    812188 24633741  1726918998   734280496  1726918998   734280496 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__8.cpp"
T    811390 24632283  1726918997   878967799  1726918997   878967799 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__8__Slow.cpp"
T    815691 24633384  1726918998   765059540  1726918998   765059540 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__9.cpp"
T    814538 24632900  1726918997   911807999  1726918997   911807999 "obj_dir/Vco_sim_syn2___024root__DepSet_h5867f094__9__Slow.cpp"
T     50731 24633512  1726918998   421913494  1726918998   421913494 "obj_dir/Vco_sim_syn2___024root__DepSet_h78b0fe5b__0.cpp"
T     14764 24633326  1726918997   581205443  1726918997   581205443 "obj_dir/Vco_sim_syn2___024root__DepSet_h78b0fe5b__0__Slow.cpp"
T       766 24632667  1726918997   475756312  1726918997   475756312 "obj_dir/Vco_sim_syn2___024root__Slow.cpp"
T      1022 24632906  1726919001    65563398  1726919001    65563398 "obj_dir/Vco_sim_syn2__main.cpp"
T       724 24633324  1726918997   298399454  1726918997   298399454 "obj_dir/Vco_sim_syn2__pch.h"
T     13423 24632909  1726919001    77524972  1726919001    77524972 "obj_dir/Vco_sim_syn2__ver.d"
T         0        0  1726919001   222699534  1726919001   222699534 "obj_dir/Vco_sim_syn2__verFiles.dat"
T      5511 24632907  1726919001    69617823  1726919001    69617823 "obj_dir/Vco_sim_syn2_classes.mk"
T      4957 24632520  1726918997   441741661  1726918997   441741661 "obj_dir/Vco_sim_syn2_fpu_add.h"
T     27887 24634981  1726918999   148100033  1726918999   148100033 "obj_dir/Vco_sim_syn2_fpu_add__DepSet_h366c50d9__0.cpp"
T    162773 24635155  1726918999   123872658  1726918999   123872658 "obj_dir/Vco_sim_syn2_fpu_add__DepSet_h366c50d9__0__Slow.cpp"
T     71272 24633748  1726918999   131963628  1726918999   131963628 "obj_dir/Vco_sim_syn2_fpu_add__DepSet_h3c721270__0.cpp"
T     85521 24634980  1726918999   138445456  1726918999   138445456 "obj_dir/Vco_sim_syn2_fpu_add__DepSet_h588839fe__0.cpp"
T     41439 24633389  1726918999   143328198  1726918999   143328198 "obj_dir/Vco_sim_syn2_fpu_add__DepSet_h9d2a8cb9__0.cpp"
T      8905 24633388  1726918999   116500214  1726918999   116500214 "obj_dir/Vco_sim_syn2_fpu_add__DepSet_h9d2a8cb9__0__Slow.cpp"
T       706 24633387  1726918999   112092392  1726918999   112092392 "obj_dir/Vco_sim_syn2_fpu_add__Slow.cpp"
T      5553 24632666  1726918997   437952074  1726918997   437952074 "obj_dir/Vco_sim_syn2_fpu_mul.h"
T     15148 24633386  1726918999    94039543  1726918999    94039543 "obj_dir/Vco_sim_syn2_fpu_mul__DepSet_h2e77178d__0__Slow.cpp"
T     88808 24635153  1726918999   102458489  1726918999   102458489 "obj_dir/Vco_sim_syn2_fpu_mul__DepSet_hbbc2c495__0.cpp"
T     45137 24635154  1726918999   107954158  1726918999   107954158 "obj_dir/Vco_sim_syn2_fpu_mul__DepSet_hcccba398__0.cpp"
T       706 24633385  1726918999    86751747  1726918999    86751747 "obj_dir/Vco_sim_syn2_fpu_mul__Slow.cpp"
T      4295 24635152  1726918997   445026715  1726918997   445026715 "obj_dir/Vco_sim_syn2_post_norm.h"
T      1192 24634818  1726918999   265402065  1726918999   265402065 "obj_dir/Vco_sim_syn2_post_norm__DepSet_h39590af2__0.cpp"
T      5551 24635156  1726918999   210506833  1726918999   210506833 "obj_dir/Vco_sim_syn2_post_norm__DepSet_h39590af2__0__Slow.cpp"
T    789338 24634098  1726918999   241490652  1726918999   241490652 "obj_dir/Vco_sim_syn2_post_norm__DepSet_h584394b9__0.cpp"
T    885992 24634983  1726918999   180860893  1726918999   180860893 "obj_dir/Vco_sim_syn2_post_norm__DepSet_h584394b9__0__Slow.cpp"
T    541668 24634985  1726918999   259976237  1726918999   259976237 "obj_dir/Vco_sim_syn2_post_norm__DepSet_h584394b9__1.cpp"
T    445754 24634984  1726918999   195899672  1726918999   195899672 "obj_dir/Vco_sim_syn2_post_norm__DepSet_h584394b9__1__Slow.cpp"
T       724 24634982  1726918999   152512883  1726918999   152512883 "obj_dir/Vco_sim_syn2_post_norm__Slow.cpp"
