// Seed: 3408041780
module module_0 ();
  logic [7:0] id_1, id_2;
  assign module_2.type_0 = 0;
  assign id_1[-1] = id_2;
endmodule
module module_1;
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
program module_2 (
    input tri1 id_0,
    id_3,
    input wire id_1
);
  assign id_4 = -1 - id_4;
  wire id_5;
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign id_4 = (1'b0);
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_3;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
  assign id_3 = id_4;
  wire id_6;
  assign id_4 = id_5;
  wire id_7, id_8;
endmodule
