

================================================================
== Vivado HLS Report for 'fir_fixed'
================================================================
* Date:           Tue Dec 31 18:39:51 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        project_process
* Solution:       loop_unrolling
* Product family: zynq
* Target device:  xc7z007s-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  302|  302|  302|  302|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- SHIFT   |  150|  150|         3|          -|          -|    50|    no    |
        |- MAC     |  150|  150|         3|          -|          -|    50|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      2|      -|      -|    -|
|Expression       |        -|      -|      0|     85|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        1|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|    167|    -|
|Register         |        -|      -|    176|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        1|      2|    176|    252|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     66|  28800|  14400|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|      3|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_fixed_mac_mulbkb_U1  |fir_fixed_mac_mulbkb  | i0 + i1 * i2 |
    |fir_fixed_mac_mulbkb_U2  |fir_fixed_mac_mulbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |regs_V_U  |fir_fixed_regs_V  |        1|  0|   0|    0|   100|   16|     1|         1600|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                  |        1|  0|   0|    0|   100|   16|     1|         1600|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_fu_286_p2    |     +    |      0|  0|  15|           7|           2|
    |grp_fu_199_p2         |     +    |      0|  0|  15|           8|           2|
    |grp_fu_206_p2         |     +    |      0|  0|  15|           8|           3|
    |icmp_ln14_fu_262_p2   |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln9_1_fu_243_p2  |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln9_fu_224_p2    |   icmp   |      0|  0|  11|           8|           1|
    |or_ln14_fu_274_p2     |    or    |      0|  0|   7|           7|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  85|          53|          16|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |grp_fu_199_p0     |  15|          3|    8|         24|
    |i1_0_0_reg_188    |   9|          2|    7|         14|
    |i_0_0_reg_163     |   9|          2|    8|         16|
    |p_Val2_0_reg_175  |   9|          2|   17|         34|
    |regs_V_address0   |  27|          5|    7|         35|
    |regs_V_address1   |  27|          5|    7|         35|
    |regs_V_d0         |  15|          3|   16|         48|
    |regs_V_d1         |  15|          3|   16|         48|
    +------------------+----+-----------+-----+-----------+
    |Total             | 167|         33|   87|        262|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln14_reg_421       |   7|   0|    7|          0|
    |ap_CS_fsm              |   7|   0|    7|          0|
    |h_V_load_1_reg_436     |  16|   0|   16|          0|
    |h_V_load_reg_426       |  16|   0|   16|          0|
    |i1_0_0_reg_188         |   7|   0|    7|          0|
    |i_0_0_cast_reg_362     |  32|   0|   32|          0|
    |i_0_0_reg_163          |   8|   0|    8|          0|
    |icmp_ln9_1_reg_384     |   1|   0|    1|          0|
    |icmp_ln9_reg_370       |   1|   0|    1|          0|
    |p_Val2_0_reg_175       |  17|   0|   17|          0|
    |regs_V_load_1_reg_431  |  16|   0|   16|          0|
    |regs_V_load_2_reg_441  |  16|   0|   16|          0|
    |sext_ln8_reg_379       |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 176|   0|  176|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   fir_fixed  | return value |
|x_V           |  in |   16|   ap_none  |      x_V     |    scalar    |
|h_V_address0  | out |    7|  ap_memory |      h_V     |     array    |
|h_V_ce0       | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q0        |  in |   16|  ap_memory |      h_V     |     array    |
|h_V_address1  | out |    7|  ap_memory |      h_V     |     array    |
|h_V_ce1       | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q1        |  in |   16|  ap_memory |      h_V     |     array    |
|y_V           | out |   17|   ap_vld   |      y_V     |    pointer   |
|y_V_ap_vld    | out |    1|   ap_vld   |      y_V     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

