Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 759783d695784f5dba01ab8e5830fc09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'carry_in' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/sixteen_bit_wooley_multipler/sixteen_bit_wooley_multipler.srcs/sources_1/new/Bough_wooley_multiplier.v:38]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'sum' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/sixteen_bit_wooley_multipler/sixteen_bit_wooley_multipler.srcs/sources_1/new/Bough_wooley_multiplier.v:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
