-- biblioteca 
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- entidade do topmodel
entity topmodel is end;
-- arquitetura do topmodel
architecture tb_arch of topmodel is
    -- componente questao2
    component questao2 is
        port (
            A, B : in std_logic_vector (7 downto 0);
            S : out std_logic_vector (8 downto 0)
        );
    end component;
    -- declaração de sinais
    signal A_sig, B_sig : std_logic_vector (7 downto 0) := "00000000";
    signal S_sig : std_logic_vector (8 downto 0):= "000000000";

begin
    -- componente questao2
    U_questao2: questao2
        port map (
            A => A_sig,
            B => B_sig,
            S => S_sig
        );

end tb_arch;


