var searchData=
[
  ['scb_20_20_20_20_20_20_20_20_20_20_28serial_20communication_20block_29',['SCB          (Serial Communication Block)',['../group__group__scb.html',1,'']]],
  ['scb_20interrupt_20causes',['SCB Interrupt Causes',['../group__group__scb__common__macros__intr__cause.html',1,'']]],
  ['slave_20interrupt_20statuses',['Slave Interrupt Statuses',['../group__group__scb__common__macros__slave__intr.html',1,'']]],
  ['spi_20interrupt_20statuses',['SPI Interrupt Statuses',['../group__group__scb__common__macros___spi_intr_statuses.html',1,'']]],
  ['slave',['Slave',['../group__group__scb__ezi2c__slave__functions.html',1,'']]],
  ['slave',['Slave',['../group__group__scb__i2c__slave__functions.html',1,'']]],
  ['spi_20_28scb_29',['SPI (SCB)',['../group__group__scb__spi.html',1,'']]],
  ['spi_20callback_20events',['SPI Callback Events',['../group__group__scb__spi__macros__callback__events.html',1,'']]],
  ['spi_20master_20and_20slave_20statuses',['SPI Master and Slave Statuses',['../group__group__scb__spi__macros__master__slave__status.html',1,'']]],
  ['spi_20rx_20fifo_20statuses',['SPI RX FIFO Statuses',['../group__group__scb__spi__macros__rx__fifo__status.html',1,'']]],
  ['spi_20tx_20fifo_20statuses',['SPI TX FIFO Statuses',['../group__group__scb__spi__macros__tx__fifo__status.html',1,'']]],
  ['spi_20transfer_20status',['SPI Transfer Status',['../group__group__scb__spi__macros__xfer__status.html',1,'']]],
  ['smif_20_20_20_20_20_20_20_20_20_28serial_20memory_20interface_29',['SMIF         (Serial Memory Interface)',['../group__group__smif.html',1,'']]],
  ['smif_20memory_20description_20structures',['SMIF Memory Description Structures',['../group__group__smif__data__structures__memslot.html',1,'']]],
  ['sfdp_20macros',['SFDP Macros',['../group__group__smif__macros__sfdp.html',1,'']]],
  ['status_20macros',['Status Macros',['../group__group__smif__macros__status.html',1,'']]],
  ['sysclk_20_20_20_20_20_20_20_28system_20clock_29',['SysClk       (System Clock)',['../group__group__sysclk.html',1,'']]],
  ['sysint_20_20_20_20_20_20_20_28system_20interrupt_29',['SysInt       (System Interrupt)',['../group__group__sysint.html',1,'']]],
  ['syspm_20_20_20_20_20_20_20_20_28system_20power_20management_29',['SysPm        (System Power Management)',['../group__group__syspm.html',1,'']]],
  ['shift_20register_20_28tcpwm_29',['Shift Register (TCPWM)',['../group__group__tcpwm__shiftreg.html',1,'']]],
  ['shift_20register_20clk_20prescaler_20values',['Shift Register CLK Prescaler values',['../group__group__tcpwm__shiftreg__clk__prescalers.html',1,'']]],
  ['shift_20register_20output_20invert',['Shift Register output invert',['../group__group__tcpwm__shiftreg__output__invert.html',1,'']]],
  ['shift_20register_20output_20lines',['Shift Register Output Lines',['../group__group__tcpwm__shiftreg__output__line.html',1,'']]],
  ['shift_20register_20disabled_20output',['Shift Register Disabled Output',['../group__group__tcpwm__shiftreg__output__on__disable.html',1,'']]],
  ['shift_20register_20status',['Shift Register Status',['../group__group__tcpwm__shiftreg__status.html',1,'']]],
  ['sckpolarity',['sckPolarity',['../structcy__stc__tdm__config__tx__t.html#a869ecdc8ea834d943e6697ac805e46a3',1,'cy_stc_tdm_config_tx_t::sckPolarity()'],['../structcy__stc__tdm__config__rx__t.html#a91573eeee10cab242b7211c94b5e4981',1,'cy_stc_tdm_config_rx_t::sckPolarity()']]],
  ['sclkmode',['sclkMode',['../structcy__stc__scb__spi__config__t.html#a7de07d4e2900e6773c541632fecfe611',1,'cy_stc_scb_spi_config_t']]],
  ['sdiod_5fdma_5fdescs_5fbuf_5ft',['sdiod_dma_descs_buf_t',['../structsdiod__dma__descs__buf__t.html',1,'']]],
  ['sdiod_5fevent_5fdata_5fhost_5finfo_5ft',['sdiod_event_data_host_info_t',['../structsdiod__event__data__host__info__t.html',1,'']]],
  ['sdiod_5fevent_5fdata_5fhw_5finfo_5ft',['sdiod_event_data_hw_info_t',['../structsdiod__event__data__hw__info__t.html',1,'']]],
  ['sdiod_5fevent_5fdata_5frx_5finfo_5ft',['sdiod_event_data_rx_info_t',['../structsdiod__event__data__rx__info__t.html',1,'']]],
  ['sdiod_5fevent_5fdata_5ft',['sdiod_event_data_t',['../unionsdiod__event__data__t.html',1,'']]],
  ['sdiod_5fevent_5fdata_5ftx_5finfo_5ft',['sdiod_event_data_tx_info_t',['../structsdiod__event__data__tx__info__t.html',1,'']]],
  ['sdiod_5ff2_5fframe_5fhdr_5ft',['sdiod_f2_frame_hdr_t',['../structsdiod__f2__frame__hdr__t.html',1,'']]],
  ['sdiod_5ff2_5frx_5fframe_5fhdr_5ft',['sdiod_f2_rx_frame_hdr_t',['../structsdiod__f2__rx__frame__hdr__t.html',1,'']]],
  ['sdiod_5ff3_5fframe_5fhdr_5ft',['sdiod_f3_frame_hdr_t',['../structsdiod__f3__frame__hdr__t.html',1,'']]],
  ['sdiod_5ff3_5frx_5fframe_5fhdr_5ft',['sdiod_f3_rx_frame_hdr_t',['../structsdiod__f3__rx__frame__hdr__t.html',1,'']]],
  ['sdiod_5ftx_5fframe_5fhdr_5ft',['sdiod_tx_frame_hdr_t',['../unionsdiod__tx__frame__hdr__t.html',1,'']]],
  ['second',['second',['../struct_r_t_c___t_i_m_e__t.html#a4c147d173ecb98f1c37696a7272b6746',1,'RTC_TIME_t']]],
  ['sectorscount',['sectorsCount',['../structcy__stc__smif__hybrid__region__info__t.html#a8091f46b31b31c38e46fa7eec1e35cff',1,'cy_stc_smif_hybrid_region_info_t']]],
  ['serialinput',['serialInput',['../structcy__stc__tcpwm__shiftreg__config__t.html#a6e62ef95e493e3b059df4c434e6ee3ea',1,'cy_stc_tcpwm_shiftreg_config_t']]],
  ['serialinputmode',['serialInputMode',['../structcy__stc__tcpwm__shiftreg__config__t.html#ab80c79ccae10032aae7f61de48480954',1,'cy_stc_tcpwm_shiftreg_config_t']]],
  ['setupdelay',['setupDelay',['../structcy__stc__smif__config__t.html#aae74c4687a90d5dc6050769dca300935',1,'cy_stc_smif_config_t']]],
  ['shiftinput',['shiftInput',['../structcy__stc__tcpwm__shiftreg__config__t.html#af8adc6278c22029d5f223ff5ef31b469',1,'cy_stc_tcpwm_shiftreg_config_t']]],
  ['shiftinputmode',['shiftInputMode',['../structcy__stc__tcpwm__shiftreg__config__t.html#a4874f2720f10841ecbff753faec35004',1,'cy_stc_tcpwm_shiftreg_config_t']]],
  ['shiftregondisable',['shiftRegOnDisable',['../structcy__stc__tcpwm__shiftreg__config__t.html#ac9af39713abe383b8bfbd775521aa306',1,'cy_stc_tcpwm_shiftreg_config_t']]],
  ['signalinput',['signalInput',['../structcy__stc__tdm__config__tx__t.html#aef31976c1428b40f0c89e8a73c605c65',1,'cy_stc_tdm_config_tx_t::signalInput()'],['../structcy__stc__tdm__config__rx__t.html#a1c21b39d6dfa8bcf2a1bb167b5fc19a7',1,'cy_stc_tdm_config_rx_t::signalInput()']]],
  ['signextend',['signExtend',['../structcy__stc__tdm__config__rx__t.html#a773f6c3e94da293783cc403f5fa03b13',1,'cy_stc_tdm_config_rx_t']]],
  ['slaveaddress',['slaveAddress',['../structcy__stc__scb__i2c__config__t.html#a9e0bf167c747280bb8a1c2f4f134889b',1,'cy_stc_scb_i2c_config_t::slaveAddress()'],['../structcy__stc__scb__i2c__master__xfer__config__t.html#ad593c8662c67ee3d7b766d1bfac64639',1,'cy_stc_scb_i2c_master_xfer_config_t::slaveAddress()']]],
  ['slaveaddress1',['slaveAddress1',['../structcy__stc__scb__ezi2c__config__t.html#a88d6b09d3fceb2aa9968b23b0811b667',1,'cy_stc_scb_ezi2c_config_t']]],
  ['slaveaddress2',['slaveAddress2',['../structcy__stc__scb__ezi2c__config__t.html#a148817489baeb7ef705e35f4e9687156',1,'cy_stc_scb_ezi2c_config_t']]],
  ['slaveaddressmask',['slaveAddressMask',['../structcy__stc__scb__i2c__config__t.html#a3578fa3852e87ead95db3c0c13064d71',1,'cy_stc_scb_i2c_config_t']]],
  ['slaveselect',['slaveSelect',['../structcy__stc__smif__mem__config__t.html#a1ddf064315a00cf0929f632835ad5508',1,'cy_stc_smif_mem_config_t']]],
  ['sleep_5fconfig',['sleep_config',['../struct_b_t_s_s___s_y_s_t_e_m___s_l_e_e_p___p_a_r_a_m_s__t.html#a467c6adc162d7fc5937a613140e0d563',1,'BTSS_SYSTEM_SLEEP_PARAMS_t']]],
  ['smartcardretryonnack',['smartCardRetryOnNack',['../structcy__stc__scb__uart__config__t.html#a91d7c0020ac28344f4ee9c1084123a7d',1,'cy_stc_scb_uart_config_t']]],
  ['smif_5ftype',['SMIF_Type',['../struct_s_m_i_f___type.html',1,'']]],
  ['spimode',['spiMode',['../structcy__stc__scb__spi__config__t.html#a4fc24e3daa02dc8a81de14341a954110',1,'cy_stc_scb_spi_config_t']]],
  ['srcburstsize',['srcBurstSize',['../union_b_t_s_s___d_m_a_c___c_o_n_t_r_o_l___r_e_g__t.html#ad250877358eef544d2ca558efd9fa7c1',1,'BTSS_DMAC_CONTROL_REG_t']]],
  ['srcdatawidth',['srcDataWidth',['../union_b_t_s_s___d_m_a_c___c_o_n_t_r_o_l___r_e_g__t.html#ab89b30aa2576a9cdc37123f95e237933',1,'BTSS_DMAC_CONTROL_REG_t']]],
  ['srcdmaline',['srcDmaLine',['../union_b_t_s_s___d_m_a_c___c_o_n_f_i_g___r_e_g__t.html#ac74d248fe18c2af0e21a2ad06bc7d1d4',1,'BTSS_DMAC_CONFIG_REG_t']]],
  ['srcincrement',['srcIncrement',['../union_b_t_s_s___d_m_a_c___c_o_n_t_r_o_l___r_e_g__t.html#af318a597ff63eb2134be2c5e4b005034',1,'BTSS_DMAC_CONTROL_REG_t']]],
  ['ssholddelay',['ssHoldDelay',['../structcy__stc__scb__spi__config__t.html#ab8edbc1f13c9178acf16e0de8348d513',1,'cy_stc_scb_spi_config_t']]],
  ['ssinterframedelay',['ssInterFrameDelay',['../structcy__stc__scb__spi__config__t.html#a735701f48759ffcf23702d50283165c0',1,'cy_stc_scb_spi_config_t']]],
  ['sspolarity',['ssPolarity',['../structcy__stc__scb__spi__config__t.html#a53fea8be8ff446f4cdbfba9be4d07948',1,'cy_stc_scb_spi_config_t']]],
  ['sssetupdelay',['ssSetupDelay',['../structcy__stc__scb__spi__config__t.html#a539ef1ac2ebb0ea2d75856cced20fcd5',1,'cy_stc_scb_spi_config_t']]],
  ['startinput',['startInput',['../structcy__stc__tcpwm__counter__config__t.html#a196e0eb9e9b9a5772d592af837f0770e',1,'cy_stc_tcpwm_counter_config_t::startInput()'],['../structcy__stc__tcpwm__pwm__config__t.html#a8c931214b10404070b4fc713ba1ac339',1,'cy_stc_tcpwm_pwm_config_t::startInput()'],['../structcy__stc__tcpwm__shiftreg__config__t.html#ab31c0afc07c0356a69b0993e58a2577f',1,'cy_stc_tcpwm_shiftreg_config_t::startInput()']]],
  ['startinputmode',['startInputMode',['../structcy__stc__tcpwm__counter__config__t.html#acf2e30970a7085ed01f8f62648e929c8',1,'cy_stc_tcpwm_counter_config_t::startInputMode()'],['../structcy__stc__tcpwm__pwm__config__t.html#ae0207c4144a26dd04c0e06b09f931da3',1,'cy_stc_tcpwm_pwm_config_t::startInputMode()'],['../structcy__stc__tcpwm__shiftreg__config__t.html#a7967565f53758c555681b49b08d5dc21',1,'cy_stc_tcpwm_shiftreg_config_t::startInputMode()']]],
  ['stopbits',['stopBits',['../structcy__stc__scb__uart__config__t.html#a621fdf75f6e9856d92bdbf1da793f2b9',1,'cy_stc_scb_uart_config_t']]],
  ['stopinput',['stopInput',['../structcy__stc__tcpwm__counter__config__t.html#ae8b6f0d0fce13fe1903ac0bd2712e1c8',1,'cy_stc_tcpwm_counter_config_t::stopInput()'],['../structcy__stc__tcpwm__quaddec__config__t.html#a9181815a912b6c5ed2949711024410d5',1,'cy_stc_tcpwm_quaddec_config_t::stopInput()']]],
  ['stopinputmode',['stopInputMode',['../structcy__stc__tcpwm__counter__config__t.html#a8fa458977f7f877924296770113256d8',1,'cy_stc_tcpwm_counter_config_t::stopInputMode()'],['../structcy__stc__tcpwm__quaddec__config__t.html#a6d8a95cce86565d2f8aa6453d038bb8d',1,'cy_stc_tcpwm_quaddec_config_t::stopInputMode()']]],
  ['stsregbusymask',['stsRegBusyMask',['../structcy__stc__smif__mem__device__cfg__t.html#a386fbd008f608cf037756c486cb902ab',1,'cy_stc_smif_mem_device_cfg_t']]],
  ['stsregquadenablemask',['stsRegQuadEnableMask',['../structcy__stc__smif__mem__device__cfg__t.html#a94531399701237a6c42b7ae8098f9c83',1,'cy_stc_smif_mem_device_cfg_t']]],
  ['subaddresssize',['subAddressSize',['../structcy__stc__scb__ezi2c__config__t.html#ac96d80c0b5ec65b2c1e64dc3b7fdf66b',1,'cy_stc_scb_ezi2c_config_t']]],
  ['submode',['subMode',['../structcy__stc__scb__spi__config__t.html#a75c45e3e4b63c4bba526de72ac9850ce',1,'cy_stc_scb_spi_config_t']]],
  ['swapinput',['swapInput',['../structcy__stc__tcpwm__pwm__config__t.html#a9dab503096fd210a7b909a4091676109',1,'cy_stc_tcpwm_pwm_config_t']]],
  ['swapinputmode',['swapInputMode',['../structcy__stc__tcpwm__pwm__config__t.html#a54e92c1a3430ac9eec906f281f55e71e',1,'cy_stc_tcpwm_pwm_config_t']]],
  ['swapoverflowunderflow',['swapOverflowUnderflow',['../structcy__stc__tcpwm__pwm__config__t.html#aaebfe76a3b714527e97e4da1390e1175',1,'cy_stc_tcpwm_pwm_config_t']]]
];
