Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/tp2TestFinal_isim_beh.exe" -prj "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/tp2TestFinal_beh.prj" "work.tp2TestFinal" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/../../TP1a/XOR.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/../../TP1a/SUB.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/../../TP1a/SRL.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/../../TP1a/SRA.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/../../TP1a/OR.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/../../TP1a/NOR.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/../../TP1a/AND.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/../../TP1a/ADD.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/../../TP1a/ALU.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/Tx.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/Rx.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/FIFO.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/BaudRateGen.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/../../TP1a/PROGRAMA.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/UART.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/Int_Tx.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/Int_Rx.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/ProgramaTP2.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/tp2TestFinal.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/ProgramaTP2.v" Line 77: Port DATOA is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/ProgramaTP2.v" Line 93: Port STATE is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 116664 KB
Fuse CPU Usage: 390 ms
Compiling module BaudRateGen(N=8,M=163)
Compiling module Rx(N_BIT=8,N_TICK=16)
Compiling module FIFO(B=8,W=4)
Compiling module Tx(N_BIT=8,N_TICK=16)
Compiling module UART
Compiling module Int_Rx
Compiling module ADD
Compiling module SUB
Compiling module AND
Compiling module OR
Compiling module XOR
Compiling module SRA
Compiling module SRL
Compiling module NOR
Compiling module ALU
Compiling module ALU_HANDLER
Compiling module Int_Tx
Compiling module ProgramaTP2
Compiling module tp2TestFinal
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/tp2TestFinal_isim_beh.exe
Fuse Memory Usage: 121256 KB
Fuse CPU Usage: 546 ms
