<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6864172 - Manufacturing method of semiconductor device - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Manufacturing method of semiconductor device"><meta name="DC.contributor" content="Takashi Noma" scheme="inventor"><meta name="DC.contributor" content="Hiroyuki Shinogi" scheme="inventor"><meta name="DC.contributor" content="Yukihiro Takao" scheme="inventor"><meta name="DC.contributor" content="Sanyo Electric Co., Ltd." scheme="assignee"><meta name="DC.date" content="2003-6-17" scheme="dateSubmitted"><meta name="DC.description" content="A manufacturing method of a semiconductor device of this invention includes forming metal pads on a Si substrate through a first oxide film, bonding the Si substrate and a holding substrate which bolsters the Si substrate through a bonding film, forming an opening by etching the Si substrate followed by forming a second oxide film on a back surface of the Si substrate and in the opening, forming a wiring connected to the metal pads after etching the second oxide film, forming a conductive terminal on the wiring, dicing from the back surface of the Si substrate to the bonding film and separating the Si substrate and the holding substrate."><meta name="DC.date" content="2005-3-8" scheme="issued"><meta name="DC.relation" content="US:6506681" scheme="references"><meta name="DC.relation" content="US:6597059" scheme="references"><meta name="DC.relation" content="US:6649931" scheme="references"><meta name="citation_patent_number" content="US:6864172"><meta name="citation_patent_application_number" content="US:10/462,829"><link rel="canonical" href="http://www.google.com/patents/US6864172"/><meta property="og:url" content="http://www.google.com/patents/US6864172"/><meta name="title" content="Patent US6864172 - Manufacturing method of semiconductor device"/><meta name="description" content="A manufacturing method of a semiconductor device of this invention includes forming metal pads on a Si substrate through a first oxide film, bonding the Si substrate and a holding substrate which bolsters the Si substrate through a bonding film, forming an opening by etching the Si substrate followed by forming a second oxide film on a back surface of the Si substrate and in the opening, forming a wiring connected to the metal pads after etching the second oxide film, forming a conductive terminal on the wiring, dicing from the back surface of the Si substrate to the bonding film and separating the Si substrate and the holding substrate."/><meta property="og:title" content="Patent US6864172 - Manufacturing method of semiconductor device"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("ZqTtU762CJKxoQTh3YDgBQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("NZL"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("ZqTtU762CJKxoQTh3YDgBQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("NZL"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6864172?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6864172"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=IsBrBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6864172&amp;usg=AFQjCNFnK2kJC0kCTvdMktlC3EiKGABRoA" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6864172.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6864172.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20040063268"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6864172"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6864172" style="display:none"><span itemprop="description">A manufacturing method of a semiconductor device of this invention includes forming metal pads on a Si substrate through a first oxide film, bonding the Si substrate and a holding substrate which bolsters the Si substrate through a bonding film, forming an opening by etching the Si substrate followed...</span><span itemprop="url">http://www.google.com/patents/US6864172?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6864172 - Manufacturing method of semiconductor device</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6864172 - Manufacturing method of semiconductor device" title="Patent US6864172 - Manufacturing method of semiconductor device"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6864172 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/462,829</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Mar 8, 2005</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jun 17, 2003</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jun 18, 2002</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/CN1276492C">CN1276492C</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN1469447A">CN1469447A</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN1855463A">CN1855463A</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN100474573C">CN100474573C</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1376678A2">EP1376678A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1376678A3">EP1376678A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP2207198A2">EP2207198A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP2207198A3">EP2207198A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7719102">US7719102</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20040063268">US20040063268</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20080265424">US20080265424</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">10462829, </span><span class="patent-bibdata-value">462829, </span><span class="patent-bibdata-value">US 6864172 B2, </span><span class="patent-bibdata-value">US 6864172B2, </span><span class="patent-bibdata-value">US-B2-6864172, </span><span class="patent-bibdata-value">US6864172 B2, </span><span class="patent-bibdata-value">US6864172B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Takashi+Noma%22">Takashi Noma</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Hiroyuki+Shinogi%22">Hiroyuki Shinogi</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Yukihiro+Takao%22">Yukihiro Takao</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Sanyo+Electric+Co.,+Ltd.%22">Sanyo Electric Co., Ltd.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6864172.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6864172.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6864172.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (3),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (121),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (63),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (7)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6864172&usg=AFQjCNGg4YcGA8DcxcVlEll4I4LsRJ92fA">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6864172&usg=AFQjCNEjGFqgTldmCKITe_ZaxRNuFISe6A">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6864172B2%26KC%3DB2%26FT%3DD&usg=AFQjCNGPR6bhVnEEcoCAerbNgn9ZdQizDQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55400519" lang="EN" load-source="patent-office">Manufacturing method of semiconductor device</invention-title></span><br><span class="patent-number">US 6864172 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50796605" lang="EN" load-source="patent-office"> <div num="P-00001" class="abstract">A manufacturing method of a semiconductor device of this invention includes forming metal pads on a Si substrate through a first oxide film, bonding the Si substrate and a holding substrate which bolsters the Si substrate through a bonding film, forming an opening by etching the Si substrate followed by forming a second oxide film on a back surface of the Si substrate and in the opening, forming a wiring connected to the metal pads after etching the second oxide film, forming a conductive terminal on the wiring, dicing from the back surface of the Si substrate to the bonding film and separating the Si substrate and the holding substrate.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(15)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6864172B2/US06864172-20050308-D00014.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6864172B2/US06864172-20050308-D00014.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(23)</span></span></div><div class="patent-text"><div mxw-id="PCLM8815093" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. A manufacturing method of a semiconductor device, comprising:
<div class="claim-text">forming a metal pad on a front surface of a semiconductor wafer; </div>
<div class="claim-text">attaching a holding substrate to the front surface of the semiconductor wafer by placing a film therebetween; </div>
<div class="claim-text">forming an opening by etching a back surface of the semiconductor wafer to expose at least a portion of the metal pad; </div>
<div class="claim-text">forming an insulating film on the back surface of the semiconductor wafer and on bottom and side walls of the opening; </div>
<div class="claim-text">etching the insulating film to expose at least a portion of the metal pad; </div>
<div class="claim-text">forming a wiring pattern connected to the exposed metal pad; </div>
<div class="claim-text">forming a protection film on the wiring pattern; </div>
<div class="claim-text">forming an electrode on a portion of the wiring pattern that is not covered with the protection film; </div>
<div class="claim-text">dicing the semiconductor wafer from the back surface thereof; and </div>
<div class="claim-text">separating the semiconductor wafer from the holding substrate. </div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the attaching of the holding substrate comprises bonding the semiconductor wafer and the holding substrate on a periphery of the semiconductor wafer using an epoxy resin.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the film between the semiconductor wafer and the holding substrate comprises an organic film soluble in an organic solvent.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the film between the semiconductor wafer and the holding substrate comprises an adhesive film.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the film between the semiconductor wafer and the holding substrate comprises a UV-tape and the holding substrate comprises a transparent glass, wherein ultraviolet radiation is applied to the diced semiconductor wafer.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
      <div class="claim-text">6. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the separating of the semiconductor wafer comprises scraping off the epoxy resin physically using a cutting tool.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
      <div class="claim-text">7. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the separating of the semiconductor wafer comprises dissolving the epoxy resin chemically by immersing the semiconductor wafer in an acid.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
      <div class="claim-text">8. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the separating of the semiconductor wafer comprises grinding a periphery of the semiconductor wafer having the epoxy resin thereon.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
      <div class="claim-text">9. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the forming of the wiring pattern comprises forming an aluminum film and plating films of nickel and gold on the aluminum film.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
      <div class="claim-text">10. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the forming of the wiring pattern comprises forming a titan-tungsten film and plating a copper film on the titan-tungsten film.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
      <div class="claim-text">11. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising grinding the back surface of the semiconductor wafer prior to the forming of the opening.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
      <div class="claim-text">12. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising forming on the front surface of the semiconductor wafer another wiring pattern connected to the metal pad and forming a metal post for electrode connection on said another wiring pattern.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
      <div class="claim-text">13. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the film between the semiconductor wafer and the holding substrate comprises a layer coated with an UV-type adhesive material, and the separating of the semiconductor wafer comprises irradiating the semiconductor wafer with ultraviolet radiation.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
      <div class="claim-text">14. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the dicing of the semiconductor wafer is such that a groove formed by the dicing reaches the film.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00015" num="00015" class="claim">
      <div class="claim-text">15. A manufacturing method of a semiconductor device, comprising:
<div class="claim-text">forming a metal pad on a front surface of a semiconductor wafer; </div>
<div class="claim-text">attaching a holding substrate to the front surface of the semiconductor wafer by placing a film therebetween; </div>
<div class="claim-text">forming an opening by etching a back surface of the semiconductor wafer to expose at least a portion of the metal pad; </div>
<div class="claim-text">forming an insulating coating on a side wall of the opening; </div>
<div class="claim-text">filling the opening having the insulating coating with a metal; </div>
<div class="claim-text">forming an electrode on the opening filled with the metal or on a wiring pattern connected to the opening filled with the metal; </div>
<div class="claim-text">dicing the semiconductor wafer from the back surface thereof; and </div>
<div class="claim-text">separating the semiconductor wafer from the holding substrate. </div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00016" num="00016" class="claim">
      <div class="claim-text">16. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the attaching of the holding substrate comprises bonding the semiconductor wafer and the holding substrate on a periphery of the semiconductor wafer using an epoxy resin.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
      <div class="claim-text">17. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the film between the semiconductor wafer and the holding substrate comprises an organic film soluble in an organic solvent.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00018" num="00018" class="claim">
      <div class="claim-text">18. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the film between the semiconductor wafer and the holding substrate comprises an adhesive film.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00019" num="00019" class="claim">
      <div class="claim-text">19. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the film between the semiconductor wafer and the holding substrate comprises a UV-tape and the holding substrate comprises a transparent glass, wherein ultraviolet radiation is applied to the diced semiconductor wafer.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00020" num="00020" class="claim">
      <div class="claim-text">20. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising grinding the back surface of the semiconductor wafer prior to the forming of the opening.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00021" num="00021" class="claim">
      <div class="claim-text">21. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising forming on the front surface of the semiconductor wafer a metal post that is disposed on the metal pad or on a wiring pattern formed on the front surface of the semiconductor wafer and connected to the metal pad.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00022" num="00022" class="claim">
      <div class="claim-text">22. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the film between the semiconductor wafer and the holding substrate comprises a layer coated with an UV-type adhesive material, and the separating of the semiconductor wafer comprises irradiating the semiconductor wafer with ultraviolet radiation.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00023" num="00023" class="claim">
      <div class="claim-text">23. The manufacturing method of a semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein a diameter of the film between the semiconductor wafer and the holding substrate is smaller than a diameter of the semiconductor wafer or a diameter of the holding substrate.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES15837637" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p num="P-00002">1. Field of the Invention</p>
    <p num="P-00003">This invention relates to a manufacturing method of a semiconductor device, specifically to a manufacturing method of a BGA (Ball Grid Array) type semiconductor device which has ball-shaped conductive terminals.</p>
    <p num="P-00004">2. Description of the Related Art</p>
    <p num="P-00005">A BGA type semiconductor device has been known as a kind of surface-mount type semiconductor device. A plurality of ball-shaped conductive terminals made of a metal material such as solder is arrayed in a grid pattern on one principal surface of a package substrate and is connected with a semiconductor die bonded on the other principal surface of the substrate in the BGA type semiconductor device. When the BGA type semiconductor device is mounted into electronic equipment, the semiconductor die and external circuit on a printed circuit board are electrically connected by thermally bonding each of the conductive terminals to each of wiring patterns on the printed circuit board.</p>
    <p num="P-00006">Such a BGA type semiconductor device is known to have advantages in providing a large number of connection terminals as well as reducing the size over other surface-mount type semiconductor devices such as an SOP (Small Outline Package) and a QFP (Quad Flat Package), which have lead pins protruding from their sides.</p>
    <p num="P-00007">The BGA type semiconductor device was adopted into a CCD image sensor in recent years, and has been used as an image sensor chip mounted in a mobile telephone which is strongly required to reduce the size.</p>
    <p num="P-00008">On the other hand, three-dimensional packaging technologies have come to attention, which use a wafer level CSP (Chip Size Package) or a technology to make through-hole interconnection in silicon substrate. These technologies include a method to make through-hole interconnection in silicon substrate after bonding multi layers of chips and a method to stack silicon wafers after making through-hole interconnections in the silicon substrate from the surface.</p>
    <p num="P-00009">However, conventional three-dimensional packaging technologies have shortcomings of increased process steps. That is, because processing to make through-hole interconnection in silicon substrate starts from the surface and a via hole is filled with copper, CMP (Chemical Mechanical Polishing) processing from the top surface and re-distribution to connect the copper and a pad after forming the via hole are required. Although copper wiring technology is suitable for fine patterning, increased cost is unavoidable because copper itself is expensive and it is necessary to purchase a specific apparatus additionally.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p num="P-00010">The invention provides a manufacturing method of a semiconductor device. The method includes forming a metal pad on the front surface of a semiconductor wafer, attaching a holding substrate to the front surface of the semiconductor wafer by placing a film therebetween, forming an opening by etching the back surface of the semiconductor wafer to expose at least a portion of the metal pad, forming an insulating film on the back surface of the semiconductor wafer and on bottom and side walls of the opening, and etching the insulating film to expose at least a portion of the metal pad. The method also includes forming a wiring pattern connected to the exposed metal pad, forming a protection film on the wiring pattern, forming an electrode on a portion of the wiring pattern that is not covered with the protection film, dicing the semiconductor wafer from the back surface thereof, and separating the semiconductor wafer from the holding substrate.</p>
    <p num="P-00011">The invention also provides a manufacturing method of a semiconductor device. The method includes forming a metal pad on the front surface of a semiconductor wafer, attaching a holding substrate to the front surface of the semiconductor wafer by placing a film therebetween, forming an opening by etching the back surface of the semiconductor wafer to expose at least a portion of the metal pad, forming an insulating coating on a side wall of the opening, and filling the opening having the insulating coating with a metal. The method also includes forming an electrode on the opening filled with the metal or on a wiring pattern connected to the opening filled with the metal, dicing the semiconductor wafer from the back surface thereof, and separating the semiconductor wafer from the holding substrate.</p>
    <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="P-00012"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a cross-sectional view of a semiconductor device intermediate formed by a step of a manufacturing method of the first embodiment of this invention.</p>
      <p num="P-00013"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a cross-sectional view of a semiconductor device intermediate following the step of FIG. <b>1</b>.</p>
      <p num="P-00014"> <figref idrefs="DRAWINGS">FIG. 3A</figref> is a cross-sectional view of a semiconductor device intermediate following the step of FIG. <b>2</b>.</p>
      <p num="P-00015"> <figref idrefs="DRAWINGS">FIG. 3B</figref> shows a cross-sectional view and a plan view of an outline of the semiconductor device intermediate of FIG. <b>3</b>A.</p>
      <p num="P-00016">FIG. <b>4</b>A and <figref idrefs="DRAWINGS">FIG. 4B</figref> are cross-sectional views of semiconductor device intermediates following the step of FIG. <b>3</b>A.</p>
      <p num="P-00017"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a cross-sectional view of a semiconductor device intermediate following the step of FIG. <b>4</b>B.</p>
      <p num="P-00018"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a cross-sectional view of a semiconductor device intermediate following the step of FIG. <b>5</b>.</p>
      <p num="P-00019"> <figref idrefs="DRAWINGS">FIG. 7A</figref> is a cross-sectional view of a semiconductor device intermediate following the step of FIG. <b>6</b>.</p>
      <p num="P-00020"> <figref idrefs="DRAWINGS">FIG. 7B</figref> includes a cross-sectional view and a plan view of an outline of the semiconductor device intermediate of FIG. <b>7</b>A.</p>
      <p num="P-00021"> <figref idrefs="DRAWINGS">FIG. 8</figref> is a cross-sectional view of a semiconductor device intermediate following the step of FIG. <b>7</b>A.</p>
      <p num="P-00022"> <figref idrefs="DRAWINGS">FIG. 9</figref> is a cross-sectional view of a semiconductor device manufactured according to a second embodiment of this invention.</p>
      <p num="P-00023">FIG. <b>10</b>A and <figref idrefs="DRAWINGS">FIG. 10B</figref> are cross-sectional views of semiconductor device intermediates formed by steps of a manufacturing method of a third embodiment of this invention.</p>
      <p num="P-00024"> <figref idrefs="DRAWINGS">FIG. 11A</figref> is a cross-sectional view of a semiconductor device intermediate following the step of FIG. <b>10</b>A.</p>
      <p num="P-00025"> <figref idrefs="DRAWINGS">FIG. 11B</figref> includes a cross-sectional view and a plan view of an outline of the semiconductor device intermediate of FIG. <b>11</b>A.</p>
      <p num="P-00026">FIG. <b>12</b>A and <figref idrefs="DRAWINGS">FIG. 12B</figref> are cross-sectional views of semiconductor device intermediates following the step of FIG. <b>11</b>A.</p>
      <p num="P-00027">FIG. <b>13</b>A and <figref idrefs="DRAWINGS">FIG. 13B</figref> are cross-sectional views of semiconductor device intermediates following the step of FIG. <b>12</b>B.</p>
      <p num="P-00028">FIG. <b>14</b>A and <figref idrefs="DRAWINGS">FIG. 14B</figref> are cross-sectional views of semiconductor device intermediates following the step of FIG. <b>13</b>B.</p>
      <p num="P-00029"> <figref idrefs="DRAWINGS">FIG. 15A</figref> is a cross-sectional view of a semiconductor device intermediate following the step of FIG. <b>14</b>B.</p>
      <p num="P-00030"> <figref idrefs="DRAWINGS">FIG. 15B</figref> includes a cross-sectional view and a plan view of an outline of the semiconductor device intermediate of FIG. <b>15</b>A.</p>
      <p num="P-00031"> <figref idrefs="DRAWINGS">FIG. 16</figref> is a cross-sectional of a semiconductor device intermediate following the step of FIG. <b>15</b>A.</p>
      <p num="P-00032"> <figref idrefs="DRAWINGS">FIG. 17A</figref> is a cross-sectional view of a semiconductor device according to a manufacturing method of the fourth embodiment of this invention.</p>
      <p num="P-00033"> <figref idrefs="DRAWINGS">FIG. 17B</figref> is a cross-sectional view of a semiconductor device according to a manufacturing method of the fifth embodiment of this invention.</p>
    </description-of-drawings> <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p num="P-00034">The first embodiment according to the manufacturing method of the semiconductor device of this invention will be explained referring to the figures hereinafter.</p>
    <p num="P-00035">First, an oxide film is formed on a silicon wafer (hereafter referred to as Si substrate) having a thickness of 1 to 600 m, a plurality of metal (aluminum, aluminum alloy or copper, for example) pads <b>2</b> <i>a </i>and <b>2</b> <i>b </i>are formed on the oxide film, and an SiO<sub>2 </sub>film or a PSG (phosphosilicate glass) film is formed by plasma CVD to cover the pads <b>2</b> <i>a </i>and <b>2</b> <i>b</i>, forming a first oxide film <b>3</b> of a predetermined thickness together with the oxide film, as shown in FIG. <b>1</b>. The pads <b>2</b> <i>a </i>and <b>2</b> <i>b </i>are connected with corresponding semiconductor elements formed in the Si substrate <b>1</b>. The first oxide film <b>3</b> may be ground physically or etched chemically, for example, when extra flatness is required. Then portions (surface portions) of the pads <b>2</b> <i>a </i>and <b>2</b> <i>b </i>are exposed by etching the first oxide film <b>3</b> on the pads <b>2</b> <i>a </i>and <b>2</b> <i>b </i>using a photoresist film (not shown) as a mask. After that, a first wiring <b>4</b> made of aluminum, aluminum alloy or copper is formed on the surface of the pads <b>2</b> <i>a </i>and <b>2</b> <i>b</i>. Total thickness of the first oxide film <b>3</b> is about 5 m in this embodiment.</p>
    <p num="P-00036">Next, a polyimide film <b>5</b> is formed on the surface of the first wiring <b>4</b>, and the polyimide film <b>5</b> is etched using a photoresist film (not shown) as a mask to form openings on the first wiring <b>4</b> connected with the pads <b>2</b> <i>a </i>and <b>2</b> <i>b</i>, as shown in FIG. <b>2</b>. <figref idrefs="DRAWINGS">FIG. 2</figref> shows the openings formed at both ends of the polyimide film <b>5</b>.</p>
    <p num="P-00037">Then after nickel (Ni) and gold (Au), which are not shown in the figure, are deposited in the openings, copper (Cu) is plated on them with a conventional plating apparatus to fill the openings with Cu posts <b>6</b>. Au can be plated on the Cu posts <b>6</b> in order to protect the Cu posts <b>6</b> from corrosion. The total thickness of the conductive materials (Ni, Au, Cu and Au) filled in the opening is about 25 m in this embodiment.</p>
    <p num="P-00038">When this process is applied to a CSP process not used for three-dimensional process, there is no need of forming the openings. Thus coating entire surface with polyimide film <b>5</b> is enough.</p>
    <p num="P-00039">Or a holding substrate <b>8</b>, which will be described below, may be bonded on the Si substrate <b>1</b> without the polyimide film <b>5</b> using a bonding film.</p>
    <p num="P-00040">When this process is adopted into CCD image sensors, it is necessary to form a transparent polyimide film or a transparent glass epoxy resin using screen printing in place of the polyimide film <b>5</b>. A glass plate material may be bonded using an epoxy resin.</p>
    <p num="P-00041">Next, a bonding film <b>7</b> is applied on the polyimide film <b>5</b> and the Cu posts <b>6</b> (or on Au on the Cu posts <b>6</b>), and the holding substrate <b>8</b> and the Si substrate <b>1</b> are bonded together through the bonding film <b>7</b>, as shown in FIG. <b>3</b>A.</p>
    <p num="P-00042">The holding substrate <b>8</b> is a holding material to prevent the Si substrate <b>1</b> from cracking during back-grinding of the Si substrate <b>1</b>, which will be described below. The holding substrate <b>8</b> may be a Si plate, an oxide film, a glass substrate, a ceramic layer or the like. Thickness of the holding substrate <b>8</b> is about 400 m in this embodiment, as required as the holding material.</p>
    <p num="P-00043">An organic film soluble in acetone is adopted as the bonding film <b>7</b> in order to improve workability in separation process of the Si substrate <b>1</b> and the holding substrate <b>8</b>. Thickness of the bonding film <b>7</b> is about 100 m in this embodiment. The bonding film <b>7</b> is placed on the wafer leaving space at the peripheral portion of the wafer so that an epoxy resin <b>9</b> will be placed on the wafer to surround the bonding film <b>7</b>.</p>
    <p num="P-00044">A film without adhesiveness can be used in place of the bonding film, applying adhesive material on both sides of the film to bond the holding substrate <b>8</b> and the Si substrate <b>1</b> together. In this case, a solvent in which the adhesive material dissolves is used.</p>
    <p num="P-00045"> <figref idrefs="DRAWINGS">FIG. 3B</figref> shows a cross-sectional view and a plan view of an outline of the semiconductor device intermediate shown in <figref idrefs="DRAWINGS">FIG. 3A</figref> (the holding substrate <b>8</b> is omitted for convenience of explanation).</p>
    <p num="P-00046">The bonding film <b>7</b> is sealed and fixed by packing the periphery of the bonding film <b>7</b> with the epoxy resin <b>9</b>, as shown in FIG. <b>3</b>B. Infiltration of chemical solution such as an organic solvent during various kinds of processing is prevented by the epoxy resin <b>9</b>. This epoxy resin <b>9</b> may be a polyimide resin.</p>
    <p num="P-00047">Next, the Si substrate <b>1</b> is back-ground to make the Si substrate <b>1</b> about 10 to 100 m thick, as shown in FIG. <b>4</b>A. The holding substrate <b>8</b> bolsters the Si substrate <b>1</b> during the back-grinding process. Then the back surface of the Si substrate <b>1</b> which is back-ground and the first oxide film <b>3</b> are etched to form a first opining K<b>1</b>, so that the pads <b>2</b> <i>a </i>and <b>2</b> <i>b </i>are exposed.</p>
    <p num="P-00048">After a second oxide film <b>10</b> is deposited on the back surface of the Si substrate <b>1</b>, the second oxide film <b>10</b> is etched to form a second opening K<b>2</b>, using a photoresist film (not shown) as a mask, as shown in <figref idrefs="DRAWINGS">FIG. 4B. A</figref> portion <b>3</b> <i>a </i>of the first oxide film <b>3</b> is left between the pad <b>2</b> <i>a </i>and the pad <b>2</b> <i>b</i>. A silicon nitride film or a polyimide film may be used instead of the second oxide film <b>10</b>.</p>
    <p num="P-00049">Although etching process of the Si substrate <b>1</b> is followed by etching process of the first oxide film <b>3</b>, the second oxide film <b>10</b> is formed on the Si substrate <b>1</b> and in the first opening K<b>1</b>, and the second oxide film <b>10</b> is etched to form the second opening K<b>2</b> in this embodiment, it is also possible that only the Si substrate <b>1</b> is etched, the second oxide film <b>10</b> is formed while the first oxide film <b>3</b> is left under the pads <b>2</b> <i>a </i>and <b>2</b> <i>b</i>, and the second oxide film <b>10</b> and the first oxide film <b>3</b> are etched to form the second opening K<b>2</b>.</p>
    <p num="P-00050">Next, cushioning material <b>11</b> is formed at desired portions on the surface of the second oxide film <b>10</b> and aluminum (Al) or Al alloy is sputtered to cover the cushioning material <b>11</b>, the second oxide film <b>10</b> and the second opening K<b>2</b>, forming the second wiring <b>12</b>, as shown in FIG. <b>5</b>. Or the second wiring <b>12</b> can be made of copper.</p>
    <p num="P-00051">Next, the second wiring <b>12</b> is etched using a photoresist film (not shown) as a mask, so that the first oxide film <b>3</b> <i>a </i>is exposed, as shown in FIG. <b>6</b>. That is, the etching is made to align each edge of the pads <b>2</b> <i>a </i>and <b>2</b> <i>b </i>with each edge of the second wiring <b>12</b> which covers the exposed back surface of the pads <b>2</b> <i>a </i>and <b>2</b> <i>b</i>. As a result, each of the pads <b>2</b> <i>a </i>and <b>2</b> <i>b </i>and the second wiring <b>12</b> are formed to have contacting area of length of about ten to several hundred micrometers. After forming the second wiring <b>12</b>, electroless nickel (Ni) and gold (Au) plating is applied.</p>
    <p num="P-00052">Or, the second wiring <b>12</b> may be formed by sputtering titan-tungsten (TiW) instead of aluminum, forming photoresist, electroplating of copper (Cu), removing the photoresist and etching the titan-tungsten (TiW).</p>
    <p num="P-00053">Then solder balls (hereafter referred to as conductive terminals) <b>14</b> are formed by forming a solder mask (hereafter referred to as a protection film) <b>13</b> on the surface of the second wiring <b>12</b>, screen-printing a solder paste on the protection film <b>13</b> and reflow processing of the solder paste. A polyimide film made of Rika-coat (a product of New Japan Chemical Co., Ltd.), which can be imidized at 200 C., is used as the protection film <b>13</b> in this embodiment.</p>
    <p num="P-00054">Next, dicing is conducted to form dicing lines D in the first oxide film <b>3</b> <i>a</i>, as shown in FIG. <b>7</b>A. The dicing lines D are provided to separate the semiconductor dice on the wafer. <figref idrefs="DRAWINGS">FIG. 7B</figref> shows a cross-sectional view and a plan view of an outline of the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 7A</figref> (the holding substrate <b>8</b> is omitted for convenience of explanation). The dicing lines D are formed to reach the bonding film <b>7</b> as shown in the cross-sectional view in FIG. <b>7</b>B. The dicing lines D form a grid pattern as shown in the plan view in FIG. <b>7</b>B.</p>
    <p num="P-00055">Acetone infiltrates through the dicing lines D shown in <figref idrefs="DRAWINGS">FIG. 7B</figref> to dissolve the bonding film <b>7</b>, when the Si substrate <b>1</b> is immersed in acetone in a solvent tank (not shown). As a result, the Si substrate <b>1</b> (each die) and the holding substrate <b>8</b> are separated to complete each CSP die as shown in FIG. <b>8</b>.</p>
    <p num="P-00056">The Si substrate <b>1</b> and the holding substrate <b>8</b> are separated simply by immersing them in acetone after dicing, providing good workability, since the organic bonding film <b>7</b> which is soluble in acetone is used to bond the Si substrate <b>1</b> and the holding substrate <b>8</b> together in this embodiment.</p>
    <p num="P-00057">A film having weak adhesion may also be used instead of the bonding film <b>7</b>, and the dice can be peeled off physically after dicing. Furthermore, when a transparent glass is used as the holding substrate <b>8</b>, a UV-tape is applied as the organic film <b>7</b> and the dice are separated by exposing them to ultraviolet radiation after dicing.</p>
    <p num="P-00058">When the Si substrate <b>1</b> and the holding substrate <b>8</b> are bonded with a non-adhesive film to which UV-type adhesive material is applied in place of the bonding film <b>7</b>, the Si substrate <b>1</b> can be diced after separating the Si substrate <b>1</b> and the holding substrate <b>8</b> by exposing the UV-type adhesive material to ultraviolet radiation in a later process step and hardening it.</p>
    <p num="P-00059">Additionally, the wafer and the holding substrate <b>8</b> can be separated by heating the back side of the wafer with a hot plate to melt and soften the organic film (bonding film) <b>7</b> sandwiched between the wafer and the holding substrate <b>8</b>. In this case, if the bonding film <b>7</b> is the organic film soluble in acetone, it would melt when heated to about 200 C., and if the bonding film <b>7</b> is the polyimide film, it would melt when heated to about 400 C.</p>
    <p num="P-00060">As an alternative method to separate the Si substrate <b>1</b> and the holding substrate <b>8</b>, only the periphery of the wafer is dipped in a chemical such as acid (for example sulfuric acid) before the dicing, by rotating the wafer while it is held vertical.</p>
    <p num="P-00061">Or, as a method to separate the Si substrate <b>1</b> and the holding substrate <b>8</b> more directly, there are methods to scrape off the peripheral portion made of the epoxy resin with a cutter, a saw or a knife, or to scrape off that portion by grinding the silicon wafer.</p>
    <p num="P-00062">The second embodiment of this invention is shown in FIG. <b>9</b>. Three-dimensional mounting of any number of layers of CSP chips is possible and capacity can be increased if the dice such as memories are the same in size, by stacking the SCP chips with the Cu post <b>6</b> of a CSP chip (a piece of the semiconductor device after separation as shown in <figref idrefs="DRAWINGS">FIG. 8</figref>) closely contacting to a conductive terminal of another CSP chip.</p>
    <p num="P-00063">The third embodiment according to the manufacturing method of the semiconductor device of this invention will be explained referring to figures hereinafter.</p>
    <p num="P-00064">First, an oxide film is formed on a silicon wafer (hereafter referred to as Si substrate) <b>101</b> of 600 m in thickness, a metal (Al, Al alloy or copper, for example) pad <b>102</b> is formed on the oxide film, and an SiO<sub>2 </sub>film or a PSG film is formed by plasma CVD to cover the pad <b>102</b>, forming a first oxide film <b>103</b> of a predetermined thickness together with the oxide film, as shown in FIG. <b>10</b>A. The pad <b>102</b> is connected with a semiconductor element formed in the Si substrate <b>101</b>. The first oxide film <b>103</b> may be ground physically or etched chemically, for example, when extra flatness is required. Then a portion (surface portion) of the pad <b>102</b> is exposed by etching the first oxide film <b>103</b> on the pad <b>102</b> using a photoresist film (not shown) as a mask. Total thickness of the first oxide film <b>103</b> is about 5 m in this embodiment.</p>
    <p num="P-00065">Next, a polyimide film is formed on the pad <b>102</b> and the first oxide film <b>103</b>, and the polyimide film is etched using a photoresist film (not shown) as a mask to form a polyimide film <b>104</b> having an opening on the pad <b>102</b>, as shown in FIG. <b>10</b>B. Then after nickel (Ni) <b>105</b> and gold (Au) <b>106</b> are formed in the opening, copper (Cu) is plated on them to fill the opening with a Cu post <b>107</b>. Au can be plated on the Cu post <b>107</b> in order to protect the Cu post <b>107</b> from corrosion. Total thickness of the conductive materials (Ni, Au, Cu and Au) filled in the opening is about 25 m in this embodiment.</p>
    <p num="P-00066">When this process is adopted into the CCD image sensor, it is necessary to form a transparent polyimide film or a transparent glass epoxy resin using screen printing in place of the polyimide film <b>104</b>. A glass plate material may be bonded using an epoxy resin.</p>
    <p num="P-00067">When this process is applied to a CSP process not used for three-dimensional process, there is no need of forming the opening. Thus coating entire surface with polyimide film <b>104</b> is enough. As is the case with the first embodiment, a holding substrate <b>8</b> may be bonded on the Si substrate <b>1</b> without the polyimide film <b>5</b> using a bonding film.</p>
    <p num="P-00068">Alternatively, as shown in <figref idrefs="DRAWINGS">FIG. 17A</figref>, titan-tungsten (TiW) <b>121</b> is formed on the pad <b>102</b> and the first oxide film <b>103</b>, and is shaped into a predetermined pattern. Then a polyimide film <b>104</b>A is formed and a Cu post <b>107</b>A (and Au) is formed in an opening formed in the polyimide film <b>104</b>A, adopting so-called re-distribution structure. Au may be plated on the Cu post <b>107</b>A.</p>
    <p num="P-00069">Next, a bonding film <b>110</b> is applied on the polyimide film <b>104</b> and the Cu post <b>107</b> (or on Au on the Cu post <b>107</b>), and a holding substrate <b>111</b> and the Si substrate <b>101</b> are bonded together through the bonding film <b>110</b>, as shown in FIG. <b>11</b>A.</p>
    <p num="P-00070">The holding substrate <b>111</b> is a holding material to prevent the Si substrate <b>101</b> from cracking during back-grinding of the Si substrate <b>101</b>. Thickness of the holding substrate <b>8</b> is about 400 m in this embodiment, as required as the holding material.</p>
    <p num="P-00071">An organic film soluble in acetone is adopted as the bonding film <b>110</b> in order to improve workability in separation process of the Si substrate <b>101</b> and the holding substrate <b>111</b>. Thickness of the bonding film <b>110</b> is about 100 m in this embodiment. As is the case with the first embodiment, an epoxy resin <b>112</b> surrounds the bonding film <b>110</b>. The width of the epoxy resin <b>112</b> is about 2 mm from outer the edge of the wafer.</p>
    <p num="P-00072">A film without adhesiveness can be used in place of the bonding film, applying adhesive material on both sides of the film to bond the holding substrate <b>111</b> and the Si substrate <b>101</b> together. In this case, a solvent in which the adhesive material dissolves is used.</p>
    <p num="P-00073"> <figref idrefs="DRAWINGS">FIG. 11B</figref> shows a cross-sectional view and a plan view of an outline of the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 11A</figref> (the holding substrate <b>111</b> is omitted for convenience of explanation).</p>
    <p num="P-00074">The bonding film <b>110</b> is sealed and fixed by packing the periphery of the bonding film <b>110</b> with the epoxy resin <b>112</b>, as shown in FIG. <b>11</b>B. Infiltration of chemical solution such as an organic solvent during various kinds of processing is prevented.</p>
    <p num="P-00075">Next, the Si substrate <b>101</b> is back-ground to make the Si substrate <b>101</b> about 10 to 100 m thick, as shown in FIG. <b>12</b>A. The holding substrate <b>111</b> bolsters the Si substrate <b>101</b> during the back-grinding process. Then a second oxide film <b>113</b> of 0.01 m in thickness is formed on a back surface of the Si substrate <b>101</b> which is back-ground. A silicon nitride film or an organic insulating material made of polyimide can be used instead of the second oxide film <b>113</b>. Workability in the back-grind process is good because flatness of surface including the Cu post <b>107</b> does not matter and no additional processing is required.</p>
    <p num="P-00076">An opening <b>114</b> is formed by etching the second oxide film <b>113</b> and the Si substrate <b>101</b> using a photoresist film (not shown) as a mask, as shown in FIG. <b>12</b>B. After this step, the first oxide film <b>103</b> exposed in the opening <b>114</b> is etched to expose the pad <b>102</b>, as shown in FIG. <b>13</b>A. Then a third oxide film is formed by CVD method to cover the second oxide film <b>113</b> and the pad <b>102</b> in the opening <b>114</b> <i>a</i>, and the third oxide film is anisotropically etched to remain on the sidewall of the opening <b>114</b> <i>a</i>, forming a sidewall spacer film <b>115</b>. The CVD processing of the third oxide film is made, for example, at low temperature of about 200 C. The sidewall spacer <b>115</b> may be made of silicon nitride film.</p>
    <p num="P-00077">Next, a barrier film <b>116</b> made of titanium nitride (TiN) or tantalum nitride (TaN) is sputtered in the opining <b>114</b> <i>a </i>through the sidewall spacer <b>115</b>, and copper is filled in the opening <b>114</b> <i>a </i>through the barrier film <b>116</b> to form a Cu buried layer <b>117</b>, as shown in FIG. <b>13</b>B. This process step includes Cu seeding, Cu plating and Cu annealing. Then, copper is buried in the opening <b>114</b> <i>a</i>. When extra flatness is required, the copper is polished by CMP.</p>
    <p num="P-00078">Then a solder mask <b>118</b> with an opening somewhat wider than the opening <b>114</b> <i>a </i>filled with Cu is formed on the Cu buried layer <b>117</b>, and a solder paste is screen-printed in the opening through the solder mask <b>118</b> followed by reflow processing of the solder paste to form a solder ball <b>119</b> on the Cu buried layer <b>117</b>, as shown in <figref idrefs="DRAWINGS">FIG. 14A. A</figref> polyimide film made of Rika-coat (a product of New Japan Chemical Co., Ltd.), which can be imidized at 200 C. is used as the solder mask <b>118</b> in this embodiment.</p>
    <p num="P-00079">Alternatively, as shown in <figref idrefs="DRAWINGS">FIG. 17B</figref>, an aluminum film <b>131</b> and a nickel film (and a gold film) <b>132</b> are formed on the Cu buried layer <b>117</b> and the second oxide film <b>113</b>, and are shaped into a predetermined pattern. A structure in which a solder ball <b>119</b>A is formed through a solder mask <b>118</b>A can be adopted.</p>
    <p num="P-00080">Next, as shown in <figref idrefs="DRAWINGS">FIG. 14B</figref>, the device is diced from the side of the Si substrate to the depth reaching the bonding film <b>110</b>.</p>
    <p num="P-00081">Acetone infiltrates through dicing lines D shown in <figref idrefs="DRAWINGS">FIG. 15B</figref> to dissolve the bonding film <b>110</b>, when the Si substrate <b>101</b> is immersed in acetone in a solvent tank (not shown). As a result, the Si substrate <b>101</b> (each die) and the holding substrate <b>111</b> are separated to complete each CSP die <b>120</b> as shown in FIG. <b>15</b>A.</p>
    <p num="P-00082">The Si substrate <b>101</b> and the holding substrate <b>111</b> are separated simply by immersing them in acetone after dicing, providing good workability, since the organic bonding film <b>110</b> which is soluble in acetone is used to bond the Si substrate <b>101</b> and the holding substrate <b>8</b> together in this embodiment.</p>
    <p num="P-00083">Alternatively, a film having weak adhesion may be used instead of the bonding film <b>110</b>, and the dice can be peeled off physically after dicing. Furthermore, when a transparent glass is used as the holding substrate <b>111</b>, a UV-tape is applied as the organic bonding film <b>110</b> and the dice are separated by exposing them to ultraviolet radiation after dicing.</p>
    <p num="P-00084">When the Si substrate <b>101</b> and the holding substrate <b>111</b> are bonded with a non-adhesive film to which UV-type adhesive material is applied in place of the bonding film <b>110</b>, the Si substrate <b>101</b> may be diced after separating the Si substrate <b>101</b> and the holding substrate <b>111</b> by exposing the UV-type adhesive material to ultraviolet radiation in a later process step and hardening it.</p>
    <p num="P-00085">Additionally, the wafer and the holding substrate <b>111</b> may be separated by heating the back side of the wafer with a hot plate to melt and soften the organic film (bonding film) <b>110</b> sandwiched between the wafer and the holding substrate <b>111</b>. In this case, if the bonding film <b>110</b> is the organic film soluble in acetone, it would melt when heated to about 200 C., and if the bonding film <b>110</b> is the polyimide film, it would melt when heated to about 400 C.</p>
    <p num="P-00086">As an alternative method to separate the Si substrate <b>101</b> and the holding substrate <b>111</b>, only the periphery of the wafer is dipped in a chemical such as acid before dicing, by rotating the wafer while it is held vertical. Or, there is a method of scraping off the peripheral portion made of the epoxy resin with a cutter to separate them. After one of these methods is performed, a BG tape is bonded and dicing is conducted.</p>
    <p num="P-00087">Three-dimensional mounting of any number of layers is made possible and capacity may be increased if the dice such as memories are the same in size, by stacking the SCP chips <b>120</b> with the Cu post <b>107</b> (or the Au plated on the Cu post <b>107</b>) of a CSP chip closely contacting to the solder ball <b>119</b> of another CSP chip.</p>
    <p num="P-00088">In the embodiments above, wirings are formed with apparatuses such as a sputtering apparatus and a plating apparatus which are used commonly in assembly. Thus, the semiconductor devices are manufactured with a very simple manufacturing process at low cost.</p>
    <p num="P-00089">Also, there is no need for CMP from the top surface side, which is required in conventional methods, since making a through-hole in silicon and filling a via hole with copper (Cu) are not made from the surface in this invention, unlike in conventional three-dimensional packaging technologies. Thus, the number of the process steps are reduced.</p>
    <p num="P-00090">In the stacked structure, re-distribution wiring to connect a Cu via and a pad after forming the Cu via is not needed, eliminating any additional process step.</p>
    <p num="P-00091">Furthermore, thickness of the chip may be reduced as much as possible, since the holding substrate and the Si substrate are subject to back-grinding and the subsequent processing after they are bonded together.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6506681">US6506681</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 6, 2000</td><td class="patent-data-table-td patent-date-value">Jan 14, 2003</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Thin flipchip method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6597059">US6597059</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 4, 2001</td><td class="patent-data-table-td patent-date-value">Jul 22, 2003</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Thermally enhanced chip scale lead on chip semiconductor package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6649931">US6649931</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 13, 2001</td><td class="patent-data-table-td patent-date-value">Nov 18, 2003</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor wafer, semiconductor chip, semiconductor device and method for manufacturing semiconductor device</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7022609">US7022609</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 25, 2003</td><td class="patent-data-table-td patent-date-value">Apr 4, 2006</td><td class="patent-data-table-td ">Fujikura Ltd.</td><td class="patent-data-table-td ">Manufacturing method of a semiconductor substrate provided with a through hole electrode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7081411">US7081411</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 18, 2003</td><td class="patent-data-table-td patent-date-value">Jul 25, 2006</td><td class="patent-data-table-td ">Northrop Grumman Corporation</td><td class="patent-data-table-td ">Wafer etching techniques</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7115961">US7115961</a></td><td class="patent-data-table-td patent-date-value">Aug 24, 2004</td><td class="patent-data-table-td patent-date-value">Oct 3, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Packaged microelectronic imaging devices and methods of packaging microelectronic imaging devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7180149">US7180149</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 24, 2004</td><td class="patent-data-table-td patent-date-value">Feb 20, 2007</td><td class="patent-data-table-td ">Fujikura Ltd.</td><td class="patent-data-table-td ">Semiconductor package with through-hole</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7189954">US7189954</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 2004</td><td class="patent-data-table-td patent-date-value">Mar 13, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imagers with optical devices and methods of manufacturing such microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7190039">US7190039</a></td><td class="patent-data-table-td patent-date-value">Feb 18, 2005</td><td class="patent-data-table-td patent-date-value">Mar 13, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7199439">US7199439</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 14, 2004</td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imagers and methods of packaging microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7223626">US7223626</a></td><td class="patent-data-table-td patent-date-value">Aug 19, 2004</td><td class="patent-data-table-td patent-date-value">May 29, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Spacers for packaged microelectronic imagers and methods of making and using spacers for wafer-level packaging of imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7232754">US7232754</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 29, 2004</td><td class="patent-data-table-td patent-date-value">Jun 19, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic devices and methods for forming interconnects in microelectronic devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7253390">US7253390</a></td><td class="patent-data-table-td patent-date-value">Apr 17, 2006</td><td class="patent-data-table-td patent-date-value">Aug 7, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for packaging microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7253397">US7253397</a></td><td class="patent-data-table-td patent-date-value">Feb 23, 2004</td><td class="patent-data-table-td patent-date-value">Aug 7, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Packaged microelectronic imagers and methods of packaging microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7253957">US7253957</a></td><td class="patent-data-table-td patent-date-value">May 13, 2004</td><td class="patent-data-table-td patent-date-value">Aug 7, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Integrated optics units and methods of manufacturing integrated optics units for use with microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7262134">US7262134</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2005</td><td class="patent-data-table-td patent-date-value">Aug 28, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microfeature workpieces and methods for forming interconnects in microfeature workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7262405">US7262405</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2004</td><td class="patent-data-table-td patent-date-value">Aug 28, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Prefabricated housings for microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7265330">US7265330</a></td><td class="patent-data-table-td patent-date-value">Jun 28, 2006</td><td class="patent-data-table-td patent-date-value">Sep 4, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imagers with optical devices and methods of manufacturing such microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7267603">US7267603</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 30, 2004</td><td class="patent-data-table-td patent-date-value">Sep 11, 2007</td><td class="patent-data-table-td ">Dongbu Electroniccs Co., Ltd.</td><td class="patent-data-table-td ">Back grinding methods for fabricating an image sensor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7271482">US7271482</a></td><td class="patent-data-table-td patent-date-value">Dec 30, 2004</td><td class="patent-data-table-td patent-date-value">Sep 18, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7276393">US7276393</a></td><td class="patent-data-table-td patent-date-value">Aug 26, 2004</td><td class="patent-data-table-td patent-date-value">Oct 2, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imaging units and methods of manufacturing microelectronic imaging units</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7288757">US7288757</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2005</td><td class="patent-data-table-td patent-date-value">Oct 30, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imaging devices and associated methods for attaching transmissive elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7294897">US7294897</a></td><td class="patent-data-table-td patent-date-value">Jun 29, 2004</td><td class="patent-data-table-td patent-date-value">Nov 13, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Packaged microelectronic imagers and methods of packaging microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7300857">US7300857</a></td><td class="patent-data-table-td patent-date-value">Sep 2, 2004</td><td class="patent-data-table-td patent-date-value">Nov 27, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Through-wafer interconnects for photoimager and memory wafers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7303931">US7303931</a></td><td class="patent-data-table-td patent-date-value">Feb 10, 2005</td><td class="patent-data-table-td patent-date-value">Dec 4, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microfeature workpieces having microlenses and methods of forming microlenses on microfeature workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7321455">US7321455</a></td><td class="patent-data-table-td patent-date-value">Jul 22, 2005</td><td class="patent-data-table-td patent-date-value">Jan 22, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic devices and methods for packaging microelectronic devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7329943">US7329943</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 3, 2006</td><td class="patent-data-table-td patent-date-value">Feb 12, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic devices and methods for forming interconnects in microelectronic devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7341881">US7341881</a></td><td class="patent-data-table-td patent-date-value">Apr 24, 2006</td><td class="patent-data-table-td patent-date-value">Mar 11, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods of packaging and testing microelectronic imaging devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7364934">US7364934</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 2004</td><td class="patent-data-table-td patent-date-value">Apr 29, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imaging units and methods of manufacturing microelectronic imaging units</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7390687">US7390687</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2006</td><td class="patent-data-table-td patent-date-value">Jun 24, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7397066">US7397066</a></td><td class="patent-data-table-td patent-date-value">Aug 19, 2004</td><td class="patent-data-table-td patent-date-value">Jul 8, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imagers with curved image sensors and methods for manufacturing microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7399683">US7399683</a></td><td class="patent-data-table-td patent-date-value">Jan 14, 2005</td><td class="patent-data-table-td patent-date-value">Jul 15, 2008</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Manufacturing method of semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7402453">US7402453</a></td><td class="patent-data-table-td patent-date-value">Jul 28, 2004</td><td class="patent-data-table-td patent-date-value">Jul 22, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imaging units and methods of manufacturing microelectronic imaging units</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7416913">US7416913</a></td><td class="patent-data-table-td patent-date-value">Jul 16, 2004</td><td class="patent-data-table-td patent-date-value">Aug 26, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods of manufacturing microelectronic imaging units with discrete standoffs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7417294">US7417294</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2007</td><td class="patent-data-table-td patent-date-value">Aug 26, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imaging units and methods of manufacturing microelectronic imaging units</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7419852">US7419852</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 13, 2005</td><td class="patent-data-table-td patent-date-value">Sep 2, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Low temperature methods of forming back side redistribution layers in association with through wafer interconnects, semiconductor devices including same, and assemblies</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7429494">US7429494</a></td><td class="patent-data-table-td patent-date-value">Aug 24, 2004</td><td class="patent-data-table-td patent-date-value">Sep 30, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imagers with optical devices having integral reference features and methods for manufacturing such microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7439598">US7439598</a></td><td class="patent-data-table-td patent-date-value">Oct 19, 2006</td><td class="patent-data-table-td patent-date-value">Oct 21, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imaging units</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7498606">US7498606</a></td><td class="patent-data-table-td patent-date-value">Jun 1, 2006</td><td class="patent-data-table-td patent-date-value">Mar 3, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imaging units and methods of manufacturing microelectronic imaging units</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7498647">US7498647</a></td><td class="patent-data-table-td patent-date-value">Jun 10, 2004</td><td class="patent-data-table-td patent-date-value">Mar 3, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Packaged microelectronic imagers and methods of packaging microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7504615">US7504615</a></td><td class="patent-data-table-td patent-date-value">Mar 27, 2007</td><td class="patent-data-table-td patent-date-value">Mar 17, 2009</td><td class="patent-data-table-td ">Aptina Imaging Corporation</td><td class="patent-data-table-td ">Microelectronic imagers with optical devices and methods of manufacturing such microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7511262">US7511262</a></td><td class="patent-data-table-td patent-date-value">Aug 22, 2005</td><td class="patent-data-table-td patent-date-value">Mar 31, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Optical device and assembly for use with imaging dies, and wafer-label imager assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7511374">US7511374</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 2006</td><td class="patent-data-table-td patent-date-value">Mar 31, 2009</td><td class="patent-data-table-td ">Aptina Imaging Corporation</td><td class="patent-data-table-td ">Microelectronic imaging units having covered image sensors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7524763">US7524763</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 2005</td><td class="patent-data-table-td patent-date-value">Apr 28, 2009</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Fabrication method of wafer level chip scale packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7547877">US7547877</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 2008</td><td class="patent-data-table-td patent-date-value">Jun 16, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imagers with integrated optical devices and methods for manufacturing such microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7583862">US7583862</a></td><td class="patent-data-table-td patent-date-value">Nov 26, 2003</td><td class="patent-data-table-td patent-date-value">Sep 1, 2009</td><td class="patent-data-table-td ">Aptina Imaging Corporation</td><td class="patent-data-table-td ">Packaged microelectronic imagers and methods of packaging microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7646075">US7646075</a></td><td class="patent-data-table-td patent-date-value">Jul 7, 2005</td><td class="patent-data-table-td patent-date-value">Jan 12, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imagers having front side contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7655507">US7655507</a></td><td class="patent-data-table-td patent-date-value">Apr 9, 2008</td><td class="patent-data-table-td patent-date-value">Feb 2, 2010</td><td class="patent-data-table-td ">Micron Technology Inc.</td><td class="patent-data-table-td ">Microelectronic imaging units and methods of manufacturing microelectronic imaging units</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7662670">US7662670</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 2006</td><td class="patent-data-table-td patent-date-value">Feb 16, 2010</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Manufacturing method of semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7663096">US7663096</a></td><td class="patent-data-table-td patent-date-value">Sep 11, 2007</td><td class="patent-data-table-td patent-date-value">Feb 16, 2010</td><td class="patent-data-table-td ">Aptina Imaging Corporation</td><td class="patent-data-table-td ">Microelectronic imaging devices and associated methods for attaching transmissive elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7691660">US7691660</a></td><td class="patent-data-table-td patent-date-value">Aug 15, 2007</td><td class="patent-data-table-td patent-date-value">Apr 6, 2010</td><td class="patent-data-table-td ">Aptina Imaging Corporation</td><td class="patent-data-table-td ">Methods of manufacturing microelectronic imaging units on a microfeature workpiece</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7696588">US7696588</a></td><td class="patent-data-table-td patent-date-value">Jan 29, 2007</td><td class="patent-data-table-td patent-date-value">Apr 13, 2010</td><td class="patent-data-table-td ">Aptina Imaging Corporation</td><td class="patent-data-table-td ">Microelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7709776">US7709776</a></td><td class="patent-data-table-td patent-date-value">Feb 20, 2009</td><td class="patent-data-table-td patent-date-value">May 4, 2010</td><td class="patent-data-table-td ">Aptina Imaging Corporation</td><td class="patent-data-table-td ">Microelectronic imagers with optical devices and methods of manufacturing such microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7719102">US7719102</a></td><td class="patent-data-table-td patent-date-value">Jun 4, 2008</td><td class="patent-data-table-td patent-date-value">May 18, 2010</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7723741">US7723741</a></td><td class="patent-data-table-td patent-date-value">Jun 13, 2006</td><td class="patent-data-table-td patent-date-value">May 25, 2010</td><td class="patent-data-table-td ">Aptina Imaging Corporation</td><td class="patent-data-table-td ">Spacers for packaged microelectronic imagers and methods of making and using spacers for wafer-level packaging of imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7749349">US7749349</a></td><td class="patent-data-table-td patent-date-value">Mar 14, 2006</td><td class="patent-data-table-td patent-date-value">Jul 6, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods and systems for releasably attaching support members to microfeature workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7772116">US7772116</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 1, 2005</td><td class="patent-data-table-td patent-date-value">Aug 10, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods of forming blind wafer interconnects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7786574">US7786574</a></td><td class="patent-data-table-td patent-date-value">Feb 12, 2009</td><td class="patent-data-table-td patent-date-value">Aug 31, 2010</td><td class="patent-data-table-td ">Aptina Imaging Corp.</td><td class="patent-data-table-td ">Microelectronic imaging units</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7795115">US7795115</a></td><td class="patent-data-table-td patent-date-value">Dec 27, 2006</td><td class="patent-data-table-td patent-date-value">Sep 14, 2010</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Method of manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7795649">US7795649</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2007</td><td class="patent-data-table-td patent-date-value">Sep 14, 2010</td><td class="patent-data-table-td ">Aptina Imaging Corporation</td><td class="patent-data-table-td ">Microfeature workpieces having microlenses and methods of forming microlenses on microfeature workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7829438">US7829438</a></td><td class="patent-data-table-td patent-date-value">Apr 13, 2007</td><td class="patent-data-table-td patent-date-value">Nov 9, 2010</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Edge connect wafer level stacking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7833601">US7833601</a></td><td class="patent-data-table-td patent-date-value">Oct 24, 2006</td><td class="patent-data-table-td patent-date-value">Nov 16, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for releasably attaching support members to microfeature workpieces and microfeature assemblies formed using such methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7842915">US7842915</a></td><td class="patent-data-table-td patent-date-value">May 26, 2009</td><td class="patent-data-table-td patent-date-value">Nov 30, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imagers with integrated optical devices and methods for manufacturing such microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7858420">US7858420</a></td><td class="patent-data-table-td patent-date-value">Jul 2, 2008</td><td class="patent-data-table-td patent-date-value">Dec 28, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imaging units and methods of manufacturing microelectronic imaging units</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7858429">US7858429</a></td><td class="patent-data-table-td patent-date-value">Sep 27, 2007</td><td class="patent-data-table-td patent-date-value">Dec 28, 2010</td><td class="patent-data-table-td ">Round Rock Research, Llc</td><td class="patent-data-table-td ">Packaged microelectronic imagers and methods of packaging microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7901989">US7901989</a></td><td class="patent-data-table-td patent-date-value">Jun 20, 2008</td><td class="patent-data-table-td patent-date-value">Mar 8, 2011</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Reconstituted wafer level stacking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7919875">US7919875</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 13, 2007</td><td class="patent-data-table-td patent-date-value">Apr 5, 2011</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device with recess portion over pad electrode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7952195">US7952195</a></td><td class="patent-data-table-td patent-date-value">Dec 28, 2006</td><td class="patent-data-table-td patent-date-value">May 31, 2011</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Stacked packages with bridging traces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7989345">US7989345</a></td><td class="patent-data-table-td patent-date-value">Jul 11, 2007</td><td class="patent-data-table-td patent-date-value">Aug 2, 2011</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods of forming blind wafer interconnects, and related structures and assemblies</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7993944">US7993944</a></td><td class="patent-data-table-td patent-date-value">Aug 22, 2008</td><td class="patent-data-table-td patent-date-value">Aug 9, 2011</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microelectronic imagers with optical devices having integral reference features and methods for manufacturing such microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8022527">US8022527</a></td><td class="patent-data-table-td patent-date-value">Oct 20, 2010</td><td class="patent-data-table-td patent-date-value">Sep 20, 2011</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Edge connect wafer level stacking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8026612">US8026612</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 11, 2009</td><td class="patent-data-table-td patent-date-value">Sep 27, 2011</td><td class="patent-data-table-td ">Honda Motor Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8035179">US8035179</a></td><td class="patent-data-table-td patent-date-value">Feb 2, 2009</td><td class="patent-data-table-td patent-date-value">Oct 11, 2011</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Packaged microelectronic imagers and methods of packaging microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8043895">US8043895</a></td><td class="patent-data-table-td patent-date-value">Aug 7, 2008</td><td class="patent-data-table-td patent-date-value">Oct 25, 2011</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Method of fabricating stacked assembly including plurality of stacked microelectronic elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8053857">US8053857</a></td><td class="patent-data-table-td patent-date-value">Dec 23, 2010</td><td class="patent-data-table-td patent-date-value">Nov 8, 2011</td><td class="patent-data-table-td ">Round Rock Research, Llc</td><td class="patent-data-table-td ">Packaged microelectronic imagers and methods of packaging microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8076788">US8076788</a></td><td class="patent-data-table-td patent-date-value">Nov 8, 2010</td><td class="patent-data-table-td patent-date-value">Dec 13, 2011</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Off-chip vias in stacked chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8092734">US8092734</a></td><td class="patent-data-table-td patent-date-value">May 13, 2004</td><td class="patent-data-table-td patent-date-value">Jan 10, 2012</td><td class="patent-data-table-td ">Aptina Imaging Corporation</td><td class="patent-data-table-td ">Covers for microelectronic imagers and methods for wafer-level packaging of microelectronics imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8102039">US8102039</a></td><td class="patent-data-table-td patent-date-value">Aug 2, 2007</td><td class="patent-data-table-td patent-date-value">Jan 24, 2012</td><td class="patent-data-table-td ">Sanyo Semiconductor Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8105856">US8105856</a></td><td class="patent-data-table-td patent-date-value">Jun 28, 2004</td><td class="patent-data-table-td patent-date-value">Jan 31, 2012</td><td class="patent-data-table-td ">Semiconductor Components Industries, Llc</td><td class="patent-data-table-td ">Method of manufacturing semiconductor device with wiring on side surface thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8193615">US8193615</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 2008</td><td class="patent-data-table-td patent-date-value">Jun 5, 2012</td><td class="patent-data-table-td ">DigitalOptics Corporation Europe Limited</td><td class="patent-data-table-td ">Semiconductor packaging process using through silicon vias</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8203207">US8203207</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 25, 2008</td><td class="patent-data-table-td patent-date-value">Jun 19, 2012</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Electronic device packages and methods of formation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8278213">US8278213</a></td><td class="patent-data-table-td patent-date-value">Feb 10, 2005</td><td class="patent-data-table-td patent-date-value">Oct 2, 2012</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method of the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8310036">US8310036</a></td><td class="patent-data-table-td patent-date-value">May 21, 2010</td><td class="patent-data-table-td patent-date-value">Nov 13, 2012</td><td class="patent-data-table-td ">DigitalOptics Corporation Europe Limited</td><td class="patent-data-table-td ">Chips having rear contacts connected by through vias to front contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8324101">US8324101</a></td><td class="patent-data-table-td patent-date-value">Jul 20, 2011</td><td class="patent-data-table-td patent-date-value">Dec 4, 2012</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor dice including at least one blind hole, wafers including such semiconductor dice, and intermediate products made while forming at least one blind hole in a substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8324715">US8324715</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 11, 2011</td><td class="patent-data-table-td patent-date-value">Dec 4, 2012</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8338228">US8338228</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 2005</td><td class="patent-data-table-td patent-date-value">Dec 25, 2012</td><td class="patent-data-table-td ">Nxp B.V.</td><td class="patent-data-table-td ">Method of detaching a thin semiconductor circuit from its base</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8349654">US8349654</a></td><td class="patent-data-table-td patent-date-value">May 25, 2011</td><td class="patent-data-table-td patent-date-value">Jan 8, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Method of fabricating stacked packages with bridging traces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8361604">US8361604</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 2010</td><td class="patent-data-table-td patent-date-value">Jan 29, 2013</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods and systems for releasably attaching support members to microfeature workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8405196">US8405196</a></td><td class="patent-data-table-td patent-date-value">Feb 26, 2008</td><td class="patent-data-table-td patent-date-value">Mar 26, 2013</td><td class="patent-data-table-td ">DigitalOptics Corporation Europe Limited</td><td class="patent-data-table-td ">Chips having rear contacts connected by through vias to front contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8426957">US8426957</a></td><td class="patent-data-table-td patent-date-value">Apr 14, 2011</td><td class="patent-data-table-td patent-date-value">Apr 23, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Edge connect wafer level stacking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8431435">US8431435</a></td><td class="patent-data-table-td patent-date-value">Oct 20, 2010</td><td class="patent-data-table-td patent-date-value">Apr 30, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Edge connect wafer level stacking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8432045">US8432045</a></td><td class="patent-data-table-td patent-date-value">Dec 9, 2010</td><td class="patent-data-table-td patent-date-value">Apr 30, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Conductive pads defined by embedded traces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8455984">US8455984</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 15, 2010</td><td class="patent-data-table-td patent-date-value">Jun 4, 2013</td><td class="patent-data-table-td ">Nanya Technology Corp.</td><td class="patent-data-table-td ">Integrated circuit structure and method of forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8461672">US8461672</a></td><td class="patent-data-table-td patent-date-value">Jul 25, 2008</td><td class="patent-data-table-td patent-date-value">Jun 11, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Reconstituted wafer stack packaging with after-applied pad extensions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8461673">US8461673</a></td><td class="patent-data-table-td patent-date-value">Feb 9, 2012</td><td class="patent-data-table-td patent-date-value">Jun 11, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Edge connect wafer level stacking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8466542">US8466542</a></td><td class="patent-data-table-td patent-date-value">Mar 12, 2010</td><td class="patent-data-table-td patent-date-value">Jun 18, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Stacked microelectronic assemblies having vias extending through bond pads</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8476774">US8476774</a></td><td class="patent-data-table-td patent-date-value">Dec 12, 2011</td><td class="patent-data-table-td patent-date-value">Jul 2, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Off-chip VIAS in stacked chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8513789">US8513789</a></td><td class="patent-data-table-td patent-date-value">Feb 9, 2007</td><td class="patent-data-table-td patent-date-value">Aug 20, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Edge connect wafer level stacking with leads extending along edges</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8513794">US8513794</a></td><td class="patent-data-table-td patent-date-value">Oct 17, 2011</td><td class="patent-data-table-td patent-date-value">Aug 20, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Stacked assembly including plurality of stacked microelectronic elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8551815">US8551815</a></td><td class="patent-data-table-td patent-date-value">Aug 1, 2008</td><td class="patent-data-table-td patent-date-value">Oct 8, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Stack packages using reconstituted wafers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8569876">US8569876</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 22, 2006</td><td class="patent-data-table-td patent-date-value">Oct 29, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Packaged semiconductor chips with array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8587126">US8587126</a></td><td class="patent-data-table-td patent-date-value">Mar 18, 2011</td><td class="patent-data-table-td patent-date-value">Nov 19, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Stacked microelectronic assembly with TSVs formed in stages with plural active chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8610259">US8610259</a></td><td class="patent-data-table-td patent-date-value">Sep 17, 2010</td><td class="patent-data-table-td patent-date-value">Dec 17, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Multi-function and shielded 3D interconnects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8610264">US8610264</a></td><td class="patent-data-table-td patent-date-value">Dec 8, 2010</td><td class="patent-data-table-td patent-date-value">Dec 17, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Compliant interconnects in wafers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8637962">US8637962</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 14, 2012</td><td class="patent-data-table-td patent-date-value">Jan 28, 2014</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor dice including at least one blind hole, wafers including such semiconductor dice, and intermediate products made while forming at least one blind hole in a substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8637968">US8637968</a></td><td class="patent-data-table-td patent-date-value">Dec 2, 2010</td><td class="patent-data-table-td patent-date-value">Jan 28, 2014</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Stacked microelectronic assembly having interposer connecting active chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8653644">US8653644</a></td><td class="patent-data-table-td patent-date-value">Feb 28, 2012</td><td class="patent-data-table-td patent-date-value">Feb 18, 2014</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Packaged semiconductor chips with array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8680662">US8680662</a></td><td class="patent-data-table-td patent-date-value">Jun 15, 2009</td><td class="patent-data-table-td patent-date-value">Mar 25, 2014</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Wafer level edge stacking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8686526">US8686526</a></td><td class="patent-data-table-td patent-date-value">Nov 19, 2007</td><td class="patent-data-table-td patent-date-value">Apr 1, 2014</td><td class="patent-data-table-td ">Semiconductor Components Industries, Llc</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8703518">US8703518</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2011</td><td class="patent-data-table-td patent-date-value">Apr 22, 2014</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Packaged microelectronic imagers and methods of packaging microelectronic imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8703603">US8703603</a></td><td class="patent-data-table-td patent-date-value">Nov 11, 2010</td><td class="patent-data-table-td patent-date-value">Apr 22, 2014</td><td class="patent-data-table-td ">Nuvotronics, Llc</td><td class="patent-data-table-td ">Device package and methods for the fabrication and testing thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8704347">US8704347</a></td><td class="patent-data-table-td patent-date-value">Aug 16, 2010</td><td class="patent-data-table-td patent-date-value">Apr 22, 2014</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Packaged semiconductor chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8735205">US8735205</a></td><td class="patent-data-table-td patent-date-value">Nov 8, 2012</td><td class="patent-data-table-td patent-date-value">May 27, 2014</td><td class="patent-data-table-td ">Invensas Corporation</td><td class="patent-data-table-td ">Chips having rear contacts connected by through vias to front contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8735287">US8735287</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 2012</td><td class="patent-data-table-td patent-date-value">May 27, 2014</td><td class="patent-data-table-td ">Invensas Corp.</td><td class="patent-data-table-td ">Semiconductor packaging process using through silicon vias</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8736066">US8736066</a></td><td class="patent-data-table-td patent-date-value">Mar 18, 2011</td><td class="patent-data-table-td patent-date-value">May 27, 2014</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Stacked microelectronic assemby with TSVS formed in stages and carrier above chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8766408">US8766408</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 7, 2007</td><td class="patent-data-table-td patent-date-value">Jul 1, 2014</td><td class="patent-data-table-td ">Semiconductor Components Industries, Llc</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8772908">US8772908</a></td><td class="patent-data-table-td patent-date-value">Aug 20, 2012</td><td class="patent-data-table-td patent-date-value">Jul 8, 2014</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Conductive pads defined by embedded traces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20080116544">US20080116544</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 22, 2006</td><td class="patent-data-table-td patent-date-value">May 22, 2008</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Packaged semiconductor chips with array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20090256251">US20090256251</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 25, 2008</td><td class="patent-data-table-td patent-date-value">Oct 15, 2009</td><td class="patent-data-table-td ">Rohm And Haas Electronic Materials Llc</td><td class="patent-data-table-td ">Electronic device packages and methods of formation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110079900">US20110079900</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 10, 2010</td><td class="patent-data-table-td patent-date-value">Apr 7, 2011</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Microfeature workpieces and methods for forming interconnects in microfeature workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120038029">US20120038029</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 11, 2011</td><td class="patent-data-table-td patent-date-value">Feb 16, 2012</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120119355">US20120119355</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 15, 2010</td><td class="patent-data-table-td patent-date-value">May 17, 2012</td><td class="patent-data-table-td ">Nanya Technology Corp.</td><td class="patent-data-table-td ">Integrated circuit structure and method of forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120168792">US20120168792</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 25, 2011</td><td class="patent-data-table-td patent-date-value">Jul 5, 2012</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Heterojunction structures of different substrates joined and methods of fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130043588">US20130043588</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 14, 2012</td><td class="patent-data-table-td patent-date-value">Feb 21, 2013</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor dice including at least one blind hole, wafers including such semiconductor dice, and intermediate products made while forming at least one blind hole in a substrate</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S674000">438/674</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S745000">438/745</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S667000">438/667</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE23020">257/E23.02</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21597">257/E21.597</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE25013">257/E25.013</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S668000">438/668</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE23011">257/E23.011</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21508">257/E21.508</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE23021">257/E23.021</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S672000">438/672</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021768000">H01L21/768</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021600000">H01L21/60</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023480000">H01L23/48</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023485000">H01L23/485</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0025065000">H01L25/065</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021680000">H01L21/68</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023310000">H01L23/31</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023120000">H01L23/12</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/13025">H01L2224/13025</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/04953">H01L2924/04953</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L25/50">H01L25/50</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/09701">H01L2924/09701</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/11">H01L24/11</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/014">H01L2924/014</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01014">H01L2924/01014</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01074">H01L2924/01074</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/0231">H01L2224/0231</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/04941">H01L2924/04941</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01005">H01L2924/01005</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01029">H01L2924/01029</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01082">H01L2924/01082</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01078">H01L2924/01078</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2225/06541">H01L2225/06541</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L23/481">H01L23/481</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01073">H01L2924/01073</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/12">H01L24/12</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01033">H01L2924/01033</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01022">H01L2924/01022</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/02">H01L24/02</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/76898">H01L21/76898</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01013">H01L2924/01013</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01027">H01L2924/01027</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/0401">H01L2224/0401</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/0105">H01L2924/0105</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/13022">H01L2224/13022</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L23/3114">H01L23/3114</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2221/68327">H01L2221/68327</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01006">H01L2924/01006</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/05042">H01L2924/05042</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2225/06513">H01L2225/06513</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01075">H01L2924/01075</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L25/0657">H01L25/0657</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01079">H01L2924/01079</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/6836">H01L21/6836</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IsBrBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01028">H01L2924/01028</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L24/02</span>, <span class="nested-value">H01L21/683T2</span>, <span class="nested-value">H01L25/50</span>, <span class="nested-value">H01L25/065S</span>, <span class="nested-value">H01L23/48J</span>, <span class="nested-value">H01L23/31H1</span>, <span class="nested-value">H01L21/768T</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">May 6, 2014</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110101</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANYO ELECTRIC CO., LTD;REEL/FRAME:032836/0342</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 28, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 14, 2011</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANYO ELECTRIC CO., LTD.;REEL/FRAME:026594/0385</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110101</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 14, 2009</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 1 AND 15 ARE CANCELLED. CLAIMS 2-14 AND 16-23 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 3, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20061016</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 3, 2003</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SANYO ELECTRIC CO., LTD., JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NOMA, TAKASHI;SHINOGI, HIROYUKI;TAKAO, YUKIHIRO;REEL/FRAME:014660/0101;SIGNING DATES FROM 20031020 TO 20031021</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SANYO ELECTRIC CO., LTD. 2-5-5, KEIHANHONDORI MORI</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NOMA, TAKASHI /AR;REEL/FRAME:014660/0101;SIGNING DATES FROM 20031020 TO 20031021</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U13yHlNed1w4Hpgp3FbITvTeQyvyA\u0026id=IsBrBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3LW8PrxMXYPUlH5mCVg0vV6QAD3g\u0026id=IsBrBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U33Fc-Z0fcfFNATSv9-w_RdZYdT8w","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Manufacturing_method_of_semiconductor_de.pdf?id=IsBrBAABERAJ\u0026output=pdf\u0026sig=ACfU3U2NycuoYxmnU-L_iYhtgV7wYC-R6A"},"sample_url":"http://www.google.com/patents/reader?id=IsBrBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>