[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ImplicitFuncArgAndReturn/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 113
LIB: work
FILE: ${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv
n<> u<112> t<Top_level_rule> c<1> l<3:1> el<25:1>
  n<> u<1> t<Null_rule> p<112> s<111> l<3:1> el<3:1>
  n<> u<111> t<Source_text> p<112> c<27> l<3:1> el<24:10>
    n<> u<27> t<Description> p<111> c<26> s<110> l<3:1> el<6:10>
      n<> u<26> t<Module_declaration> p<27> c<5> l<3:1> el<6:10>
        n<> u<5> t<Module_nonansi_header> p<26> c<2> s<24> l<3:1> el<3:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<3:1> el<3:7>
          n<sub> u<3> t<StringConst> p<5> s<4> l<3:8> el<3:11>
          n<> u<4> t<List_of_ports> p<5> l<3:11> el<3:13>
        n<> u<24> t<Module_item> p<26> c<23> s<25> l<4:4> el<4:31>
          n<> u<23> t<Non_port_module_item> p<24> c<22> l<4:4> el<4:31>
            n<> u<22> t<Module_or_generate_item> p<23> c<21> l<4:4> el<4:31>
              n<> u<21> t<Module_common_item> p<22> c<20> l<4:4> el<4:31>
                n<> u<20> t<Module_or_generate_item_declaration> p<21> c<19> l<4:4> el<4:31>
                  n<> u<19> t<Package_or_generate_item_declaration> p<20> c<18> l<4:4> el<4:31>
                    n<> u<18> t<Parameter_declaration> p<19> c<8> l<4:4> el<4:30>
                      n<> u<8> t<Data_type_or_implicit> p<18> c<7> s<17> l<4:14> el<4:17>
                        n<> u<7> t<Data_type> p<8> c<6> l<4:14> el<4:17>
                          n<> u<6> t<IntegerAtomType_Int> p<7> l<4:14> el<4:17>
                      n<> u<17> t<List_of_param_assignments> p<18> c<16> l<4:18> el<4:30>
                        n<> u<16> t<Param_assignment> p<17> c<9> l<4:18> el<4:30>
                          n<M_SECURE> u<9> t<StringConst> p<16> s<15> l<4:18> el<4:26>
                          n<> u<15> t<Constant_param_expression> p<16> c<14> l<4:29> el<4:30>
                            n<> u<14> t<Constant_mintypmax_expression> p<15> c<13> l<4:29> el<4:30>
                              n<> u<13> t<Constant_expression> p<14> c<12> l<4:29> el<4:30>
                                n<> u<12> t<Constant_primary> p<13> c<11> l<4:29> el<4:30>
                                  n<> u<11> t<Primary_literal> p<12> c<10> l<4:29> el<4:30>
                                    n<1> u<10> t<IntConst> p<11> l<4:29> el<4:30>
        n<> u<25> t<ENDMODULE> p<26> l<6:1> el<6:10>
    n<> u<110> t<Description> p<111> c<109> l<9:1> el<24:10>
      n<> u<109> t<Module_declaration> p<110> c<31> l<9:1> el<24:10>
        n<> u<31> t<Module_nonansi_header> p<109> c<28> s<48> l<9:1> el<11:3>
          n<module> u<28> t<Module_keyword> p<31> s<29> l<9:1> el<9:7>
          n<ScratchPad> u<29> t<StringConst> p<31> s<30> l<9:8> el<9:18>
          n<> u<30> t<List_of_ports> p<31> l<9:19> el<11:2>
        n<> u<48> t<Module_item> p<109> c<47> s<79> l<12:4> el<12:32>
          n<> u<47> t<Non_port_module_item> p<48> c<46> l<12:4> el<12:32>
            n<> u<46> t<Module_or_generate_item> p<47> c<45> l<12:4> el<12:32>
              n<> u<45> t<Module_common_item> p<46> c<44> l<12:4> el<12:32>
                n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<12:4> el<12:32>
                  n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<12:4> el<12:32>
                    n<> u<42> t<Parameter_declaration> p<43> c<32> l<12:4> el<12:31>
                      n<> u<32> t<Data_type_or_implicit> p<42> s<41> l<12:14> el<12:14>
                      n<> u<41> t<List_of_param_assignments> p<42> c<40> l<12:14> el<12:31>
                        n<> u<40> t<Param_assignment> p<41> c<33> l<12:14> el<12:31>
                          n<M00_SECURE> u<33> t<StringConst> p<40> s<39> l<12:14> el<12:24>
                          n<> u<39> t<Constant_param_expression> p<40> c<38> l<12:27> el<12:31>
                            n<> u<38> t<Constant_mintypmax_expression> p<39> c<37> l<12:27> el<12:31>
                              n<> u<37> t<Constant_expression> p<38> c<36> l<12:27> el<12:31>
                                n<> u<36> t<Constant_primary> p<37> c<35> l<12:27> el<12:31>
                                  n<> u<35> t<Primary_literal> p<36> c<34> l<12:27> el<12:31>
                                    n<> u<34> t<Number_1Tickb0> p<35> l<12:27> el<12:31>
        n<> u<79> t<Module_item> p<109> c<78> s<107> l<15:1> el<17:12>
          n<> u<78> t<Non_port_module_item> p<79> c<77> l<15:1> el<17:12>
            n<> u<77> t<Module_or_generate_item> p<78> c<76> l<15:1> el<17:12>
              n<> u<76> t<Module_common_item> p<77> c<75> l<15:1> el<17:12>
                n<> u<75> t<Module_or_generate_item_declaration> p<76> c<74> l<15:1> el<17:12>
                  n<> u<74> t<Package_or_generate_item_declaration> p<75> c<73> l<15:1> el<17:12>
                    n<> u<73> t<Function_declaration> p<74> c<72> l<15:1> el<17:12>
                      n<> u<72> t<Function_body_declaration> p<73> c<49> l<15:10> el<17:12>
                        n<> u<49> t<Function_data_type_or_implicit> p<72> s<50> l<15:10> el<15:10>
                        n<w_1> u<50> t<StringConst> p<72> s<55> l<15:10> el<15:13>
                        n<> u<55> t<Tf_port_list> p<72> c<54> s<70> l<15:14> el<15:23>
                          n<> u<54> t<Tf_port_item> p<55> c<51> l<15:14> el<15:23>
                            n<> u<51> t<TfPortDir_Inp> p<54> s<52> l<15:14> el<15:19>
                            n<> u<52> t<Data_type_or_implicit> p<54> s<53> l<15:20> el<15:20>
                            n<val> u<53> t<StringConst> p<54> l<15:20> el<15:23>
                        n<> u<70> t<Function_statement_or_null> p<72> c<69> s<71> l<16:5> el<16:15>
                          n<> u<69> t<Statement> p<70> c<68> l<16:5> el<16:15>
                            n<> u<68> t<Statement_item> p<69> c<67> l<16:5> el<16:15>
                              n<> u<67> t<Blocking_assignment> p<68> c<66> l<16:5> el<16:14>
                                n<> u<66> t<Operator_assignment> p<67> c<60> l<16:5> el<16:14>
                                  n<> u<60> t<Variable_lvalue> p<66> c<57> s<61> l<16:5> el<16:8>
                                    n<> u<57> t<Ps_or_hierarchical_identifier> p<60> c<56> s<59> l<16:5> el<16:8>
                                      n<w_1> u<56> t<StringConst> p<57> l<16:5> el<16:8>
                                    n<> u<59> t<Select> p<60> c<58> l<16:9> el<16:9>
                                      n<> u<58> t<Bit_select> p<59> l<16:9> el<16:9>
                                  n<> u<61> t<AssignOp_Assign> p<66> s<65> l<16:9> el<16:10>
                                  n<> u<65> t<Expression> p<66> c<64> l<16:11> el<16:14>
                                    n<> u<64> t<Primary> p<65> c<63> l<16:11> el<16:14>
                                      n<> u<63> t<Primary_literal> p<64> c<62> l<16:11> el<16:14>
                                        n<val> u<62> t<StringConst> p<63> l<16:11> el<16:14>
                        n<> u<71> t<ENDFUNCTION> p<72> l<17:1> el<17:12>
        n<> u<107> t<Module_item> p<109> c<106> s<108> l<21:4> el<21:48>
          n<> u<106> t<Non_port_module_item> p<107> c<105> l<21:4> el<21:48>
            n<> u<105> t<Module_or_generate_item> p<106> c<104> l<21:4> el<21:48>
              n<> u<104> t<Module_instantiation> p<105> c<80> l<21:4> el<21:48>
                n<sub> u<80> t<StringConst> p<104> s<98> l<21:4> el<21:7>
                n<> u<98> t<Parameter_value_assignment> p<104> c<97> s<103> l<21:8> el<21:42>
                  n<> u<97> t<List_of_parameter_assignments> p<98> c<96> l<21:11> el<21:41>
                    n<> u<96> t<Named_parameter_assignment> p<97> c<81> l<21:11> el<21:41>
                      n<M_SECURE> u<81> t<StringConst> p<96> s<95> l<21:12> el<21:20>
                      n<> u<95> t<Param_expression> p<96> c<94> l<21:21> el<21:40>
                        n<> u<94> t<Mintypmax_expression> p<95> c<93> l<21:21> el<21:40>
                          n<> u<93> t<Expression> p<94> c<92> l<21:21> el<21:40>
                            n<> u<92> t<Primary> p<93> c<91> l<21:21> el<21:40>
                              n<> u<91> t<Concatenation> p<92> c<90> l<21:21> el<21:40>
                                n<> u<90> t<Expression> p<91> c<89> l<21:23> el<21:38>
                                  n<> u<89> t<Primary> p<90> c<88> l<21:23> el<21:38>
                                    n<> u<88> t<Complex_func_call> p<89> c<82> l<21:23> el<21:38>
                                      n<w_1> u<82> t<StringConst> p<88> s<87> l<21:23> el<21:26>
                                      n<> u<87> t<List_of_arguments> p<88> c<86> l<21:27> el<21:37>
                                        n<> u<86> t<Expression> p<87> c<85> l<21:27> el<21:37>
                                          n<> u<85> t<Primary> p<86> c<84> l<21:27> el<21:37>
                                            n<> u<84> t<Primary_literal> p<85> c<83> l<21:27> el<21:37>
                                              n<M00_SECURE> u<83> t<StringConst> p<84> l<21:27> el<21:37>
                n<> u<103> t<Hierarchical_instance> p<104> c<100> l<21:43> el<21:47>
                  n<> u<100> t<Name_of_instance> p<103> c<99> s<102> l<21:43> el<21:45>
                    n<m1> u<99> t<StringConst> p<100> l<21:43> el<21:45>
                  n<> u<102> t<List_of_port_connections> p<103> c<101> l<21:46> el<21:46>
                    n<> u<101> t<Ordered_port_connection> p<102> l<21:46> el<21:46>
        n<> u<108> t<ENDMODULE> p<109> l<24:1> el<24:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv:3:1: No timescale set for "sub".
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv:9:1: No timescale set for "ScratchPad".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv:9:1: Compile module "work@ScratchPad".
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv:3:1: Compile module "work@sub".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Constant                                               2
Design                                                 1
Function                                               1
IODecl                                                 1
IntTypespec                                            1
LogicVar                                               1
Module                                                 2
ModuleTypespec                                         1
ParamAssign                                            2
Parameter                                              2
RefModule                                              1
RefObj                                                 2
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitFuncArgAndReturn/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@ScratchPad
  |vpiParameter:
  \_Parameter: (work@ScratchPad.M00_SECURE), line:12:14, endln:12:31
    |vpiParent:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
    |BIN:0
    |vpiName:M00_SECURE
    |vpiFullName:work@ScratchPad.M00_SECURE
  |vpiParamAssign:
  \_ParamAssign: , line:12:14, endln:12:31
    |vpiParent:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
    |vpiRhs:
    \_Constant: , line:12:27, endln:12:31
      |vpiParent:
      \_ParamAssign: , line:12:14, endln:12:31
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@ScratchPad.M00_SECURE), line:12:14, endln:12:31
  |vpiInternalScope:
  \_Function: (work@ScratchPad.w_1), line:15:1, endln:17:12
    |vpiParent:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
    |vpiName:w_1
    |vpiFullName:work@ScratchPad.w_1
    |vpiVariables:
    \_LogicVar: (work@ScratchPad.w_1)
      |vpiParent:
      \_Function: (work@ScratchPad.w_1), line:15:1, endln:17:12
      |vpiFullName:work@ScratchPad.w_1
    |vpiReg:
    \_LogicVar: (work@ScratchPad.w_1)
    |vpiImportTypespec:
    \_LogicVar: (work@ScratchPad.w_1)
    |vpiVisibility:1
    |vpiReturn:
    \_LogicVar: (work@ScratchPad.w_1)
    |vpiIODecl:
    \_IODecl: (val), line:15:20, endln:15:23
      |vpiParent:
      \_Function: (work@ScratchPad.w_1), line:15:1, endln:17:12
      |vpiDirection:1
      |vpiName:val
    |vpiStmt:
    \_Assignment: , line:16:5, endln:16:14
      |vpiParent:
      \_Function: (work@ScratchPad.w_1), line:15:1, endln:17:12
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_RefObj: (work@ScratchPad.w_1.val), line:16:11, endln:16:14
        |vpiParent:
        \_Assignment: , line:16:5, endln:16:14
        |vpiName:val
        |vpiFullName:work@ScratchPad.w_1.val
        |vpiActual:
        \_IODecl: (val), line:15:20, endln:15:23
      |vpiLhs:
      \_RefObj: (work@ScratchPad.w_1.w_1), line:16:5, endln:16:8
        |vpiParent:
        \_Assignment: , line:16:5, endln:16:14
        |vpiName:w_1
        |vpiFullName:work@ScratchPad.w_1.w_1
        |vpiActual:
        \_LogicVar: (work@ScratchPad.w_1)
  |vpiTypedef:
  \_ModuleTypespec: (sub), line:21:4, endln:21:7
    |vpiParent:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
    |vpiName:sub
  |vpiImportTypespec:
  \_Function: (work@ScratchPad.w_1), line:15:1, endln:17:12
  |vpiImportTypespec:
  \_ModuleTypespec: (sub), line:21:4, endln:21:7
  |vpiDefName:work@ScratchPad
  |vpiTaskFunc:
  \_Function: (work@ScratchPad.w_1), line:15:1, endln:17:12
  |vpiRefModule:
  \_RefModule: work@sub (m1), line:21:4, endln:21:7
    |vpiParent:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
    |vpiName:m1
    |vpiDefName:work@sub
    |vpiActual:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:3:1, endln:6:10
|vpiAllModules:
\_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:3:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@sub
  |vpiParameter:
  \_Parameter: (work@sub.M_SECURE), line:4:18, endln:4:30
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:3:1, endln:6:10
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (work@sub.M_SECURE), line:4:14, endln:4:17
      |vpiParent:
      \_Parameter: (work@sub.M_SECURE), line:4:18, endln:4:30
      |vpiFullName:work@sub.M_SECURE
      |vpiActual:
      \_IntTypespec: , line:4:14, endln:4:17
    |vpiSigned:1
    |vpiName:M_SECURE
    |vpiFullName:work@sub.M_SECURE
  |vpiParamAssign:
  \_ParamAssign: , line:4:18, endln:4:30
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:3:1, endln:6:10
    |vpiRhs:
    \_Constant: , line:4:29, endln:4:30
      |vpiParent:
      \_ParamAssign: , line:4:18, endln:4:30
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@sub.M_SECURE), line:4:18, endln:4:30
  |vpiTypedef:
  \_IntTypespec: , line:4:14, endln:4:17
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:3:1, endln:6:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:4:14, endln:4:17
  |vpiDefName:work@sub
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
