<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.0-->
<!-- ##TE Last Modification:2016.10.12-->
<!-- ##################################################################### -->
<!-- ##general board part description-->
<!-- ##Info: board part name: board_vendor:board_name:part0:file_version  , use all lower case-->
<board schema_version="2.1" vendor="trenz.biz" name="te0714_35_2i" display_name="Artix-7 TE0714_35_2I. SPRT PCB: REV01, REV02" url="wiki.trenz-electronic.de" preset_file="preset.xml">
  <images>
    <image name="TE0714_board.jpg" display_name="TE0714 BOARD" sub_type="board">
      <description>TE0714 Board File Image</description>
    </image>
  </images>
<!-- ##################################################################### -->
<!-- ##Board PCB Revision -->
<!-- ##Currently revision with highest id is only displayed in Vivado. Write supported revisions to description too!-->
  <compatible_board_revisions>
    <!--insert supported revisions-->
    <revision id="1">0.2</revision>
    <revision id="0">0.1</revision>
  </compatible_board_revisions>
<!-- ##################################################################### -->
<!-- ##Board File Revision -->
<!-- ##currently changed only for board revisions with significant changes to create new board part file. Minor changes are not under revision -->
  <file_version>1.0</file_version>
<!-- ##################################################################### -->
<!-- ##Board descriptions -->
  <description>Artix-7 TE0714 Board with XC7A35T industrial Micro Module. Supported PCB Revisions: REV01, REV02.</description>
<!-- ##################################################################### -->
<!-- ##Board components. Special component part0=fpga -->
<!-- ##set display_name and correct part_name for fpga-->
<!-- ##add part interfaces and corresponding component here -->
  <components>
    <component name="part0" display_name="Artix-7 TE0714_35_2I" type="fpga" part_name="xc7a35tcsg325-2" pin_map_file="part0_pins.xml" vendor="xilinx.com" spec_url="www.xilinx.com">
      <description>FPGA part on the board</description>
      <interfaces>
        <!--insert fpga interfaces here, see ug895 or other board part files-->
        <interface mode="master" name="SC0714" type="trenz.biz:user:SC0714_bus_rtl:1.0" of_component="SC0714">
          <parameters>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="trenz.biz" library="user" name="SC0714" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MOD_LED"     physical_port="MOD_LED"     dir="out"> <pin_maps><pin_map port_index="0" component_pin="MOD_LED"/></pin_maps></port_map>
            <port_map logical_port="EN_GTPWR_i"  physical_port="EN_GTPWR_i"  dir="in">  <pin_maps><pin_map port_index="1" component_pin="EN_GTPWR"/></pin_maps></port_map>
            <port_map logical_port="EN_GTPWR_o"  physical_port="EN_GTPWR_o"  dir="out">  <pin_maps><pin_map port_index="1" component_pin="EN_GTPWR"/></pin_maps></port_map>
            <port_map logical_port="EN_GTPWR_t"  physical_port="EN_GTPWR_t"  dir="out">  <pin_maps><pin_map port_index="1" component_pin="EN_GTPWR"/></pin_maps></port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock">
          <preferred_ips>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK" physical_port="SYSCLK" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_clk"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="25000000" />
          </parameters>	  
        </interface>

        <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="spi_flash">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SS_I" physical_port="spi_ss_i" dir="in"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_O" physical_port="spi_ss_o" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_T" physical_port="spi_ss_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_I" physical_port="spi_io0_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_O" physical_port="spi_io0_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_T" physical_port="spi_io0_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_I" physical_port="spi_io1_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_1"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_O" physical_port="spi_io1_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_1"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_T" physical_port="spi_io1_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_1"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_I" physical_port="spi_io2_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_2"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_O" physical_port="spi_io2_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_2"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_T" physical_port="spi_io2_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_2"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_I" physical_port="spi_io3_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_3"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_O" physical_port="spi_io3_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_3"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_T" physical_port="spi_io3_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_3"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="uart0" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart0" preset_proc="uart0_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="uart0_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="JM2_98"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="uart0_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="JM2_100"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>		

      </interfaces>
    </component>
    <!--insert interface components here, see ug895 or other board part files-->

    <component name="SC0714" display_name="TE0714 System Controller" type="chip" sub_type="mux" major_group="Miscellaneous" part_name="NONE" vendor="NONE" spec_url="http://www.trenz.biz/">
      <description>TE0714 System Control Helper</description>
      <parameters>

      </parameters>
    </component>

    <component name="sys_clock" display_name="system clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SiT8008AI" vendor="SiTime" spec_url="www.sitime.com">
      <description>25 MHz clock from on-board MEMS Oscillator</description>
      <parameters>
        <parameter name="frequency" value="25000000"/>
      </parameters>
    </component>


    <component name="spi_flash" display_name="QSPI Flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="N25Q128A" vendor="Micron" spec_url="www.micron.com">
      <description>16 MByte storage that can be used for configuration or data storage</description>
    </component>

    <component name="uart0" display_name="Default UART on Base" type="chip" sub_type="uart" major_group="Miscellaneous" >
      <description>Default UART</description>
    </component>

  </components>
<!-- ##################################################################### -->
<!-- ##Board jtag chains for partx  -->
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
<!-- ##################################################################### -->
<!-- ##connections between interfaces definition and part0_pins.xml  -->
  <connections>
    <!--insert interface connections here, see ug895 or other board part files-->
    <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
      <connection_map name="part0_sys_clock_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
    </connection>

    <connection name="part0_system_control" component1="part0" component2="SC0714">
      <connection_map name="part0_system_control" typical_delay="5" c1_st_index="1" c1_end_index="2" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_spi_flash" component1="part0" component2="spi_flash">
      <connection_map name="part0_spi_flash_1" c1_st_index="3" c1_end_index="7" c2_st_index="0" c2_end_index="4"/>
    </connection>

     <connection name="part0_uart0" component1="part0" component2="uart0">
      <connection_map name="part0_uart0_1" c1_st_index="8" c1_end_index="9" c2_st_index="0" c2_end_index="1"/>
    </connection>

  </connections>
<!-- ##################################################################### -->
<!-- ##Additional IO interface rules-->
  <ip_associated_rules>
    <ip_associated_rule name="default">
      <!--insert interface ip rules here, see ug895 or other board part files-->
    </ip_associated_rule>
  </ip_associated_rules>
<!-- ##################################################################### -->
</board>