DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "24.1"
appVersion "2009.2 (Build 10)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 2777,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 967,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "bt_connected"
t "std_uLogic"
o 17
suid 2765,0
)
)
uid 7755,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "bt_reset"
t "std_uLogic"
o 8
suid 2766,0
)
)
uid 7757,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 6
suid 2767,0
)
)
uid 7759,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 7
suid 2768,0
)
)
uid 7761,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 16
suid 2769,0
)
)
uid 7763,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 2770,0
)
)
uid 7765,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 2771,0
)
)
uid 7767,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "sCl"
t "std_logic"
o 14
suid 2772,0
)
)
uid 7769,0
)
*22 (LogPort
port (LogicalPort
m 2
decl (Decl
n "sDa"
t "std_logic"
o 17
suid 2773,0
)
)
uid 7771,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 10
suid 2774,0
)
)
uid 7773,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 11
suid 2775,0
)
)
uid 7775,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VINm"
t "integer"
o 15
suid 2776,0
)
)
uid 7777,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VINp"
t "integer"
o 16
suid 2777,0
)
)
uid 7779,0
)
]
)
pdm (PhysicalDM
uid 990,0
optionalChildren [
*27 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *28 (MRCItem
litem &1
pos 13
dimension 20
)
uid 893,0
optionalChildren [
*29 (MRCItem
litem &2
pos 0
dimension 20
uid 896,0
)
*30 (MRCItem
litem &3
pos 1
dimension 23
uid 898,0
)
*31 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 900,0
)
*32 (MRCItem
litem &14
pos 0
dimension 20
uid 7756,0
)
*33 (MRCItem
litem &15
pos 1
dimension 20
uid 7758,0
)
*34 (MRCItem
litem &16
pos 2
dimension 20
uid 7760,0
)
*35 (MRCItem
litem &17
pos 3
dimension 20
uid 7762,0
)
*36 (MRCItem
litem &18
pos 4
dimension 20
uid 7764,0
)
*37 (MRCItem
litem &19
pos 5
dimension 20
uid 7766,0
)
*38 (MRCItem
litem &20
pos 6
dimension 20
uid 7768,0
)
*39 (MRCItem
litem &21
pos 7
dimension 20
uid 7770,0
)
*40 (MRCItem
litem &22
pos 8
dimension 20
uid 7772,0
)
*41 (MRCItem
litem &23
pos 9
dimension 20
uid 7774,0
)
*42 (MRCItem
litem &24
pos 10
dimension 20
uid 7776,0
)
*43 (MRCItem
litem &25
pos 11
dimension 20
uid 7778,0
)
*44 (MRCItem
litem &26
pos 12
dimension 20
uid 7780,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 894,0
optionalChildren [
*45 (MRCItem
litem &5
pos 0
dimension 20
uid 902,0
)
*46 (MRCItem
litem &7
pos 1
dimension 50
uid 906,0
)
*47 (MRCItem
litem &8
pos 2
dimension 100
uid 908,0
)
*48 (MRCItem
litem &9
pos 3
dimension 50
uid 910,0
)
*49 (MRCItem
litem &10
pos 4
dimension 100
uid 912,0
)
*50 (MRCItem
litem &11
pos 5
dimension 100
uid 914,0
)
*51 (MRCItem
litem &12
pos 6
dimension 50
uid 916,0
)
*52 (MRCItem
litem &13
pos 7
dimension 80
uid 918,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 892,0
vaOverrides [
]
)
]
)
uid 966,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *53 (LEmptyRow
)
uid 992,0
optionalChildren [
*54 (RefLabelRowHdr
)
*55 (TitleRowHdr
)
*56 (FilterRowHdr
)
*57 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*58 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*59 (GroupColHdr
tm "GroupColHdrMgr"
)
*60 (NameColHdr
tm "GenericNameColHdrMgr"
)
*61 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*62 (InitColHdr
tm "GenericValueColHdrMgr"
)
*63 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*64 (EolColHdr
tm "GenericEolColHdrMgr"
)
*65 (LogGeneric
generic (GiElement
name "rs232BaudRate"
type "real"
value "9600.0"
)
uid 3516,0
)
*66 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value "10.0E6"
)
uid 5105,0
)
*67 (LogGeneric
generic (GiElement
name "rs232BitNb"
type "positive"
value "8"
)
uid 5288,0
)
*68 (LogGeneric
generic (GiElement
name "i2cBaudRate"
type "real"
value "100.0E3"
)
uid 6328,0
)
*69 (LogGeneric
generic (GiElement
name "kartBaseAddress"
type "positive"
value "16#26#"
)
uid 6741,0
)
*70 (LogGeneric
generic (GiElement
name "adcBitNb"
type "positive"
value "16"
)
uid 7166,0
)
*71 (LogGeneric
generic (GiElement
name "sequenceAddressBitNb"
type "positive"
value "4"
)
uid 7526,0
)
*72 (LogGeneric
generic (GiElement
name "sequenceArgumentBitNb"
type "positive"
value "12"
)
uid 7665,0
)
]
)
pdm (PhysicalDM
uid 993,0
optionalChildren [
*73 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *74 (MRCItem
litem &53
pos 8
dimension 20
)
uid 942,0
optionalChildren [
*75 (MRCItem
litem &54
pos 0
dimension 20
uid 945,0
)
*76 (MRCItem
litem &55
pos 1
dimension 23
uid 947,0
)
*77 (MRCItem
litem &56
pos 2
hidden 1
dimension 20
uid 949,0
)
*78 (MRCItem
litem &65
pos 2
dimension 20
uid 3517,0
)
*79 (MRCItem
litem &66
pos 0
dimension 20
uid 5106,0
)
*80 (MRCItem
litem &67
pos 1
dimension 20
uid 5289,0
)
*81 (MRCItem
litem &68
pos 3
dimension 20
uid 6329,0
)
*82 (MRCItem
litem &69
pos 4
dimension 20
uid 6742,0
)
*83 (MRCItem
litem &70
pos 5
dimension 20
uid 7167,0
)
*84 (MRCItem
litem &71
pos 6
dimension 20
uid 7527,0
)
*85 (MRCItem
litem &72
pos 7
dimension 20
uid 7666,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 943,0
optionalChildren [
*86 (MRCItem
litem &57
pos 0
dimension 20
uid 951,0
)
*87 (MRCItem
litem &59
pos 1
dimension 50
uid 955,0
)
*88 (MRCItem
litem &60
pos 2
dimension 215
uid 957,0
)
*89 (MRCItem
litem &61
pos 3
dimension 100
uid 959,0
)
*90 (MRCItem
litem &62
pos 4
dimension 50
uid 961,0
)
*91 (MRCItem
litem &63
pos 5
dimension 50
uid 963,0
)
*92 (MRCItem
litem &64
pos 6
dimension 80
uid 965,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 941,0
vaOverrides [
]
)
]
)
uid 991,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\bus@controller_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\bus@controller_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\bus@controller_tester"
)
(vvPair
variable "d_logical"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\busController_tester"
)
(vvPair
variable "date"
value "20.08.2015"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "20"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "busController_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE3673"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "controller_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Controller_test/concat"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/Controller_test/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "busController_tester"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\bus@controller_tester\\interface"
)
(vvPair
variable "p_logical"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\busController_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_ActelUserPath"
value "$HDS_PROJECT_DIR\\..\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "14:39:44"
)
(vvPair
variable "unit"
value "busController_tester"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 156,0
optionalChildren [
*93 (SymbolBody
uid 8,0
optionalChildren [
*94 (CptPort
uid 7690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7691,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 7692,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7693,0
ro 270
va (VaSet
)
xt "30400,7000,31600,15200"
st "bt_connected"
ju 2
blo "31400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7694,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,10000,60000,11000"
st "bt_connected : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_connected"
t "std_uLogic"
o 17
suid 2765,0
)
)
)
*95 (CptPort
uid 7695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7696,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 7697,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7698,0
ro 270
va (VaSet
)
xt "26400,7000,27600,11900"
st "bt_reset"
ju 2
blo "27400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7699,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,4000,58600,5000"
st "bt_reset     : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "bt_reset"
t "std_uLogic"
o 8
suid 2766,0
)
)
)
*96 (CptPort
uid 7700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7701,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 7702,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7703,0
ro 270
va (VaSet
)
xt "24400,7000,25600,11400"
st "bt_RxD"
ju 2
blo "25400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7704,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,2000,58900,3000"
st "bt_RxD       : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 6
suid 2767,0
)
)
)
*97 (CptPort
uid 7705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7706,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 7707,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7708,0
ro 270
va (VaSet
)
xt "22400,7000,23600,11400"
st "bt_TxD"
ju 2
blo "23400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7709,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,9000,59300,10000"
st "bt_TxD       : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 7
suid 2768,0
)
)
)
*98 (CptPort
uid 7710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7711,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 7712,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7713,0
ro 270
va (VaSet
)
xt "28400,7000,29600,13300"
st "bt_VRegEn"
ju 2
blo "29400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7714,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,3000,59400,4000"
st "bt_VRegEn    : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 16
suid 2769,0
)
)
)
*99 (CptPort
uid 7715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7716,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,5250,41375,6000"
)
tg (CPTG
uid 7717,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7718,0
ro 270
va (VaSet
)
xt "40400,7000,41600,10400"
st "clock"
ju 2
blo "41400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7719,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,11000,58500,12000"
st "clock        : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 2770,0
)
)
)
*100 (CptPort
uid 7720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7721,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42625,5250,43375,6000"
)
tg (CPTG
uid 7722,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7723,0
ro 270
va (VaSet
)
xt "42400,7000,43600,10300"
st "reset"
ju 2
blo "43400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7724,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,12000,58500,13000"
st "reset        : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 2771,0
)
)
)
*101 (CptPort
uid 7725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7726,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98625,5250,99375,6000"
)
tg (CPTG
uid 7727,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7728,0
ro 270
va (VaSet
)
xt "98400,7000,99600,9400"
st "sCl"
ju 2
blo "99400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7729,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,5000,57300,6000"
st "sCl          : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "sCl"
t "std_logic"
o 14
suid 2772,0
)
)
)
*102 (CptPort
uid 7730,0
ps "OnEdgeStrategy"
shape (Diamond
uid 7731,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96625,5250,97375,6000"
)
tg (CPTG
uid 7732,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7733,0
va (VaSet
)
xt "98000,6000,100700,7200"
st "sDa"
blo "98000,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7734,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,14000,57700,15000"
st "sDa          : INOUT  std_logic 
"
)
thePort (LogicalPort
m 2
decl (Decl
n "sDa"
t "std_logic"
o 17
suid 2773,0
)
)
)
*103 (CptPort
uid 7735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7736,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,5250,37375,6000"
)
tg (CPTG
uid 7737,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7738,0
ro 270
va (VaSet
)
xt "36400,7000,37600,12400"
st "uart_RxD"
ju 2
blo "37400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7739,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,6000,59100,7000"
st "uart_RxD     : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 10
suid 2774,0
)
)
)
*104 (CptPort
uid 7740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7741,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,5250,35375,6000"
)
tg (CPTG
uid 7742,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7743,0
ro 270
va (VaSet
)
xt "34400,7000,35600,12400"
st "uart_TxD"
ju 2
blo "35400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7744,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,13000,59500,14000"
st "uart_TxD     : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 11
suid 2775,0
)
)
)
*105 (CptPort
uid 7745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7746,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128625,5250,129375,6000"
)
tg (CPTG
uid 7747,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7748,0
ro 270
va (VaSet
)
xt "128400,7000,129600,10700"
st "VINm"
ju 2
blo "129400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7749,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,7000,57800,8000"
st "VINm         : OUT    integer  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VINm"
t "integer"
o 15
suid 2776,0
)
)
)
*106 (CptPort
uid 7750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7751,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130625,5250,131375,6000"
)
tg (CPTG
uid 7752,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7753,0
ro 270
va (VaSet
)
xt "130400,7000,131600,10400"
st "VINp"
ju 2
blo "131400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7754,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,8000,57500,9000"
st "VINp         : OUT    integer  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VINp"
t "integer"
o 16
suid 2777,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,139000,14000"
)
oxt "15000,6000,77000,14000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Verdana,9,1"
)
xt "70950,8800,79650,10000"
st "controller_test"
blo "70950,9800"
)
second (Text
uid 12,0
va (VaSet
font "Verdana,9,1"
)
xt "70950,10000,83050,11200"
st "busController_tester"
blo "70950,11000"
)
)
gi *107 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "52000,6000,74000,14000"
st "Generic Declarations

clockFrequency        real     10.0E6   
rs232BitNb            positive 8        
rs232BaudRate         real     9600.0   
i2cBaudRate           real     100.0E3  
kartBaseAddress       positive 16#26#   
adcBitNb              positive 16       
sequenceAddressBitNb  positive 4        
sequenceArgumentBitNb positive 12       "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "10.0E6"
)
(GiElement
name "rs232BitNb"
type "positive"
value "8"
)
(GiElement
name "rs232BaudRate"
type "real"
value "9600.0"
)
(GiElement
name "i2cBaudRate"
type "real"
value "100.0E3"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "16#26#"
)
(GiElement
name "adcBitNb"
type "positive"
value "16"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "4"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "12"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*108 (Grouping
uid 16,0
optionalChildren [
*109 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48500,36200,48500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*110 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44500,53200,44500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*111 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46500,36200,46500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*112 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46500,32200,46500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*113 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,67300,46400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*114 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44500,57200,44500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*115 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "37350,44400,47650,45600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*116 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47500,32200,47500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*117 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48500,32200,48500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*118 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47500,36200,47500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *119 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
uid 49,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*121 (MLText
uid 50,0
va (VaSet
)
xt "0,1000,17500,7000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
windowSize "59,45,976,785"
viewArea "-500,-500,62320,53320"
cachedDiagramExtent "0,0,139000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "Courier New,9,0"
)
xt "200,200,2700,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "Controller_test"
entityName "busController_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,35000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,9,1"
)
xt "22600,14800,27400,16000"
st "<library>"
blo "22600,15800"
)
second (Text
va (VaSet
font "Verdana,9,1"
)
xt "22600,16000,25900,17200"
st "<cell>"
blo "22600,17000"
)
)
gi *122 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,12000,0,12000"
)
header "Generic Declarations"
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1950"
st "In0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,3600,1950"
st "Buffer0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *123 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "42000,15000,44400,16000"
st "User:"
blo "42000,15800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,16000,44000,16000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 7780,0
activeModelName "Symbol:GEN"
)
