Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/bowang1308/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/bowang1308/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/bowang1308/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/27-openroad-globalplacement/SPI_Master_With_Multi_CS.odb'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock i_Clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 15 input buffers.
[INFO RSZ-0028] Inserted 18 output buffers.
[INFO RSZ-0058] Using max wire length 6335um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       217
       10 |       7 |       0 |             0 |       207
       20 |      13 |       0 |             0 |       197
       30 |      21 |       0 |             0 |       187
       40 |      29 |       0 |             0 |       177
       50 |      38 |       0 |             0 |       167
       60 |      47 |       1 |             1 |       157
       70 |      56 |       1 |             1 |       147
       80 |      66 |       1 |             1 |       137
       90 |      74 |       2 |             2 |       127
      100 |      76 |       2 |             2 |       117
      110 |      84 |       2 |             2 |       107
      120 |      87 |       2 |             2 |        97
      130 |      97 |       2 |             2 |        87
      140 |     107 |       2 |             2 |        77
      150 |     117 |       2 |             2 |        67
      160 |     127 |       2 |             2 |        57
      170 |     136 |       2 |             2 |        47
      180 |     146 |       2 |             2 |        37
      190 |     155 |       2 |             2 |        27
      200 |     165 |       4 |             3 |        17
      210 |     173 |      10 |             4 |         7
    final |     173 |      10 |             4 |         0
---------------------------------------------------------
[INFO RSZ-0034] Found 2 slew violations.
[INFO RSZ-0035] Found 2 fanout violations.
[INFO RSZ-0038] Inserted 10 buffers in 4 nets.
[INFO RSZ-0039] Resized 173 instances.
Placement Analysis
---------------------------------
total displacement        681.1 u
average displacement        2.1 u
max displacement           14.5 u
original HPWL            2540.9 u
legalized HPWL           3274.3 u
delta HPWL                   29 %

[INFO DPL-0020] Mirrored 77 instances
[INFO DPL-0021] HPWL before            3274.3 u
[INFO DPL-0022] HPWL after             3139.3 u
[INFO DPL-0023] HPWL delta               -4.1 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                50     187.68
  Tap cell                                 67      83.83
  Timing Repair Buffer                     43     211.45
  Inverter                                  9      33.78
  Sequential cell                          49    1233.68
  Multi-Input combinational cell          110     902.12
  Total                                   328    2652.54
Writing OpenROAD database to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/31-openroad-repairdesignpostgpl/SPI_Master_With_Multi_CS.odb'…
Writing netlist to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/31-openroad-repairdesignpostgpl/SPI_Master_With_Multi_CS.nl.v'…
Writing powered netlist to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/31-openroad-repairdesignpostgpl/SPI_Master_With_Multi_CS.pnl.v'…
Writing layout to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/31-openroad-repairdesignpostgpl/SPI_Master_With_Multi_CS.def'…
Writing timing constraints to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/31-openroad-repairdesignpostgpl/SPI_Master_With_Multi_CS.sdc'…
