
BlueBillDemo_SPI_EEPROM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b28  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08001c34  08001c34  00011c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001c68  08001c68  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001c68  08001c68  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001c68  08001c68  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001c68  08001c68  00011c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001c6c  08001c6c  00011c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001c70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  2000000c  08001c7c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000084  08001c7c  00020084  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000569b  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000122f  00000000  00000000  000256d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000610  00000000  00000000  00026900  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000568  00000000  00000000  00026f10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001296f  00000000  00000000  00027478  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000518e  00000000  00000000  00039de7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00065a71  00000000  00000000  0003ef75  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a49e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016ec  00000000  00000000  000a4a64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001c1c 	.word	0x08001c1c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001c1c 	.word	0x08001c1c

0800014c <eeprom_init>:

static void chip_select(void);
static void chip_deselect(void);

void eeprom_init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000150:	2201      	movs	r2, #1
 8000152:	2120      	movs	r1, #32
 8000154:	4802      	ldr	r0, [pc, #8]	; (8000160 <eeprom_init+0x14>)
 8000156:	f000 fd73 	bl	8000c40 <HAL_GPIO_WritePin>
}
 800015a:	bf00      	nop
 800015c:	bd80      	pop	{r7, pc}
 800015e:	bf00      	nop
 8000160:	40010c00 	.word	0x40010c00

08000164 <chip_select>:

static void chip_select(void)
{
 8000164:	b580      	push	{r7, lr}
 8000166:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000168:	2200      	movs	r2, #0
 800016a:	2120      	movs	r1, #32
 800016c:	4802      	ldr	r0, [pc, #8]	; (8000178 <chip_select+0x14>)
 800016e:	f000 fd67 	bl	8000c40 <HAL_GPIO_WritePin>
}
 8000172:	bf00      	nop
 8000174:	bd80      	pop	{r7, pc}
 8000176:	bf00      	nop
 8000178:	40010c00 	.word	0x40010c00

0800017c <chip_deselect>:

static void chip_deselect(void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000180:	2201      	movs	r2, #1
 8000182:	2120      	movs	r1, #32
 8000184:	4802      	ldr	r0, [pc, #8]	; (8000190 <chip_deselect+0x14>)
 8000186:	f000 fd5b 	bl	8000c40 <HAL_GPIO_WritePin>
}
 800018a:	bf00      	nop
 800018c:	bd80      	pop	{r7, pc}
 800018e:	bf00      	nop
 8000190:	40010c00 	.word	0x40010c00

08000194 <eeprom_write_buf>:

	return bytes_read;
}

void eeprom_write_buf(uint16_t address, uint8_t *buffer, uint16_t length)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	b084      	sub	sp, #16
 8000198:	af00      	add	r7, sp, #0
 800019a:	4603      	mov	r3, r0
 800019c:	6039      	str	r1, [r7, #0]
 800019e:	80fb      	strh	r3, [r7, #6]
 80001a0:	4613      	mov	r3, r2
 80001a2:	80bb      	strh	r3, [r7, #4]
	uint16_t i;

	for (i = 0U; i < length; i++)
 80001a4:	2300      	movs	r3, #0
 80001a6:	81fb      	strh	r3, [r7, #14]
 80001a8:	e00d      	b.n	80001c6 <eeprom_write_buf+0x32>
	{
		eeprom_write_byte(address + i, buffer[i]);
 80001aa:	88fa      	ldrh	r2, [r7, #6]
 80001ac:	89fb      	ldrh	r3, [r7, #14]
 80001ae:	4413      	add	r3, r2
 80001b0:	b298      	uxth	r0, r3
 80001b2:	89fb      	ldrh	r3, [r7, #14]
 80001b4:	683a      	ldr	r2, [r7, #0]
 80001b6:	4413      	add	r3, r2
 80001b8:	781b      	ldrb	r3, [r3, #0]
 80001ba:	4619      	mov	r1, r3
 80001bc:	f000 f82e 	bl	800021c <eeprom_write_byte>
	for (i = 0U; i < length; i++)
 80001c0:	89fb      	ldrh	r3, [r7, #14]
 80001c2:	3301      	adds	r3, #1
 80001c4:	81fb      	strh	r3, [r7, #14]
 80001c6:	89fa      	ldrh	r2, [r7, #14]
 80001c8:	88bb      	ldrh	r3, [r7, #4]
 80001ca:	429a      	cmp	r2, r3
 80001cc:	d3ed      	bcc.n	80001aa <eeprom_write_buf+0x16>
	}
}
 80001ce:	bf00      	nop
 80001d0:	3710      	adds	r7, #16
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}

080001d6 <eeprom_read_buf>:

void eeprom_read_buf(uint16_t address, uint8_t *buffer, uint16_t length)
{
 80001d6:	b590      	push	{r4, r7, lr}
 80001d8:	b085      	sub	sp, #20
 80001da:	af00      	add	r7, sp, #0
 80001dc:	4603      	mov	r3, r0
 80001de:	6039      	str	r1, [r7, #0]
 80001e0:	80fb      	strh	r3, [r7, #6]
 80001e2:	4613      	mov	r3, r2
 80001e4:	80bb      	strh	r3, [r7, #4]
	uint16_t i;

	for (i = 0U; i < length; i++)
 80001e6:	2300      	movs	r3, #0
 80001e8:	81fb      	strh	r3, [r7, #14]
 80001ea:	e00e      	b.n	800020a <eeprom_read_buf+0x34>
	{
		*(buffer + i) = eeprom_read_byte(address + i);
 80001ec:	88fa      	ldrh	r2, [r7, #6]
 80001ee:	89fb      	ldrh	r3, [r7, #14]
 80001f0:	4413      	add	r3, r2
 80001f2:	b299      	uxth	r1, r3
 80001f4:	89fb      	ldrh	r3, [r7, #14]
 80001f6:	683a      	ldr	r2, [r7, #0]
 80001f8:	18d4      	adds	r4, r2, r3
 80001fa:	4608      	mov	r0, r1
 80001fc:	f000 f844 	bl	8000288 <eeprom_read_byte>
 8000200:	4603      	mov	r3, r0
 8000202:	7023      	strb	r3, [r4, #0]
	for (i = 0U; i < length; i++)
 8000204:	89fb      	ldrh	r3, [r7, #14]
 8000206:	3301      	adds	r3, #1
 8000208:	81fb      	strh	r3, [r7, #14]
 800020a:	89fa      	ldrh	r2, [r7, #14]
 800020c:	88bb      	ldrh	r3, [r7, #4]
 800020e:	429a      	cmp	r2, r3
 8000210:	d3ec      	bcc.n	80001ec <eeprom_read_buf+0x16>
	}
}
 8000212:	bf00      	nop
 8000214:	3714      	adds	r7, #20
 8000216:	46bd      	mov	sp, r7
 8000218:	bd90      	pop	{r4, r7, pc}
	...

0800021c <eeprom_write_byte>:

void eeprom_write_byte(uint16_t address, uint8_t data)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b084      	sub	sp, #16
 8000220:	af00      	add	r7, sp, #0
 8000222:	4603      	mov	r3, r0
 8000224:	460a      	mov	r2, r1
 8000226:	80fb      	strh	r3, [r7, #6]
 8000228:	4613      	mov	r3, r2
 800022a:	717b      	strb	r3, [r7, #5]
	uint8_t buf[4];

	chip_select();
 800022c:	f7ff ff9a 	bl	8000164 <chip_select>
	buf[0] = 0x06U;
 8000230:	2306      	movs	r3, #6
 8000232:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&hspi2, buf, 1U, 100U);
 8000234:	f107 010c 	add.w	r1, r7, #12
 8000238:	2364      	movs	r3, #100	; 0x64
 800023a:	2201      	movs	r2, #1
 800023c:	4811      	ldr	r0, [pc, #68]	; (8000284 <eeprom_write_byte+0x68>)
 800023e:	f001 f962 	bl	8001506 <HAL_SPI_Transmit>
	chip_deselect();
 8000242:	f7ff ff9b 	bl	800017c <chip_deselect>

	chip_select();
 8000246:	f7ff ff8d 	bl	8000164 <chip_select>
	buf[0] = 0x02U;
 800024a:	2302      	movs	r3, #2
 800024c:	733b      	strb	r3, [r7, #12]
	buf[1] = address >> 8;
 800024e:	88fb      	ldrh	r3, [r7, #6]
 8000250:	0a1b      	lsrs	r3, r3, #8
 8000252:	b29b      	uxth	r3, r3
 8000254:	b2db      	uxtb	r3, r3
 8000256:	737b      	strb	r3, [r7, #13]
	buf[2] = address & 0xffU;
 8000258:	88fb      	ldrh	r3, [r7, #6]
 800025a:	b2db      	uxtb	r3, r3
 800025c:	73bb      	strb	r3, [r7, #14]
	buf[3] = data;
 800025e:	797b      	ldrb	r3, [r7, #5]
 8000260:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hspi2, buf, 4U, 100U);
 8000262:	f107 010c 	add.w	r1, r7, #12
 8000266:	2364      	movs	r3, #100	; 0x64
 8000268:	2204      	movs	r2, #4
 800026a:	4806      	ldr	r0, [pc, #24]	; (8000284 <eeprom_write_byte+0x68>)
 800026c:	f001 f94b 	bl	8001506 <HAL_SPI_Transmit>
	chip_deselect();
 8000270:	f7ff ff84 	bl	800017c <chip_deselect>

	HAL_Delay(3U);
 8000274:	2003      	movs	r0, #3
 8000276:	f000 fa83 	bl	8000780 <HAL_Delay>
}
 800027a:	bf00      	nop
 800027c:	3710      	adds	r7, #16
 800027e:	46bd      	mov	sp, r7
 8000280:	bd80      	pop	{r7, pc}
 8000282:	bf00      	nop
 8000284:	20000028 	.word	0x20000028

08000288 <eeprom_read_byte>:

uint8_t eeprom_read_byte(uint16_t address)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b086      	sub	sp, #24
 800028c:	af02      	add	r7, sp, #8
 800028e:	4603      	mov	r3, r0
 8000290:	80fb      	strh	r3, [r7, #6]
	uint8_t buf_send[4];
	uint8_t buf_receive[4];

	chip_select();
 8000292:	f7ff ff67 	bl	8000164 <chip_select>
	buf_send[0] = 0x03U;
 8000296:	2303      	movs	r3, #3
 8000298:	733b      	strb	r3, [r7, #12]
	buf_send[1] = address >> 8;
 800029a:	88fb      	ldrh	r3, [r7, #6]
 800029c:	0a1b      	lsrs	r3, r3, #8
 800029e:	b29b      	uxth	r3, r3
 80002a0:	b2db      	uxtb	r3, r3
 80002a2:	737b      	strb	r3, [r7, #13]
	buf_send[2] = address & 0xffU;
 80002a4:	88fb      	ldrh	r3, [r7, #6]
 80002a6:	b2db      	uxtb	r3, r3
 80002a8:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_TransmitReceive(&hspi2, buf_send, buf_receive, 4U, 100U);
 80002aa:	f107 0208 	add.w	r2, r7, #8
 80002ae:	f107 010c 	add.w	r1, r7, #12
 80002b2:	2364      	movs	r3, #100	; 0x64
 80002b4:	9300      	str	r3, [sp, #0]
 80002b6:	2304      	movs	r3, #4
 80002b8:	4804      	ldr	r0, [pc, #16]	; (80002cc <eeprom_read_byte+0x44>)
 80002ba:	f001 fa58 	bl	800176e <HAL_SPI_TransmitReceive>
	chip_deselect();
 80002be:	f7ff ff5d 	bl	800017c <chip_deselect>

	return buf_receive[3];
 80002c2:	7afb      	ldrb	r3, [r7, #11]
}
 80002c4:	4618      	mov	r0, r3
 80002c6:	3710      	adds	r7, #16
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}
 80002cc:	20000028 	.word	0x20000028

080002d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b086      	sub	sp, #24
 80002d4:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002d6:	f000 f9f1 	bl	80006bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002da:	f000 f815 	bl	8000308 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002de:	f000 f88f 	bl	8000400 <MX_GPIO_Init>
  MX_SPI2_Init();
 80002e2:	f000 f857 	bl	8000394 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  eeprom_init();
 80002e6:	f7ff ff31 	bl	800014c <eeprom_init>
  eeprom_write_buf(10U, (uint8_t *)"pete and bert", 13U);
 80002ea:	220d      	movs	r2, #13
 80002ec:	4905      	ldr	r1, [pc, #20]	; (8000304 <main+0x34>)
 80002ee:	200a      	movs	r0, #10
 80002f0:	f7ff ff50 	bl	8000194 <eeprom_write_buf>
  eeprom_read_buf(10U, buf, 13U);
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	220d      	movs	r2, #13
 80002f8:	4619      	mov	r1, r3
 80002fa:	200a      	movs	r0, #10
 80002fc:	f7ff ff6b 	bl	80001d6 <eeprom_read_buf>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000300:	e7fe      	b.n	8000300 <main+0x30>
 8000302:	bf00      	nop
 8000304:	08001c34 	.word	0x08001c34

08000308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b090      	sub	sp, #64	; 0x40
 800030c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030e:	f107 0318 	add.w	r3, r7, #24
 8000312:	2228      	movs	r2, #40	; 0x28
 8000314:	2100      	movs	r1, #0
 8000316:	4618      	mov	r0, r3
 8000318:	f001 fc78 	bl	8001c0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800031c:	1d3b      	adds	r3, r7, #4
 800031e:	2200      	movs	r2, #0
 8000320:	601a      	str	r2, [r3, #0]
 8000322:	605a      	str	r2, [r3, #4]
 8000324:	609a      	str	r2, [r3, #8]
 8000326:	60da      	str	r2, [r3, #12]
 8000328:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800032a:	2301      	movs	r3, #1
 800032c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800032e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000332:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000334:	2300      	movs	r3, #0
 8000336:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000338:	2301      	movs	r3, #1
 800033a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800033c:	2302      	movs	r3, #2
 800033e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000340:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000344:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000346:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800034a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800034c:	f107 0318 	add.w	r3, r7, #24
 8000350:	4618      	mov	r0, r3
 8000352:	f000 fc8d 	bl	8000c70 <HAL_RCC_OscConfig>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d001      	beq.n	8000360 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800035c:	f000 f8a6 	bl	80004ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000360:	230f      	movs	r3, #15
 8000362:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000364:	2302      	movs	r3, #2
 8000366:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000368:	2300      	movs	r3, #0
 800036a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800036c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000370:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000372:	2300      	movs	r3, #0
 8000374:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000376:	1d3b      	adds	r3, r7, #4
 8000378:	2102      	movs	r1, #2
 800037a:	4618      	mov	r0, r3
 800037c:	f000 fef8 	bl	8001170 <HAL_RCC_ClockConfig>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d001      	beq.n	800038a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000386:	f000 f891 	bl	80004ac <Error_Handler>
  }
}
 800038a:	bf00      	nop
 800038c:	3740      	adds	r7, #64	; 0x40
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}
	...

08000394 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000398:	4b17      	ldr	r3, [pc, #92]	; (80003f8 <MX_SPI2_Init+0x64>)
 800039a:	4a18      	ldr	r2, [pc, #96]	; (80003fc <MX_SPI2_Init+0x68>)
 800039c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800039e:	4b16      	ldr	r3, [pc, #88]	; (80003f8 <MX_SPI2_Init+0x64>)
 80003a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80003a4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80003a6:	4b14      	ldr	r3, [pc, #80]	; (80003f8 <MX_SPI2_Init+0x64>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80003ac:	4b12      	ldr	r3, [pc, #72]	; (80003f8 <MX_SPI2_Init+0x64>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003b2:	4b11      	ldr	r3, [pc, #68]	; (80003f8 <MX_SPI2_Init+0x64>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003b8:	4b0f      	ldr	r3, [pc, #60]	; (80003f8 <MX_SPI2_Init+0x64>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80003be:	4b0e      	ldr	r3, [pc, #56]	; (80003f8 <MX_SPI2_Init+0x64>)
 80003c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80003c4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80003c6:	4b0c      	ldr	r3, [pc, #48]	; (80003f8 <MX_SPI2_Init+0x64>)
 80003c8:	2238      	movs	r2, #56	; 0x38
 80003ca:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003cc:	4b0a      	ldr	r3, [pc, #40]	; (80003f8 <MX_SPI2_Init+0x64>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80003d2:	4b09      	ldr	r3, [pc, #36]	; (80003f8 <MX_SPI2_Init+0x64>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003d8:	4b07      	ldr	r3, [pc, #28]	; (80003f8 <MX_SPI2_Init+0x64>)
 80003da:	2200      	movs	r2, #0
 80003dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80003de:	4b06      	ldr	r3, [pc, #24]	; (80003f8 <MX_SPI2_Init+0x64>)
 80003e0:	220a      	movs	r2, #10
 80003e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80003e4:	4804      	ldr	r0, [pc, #16]	; (80003f8 <MX_SPI2_Init+0x64>)
 80003e6:	f001 f82d 	bl	8001444 <HAL_SPI_Init>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d001      	beq.n	80003f4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80003f0:	f000 f85c 	bl	80004ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80003f4:	bf00      	nop
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	20000028 	.word	0x20000028
 80003fc:	40003800 	.word	0x40003800

08000400 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b088      	sub	sp, #32
 8000404:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000406:	f107 0310 	add.w	r3, r7, #16
 800040a:	2200      	movs	r2, #0
 800040c:	601a      	str	r2, [r3, #0]
 800040e:	605a      	str	r2, [r3, #4]
 8000410:	609a      	str	r2, [r3, #8]
 8000412:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000414:	4b23      	ldr	r3, [pc, #140]	; (80004a4 <MX_GPIO_Init+0xa4>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	4a22      	ldr	r2, [pc, #136]	; (80004a4 <MX_GPIO_Init+0xa4>)
 800041a:	f043 0310 	orr.w	r3, r3, #16
 800041e:	6193      	str	r3, [r2, #24]
 8000420:	4b20      	ldr	r3, [pc, #128]	; (80004a4 <MX_GPIO_Init+0xa4>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	f003 0310 	and.w	r3, r3, #16
 8000428:	60fb      	str	r3, [r7, #12]
 800042a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800042c:	4b1d      	ldr	r3, [pc, #116]	; (80004a4 <MX_GPIO_Init+0xa4>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	4a1c      	ldr	r2, [pc, #112]	; (80004a4 <MX_GPIO_Init+0xa4>)
 8000432:	f043 0320 	orr.w	r3, r3, #32
 8000436:	6193      	str	r3, [r2, #24]
 8000438:	4b1a      	ldr	r3, [pc, #104]	; (80004a4 <MX_GPIO_Init+0xa4>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	f003 0320 	and.w	r3, r3, #32
 8000440:	60bb      	str	r3, [r7, #8]
 8000442:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000444:	4b17      	ldr	r3, [pc, #92]	; (80004a4 <MX_GPIO_Init+0xa4>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	4a16      	ldr	r2, [pc, #88]	; (80004a4 <MX_GPIO_Init+0xa4>)
 800044a:	f043 0308 	orr.w	r3, r3, #8
 800044e:	6193      	str	r3, [r2, #24]
 8000450:	4b14      	ldr	r3, [pc, #80]	; (80004a4 <MX_GPIO_Init+0xa4>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	f003 0308 	and.w	r3, r3, #8
 8000458:	607b      	str	r3, [r7, #4]
 800045a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800045c:	4b11      	ldr	r3, [pc, #68]	; (80004a4 <MX_GPIO_Init+0xa4>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	4a10      	ldr	r2, [pc, #64]	; (80004a4 <MX_GPIO_Init+0xa4>)
 8000462:	f043 0304 	orr.w	r3, r3, #4
 8000466:	6193      	str	r3, [r2, #24]
 8000468:	4b0e      	ldr	r3, [pc, #56]	; (80004a4 <MX_GPIO_Init+0xa4>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	f003 0304 	and.w	r3, r3, #4
 8000470:	603b      	str	r3, [r7, #0]
 8000472:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000474:	2200      	movs	r2, #0
 8000476:	2120      	movs	r1, #32
 8000478:	480b      	ldr	r0, [pc, #44]	; (80004a8 <MX_GPIO_Init+0xa8>)
 800047a:	f000 fbe1 	bl	8000c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800047e:	2320      	movs	r3, #32
 8000480:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000482:	2301      	movs	r3, #1
 8000484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000486:	2300      	movs	r3, #0
 8000488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800048a:	2303      	movs	r3, #3
 800048c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800048e:	f107 0310 	add.w	r3, r7, #16
 8000492:	4619      	mov	r1, r3
 8000494:	4804      	ldr	r0, [pc, #16]	; (80004a8 <MX_GPIO_Init+0xa8>)
 8000496:	f000 fa79 	bl	800098c <HAL_GPIO_Init>

}
 800049a:	bf00      	nop
 800049c:	3720      	adds	r7, #32
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	40021000 	.word	0x40021000
 80004a8:	40010c00 	.word	0x40010c00

080004ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80004b0:	bf00      	nop
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bc80      	pop	{r7}
 80004b6:	4770      	bx	lr

080004b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b085      	sub	sp, #20
 80004bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004be:	4b15      	ldr	r3, [pc, #84]	; (8000514 <HAL_MspInit+0x5c>)
 80004c0:	699b      	ldr	r3, [r3, #24]
 80004c2:	4a14      	ldr	r2, [pc, #80]	; (8000514 <HAL_MspInit+0x5c>)
 80004c4:	f043 0301 	orr.w	r3, r3, #1
 80004c8:	6193      	str	r3, [r2, #24]
 80004ca:	4b12      	ldr	r3, [pc, #72]	; (8000514 <HAL_MspInit+0x5c>)
 80004cc:	699b      	ldr	r3, [r3, #24]
 80004ce:	f003 0301 	and.w	r3, r3, #1
 80004d2:	60bb      	str	r3, [r7, #8]
 80004d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004d6:	4b0f      	ldr	r3, [pc, #60]	; (8000514 <HAL_MspInit+0x5c>)
 80004d8:	69db      	ldr	r3, [r3, #28]
 80004da:	4a0e      	ldr	r2, [pc, #56]	; (8000514 <HAL_MspInit+0x5c>)
 80004dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004e0:	61d3      	str	r3, [r2, #28]
 80004e2:	4b0c      	ldr	r3, [pc, #48]	; (8000514 <HAL_MspInit+0x5c>)
 80004e4:	69db      	ldr	r3, [r3, #28]
 80004e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004ee:	4b0a      	ldr	r3, [pc, #40]	; (8000518 <HAL_MspInit+0x60>)
 80004f0:	685b      	ldr	r3, [r3, #4]
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000502:	60fb      	str	r3, [r7, #12]
 8000504:	4a04      	ldr	r2, [pc, #16]	; (8000518 <HAL_MspInit+0x60>)
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800050a:	bf00      	nop
 800050c:	3714      	adds	r7, #20
 800050e:	46bd      	mov	sp, r7
 8000510:	bc80      	pop	{r7}
 8000512:	4770      	bx	lr
 8000514:	40021000 	.word	0x40021000
 8000518:	40010000 	.word	0x40010000

0800051c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b088      	sub	sp, #32
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000524:	f107 0310 	add.w	r3, r7, #16
 8000528:	2200      	movs	r2, #0
 800052a:	601a      	str	r2, [r3, #0]
 800052c:	605a      	str	r2, [r3, #4]
 800052e:	609a      	str	r2, [r3, #8]
 8000530:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4a1c      	ldr	r2, [pc, #112]	; (80005a8 <HAL_SPI_MspInit+0x8c>)
 8000538:	4293      	cmp	r3, r2
 800053a:	d131      	bne.n	80005a0 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800053c:	4b1b      	ldr	r3, [pc, #108]	; (80005ac <HAL_SPI_MspInit+0x90>)
 800053e:	69db      	ldr	r3, [r3, #28]
 8000540:	4a1a      	ldr	r2, [pc, #104]	; (80005ac <HAL_SPI_MspInit+0x90>)
 8000542:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000546:	61d3      	str	r3, [r2, #28]
 8000548:	4b18      	ldr	r3, [pc, #96]	; (80005ac <HAL_SPI_MspInit+0x90>)
 800054a:	69db      	ldr	r3, [r3, #28]
 800054c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000550:	60fb      	str	r3, [r7, #12]
 8000552:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000554:	4b15      	ldr	r3, [pc, #84]	; (80005ac <HAL_SPI_MspInit+0x90>)
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	4a14      	ldr	r2, [pc, #80]	; (80005ac <HAL_SPI_MspInit+0x90>)
 800055a:	f043 0308 	orr.w	r3, r3, #8
 800055e:	6193      	str	r3, [r2, #24]
 8000560:	4b12      	ldr	r3, [pc, #72]	; (80005ac <HAL_SPI_MspInit+0x90>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	f003 0308 	and.w	r3, r3, #8
 8000568:	60bb      	str	r3, [r7, #8]
 800056a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800056c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000570:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000572:	2302      	movs	r3, #2
 8000574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000576:	2303      	movs	r3, #3
 8000578:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800057a:	f107 0310 	add.w	r3, r7, #16
 800057e:	4619      	mov	r1, r3
 8000580:	480b      	ldr	r0, [pc, #44]	; (80005b0 <HAL_SPI_MspInit+0x94>)
 8000582:	f000 fa03 	bl	800098c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000586:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800058a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800058c:	2300      	movs	r3, #0
 800058e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000590:	2300      	movs	r3, #0
 8000592:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000594:	f107 0310 	add.w	r3, r7, #16
 8000598:	4619      	mov	r1, r3
 800059a:	4805      	ldr	r0, [pc, #20]	; (80005b0 <HAL_SPI_MspInit+0x94>)
 800059c:	f000 f9f6 	bl	800098c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80005a0:	bf00      	nop
 80005a2:	3720      	adds	r7, #32
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	40003800 	.word	0x40003800
 80005ac:	40021000 	.word	0x40021000
 80005b0:	40010c00 	.word	0x40010c00

080005b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80005b8:	bf00      	nop
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bc80      	pop	{r7}
 80005be:	4770      	bx	lr

080005c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005c4:	e7fe      	b.n	80005c4 <HardFault_Handler+0x4>

080005c6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005c6:	b480      	push	{r7}
 80005c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005ca:	e7fe      	b.n	80005ca <MemManage_Handler+0x4>

080005cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005d0:	e7fe      	b.n	80005d0 <BusFault_Handler+0x4>

080005d2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005d2:	b480      	push	{r7}
 80005d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005d6:	e7fe      	b.n	80005d6 <UsageFault_Handler+0x4>

080005d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005dc:	bf00      	nop
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr

080005e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005e8:	bf00      	nop
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bc80      	pop	{r7}
 80005ee:	4770      	bx	lr

080005f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005f4:	bf00      	nop
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bc80      	pop	{r7}
 80005fa:	4770      	bx	lr

080005fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000600:	f000 f8a2 	bl	8000748 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}

08000608 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800060c:	4b15      	ldr	r3, [pc, #84]	; (8000664 <SystemInit+0x5c>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a14      	ldr	r2, [pc, #80]	; (8000664 <SystemInit+0x5c>)
 8000612:	f043 0301 	orr.w	r3, r3, #1
 8000616:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000618:	4b12      	ldr	r3, [pc, #72]	; (8000664 <SystemInit+0x5c>)
 800061a:	685a      	ldr	r2, [r3, #4]
 800061c:	4911      	ldr	r1, [pc, #68]	; (8000664 <SystemInit+0x5c>)
 800061e:	4b12      	ldr	r3, [pc, #72]	; (8000668 <SystemInit+0x60>)
 8000620:	4013      	ands	r3, r2
 8000622:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000624:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <SystemInit+0x5c>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a0e      	ldr	r2, [pc, #56]	; (8000664 <SystemInit+0x5c>)
 800062a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800062e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000632:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000634:	4b0b      	ldr	r3, [pc, #44]	; (8000664 <SystemInit+0x5c>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a0a      	ldr	r2, [pc, #40]	; (8000664 <SystemInit+0x5c>)
 800063a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800063e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000640:	4b08      	ldr	r3, [pc, #32]	; (8000664 <SystemInit+0x5c>)
 8000642:	685b      	ldr	r3, [r3, #4]
 8000644:	4a07      	ldr	r2, [pc, #28]	; (8000664 <SystemInit+0x5c>)
 8000646:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800064a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800064c:	4b05      	ldr	r3, [pc, #20]	; (8000664 <SystemInit+0x5c>)
 800064e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000652:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000654:	4b05      	ldr	r3, [pc, #20]	; (800066c <SystemInit+0x64>)
 8000656:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800065a:	609a      	str	r2, [r3, #8]
#endif 
}
 800065c:	bf00      	nop
 800065e:	46bd      	mov	sp, r7
 8000660:	bc80      	pop	{r7}
 8000662:	4770      	bx	lr
 8000664:	40021000 	.word	0x40021000
 8000668:	f8ff0000 	.word	0xf8ff0000
 800066c:	e000ed00 	.word	0xe000ed00

08000670 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000670:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000672:	e003      	b.n	800067c <LoopCopyDataInit>

08000674 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000674:	4b0b      	ldr	r3, [pc, #44]	; (80006a4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000676:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000678:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800067a:	3104      	adds	r1, #4

0800067c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800067c:	480a      	ldr	r0, [pc, #40]	; (80006a8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800067e:	4b0b      	ldr	r3, [pc, #44]	; (80006ac <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000680:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000682:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000684:	d3f6      	bcc.n	8000674 <CopyDataInit>
  ldr r2, =_sbss
 8000686:	4a0a      	ldr	r2, [pc, #40]	; (80006b0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000688:	e002      	b.n	8000690 <LoopFillZerobss>

0800068a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800068a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800068c:	f842 3b04 	str.w	r3, [r2], #4

08000690 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000690:	4b08      	ldr	r3, [pc, #32]	; (80006b4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000692:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000694:	d3f9      	bcc.n	800068a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000696:	f7ff ffb7 	bl	8000608 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800069a:	f001 fa93 	bl	8001bc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800069e:	f7ff fe17 	bl	80002d0 <main>
  bx lr
 80006a2:	4770      	bx	lr
  ldr r3, =_sidata
 80006a4:	08001c70 	.word	0x08001c70
  ldr r0, =_sdata
 80006a8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80006ac:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80006b0:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80006b4:	20000084 	.word	0x20000084

080006b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006b8:	e7fe      	b.n	80006b8 <ADC1_2_IRQHandler>
	...

080006bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006c0:	4b08      	ldr	r3, [pc, #32]	; (80006e4 <HAL_Init+0x28>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a07      	ldr	r2, [pc, #28]	; (80006e4 <HAL_Init+0x28>)
 80006c6:	f043 0310 	orr.w	r3, r3, #16
 80006ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006cc:	2003      	movs	r0, #3
 80006ce:	f000 f929 	bl	8000924 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006d2:	2000      	movs	r0, #0
 80006d4:	f000 f808 	bl	80006e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006d8:	f7ff feee 	bl	80004b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006dc:	2300      	movs	r3, #0
}
 80006de:	4618      	mov	r0, r3
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	40022000 	.word	0x40022000

080006e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006f0:	4b12      	ldr	r3, [pc, #72]	; (800073c <HAL_InitTick+0x54>)
 80006f2:	681a      	ldr	r2, [r3, #0]
 80006f4:	4b12      	ldr	r3, [pc, #72]	; (8000740 <HAL_InitTick+0x58>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	4619      	mov	r1, r3
 80006fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000702:	fbb2 f3f3 	udiv	r3, r2, r3
 8000706:	4618      	mov	r0, r3
 8000708:	f000 f933 	bl	8000972 <HAL_SYSTICK_Config>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000712:	2301      	movs	r3, #1
 8000714:	e00e      	b.n	8000734 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	2b0f      	cmp	r3, #15
 800071a:	d80a      	bhi.n	8000732 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800071c:	2200      	movs	r2, #0
 800071e:	6879      	ldr	r1, [r7, #4]
 8000720:	f04f 30ff 	mov.w	r0, #4294967295
 8000724:	f000 f909 	bl	800093a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000728:	4a06      	ldr	r2, [pc, #24]	; (8000744 <HAL_InitTick+0x5c>)
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800072e:	2300      	movs	r3, #0
 8000730:	e000      	b.n	8000734 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000732:	2301      	movs	r3, #1
}
 8000734:	4618      	mov	r0, r3
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	20000000 	.word	0x20000000
 8000740:	20000008 	.word	0x20000008
 8000744:	20000004 	.word	0x20000004

08000748 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800074c:	4b05      	ldr	r3, [pc, #20]	; (8000764 <HAL_IncTick+0x1c>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	461a      	mov	r2, r3
 8000752:	4b05      	ldr	r3, [pc, #20]	; (8000768 <HAL_IncTick+0x20>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4413      	add	r3, r2
 8000758:	4a03      	ldr	r2, [pc, #12]	; (8000768 <HAL_IncTick+0x20>)
 800075a:	6013      	str	r3, [r2, #0]
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	bc80      	pop	{r7}
 8000762:	4770      	bx	lr
 8000764:	20000008 	.word	0x20000008
 8000768:	20000080 	.word	0x20000080

0800076c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  return uwTick;
 8000770:	4b02      	ldr	r3, [pc, #8]	; (800077c <HAL_GetTick+0x10>)
 8000772:	681b      	ldr	r3, [r3, #0]
}
 8000774:	4618      	mov	r0, r3
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr
 800077c:	20000080 	.word	0x20000080

08000780 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000788:	f7ff fff0 	bl	800076c <HAL_GetTick>
 800078c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000798:	d005      	beq.n	80007a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800079a:	4b09      	ldr	r3, [pc, #36]	; (80007c0 <HAL_Delay+0x40>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	461a      	mov	r2, r3
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	4413      	add	r3, r2
 80007a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007a6:	bf00      	nop
 80007a8:	f7ff ffe0 	bl	800076c <HAL_GetTick>
 80007ac:	4602      	mov	r2, r0
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	1ad3      	subs	r3, r2, r3
 80007b2:	68fa      	ldr	r2, [r7, #12]
 80007b4:	429a      	cmp	r2, r3
 80007b6:	d8f7      	bhi.n	80007a8 <HAL_Delay+0x28>
  {
  }
}
 80007b8:	bf00      	nop
 80007ba:	3710      	adds	r7, #16
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	20000008 	.word	0x20000008

080007c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b085      	sub	sp, #20
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	f003 0307 	and.w	r3, r3, #7
 80007d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007d4:	4b0c      	ldr	r3, [pc, #48]	; (8000808 <__NVIC_SetPriorityGrouping+0x44>)
 80007d6:	68db      	ldr	r3, [r3, #12]
 80007d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007da:	68ba      	ldr	r2, [r7, #8]
 80007dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007e0:	4013      	ands	r3, r2
 80007e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007e8:	68bb      	ldr	r3, [r7, #8]
 80007ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007f6:	4a04      	ldr	r2, [pc, #16]	; (8000808 <__NVIC_SetPriorityGrouping+0x44>)
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	60d3      	str	r3, [r2, #12]
}
 80007fc:	bf00      	nop
 80007fe:	3714      	adds	r7, #20
 8000800:	46bd      	mov	sp, r7
 8000802:	bc80      	pop	{r7}
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	e000ed00 	.word	0xe000ed00

0800080c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000810:	4b04      	ldr	r3, [pc, #16]	; (8000824 <__NVIC_GetPriorityGrouping+0x18>)
 8000812:	68db      	ldr	r3, [r3, #12]
 8000814:	0a1b      	lsrs	r3, r3, #8
 8000816:	f003 0307 	and.w	r3, r3, #7
}
 800081a:	4618      	mov	r0, r3
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop
 8000824:	e000ed00 	.word	0xe000ed00

08000828 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	4603      	mov	r3, r0
 8000830:	6039      	str	r1, [r7, #0]
 8000832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000838:	2b00      	cmp	r3, #0
 800083a:	db0a      	blt.n	8000852 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	b2da      	uxtb	r2, r3
 8000840:	490c      	ldr	r1, [pc, #48]	; (8000874 <__NVIC_SetPriority+0x4c>)
 8000842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000846:	0112      	lsls	r2, r2, #4
 8000848:	b2d2      	uxtb	r2, r2
 800084a:	440b      	add	r3, r1
 800084c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000850:	e00a      	b.n	8000868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	b2da      	uxtb	r2, r3
 8000856:	4908      	ldr	r1, [pc, #32]	; (8000878 <__NVIC_SetPriority+0x50>)
 8000858:	79fb      	ldrb	r3, [r7, #7]
 800085a:	f003 030f 	and.w	r3, r3, #15
 800085e:	3b04      	subs	r3, #4
 8000860:	0112      	lsls	r2, r2, #4
 8000862:	b2d2      	uxtb	r2, r2
 8000864:	440b      	add	r3, r1
 8000866:	761a      	strb	r2, [r3, #24]
}
 8000868:	bf00      	nop
 800086a:	370c      	adds	r7, #12
 800086c:	46bd      	mov	sp, r7
 800086e:	bc80      	pop	{r7}
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	e000e100 	.word	0xe000e100
 8000878:	e000ed00 	.word	0xe000ed00

0800087c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800087c:	b480      	push	{r7}
 800087e:	b089      	sub	sp, #36	; 0x24
 8000880:	af00      	add	r7, sp, #0
 8000882:	60f8      	str	r0, [r7, #12]
 8000884:	60b9      	str	r1, [r7, #8]
 8000886:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	f003 0307 	and.w	r3, r3, #7
 800088e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000890:	69fb      	ldr	r3, [r7, #28]
 8000892:	f1c3 0307 	rsb	r3, r3, #7
 8000896:	2b04      	cmp	r3, #4
 8000898:	bf28      	it	cs
 800089a:	2304      	movcs	r3, #4
 800089c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800089e:	69fb      	ldr	r3, [r7, #28]
 80008a0:	3304      	adds	r3, #4
 80008a2:	2b06      	cmp	r3, #6
 80008a4:	d902      	bls.n	80008ac <NVIC_EncodePriority+0x30>
 80008a6:	69fb      	ldr	r3, [r7, #28]
 80008a8:	3b03      	subs	r3, #3
 80008aa:	e000      	b.n	80008ae <NVIC_EncodePriority+0x32>
 80008ac:	2300      	movs	r3, #0
 80008ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008b0:	f04f 32ff 	mov.w	r2, #4294967295
 80008b4:	69bb      	ldr	r3, [r7, #24]
 80008b6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ba:	43da      	mvns	r2, r3
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	401a      	ands	r2, r3
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008c4:	f04f 31ff 	mov.w	r1, #4294967295
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	fa01 f303 	lsl.w	r3, r1, r3
 80008ce:	43d9      	mvns	r1, r3
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008d4:	4313      	orrs	r3, r2
         );
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3724      	adds	r7, #36	; 0x24
 80008da:	46bd      	mov	sp, r7
 80008dc:	bc80      	pop	{r7}
 80008de:	4770      	bx	lr

080008e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	3b01      	subs	r3, #1
 80008ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008f0:	d301      	bcc.n	80008f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008f2:	2301      	movs	r3, #1
 80008f4:	e00f      	b.n	8000916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008f6:	4a0a      	ldr	r2, [pc, #40]	; (8000920 <SysTick_Config+0x40>)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	3b01      	subs	r3, #1
 80008fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008fe:	210f      	movs	r1, #15
 8000900:	f04f 30ff 	mov.w	r0, #4294967295
 8000904:	f7ff ff90 	bl	8000828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000908:	4b05      	ldr	r3, [pc, #20]	; (8000920 <SysTick_Config+0x40>)
 800090a:	2200      	movs	r2, #0
 800090c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800090e:	4b04      	ldr	r3, [pc, #16]	; (8000920 <SysTick_Config+0x40>)
 8000910:	2207      	movs	r2, #7
 8000912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000914:	2300      	movs	r3, #0
}
 8000916:	4618      	mov	r0, r3
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	e000e010 	.word	0xe000e010

08000924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800092c:	6878      	ldr	r0, [r7, #4]
 800092e:	f7ff ff49 	bl	80007c4 <__NVIC_SetPriorityGrouping>
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800093a:	b580      	push	{r7, lr}
 800093c:	b086      	sub	sp, #24
 800093e:	af00      	add	r7, sp, #0
 8000940:	4603      	mov	r3, r0
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
 8000946:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000948:	2300      	movs	r3, #0
 800094a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800094c:	f7ff ff5e 	bl	800080c <__NVIC_GetPriorityGrouping>
 8000950:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000952:	687a      	ldr	r2, [r7, #4]
 8000954:	68b9      	ldr	r1, [r7, #8]
 8000956:	6978      	ldr	r0, [r7, #20]
 8000958:	f7ff ff90 	bl	800087c <NVIC_EncodePriority>
 800095c:	4602      	mov	r2, r0
 800095e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000962:	4611      	mov	r1, r2
 8000964:	4618      	mov	r0, r3
 8000966:	f7ff ff5f 	bl	8000828 <__NVIC_SetPriority>
}
 800096a:	bf00      	nop
 800096c:	3718      	adds	r7, #24
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}

08000972 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000972:	b580      	push	{r7, lr}
 8000974:	b082      	sub	sp, #8
 8000976:	af00      	add	r7, sp, #0
 8000978:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800097a:	6878      	ldr	r0, [r7, #4]
 800097c:	f7ff ffb0 	bl	80008e0 <SysTick_Config>
 8000980:	4603      	mov	r3, r0
}
 8000982:	4618      	mov	r0, r3
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
	...

0800098c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800098c:	b480      	push	{r7}
 800098e:	b08b      	sub	sp, #44	; 0x2c
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
 8000994:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000996:	2300      	movs	r3, #0
 8000998:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800099a:	2300      	movs	r3, #0
 800099c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800099e:	e127      	b.n	8000bf0 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80009a0:	2201      	movs	r2, #1
 80009a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a4:	fa02 f303 	lsl.w	r3, r2, r3
 80009a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	69fa      	ldr	r2, [r7, #28]
 80009b0:	4013      	ands	r3, r2
 80009b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80009b4:	69ba      	ldr	r2, [r7, #24]
 80009b6:	69fb      	ldr	r3, [r7, #28]
 80009b8:	429a      	cmp	r2, r3
 80009ba:	f040 8116 	bne.w	8000bea <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	685b      	ldr	r3, [r3, #4]
 80009c2:	2b12      	cmp	r3, #18
 80009c4:	d034      	beq.n	8000a30 <HAL_GPIO_Init+0xa4>
 80009c6:	2b12      	cmp	r3, #18
 80009c8:	d80d      	bhi.n	80009e6 <HAL_GPIO_Init+0x5a>
 80009ca:	2b02      	cmp	r3, #2
 80009cc:	d02b      	beq.n	8000a26 <HAL_GPIO_Init+0x9a>
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d804      	bhi.n	80009dc <HAL_GPIO_Init+0x50>
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d031      	beq.n	8000a3a <HAL_GPIO_Init+0xae>
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	d01c      	beq.n	8000a14 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80009da:	e048      	b.n	8000a6e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80009dc:	2b03      	cmp	r3, #3
 80009de:	d043      	beq.n	8000a68 <HAL_GPIO_Init+0xdc>
 80009e0:	2b11      	cmp	r3, #17
 80009e2:	d01b      	beq.n	8000a1c <HAL_GPIO_Init+0x90>
          break;
 80009e4:	e043      	b.n	8000a6e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80009e6:	4a89      	ldr	r2, [pc, #548]	; (8000c0c <HAL_GPIO_Init+0x280>)
 80009e8:	4293      	cmp	r3, r2
 80009ea:	d026      	beq.n	8000a3a <HAL_GPIO_Init+0xae>
 80009ec:	4a87      	ldr	r2, [pc, #540]	; (8000c0c <HAL_GPIO_Init+0x280>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d806      	bhi.n	8000a00 <HAL_GPIO_Init+0x74>
 80009f2:	4a87      	ldr	r2, [pc, #540]	; (8000c10 <HAL_GPIO_Init+0x284>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d020      	beq.n	8000a3a <HAL_GPIO_Init+0xae>
 80009f8:	4a86      	ldr	r2, [pc, #536]	; (8000c14 <HAL_GPIO_Init+0x288>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d01d      	beq.n	8000a3a <HAL_GPIO_Init+0xae>
          break;
 80009fe:	e036      	b.n	8000a6e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a00:	4a85      	ldr	r2, [pc, #532]	; (8000c18 <HAL_GPIO_Init+0x28c>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d019      	beq.n	8000a3a <HAL_GPIO_Init+0xae>
 8000a06:	4a85      	ldr	r2, [pc, #532]	; (8000c1c <HAL_GPIO_Init+0x290>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d016      	beq.n	8000a3a <HAL_GPIO_Init+0xae>
 8000a0c:	4a84      	ldr	r2, [pc, #528]	; (8000c20 <HAL_GPIO_Init+0x294>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d013      	beq.n	8000a3a <HAL_GPIO_Init+0xae>
          break;
 8000a12:	e02c      	b.n	8000a6e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	623b      	str	r3, [r7, #32]
          break;
 8000a1a:	e028      	b.n	8000a6e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	3304      	adds	r3, #4
 8000a22:	623b      	str	r3, [r7, #32]
          break;
 8000a24:	e023      	b.n	8000a6e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	68db      	ldr	r3, [r3, #12]
 8000a2a:	3308      	adds	r3, #8
 8000a2c:	623b      	str	r3, [r7, #32]
          break;
 8000a2e:	e01e      	b.n	8000a6e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	330c      	adds	r3, #12
 8000a36:	623b      	str	r3, [r7, #32]
          break;
 8000a38:	e019      	b.n	8000a6e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	689b      	ldr	r3, [r3, #8]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d102      	bne.n	8000a48 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a42:	2304      	movs	r3, #4
 8000a44:	623b      	str	r3, [r7, #32]
          break;
 8000a46:	e012      	b.n	8000a6e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	689b      	ldr	r3, [r3, #8]
 8000a4c:	2b01      	cmp	r3, #1
 8000a4e:	d105      	bne.n	8000a5c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a50:	2308      	movs	r3, #8
 8000a52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	69fa      	ldr	r2, [r7, #28]
 8000a58:	611a      	str	r2, [r3, #16]
          break;
 8000a5a:	e008      	b.n	8000a6e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a5c:	2308      	movs	r3, #8
 8000a5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	69fa      	ldr	r2, [r7, #28]
 8000a64:	615a      	str	r2, [r3, #20]
          break;
 8000a66:	e002      	b.n	8000a6e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	623b      	str	r3, [r7, #32]
          break;
 8000a6c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a6e:	69bb      	ldr	r3, [r7, #24]
 8000a70:	2bff      	cmp	r3, #255	; 0xff
 8000a72:	d801      	bhi.n	8000a78 <HAL_GPIO_Init+0xec>
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	e001      	b.n	8000a7c <HAL_GPIO_Init+0xf0>
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	3304      	adds	r3, #4
 8000a7c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a7e:	69bb      	ldr	r3, [r7, #24]
 8000a80:	2bff      	cmp	r3, #255	; 0xff
 8000a82:	d802      	bhi.n	8000a8a <HAL_GPIO_Init+0xfe>
 8000a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a86:	009b      	lsls	r3, r3, #2
 8000a88:	e002      	b.n	8000a90 <HAL_GPIO_Init+0x104>
 8000a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a8c:	3b08      	subs	r3, #8
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	210f      	movs	r1, #15
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a9e:	43db      	mvns	r3, r3
 8000aa0:	401a      	ands	r2, r3
 8000aa2:	6a39      	ldr	r1, [r7, #32]
 8000aa4:	693b      	ldr	r3, [r7, #16]
 8000aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aaa:	431a      	orrs	r2, r3
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	f000 8096 	beq.w	8000bea <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000abe:	4b59      	ldr	r3, [pc, #356]	; (8000c24 <HAL_GPIO_Init+0x298>)
 8000ac0:	699b      	ldr	r3, [r3, #24]
 8000ac2:	4a58      	ldr	r2, [pc, #352]	; (8000c24 <HAL_GPIO_Init+0x298>)
 8000ac4:	f043 0301 	orr.w	r3, r3, #1
 8000ac8:	6193      	str	r3, [r2, #24]
 8000aca:	4b56      	ldr	r3, [pc, #344]	; (8000c24 <HAL_GPIO_Init+0x298>)
 8000acc:	699b      	ldr	r3, [r3, #24]
 8000ace:	f003 0301 	and.w	r3, r3, #1
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ad6:	4a54      	ldr	r2, [pc, #336]	; (8000c28 <HAL_GPIO_Init+0x29c>)
 8000ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ada:	089b      	lsrs	r3, r3, #2
 8000adc:	3302      	adds	r3, #2
 8000ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ae2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae6:	f003 0303 	and.w	r3, r3, #3
 8000aea:	009b      	lsls	r3, r3, #2
 8000aec:	220f      	movs	r2, #15
 8000aee:	fa02 f303 	lsl.w	r3, r2, r3
 8000af2:	43db      	mvns	r3, r3
 8000af4:	68fa      	ldr	r2, [r7, #12]
 8000af6:	4013      	ands	r3, r2
 8000af8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4a4b      	ldr	r2, [pc, #300]	; (8000c2c <HAL_GPIO_Init+0x2a0>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d013      	beq.n	8000b2a <HAL_GPIO_Init+0x19e>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4a4a      	ldr	r2, [pc, #296]	; (8000c30 <HAL_GPIO_Init+0x2a4>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d00d      	beq.n	8000b26 <HAL_GPIO_Init+0x19a>
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4a49      	ldr	r2, [pc, #292]	; (8000c34 <HAL_GPIO_Init+0x2a8>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d007      	beq.n	8000b22 <HAL_GPIO_Init+0x196>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	4a48      	ldr	r2, [pc, #288]	; (8000c38 <HAL_GPIO_Init+0x2ac>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d101      	bne.n	8000b1e <HAL_GPIO_Init+0x192>
 8000b1a:	2303      	movs	r3, #3
 8000b1c:	e006      	b.n	8000b2c <HAL_GPIO_Init+0x1a0>
 8000b1e:	2304      	movs	r3, #4
 8000b20:	e004      	b.n	8000b2c <HAL_GPIO_Init+0x1a0>
 8000b22:	2302      	movs	r3, #2
 8000b24:	e002      	b.n	8000b2c <HAL_GPIO_Init+0x1a0>
 8000b26:	2301      	movs	r3, #1
 8000b28:	e000      	b.n	8000b2c <HAL_GPIO_Init+0x1a0>
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b2e:	f002 0203 	and.w	r2, r2, #3
 8000b32:	0092      	lsls	r2, r2, #2
 8000b34:	4093      	lsls	r3, r2
 8000b36:	68fa      	ldr	r2, [r7, #12]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b3c:	493a      	ldr	r1, [pc, #232]	; (8000c28 <HAL_GPIO_Init+0x29c>)
 8000b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b40:	089b      	lsrs	r3, r3, #2
 8000b42:	3302      	adds	r3, #2
 8000b44:	68fa      	ldr	r2, [r7, #12]
 8000b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d006      	beq.n	8000b64 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b56:	4b39      	ldr	r3, [pc, #228]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	4938      	ldr	r1, [pc, #224]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	600b      	str	r3, [r1, #0]
 8000b62:	e006      	b.n	8000b72 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b64:	4b35      	ldr	r3, [pc, #212]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	69bb      	ldr	r3, [r7, #24]
 8000b6a:	43db      	mvns	r3, r3
 8000b6c:	4933      	ldr	r1, [pc, #204]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000b6e:	4013      	ands	r3, r2
 8000b70:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d006      	beq.n	8000b8c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b7e:	4b2f      	ldr	r3, [pc, #188]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000b80:	685a      	ldr	r2, [r3, #4]
 8000b82:	492e      	ldr	r1, [pc, #184]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000b84:	69bb      	ldr	r3, [r7, #24]
 8000b86:	4313      	orrs	r3, r2
 8000b88:	604b      	str	r3, [r1, #4]
 8000b8a:	e006      	b.n	8000b9a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b8c:	4b2b      	ldr	r3, [pc, #172]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000b8e:	685a      	ldr	r2, [r3, #4]
 8000b90:	69bb      	ldr	r3, [r7, #24]
 8000b92:	43db      	mvns	r3, r3
 8000b94:	4929      	ldr	r1, [pc, #164]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000b96:	4013      	ands	r3, r2
 8000b98:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d006      	beq.n	8000bb4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ba6:	4b25      	ldr	r3, [pc, #148]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000ba8:	689a      	ldr	r2, [r3, #8]
 8000baa:	4924      	ldr	r1, [pc, #144]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	608b      	str	r3, [r1, #8]
 8000bb2:	e006      	b.n	8000bc2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000bb4:	4b21      	ldr	r3, [pc, #132]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000bb6:	689a      	ldr	r2, [r3, #8]
 8000bb8:	69bb      	ldr	r3, [r7, #24]
 8000bba:	43db      	mvns	r3, r3
 8000bbc:	491f      	ldr	r1, [pc, #124]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d006      	beq.n	8000bdc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bce:	4b1b      	ldr	r3, [pc, #108]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000bd0:	68da      	ldr	r2, [r3, #12]
 8000bd2:	491a      	ldr	r1, [pc, #104]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000bd4:	69bb      	ldr	r3, [r7, #24]
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	60cb      	str	r3, [r1, #12]
 8000bda:	e006      	b.n	8000bea <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bdc:	4b17      	ldr	r3, [pc, #92]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000bde:	68da      	ldr	r2, [r3, #12]
 8000be0:	69bb      	ldr	r3, [r7, #24]
 8000be2:	43db      	mvns	r3, r3
 8000be4:	4915      	ldr	r1, [pc, #84]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 8000be6:	4013      	ands	r3, r2
 8000be8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bec:	3301      	adds	r3, #1
 8000bee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	f47f aed0 	bne.w	80009a0 <HAL_GPIO_Init+0x14>
  }
}
 8000c00:	bf00      	nop
 8000c02:	372c      	adds	r7, #44	; 0x2c
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bc80      	pop	{r7}
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	10210000 	.word	0x10210000
 8000c10:	10110000 	.word	0x10110000
 8000c14:	10120000 	.word	0x10120000
 8000c18:	10310000 	.word	0x10310000
 8000c1c:	10320000 	.word	0x10320000
 8000c20:	10220000 	.word	0x10220000
 8000c24:	40021000 	.word	0x40021000
 8000c28:	40010000 	.word	0x40010000
 8000c2c:	40010800 	.word	0x40010800
 8000c30:	40010c00 	.word	0x40010c00
 8000c34:	40011000 	.word	0x40011000
 8000c38:	40011400 	.word	0x40011400
 8000c3c:	40010400 	.word	0x40010400

08000c40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	460b      	mov	r3, r1
 8000c4a:	807b      	strh	r3, [r7, #2]
 8000c4c:	4613      	mov	r3, r2
 8000c4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c50:	787b      	ldrb	r3, [r7, #1]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d003      	beq.n	8000c5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c56:	887a      	ldrh	r2, [r7, #2]
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c5c:	e003      	b.n	8000c66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c5e:	887b      	ldrh	r3, [r7, #2]
 8000c60:	041a      	lsls	r2, r3, #16
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	611a      	str	r2, [r3, #16]
}
 8000c66:	bf00      	nop
 8000c68:	370c      	adds	r7, #12
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bc80      	pop	{r7}
 8000c6e:	4770      	bx	lr

08000c70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b086      	sub	sp, #24
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d101      	bne.n	8000c82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	e26c      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f003 0301 	and.w	r3, r3, #1
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	f000 8087 	beq.w	8000d9e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c90:	4b92      	ldr	r3, [pc, #584]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	f003 030c 	and.w	r3, r3, #12
 8000c98:	2b04      	cmp	r3, #4
 8000c9a:	d00c      	beq.n	8000cb6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c9c:	4b8f      	ldr	r3, [pc, #572]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	f003 030c 	and.w	r3, r3, #12
 8000ca4:	2b08      	cmp	r3, #8
 8000ca6:	d112      	bne.n	8000cce <HAL_RCC_OscConfig+0x5e>
 8000ca8:	4b8c      	ldr	r3, [pc, #560]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cb4:	d10b      	bne.n	8000cce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cb6:	4b89      	ldr	r3, [pc, #548]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d06c      	beq.n	8000d9c <HAL_RCC_OscConfig+0x12c>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d168      	bne.n	8000d9c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e246      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cd6:	d106      	bne.n	8000ce6 <HAL_RCC_OscConfig+0x76>
 8000cd8:	4b80      	ldr	r3, [pc, #512]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a7f      	ldr	r2, [pc, #508]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000cde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ce2:	6013      	str	r3, [r2, #0]
 8000ce4:	e02e      	b.n	8000d44 <HAL_RCC_OscConfig+0xd4>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d10c      	bne.n	8000d08 <HAL_RCC_OscConfig+0x98>
 8000cee:	4b7b      	ldr	r3, [pc, #492]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a7a      	ldr	r2, [pc, #488]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000cf4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cf8:	6013      	str	r3, [r2, #0]
 8000cfa:	4b78      	ldr	r3, [pc, #480]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a77      	ldr	r2, [pc, #476]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000d00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d04:	6013      	str	r3, [r2, #0]
 8000d06:	e01d      	b.n	8000d44 <HAL_RCC_OscConfig+0xd4>
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d10:	d10c      	bne.n	8000d2c <HAL_RCC_OscConfig+0xbc>
 8000d12:	4b72      	ldr	r3, [pc, #456]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4a71      	ldr	r2, [pc, #452]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000d18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d1c:	6013      	str	r3, [r2, #0]
 8000d1e:	4b6f      	ldr	r3, [pc, #444]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a6e      	ldr	r2, [pc, #440]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000d24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d28:	6013      	str	r3, [r2, #0]
 8000d2a:	e00b      	b.n	8000d44 <HAL_RCC_OscConfig+0xd4>
 8000d2c:	4b6b      	ldr	r3, [pc, #428]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a6a      	ldr	r2, [pc, #424]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000d32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d36:	6013      	str	r3, [r2, #0]
 8000d38:	4b68      	ldr	r3, [pc, #416]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a67      	ldr	r2, [pc, #412]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000d3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d42:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d013      	beq.n	8000d74 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d4c:	f7ff fd0e 	bl	800076c <HAL_GetTick>
 8000d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d52:	e008      	b.n	8000d66 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d54:	f7ff fd0a 	bl	800076c <HAL_GetTick>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	2b64      	cmp	r3, #100	; 0x64
 8000d60:	d901      	bls.n	8000d66 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000d62:	2303      	movs	r3, #3
 8000d64:	e1fa      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d66:	4b5d      	ldr	r3, [pc, #372]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d0f0      	beq.n	8000d54 <HAL_RCC_OscConfig+0xe4>
 8000d72:	e014      	b.n	8000d9e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d74:	f7ff fcfa 	bl	800076c <HAL_GetTick>
 8000d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d7a:	e008      	b.n	8000d8e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d7c:	f7ff fcf6 	bl	800076c <HAL_GetTick>
 8000d80:	4602      	mov	r2, r0
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	2b64      	cmp	r3, #100	; 0x64
 8000d88:	d901      	bls.n	8000d8e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	e1e6      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d8e:	4b53      	ldr	r3, [pc, #332]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d1f0      	bne.n	8000d7c <HAL_RCC_OscConfig+0x10c>
 8000d9a:	e000      	b.n	8000d9e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f003 0302 	and.w	r3, r3, #2
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d063      	beq.n	8000e72 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000daa:	4b4c      	ldr	r3, [pc, #304]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	f003 030c 	and.w	r3, r3, #12
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d00b      	beq.n	8000dce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000db6:	4b49      	ldr	r3, [pc, #292]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f003 030c 	and.w	r3, r3, #12
 8000dbe:	2b08      	cmp	r3, #8
 8000dc0:	d11c      	bne.n	8000dfc <HAL_RCC_OscConfig+0x18c>
 8000dc2:	4b46      	ldr	r3, [pc, #280]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d116      	bne.n	8000dfc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dce:	4b43      	ldr	r3, [pc, #268]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d005      	beq.n	8000de6 <HAL_RCC_OscConfig+0x176>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	691b      	ldr	r3, [r3, #16]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d001      	beq.n	8000de6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	e1ba      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000de6:	4b3d      	ldr	r3, [pc, #244]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	695b      	ldr	r3, [r3, #20]
 8000df2:	00db      	lsls	r3, r3, #3
 8000df4:	4939      	ldr	r1, [pc, #228]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000df6:	4313      	orrs	r3, r2
 8000df8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dfa:	e03a      	b.n	8000e72 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	691b      	ldr	r3, [r3, #16]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d020      	beq.n	8000e46 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e04:	4b36      	ldr	r3, [pc, #216]	; (8000ee0 <HAL_RCC_OscConfig+0x270>)
 8000e06:	2201      	movs	r2, #1
 8000e08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e0a:	f7ff fcaf 	bl	800076c <HAL_GetTick>
 8000e0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e10:	e008      	b.n	8000e24 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e12:	f7ff fcab 	bl	800076c <HAL_GetTick>
 8000e16:	4602      	mov	r2, r0
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	1ad3      	subs	r3, r2, r3
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	d901      	bls.n	8000e24 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e20:	2303      	movs	r3, #3
 8000e22:	e19b      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e24:	4b2d      	ldr	r3, [pc, #180]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f003 0302 	and.w	r3, r3, #2
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d0f0      	beq.n	8000e12 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e30:	4b2a      	ldr	r3, [pc, #168]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	695b      	ldr	r3, [r3, #20]
 8000e3c:	00db      	lsls	r3, r3, #3
 8000e3e:	4927      	ldr	r1, [pc, #156]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000e40:	4313      	orrs	r3, r2
 8000e42:	600b      	str	r3, [r1, #0]
 8000e44:	e015      	b.n	8000e72 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e46:	4b26      	ldr	r3, [pc, #152]	; (8000ee0 <HAL_RCC_OscConfig+0x270>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e4c:	f7ff fc8e 	bl	800076c <HAL_GetTick>
 8000e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e52:	e008      	b.n	8000e66 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e54:	f7ff fc8a 	bl	800076c <HAL_GetTick>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d901      	bls.n	8000e66 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000e62:	2303      	movs	r3, #3
 8000e64:	e17a      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e66:	4b1d      	ldr	r3, [pc, #116]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f003 0302 	and.w	r3, r3, #2
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d1f0      	bne.n	8000e54 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f003 0308 	and.w	r3, r3, #8
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d03a      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	699b      	ldr	r3, [r3, #24]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d019      	beq.n	8000eba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e86:	4b17      	ldr	r3, [pc, #92]	; (8000ee4 <HAL_RCC_OscConfig+0x274>)
 8000e88:	2201      	movs	r2, #1
 8000e8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e8c:	f7ff fc6e 	bl	800076c <HAL_GetTick>
 8000e90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e92:	e008      	b.n	8000ea6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e94:	f7ff fc6a 	bl	800076c <HAL_GetTick>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	2b02      	cmp	r3, #2
 8000ea0:	d901      	bls.n	8000ea6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000ea2:	2303      	movs	r3, #3
 8000ea4:	e15a      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ea6:	4b0d      	ldr	r3, [pc, #52]	; (8000edc <HAL_RCC_OscConfig+0x26c>)
 8000ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eaa:	f003 0302 	and.w	r3, r3, #2
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d0f0      	beq.n	8000e94 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	f000 faa8 	bl	8001408 <RCC_Delay>
 8000eb8:	e01c      	b.n	8000ef4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000eba:	4b0a      	ldr	r3, [pc, #40]	; (8000ee4 <HAL_RCC_OscConfig+0x274>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ec0:	f7ff fc54 	bl	800076c <HAL_GetTick>
 8000ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ec6:	e00f      	b.n	8000ee8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ec8:	f7ff fc50 	bl	800076c <HAL_GetTick>
 8000ecc:	4602      	mov	r2, r0
 8000ece:	693b      	ldr	r3, [r7, #16]
 8000ed0:	1ad3      	subs	r3, r2, r3
 8000ed2:	2b02      	cmp	r3, #2
 8000ed4:	d908      	bls.n	8000ee8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	e140      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
 8000eda:	bf00      	nop
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	42420000 	.word	0x42420000
 8000ee4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ee8:	4b9e      	ldr	r3, [pc, #632]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eec:	f003 0302 	and.w	r3, r3, #2
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d1e9      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f003 0304 	and.w	r3, r3, #4
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	f000 80a6 	beq.w	800104e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f02:	2300      	movs	r3, #0
 8000f04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f06:	4b97      	ldr	r3, [pc, #604]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000f08:	69db      	ldr	r3, [r3, #28]
 8000f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d10d      	bne.n	8000f2e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f12:	4b94      	ldr	r3, [pc, #592]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000f14:	69db      	ldr	r3, [r3, #28]
 8000f16:	4a93      	ldr	r2, [pc, #588]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000f18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f1c:	61d3      	str	r3, [r2, #28]
 8000f1e:	4b91      	ldr	r3, [pc, #580]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000f20:	69db      	ldr	r3, [r3, #28]
 8000f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f26:	60bb      	str	r3, [r7, #8]
 8000f28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f2e:	4b8e      	ldr	r3, [pc, #568]	; (8001168 <HAL_RCC_OscConfig+0x4f8>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d118      	bne.n	8000f6c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f3a:	4b8b      	ldr	r3, [pc, #556]	; (8001168 <HAL_RCC_OscConfig+0x4f8>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a8a      	ldr	r2, [pc, #552]	; (8001168 <HAL_RCC_OscConfig+0x4f8>)
 8000f40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f46:	f7ff fc11 	bl	800076c <HAL_GetTick>
 8000f4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f4c:	e008      	b.n	8000f60 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f4e:	f7ff fc0d 	bl	800076c <HAL_GetTick>
 8000f52:	4602      	mov	r2, r0
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	2b64      	cmp	r3, #100	; 0x64
 8000f5a:	d901      	bls.n	8000f60 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	e0fd      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f60:	4b81      	ldr	r3, [pc, #516]	; (8001168 <HAL_RCC_OscConfig+0x4f8>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d0f0      	beq.n	8000f4e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	68db      	ldr	r3, [r3, #12]
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d106      	bne.n	8000f82 <HAL_RCC_OscConfig+0x312>
 8000f74:	4b7b      	ldr	r3, [pc, #492]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000f76:	6a1b      	ldr	r3, [r3, #32]
 8000f78:	4a7a      	ldr	r2, [pc, #488]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000f7a:	f043 0301 	orr.w	r3, r3, #1
 8000f7e:	6213      	str	r3, [r2, #32]
 8000f80:	e02d      	b.n	8000fde <HAL_RCC_OscConfig+0x36e>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d10c      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x334>
 8000f8a:	4b76      	ldr	r3, [pc, #472]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000f8c:	6a1b      	ldr	r3, [r3, #32]
 8000f8e:	4a75      	ldr	r2, [pc, #468]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000f90:	f023 0301 	bic.w	r3, r3, #1
 8000f94:	6213      	str	r3, [r2, #32]
 8000f96:	4b73      	ldr	r3, [pc, #460]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000f98:	6a1b      	ldr	r3, [r3, #32]
 8000f9a:	4a72      	ldr	r2, [pc, #456]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000f9c:	f023 0304 	bic.w	r3, r3, #4
 8000fa0:	6213      	str	r3, [r2, #32]
 8000fa2:	e01c      	b.n	8000fde <HAL_RCC_OscConfig+0x36e>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	2b05      	cmp	r3, #5
 8000faa:	d10c      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x356>
 8000fac:	4b6d      	ldr	r3, [pc, #436]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000fae:	6a1b      	ldr	r3, [r3, #32]
 8000fb0:	4a6c      	ldr	r2, [pc, #432]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000fb2:	f043 0304 	orr.w	r3, r3, #4
 8000fb6:	6213      	str	r3, [r2, #32]
 8000fb8:	4b6a      	ldr	r3, [pc, #424]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000fba:	6a1b      	ldr	r3, [r3, #32]
 8000fbc:	4a69      	ldr	r2, [pc, #420]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000fbe:	f043 0301 	orr.w	r3, r3, #1
 8000fc2:	6213      	str	r3, [r2, #32]
 8000fc4:	e00b      	b.n	8000fde <HAL_RCC_OscConfig+0x36e>
 8000fc6:	4b67      	ldr	r3, [pc, #412]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000fc8:	6a1b      	ldr	r3, [r3, #32]
 8000fca:	4a66      	ldr	r2, [pc, #408]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000fcc:	f023 0301 	bic.w	r3, r3, #1
 8000fd0:	6213      	str	r3, [r2, #32]
 8000fd2:	4b64      	ldr	r3, [pc, #400]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000fd4:	6a1b      	ldr	r3, [r3, #32]
 8000fd6:	4a63      	ldr	r2, [pc, #396]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8000fd8:	f023 0304 	bic.w	r3, r3, #4
 8000fdc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d015      	beq.n	8001012 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fe6:	f7ff fbc1 	bl	800076c <HAL_GetTick>
 8000fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fec:	e00a      	b.n	8001004 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fee:	f7ff fbbd 	bl	800076c <HAL_GetTick>
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	693b      	ldr	r3, [r7, #16]
 8000ff6:	1ad3      	subs	r3, r2, r3
 8000ff8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d901      	bls.n	8001004 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001000:	2303      	movs	r3, #3
 8001002:	e0ab      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001004:	4b57      	ldr	r3, [pc, #348]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8001006:	6a1b      	ldr	r3, [r3, #32]
 8001008:	f003 0302 	and.w	r3, r3, #2
 800100c:	2b00      	cmp	r3, #0
 800100e:	d0ee      	beq.n	8000fee <HAL_RCC_OscConfig+0x37e>
 8001010:	e014      	b.n	800103c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001012:	f7ff fbab 	bl	800076c <HAL_GetTick>
 8001016:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001018:	e00a      	b.n	8001030 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800101a:	f7ff fba7 	bl	800076c <HAL_GetTick>
 800101e:	4602      	mov	r2, r0
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	f241 3288 	movw	r2, #5000	; 0x1388
 8001028:	4293      	cmp	r3, r2
 800102a:	d901      	bls.n	8001030 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e095      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001030:	4b4c      	ldr	r3, [pc, #304]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8001032:	6a1b      	ldr	r3, [r3, #32]
 8001034:	f003 0302 	and.w	r3, r3, #2
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1ee      	bne.n	800101a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800103c:	7dfb      	ldrb	r3, [r7, #23]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d105      	bne.n	800104e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001042:	4b48      	ldr	r3, [pc, #288]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8001044:	69db      	ldr	r3, [r3, #28]
 8001046:	4a47      	ldr	r2, [pc, #284]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8001048:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800104c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	69db      	ldr	r3, [r3, #28]
 8001052:	2b00      	cmp	r3, #0
 8001054:	f000 8081 	beq.w	800115a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001058:	4b42      	ldr	r3, [pc, #264]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f003 030c 	and.w	r3, r3, #12
 8001060:	2b08      	cmp	r3, #8
 8001062:	d061      	beq.n	8001128 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	69db      	ldr	r3, [r3, #28]
 8001068:	2b02      	cmp	r3, #2
 800106a:	d146      	bne.n	80010fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800106c:	4b3f      	ldr	r3, [pc, #252]	; (800116c <HAL_RCC_OscConfig+0x4fc>)
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001072:	f7ff fb7b 	bl	800076c <HAL_GetTick>
 8001076:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001078:	e008      	b.n	800108c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800107a:	f7ff fb77 	bl	800076c <HAL_GetTick>
 800107e:	4602      	mov	r2, r0
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	2b02      	cmp	r3, #2
 8001086:	d901      	bls.n	800108c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001088:	2303      	movs	r3, #3
 800108a:	e067      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800108c:	4b35      	ldr	r3, [pc, #212]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1f0      	bne.n	800107a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6a1b      	ldr	r3, [r3, #32]
 800109c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010a0:	d108      	bne.n	80010b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010a2:	4b30      	ldr	r3, [pc, #192]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	492d      	ldr	r1, [pc, #180]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 80010b0:	4313      	orrs	r3, r2
 80010b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010b4:	4b2b      	ldr	r3, [pc, #172]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6a19      	ldr	r1, [r3, #32]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010c4:	430b      	orrs	r3, r1
 80010c6:	4927      	ldr	r1, [pc, #156]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 80010c8:	4313      	orrs	r3, r2
 80010ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010cc:	4b27      	ldr	r3, [pc, #156]	; (800116c <HAL_RCC_OscConfig+0x4fc>)
 80010ce:	2201      	movs	r2, #1
 80010d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d2:	f7ff fb4b 	bl	800076c <HAL_GetTick>
 80010d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010d8:	e008      	b.n	80010ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010da:	f7ff fb47 	bl	800076c <HAL_GetTick>
 80010de:	4602      	mov	r2, r0
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d901      	bls.n	80010ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	e037      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010ec:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d0f0      	beq.n	80010da <HAL_RCC_OscConfig+0x46a>
 80010f8:	e02f      	b.n	800115a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010fa:	4b1c      	ldr	r3, [pc, #112]	; (800116c <HAL_RCC_OscConfig+0x4fc>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001100:	f7ff fb34 	bl	800076c <HAL_GetTick>
 8001104:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001106:	e008      	b.n	800111a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001108:	f7ff fb30 	bl	800076c <HAL_GetTick>
 800110c:	4602      	mov	r2, r0
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	2b02      	cmp	r3, #2
 8001114:	d901      	bls.n	800111a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001116:	2303      	movs	r3, #3
 8001118:	e020      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800111a:	4b12      	ldr	r3, [pc, #72]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001122:	2b00      	cmp	r3, #0
 8001124:	d1f0      	bne.n	8001108 <HAL_RCC_OscConfig+0x498>
 8001126:	e018      	b.n	800115a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	69db      	ldr	r3, [r3, #28]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d101      	bne.n	8001134 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e013      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001134:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <HAL_RCC_OscConfig+0x4f4>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6a1b      	ldr	r3, [r3, #32]
 8001144:	429a      	cmp	r2, r3
 8001146:	d106      	bne.n	8001156 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001152:	429a      	cmp	r2, r3
 8001154:	d001      	beq.n	800115a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001156:	2301      	movs	r3, #1
 8001158:	e000      	b.n	800115c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800115a:	2300      	movs	r3, #0
}
 800115c:	4618      	mov	r0, r3
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40021000 	.word	0x40021000
 8001168:	40007000 	.word	0x40007000
 800116c:	42420060 	.word	0x42420060

08001170 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d101      	bne.n	8001184 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	e0d0      	b.n	8001326 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001184:	4b6a      	ldr	r3, [pc, #424]	; (8001330 <HAL_RCC_ClockConfig+0x1c0>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f003 0307 	and.w	r3, r3, #7
 800118c:	683a      	ldr	r2, [r7, #0]
 800118e:	429a      	cmp	r2, r3
 8001190:	d910      	bls.n	80011b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001192:	4b67      	ldr	r3, [pc, #412]	; (8001330 <HAL_RCC_ClockConfig+0x1c0>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f023 0207 	bic.w	r2, r3, #7
 800119a:	4965      	ldr	r1, [pc, #404]	; (8001330 <HAL_RCC_ClockConfig+0x1c0>)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	4313      	orrs	r3, r2
 80011a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011a2:	4b63      	ldr	r3, [pc, #396]	; (8001330 <HAL_RCC_ClockConfig+0x1c0>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 0307 	and.w	r3, r3, #7
 80011aa:	683a      	ldr	r2, [r7, #0]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d001      	beq.n	80011b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e0b8      	b.n	8001326 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0302 	and.w	r3, r3, #2
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d020      	beq.n	8001202 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f003 0304 	and.w	r3, r3, #4
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d005      	beq.n	80011d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011cc:	4b59      	ldr	r3, [pc, #356]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	4a58      	ldr	r2, [pc, #352]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 80011d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80011d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0308 	and.w	r3, r3, #8
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d005      	beq.n	80011f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011e4:	4b53      	ldr	r3, [pc, #332]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	4a52      	ldr	r2, [pc, #328]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 80011ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80011ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011f0:	4b50      	ldr	r3, [pc, #320]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	494d      	ldr	r1, [pc, #308]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 80011fe:	4313      	orrs	r3, r2
 8001200:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	2b00      	cmp	r3, #0
 800120c:	d040      	beq.n	8001290 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	2b01      	cmp	r3, #1
 8001214:	d107      	bne.n	8001226 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001216:	4b47      	ldr	r3, [pc, #284]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800121e:	2b00      	cmp	r3, #0
 8001220:	d115      	bne.n	800124e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e07f      	b.n	8001326 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	2b02      	cmp	r3, #2
 800122c:	d107      	bne.n	800123e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800122e:	4b41      	ldr	r3, [pc, #260]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001236:	2b00      	cmp	r3, #0
 8001238:	d109      	bne.n	800124e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	e073      	b.n	8001326 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800123e:	4b3d      	ldr	r3, [pc, #244]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	2b00      	cmp	r3, #0
 8001248:	d101      	bne.n	800124e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e06b      	b.n	8001326 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800124e:	4b39      	ldr	r3, [pc, #228]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f023 0203 	bic.w	r2, r3, #3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	4936      	ldr	r1, [pc, #216]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 800125c:	4313      	orrs	r3, r2
 800125e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001260:	f7ff fa84 	bl	800076c <HAL_GetTick>
 8001264:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001266:	e00a      	b.n	800127e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001268:	f7ff fa80 	bl	800076c <HAL_GetTick>
 800126c:	4602      	mov	r2, r0
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	f241 3288 	movw	r2, #5000	; 0x1388
 8001276:	4293      	cmp	r3, r2
 8001278:	d901      	bls.n	800127e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800127a:	2303      	movs	r3, #3
 800127c:	e053      	b.n	8001326 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800127e:	4b2d      	ldr	r3, [pc, #180]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	f003 020c 	and.w	r2, r3, #12
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	429a      	cmp	r2, r3
 800128e:	d1eb      	bne.n	8001268 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001290:	4b27      	ldr	r3, [pc, #156]	; (8001330 <HAL_RCC_ClockConfig+0x1c0>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f003 0307 	and.w	r3, r3, #7
 8001298:	683a      	ldr	r2, [r7, #0]
 800129a:	429a      	cmp	r2, r3
 800129c:	d210      	bcs.n	80012c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800129e:	4b24      	ldr	r3, [pc, #144]	; (8001330 <HAL_RCC_ClockConfig+0x1c0>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f023 0207 	bic.w	r2, r3, #7
 80012a6:	4922      	ldr	r1, [pc, #136]	; (8001330 <HAL_RCC_ClockConfig+0x1c0>)
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012ae:	4b20      	ldr	r3, [pc, #128]	; (8001330 <HAL_RCC_ClockConfig+0x1c0>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f003 0307 	and.w	r3, r3, #7
 80012b6:	683a      	ldr	r2, [r7, #0]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d001      	beq.n	80012c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80012bc:	2301      	movs	r3, #1
 80012be:	e032      	b.n	8001326 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f003 0304 	and.w	r3, r3, #4
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d008      	beq.n	80012de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012cc:	4b19      	ldr	r3, [pc, #100]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	4916      	ldr	r1, [pc, #88]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 80012da:	4313      	orrs	r3, r2
 80012dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 0308 	and.w	r3, r3, #8
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d009      	beq.n	80012fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80012ea:	4b12      	ldr	r3, [pc, #72]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	691b      	ldr	r3, [r3, #16]
 80012f6:	00db      	lsls	r3, r3, #3
 80012f8:	490e      	ldr	r1, [pc, #56]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 80012fa:	4313      	orrs	r3, r2
 80012fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012fe:	f000 f821 	bl	8001344 <HAL_RCC_GetSysClockFreq>
 8001302:	4601      	mov	r1, r0
 8001304:	4b0b      	ldr	r3, [pc, #44]	; (8001334 <HAL_RCC_ClockConfig+0x1c4>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	091b      	lsrs	r3, r3, #4
 800130a:	f003 030f 	and.w	r3, r3, #15
 800130e:	4a0a      	ldr	r2, [pc, #40]	; (8001338 <HAL_RCC_ClockConfig+0x1c8>)
 8001310:	5cd3      	ldrb	r3, [r2, r3]
 8001312:	fa21 f303 	lsr.w	r3, r1, r3
 8001316:	4a09      	ldr	r2, [pc, #36]	; (800133c <HAL_RCC_ClockConfig+0x1cc>)
 8001318:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800131a:	4b09      	ldr	r3, [pc, #36]	; (8001340 <HAL_RCC_ClockConfig+0x1d0>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff f9e2 	bl	80006e8 <HAL_InitTick>

  return HAL_OK;
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40022000 	.word	0x40022000
 8001334:	40021000 	.word	0x40021000
 8001338:	08001c58 	.word	0x08001c58
 800133c:	20000000 	.word	0x20000000
 8001340:	20000004 	.word	0x20000004

08001344 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001344:	b490      	push	{r4, r7}
 8001346:	b08a      	sub	sp, #40	; 0x28
 8001348:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800134a:	4b2a      	ldr	r3, [pc, #168]	; (80013f4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800134c:	1d3c      	adds	r4, r7, #4
 800134e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001350:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001354:	4b28      	ldr	r3, [pc, #160]	; (80013f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800135a:	2300      	movs	r3, #0
 800135c:	61fb      	str	r3, [r7, #28]
 800135e:	2300      	movs	r3, #0
 8001360:	61bb      	str	r3, [r7, #24]
 8001362:	2300      	movs	r3, #0
 8001364:	627b      	str	r3, [r7, #36]	; 0x24
 8001366:	2300      	movs	r3, #0
 8001368:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800136a:	2300      	movs	r3, #0
 800136c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800136e:	4b23      	ldr	r3, [pc, #140]	; (80013fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	f003 030c 	and.w	r3, r3, #12
 800137a:	2b04      	cmp	r3, #4
 800137c:	d002      	beq.n	8001384 <HAL_RCC_GetSysClockFreq+0x40>
 800137e:	2b08      	cmp	r3, #8
 8001380:	d003      	beq.n	800138a <HAL_RCC_GetSysClockFreq+0x46>
 8001382:	e02d      	b.n	80013e0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001384:	4b1e      	ldr	r3, [pc, #120]	; (8001400 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001386:	623b      	str	r3, [r7, #32]
      break;
 8001388:	e02d      	b.n	80013e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	0c9b      	lsrs	r3, r3, #18
 800138e:	f003 030f 	and.w	r3, r3, #15
 8001392:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001396:	4413      	add	r3, r2
 8001398:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800139c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d013      	beq.n	80013d0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80013a8:	4b14      	ldr	r3, [pc, #80]	; (80013fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	0c5b      	lsrs	r3, r3, #17
 80013ae:	f003 0301 	and.w	r3, r3, #1
 80013b2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80013b6:	4413      	add	r3, r2
 80013b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80013bc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	4a0f      	ldr	r2, [pc, #60]	; (8001400 <HAL_RCC_GetSysClockFreq+0xbc>)
 80013c2:	fb02 f203 	mul.w	r2, r2, r3
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80013cc:	627b      	str	r3, [r7, #36]	; 0x24
 80013ce:	e004      	b.n	80013da <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	4a0c      	ldr	r2, [pc, #48]	; (8001404 <HAL_RCC_GetSysClockFreq+0xc0>)
 80013d4:	fb02 f303 	mul.w	r3, r2, r3
 80013d8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80013da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013dc:	623b      	str	r3, [r7, #32]
      break;
 80013de:	e002      	b.n	80013e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80013e0:	4b07      	ldr	r3, [pc, #28]	; (8001400 <HAL_RCC_GetSysClockFreq+0xbc>)
 80013e2:	623b      	str	r3, [r7, #32]
      break;
 80013e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013e6:	6a3b      	ldr	r3, [r7, #32]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3728      	adds	r7, #40	; 0x28
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc90      	pop	{r4, r7}
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	08001c44 	.word	0x08001c44
 80013f8:	08001c54 	.word	0x08001c54
 80013fc:	40021000 	.word	0x40021000
 8001400:	007a1200 	.word	0x007a1200
 8001404:	003d0900 	.word	0x003d0900

08001408 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001410:	4b0a      	ldr	r3, [pc, #40]	; (800143c <RCC_Delay+0x34>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a0a      	ldr	r2, [pc, #40]	; (8001440 <RCC_Delay+0x38>)
 8001416:	fba2 2303 	umull	r2, r3, r2, r3
 800141a:	0a5b      	lsrs	r3, r3, #9
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	fb02 f303 	mul.w	r3, r2, r3
 8001422:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001424:	bf00      	nop
  }
  while (Delay --);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	1e5a      	subs	r2, r3, #1
 800142a:	60fa      	str	r2, [r7, #12]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d1f9      	bne.n	8001424 <RCC_Delay+0x1c>
}
 8001430:	bf00      	nop
 8001432:	3714      	adds	r7, #20
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	20000000 	.word	0x20000000
 8001440:	10624dd3 	.word	0x10624dd3

08001444 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d101      	bne.n	8001456 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e053      	b.n	80014fe <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2200      	movs	r2, #0
 800145a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001462:	b2db      	uxtb	r3, r3
 8001464:	2b00      	cmp	r3, #0
 8001466:	d106      	bne.n	8001476 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2200      	movs	r2, #0
 800146c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff f853 	bl	800051c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2202      	movs	r2, #2
 800147a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800148c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	685a      	ldr	r2, [r3, #4]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	431a      	orrs	r2, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	431a      	orrs	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	691b      	ldr	r3, [r3, #16]
 80014a2:	431a      	orrs	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	695b      	ldr	r3, [r3, #20]
 80014a8:	431a      	orrs	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	699b      	ldr	r3, [r3, #24]
 80014ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014b2:	431a      	orrs	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	69db      	ldr	r3, [r3, #28]
 80014b8:	431a      	orrs	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6a1b      	ldr	r3, [r3, #32]
 80014be:	ea42 0103 	orr.w	r1, r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	430a      	orrs	r2, r1
 80014cc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	699b      	ldr	r3, [r3, #24]
 80014d2:	0c1a      	lsrs	r2, r3, #16
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f002 0204 	and.w	r2, r2, #4
 80014dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	69da      	ldr	r2, [r3, #28]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2200      	movs	r2, #0
 80014f2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2201      	movs	r2, #1
 80014f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b088      	sub	sp, #32
 800150a:	af00      	add	r7, sp, #0
 800150c:	60f8      	str	r0, [r7, #12]
 800150e:	60b9      	str	r1, [r7, #8]
 8001510:	603b      	str	r3, [r7, #0]
 8001512:	4613      	mov	r3, r2
 8001514:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001516:	2300      	movs	r3, #0
 8001518:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001520:	2b01      	cmp	r3, #1
 8001522:	d101      	bne.n	8001528 <HAL_SPI_Transmit+0x22>
 8001524:	2302      	movs	r3, #2
 8001526:	e11e      	b.n	8001766 <HAL_SPI_Transmit+0x260>
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	2201      	movs	r2, #1
 800152c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001530:	f7ff f91c 	bl	800076c <HAL_GetTick>
 8001534:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001536:	88fb      	ldrh	r3, [r7, #6]
 8001538:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001540:	b2db      	uxtb	r3, r3
 8001542:	2b01      	cmp	r3, #1
 8001544:	d002      	beq.n	800154c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001546:	2302      	movs	r3, #2
 8001548:	77fb      	strb	r3, [r7, #31]
    goto error;
 800154a:	e103      	b.n	8001754 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d002      	beq.n	8001558 <HAL_SPI_Transmit+0x52>
 8001552:	88fb      	ldrh	r3, [r7, #6]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d102      	bne.n	800155e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800155c:	e0fa      	b.n	8001754 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	2203      	movs	r2, #3
 8001562:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2200      	movs	r2, #0
 800156a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	68ba      	ldr	r2, [r7, #8]
 8001570:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	88fa      	ldrh	r2, [r7, #6]
 8001576:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	88fa      	ldrh	r2, [r7, #6]
 800157c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	2200      	movs	r2, #0
 8001582:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2200      	movs	r2, #0
 8001588:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	2200      	movs	r2, #0
 800158e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	2200      	movs	r2, #0
 8001594:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	2200      	movs	r2, #0
 800159a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80015a4:	d107      	bne.n	80015b6 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80015b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015c0:	2b40      	cmp	r3, #64	; 0x40
 80015c2:	d007      	beq.n	80015d4 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80015dc:	d14b      	bne.n	8001676 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d002      	beq.n	80015ec <HAL_SPI_Transmit+0xe6>
 80015e6:	8afb      	ldrh	r3, [r7, #22]
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d13e      	bne.n	800166a <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f0:	881a      	ldrh	r2, [r3, #0]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fc:	1c9a      	adds	r2, r3, #2
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001606:	b29b      	uxth	r3, r3
 8001608:	3b01      	subs	r3, #1
 800160a:	b29a      	uxth	r2, r3
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001610:	e02b      	b.n	800166a <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	f003 0302 	and.w	r3, r3, #2
 800161c:	2b02      	cmp	r3, #2
 800161e:	d112      	bne.n	8001646 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001624:	881a      	ldrh	r2, [r3, #0]
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001630:	1c9a      	adds	r2, r3, #2
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800163a:	b29b      	uxth	r3, r3
 800163c:	3b01      	subs	r3, #1
 800163e:	b29a      	uxth	r2, r3
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	86da      	strh	r2, [r3, #54]	; 0x36
 8001644:	e011      	b.n	800166a <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001646:	f7ff f891 	bl	800076c <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	429a      	cmp	r2, r3
 8001654:	d803      	bhi.n	800165e <HAL_SPI_Transmit+0x158>
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800165c:	d102      	bne.n	8001664 <HAL_SPI_Transmit+0x15e>
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d102      	bne.n	800166a <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001668:	e074      	b.n	8001754 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800166e:	b29b      	uxth	r3, r3
 8001670:	2b00      	cmp	r3, #0
 8001672:	d1ce      	bne.n	8001612 <HAL_SPI_Transmit+0x10c>
 8001674:	e04c      	b.n	8001710 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d002      	beq.n	8001684 <HAL_SPI_Transmit+0x17e>
 800167e:	8afb      	ldrh	r3, [r7, #22]
 8001680:	2b01      	cmp	r3, #1
 8001682:	d140      	bne.n	8001706 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	330c      	adds	r3, #12
 800168e:	7812      	ldrb	r2, [r2, #0]
 8001690:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	1c5a      	adds	r2, r3, #1
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	3b01      	subs	r3, #1
 80016a4:	b29a      	uxth	r2, r3
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80016aa:	e02c      	b.n	8001706 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f003 0302 	and.w	r3, r3, #2
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d113      	bne.n	80016e2 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	330c      	adds	r3, #12
 80016c4:	7812      	ldrb	r2, [r2, #0]
 80016c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016cc:	1c5a      	adds	r2, r3, #1
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	3b01      	subs	r3, #1
 80016da:	b29a      	uxth	r2, r3
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	86da      	strh	r2, [r3, #54]	; 0x36
 80016e0:	e011      	b.n	8001706 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80016e2:	f7ff f843 	bl	800076c <HAL_GetTick>
 80016e6:	4602      	mov	r2, r0
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	683a      	ldr	r2, [r7, #0]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d803      	bhi.n	80016fa <HAL_SPI_Transmit+0x1f4>
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016f8:	d102      	bne.n	8001700 <HAL_SPI_Transmit+0x1fa>
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d102      	bne.n	8001706 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001704:	e026      	b.n	8001754 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800170a:	b29b      	uxth	r3, r3
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1cd      	bne.n	80016ac <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	6839      	ldr	r1, [r7, #0]
 8001714:	68f8      	ldr	r0, [r7, #12]
 8001716:	f000 fa36 	bl	8001b86 <SPI_EndRxTxTransaction>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d002      	beq.n	8001726 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2220      	movs	r2, #32
 8001724:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d10a      	bne.n	8001744 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800172e:	2300      	movs	r3, #0
 8001730:	613b      	str	r3, [r7, #16]
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	613b      	str	r3, [r7, #16]
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	613b      	str	r3, [r7, #16]
 8001742:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001748:	2b00      	cmp	r3, #0
 800174a:	d002      	beq.n	8001752 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	77fb      	strb	r3, [r7, #31]
 8001750:	e000      	b.n	8001754 <HAL_SPI_Transmit+0x24e>
  }

error:
 8001752:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	2201      	movs	r2, #1
 8001758:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2200      	movs	r2, #0
 8001760:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001764:	7ffb      	ldrb	r3, [r7, #31]
}
 8001766:	4618      	mov	r0, r3
 8001768:	3720      	adds	r7, #32
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b08c      	sub	sp, #48	; 0x30
 8001772:	af00      	add	r7, sp, #0
 8001774:	60f8      	str	r0, [r7, #12]
 8001776:	60b9      	str	r1, [r7, #8]
 8001778:	607a      	str	r2, [r7, #4]
 800177a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800177c:	2301      	movs	r3, #1
 800177e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001780:	2300      	movs	r3, #0
 8001782:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800178c:	2b01      	cmp	r3, #1
 800178e:	d101      	bne.n	8001794 <HAL_SPI_TransmitReceive+0x26>
 8001790:	2302      	movs	r3, #2
 8001792:	e18a      	b.n	8001aaa <HAL_SPI_TransmitReceive+0x33c>
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2201      	movs	r2, #1
 8001798:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800179c:	f7fe ffe6 	bl	800076c <HAL_GetTick>
 80017a0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80017a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80017b2:	887b      	ldrh	r3, [r7, #2]
 80017b4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80017b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d00f      	beq.n	80017de <HAL_SPI_TransmitReceive+0x70>
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80017c4:	d107      	bne.n	80017d6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d103      	bne.n	80017d6 <HAL_SPI_TransmitReceive+0x68>
 80017ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80017d2:	2b04      	cmp	r3, #4
 80017d4:	d003      	beq.n	80017de <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80017d6:	2302      	movs	r3, #2
 80017d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80017dc:	e15b      	b.n	8001a96 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d005      	beq.n	80017f0 <HAL_SPI_TransmitReceive+0x82>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d002      	beq.n	80017f0 <HAL_SPI_TransmitReceive+0x82>
 80017ea:	887b      	ldrh	r3, [r7, #2]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d103      	bne.n	80017f8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80017f6:	e14e      	b.n	8001a96 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	2b04      	cmp	r3, #4
 8001802:	d003      	beq.n	800180c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	2205      	movs	r2, #5
 8001808:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2200      	movs	r2, #0
 8001810:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	887a      	ldrh	r2, [r7, #2]
 800181c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	887a      	ldrh	r2, [r7, #2]
 8001822:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	68ba      	ldr	r2, [r7, #8]
 8001828:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	887a      	ldrh	r2, [r7, #2]
 800182e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	887a      	ldrh	r2, [r7, #2]
 8001834:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2200      	movs	r2, #0
 800183a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	2200      	movs	r2, #0
 8001840:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800184c:	2b40      	cmp	r3, #64	; 0x40
 800184e:	d007      	beq.n	8001860 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800185e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001868:	d178      	bne.n	800195c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d002      	beq.n	8001878 <HAL_SPI_TransmitReceive+0x10a>
 8001872:	8b7b      	ldrh	r3, [r7, #26]
 8001874:	2b01      	cmp	r3, #1
 8001876:	d166      	bne.n	8001946 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187c:	881a      	ldrh	r2, [r3, #0]
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001888:	1c9a      	adds	r2, r3, #2
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001892:	b29b      	uxth	r3, r3
 8001894:	3b01      	subs	r3, #1
 8001896:	b29a      	uxth	r2, r3
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800189c:	e053      	b.n	8001946 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f003 0302 	and.w	r3, r3, #2
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d11b      	bne.n	80018e4 <HAL_SPI_TransmitReceive+0x176>
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d016      	beq.n	80018e4 <HAL_SPI_TransmitReceive+0x176>
 80018b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d113      	bne.n	80018e4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c0:	881a      	ldrh	r2, [r3, #0]
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018cc:	1c9a      	adds	r2, r3, #2
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	3b01      	subs	r3, #1
 80018da:	b29a      	uxth	r2, r3
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80018e0:	2300      	movs	r3, #0
 80018e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d119      	bne.n	8001926 <HAL_SPI_TransmitReceive+0x1b8>
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d014      	beq.n	8001926 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	68da      	ldr	r2, [r3, #12]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001906:	b292      	uxth	r2, r2
 8001908:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800190e:	1c9a      	adds	r2, r3, #2
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001918:	b29b      	uxth	r3, r3
 800191a:	3b01      	subs	r3, #1
 800191c:	b29a      	uxth	r2, r3
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001922:	2301      	movs	r3, #1
 8001924:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001926:	f7fe ff21 	bl	800076c <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001932:	429a      	cmp	r2, r3
 8001934:	d807      	bhi.n	8001946 <HAL_SPI_TransmitReceive+0x1d8>
 8001936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800193c:	d003      	beq.n	8001946 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8001944:	e0a7      	b.n	8001a96 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800194a:	b29b      	uxth	r3, r3
 800194c:	2b00      	cmp	r3, #0
 800194e:	d1a6      	bne.n	800189e <HAL_SPI_TransmitReceive+0x130>
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001954:	b29b      	uxth	r3, r3
 8001956:	2b00      	cmp	r3, #0
 8001958:	d1a1      	bne.n	800189e <HAL_SPI_TransmitReceive+0x130>
 800195a:	e07c      	b.n	8001a56 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d002      	beq.n	800196a <HAL_SPI_TransmitReceive+0x1fc>
 8001964:	8b7b      	ldrh	r3, [r7, #26]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d16b      	bne.n	8001a42 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	330c      	adds	r3, #12
 8001974:	7812      	ldrb	r2, [r2, #0]
 8001976:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197c:	1c5a      	adds	r2, r3, #1
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001986:	b29b      	uxth	r3, r3
 8001988:	3b01      	subs	r3, #1
 800198a:	b29a      	uxth	r2, r3
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001990:	e057      	b.n	8001a42 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	f003 0302 	and.w	r3, r3, #2
 800199c:	2b02      	cmp	r3, #2
 800199e:	d11c      	bne.n	80019da <HAL_SPI_TransmitReceive+0x26c>
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d017      	beq.n	80019da <HAL_SPI_TransmitReceive+0x26c>
 80019aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d114      	bne.n	80019da <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	330c      	adds	r3, #12
 80019ba:	7812      	ldrb	r2, [r2, #0]
 80019bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	1c5a      	adds	r2, r3, #1
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	3b01      	subs	r3, #1
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80019d6:	2300      	movs	r3, #0
 80019d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d119      	bne.n	8001a1c <HAL_SPI_TransmitReceive+0x2ae>
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d014      	beq.n	8001a1c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	68da      	ldr	r2, [r3, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019fc:	b2d2      	uxtb	r2, r2
 80019fe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a04:	1c5a      	adds	r2, r3, #1
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	3b01      	subs	r3, #1
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001a1c:	f7fe fea6 	bl	800076c <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d803      	bhi.n	8001a34 <HAL_SPI_TransmitReceive+0x2c6>
 8001a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a32:	d102      	bne.n	8001a3a <HAL_SPI_TransmitReceive+0x2cc>
 8001a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d103      	bne.n	8001a42 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8001a40:	e029      	b.n	8001a96 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d1a2      	bne.n	8001992 <HAL_SPI_TransmitReceive+0x224>
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d19d      	bne.n	8001992 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001a56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a58:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001a5a:	68f8      	ldr	r0, [r7, #12]
 8001a5c:	f000 f893 	bl	8001b86 <SPI_EndRxTxTransaction>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d006      	beq.n	8001a74 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2220      	movs	r2, #32
 8001a70:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8001a72:	e010      	b.n	8001a96 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d10b      	bne.n	8001a94 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	617b      	str	r3, [r7, #20]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	617b      	str	r3, [r7, #20]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	e000      	b.n	8001a96 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8001a94:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	2201      	movs	r2, #1
 8001a9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001aa6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3730      	adds	r7, #48	; 0x30
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b084      	sub	sp, #16
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	60f8      	str	r0, [r7, #12]
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	603b      	str	r3, [r7, #0]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001ac2:	e04c      	b.n	8001b5e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aca:	d048      	beq.n	8001b5e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001acc:	f7fe fe4e 	bl	800076c <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d902      	bls.n	8001ae2 <SPI_WaitFlagStateUntilTimeout+0x30>
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d13d      	bne.n	8001b5e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	685a      	ldr	r2, [r3, #4]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001af0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001afa:	d111      	bne.n	8001b20 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b04:	d004      	beq.n	8001b10 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b0e:	d107      	bne.n	8001b20 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b28:	d10f      	bne.n	8001b4a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2200      	movs	r2, #0
 8001b56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e00f      	b.n	8001b7e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	4013      	ands	r3, r2
 8001b68:	68ba      	ldr	r2, [r7, #8]
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	bf0c      	ite	eq
 8001b6e:	2301      	moveq	r3, #1
 8001b70:	2300      	movne	r3, #0
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	461a      	mov	r2, r3
 8001b76:	79fb      	ldrb	r3, [r7, #7]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d1a3      	bne.n	8001ac4 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b086      	sub	sp, #24
 8001b8a:	af02      	add	r7, sp, #8
 8001b8c:	60f8      	str	r0, [r7, #12]
 8001b8e:	60b9      	str	r1, [r7, #8]
 8001b90:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	9300      	str	r3, [sp, #0]
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	2180      	movs	r1, #128	; 0x80
 8001b9c:	68f8      	ldr	r0, [r7, #12]
 8001b9e:	f7ff ff88 	bl	8001ab2 <SPI_WaitFlagStateUntilTimeout>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d007      	beq.n	8001bb8 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bac:	f043 0220 	orr.w	r2, r3, #32
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e000      	b.n	8001bba <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3710      	adds	r7, #16
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
	...

08001bc4 <__libc_init_array>:
 8001bc4:	b570      	push	{r4, r5, r6, lr}
 8001bc6:	2500      	movs	r5, #0
 8001bc8:	4e0c      	ldr	r6, [pc, #48]	; (8001bfc <__libc_init_array+0x38>)
 8001bca:	4c0d      	ldr	r4, [pc, #52]	; (8001c00 <__libc_init_array+0x3c>)
 8001bcc:	1ba4      	subs	r4, r4, r6
 8001bce:	10a4      	asrs	r4, r4, #2
 8001bd0:	42a5      	cmp	r5, r4
 8001bd2:	d109      	bne.n	8001be8 <__libc_init_array+0x24>
 8001bd4:	f000 f822 	bl	8001c1c <_init>
 8001bd8:	2500      	movs	r5, #0
 8001bda:	4e0a      	ldr	r6, [pc, #40]	; (8001c04 <__libc_init_array+0x40>)
 8001bdc:	4c0a      	ldr	r4, [pc, #40]	; (8001c08 <__libc_init_array+0x44>)
 8001bde:	1ba4      	subs	r4, r4, r6
 8001be0:	10a4      	asrs	r4, r4, #2
 8001be2:	42a5      	cmp	r5, r4
 8001be4:	d105      	bne.n	8001bf2 <__libc_init_array+0x2e>
 8001be6:	bd70      	pop	{r4, r5, r6, pc}
 8001be8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001bec:	4798      	blx	r3
 8001bee:	3501      	adds	r5, #1
 8001bf0:	e7ee      	b.n	8001bd0 <__libc_init_array+0xc>
 8001bf2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001bf6:	4798      	blx	r3
 8001bf8:	3501      	adds	r5, #1
 8001bfa:	e7f2      	b.n	8001be2 <__libc_init_array+0x1e>
 8001bfc:	08001c68 	.word	0x08001c68
 8001c00:	08001c68 	.word	0x08001c68
 8001c04:	08001c68 	.word	0x08001c68
 8001c08:	08001c6c 	.word	0x08001c6c

08001c0c <memset>:
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	4402      	add	r2, r0
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d100      	bne.n	8001c16 <memset+0xa>
 8001c14:	4770      	bx	lr
 8001c16:	f803 1b01 	strb.w	r1, [r3], #1
 8001c1a:	e7f9      	b.n	8001c10 <memset+0x4>

08001c1c <_init>:
 8001c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c1e:	bf00      	nop
 8001c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c22:	bc08      	pop	{r3}
 8001c24:	469e      	mov	lr, r3
 8001c26:	4770      	bx	lr

08001c28 <_fini>:
 8001c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c2a:	bf00      	nop
 8001c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c2e:	bc08      	pop	{r3}
 8001c30:	469e      	mov	lr, r3
 8001c32:	4770      	bx	lr
