Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep  7 21:36:21 2021
| Host         : LAPTOP-BGBH2RQR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name Timing_summary -file {D:/Mtech_IISC_DESE_2020_2022/3rd semester/PSD/Assignment/Assign 1_Multicycle/Multi-Cycle Processor/Implementation 2/timing_report.txt}
| Design       : RISC_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (81)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

Reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (81)
--------------------------------
 There are 81 ports with no output delay specified. (HIGH)

Data_Mem_Add[0]
Data_Mem_Add[10]
Data_Mem_Add[11]
Data_Mem_Add[12]
Data_Mem_Add[13]
Data_Mem_Add[14]
Data_Mem_Add[15]
Data_Mem_Add[1]
Data_Mem_Add[2]
Data_Mem_Add[3]
Data_Mem_Add[4]
Data_Mem_Add[5]
Data_Mem_Add[6]
Data_Mem_Add[7]
Data_Mem_Add[8]
Data_Mem_Add[9]
Instruction[0]
Instruction[10]
Instruction[11]
Instruction[12]
Instruction[13]
Instruction[14]
Instruction[15]
Instruction[1]
Instruction[2]
Instruction[3]
Instruction[4]
Instruction[5]
Instruction[6]
Instruction[7]
Instruction[8]
Instruction[9]
PC_Value[0]
PC_Value[10]
PC_Value[11]
PC_Value[12]
PC_Value[13]
PC_Value[14]
PC_Value[15]
PC_Value[1]
PC_Value[2]
PC_Value[3]
PC_Value[4]
PC_Value[5]
PC_Value[6]
PC_Value[7]
PC_Value[8]
PC_Value[9]
data_memory_read[0]
data_memory_read[10]
data_memory_read[11]
data_memory_read[12]
data_memory_read[13]
data_memory_read[14]
data_memory_read[15]
data_memory_read[1]
data_memory_read[2]
data_memory_read[3]
data_memory_read[4]
data_memory_read[5]
data_memory_read[6]
data_memory_read[7]
data_memory_read[8]
data_memory_read[9]
data_memory_write[0]
data_memory_write[10]
data_memory_write[11]
data_memory_write[12]
data_memory_write[13]
data_memory_write[14]
data_memory_write[15]
data_memory_write[1]
data_memory_write[2]
data_memory_write[3]
data_memory_write[4]
data_memory_write[5]
data_memory_write[6]
data_memory_write[7]
data_memory_write[8]
data_memory_write[9]
mem_write_en

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.425        0.000                      0                 1544        0.072        0.000                      0                 1544        3.750        0.000                       0                   298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 0.425        0.000                      0                 1544        0.072        0.000                      0                 1544        3.750        0.000                       0                   298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 3.207ns (34.237%)  route 6.160ns (65.763%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.567     4.559    Clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  Instruction_fetch_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.077 r  Instruction_fetch_reg[13]/Q
                         net (fo=27, routed)          0.831     5.908    U3/U2/FSM_onehot_pr_state_reg[4]_0[10]
    SLICE_X4Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_8/I1
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.118     6.026 r  U3/U2/ALU_Output_Reg[11]_i_8/O
                         net (fo=3, routed)           0.816     6.843    U3/U2/ALU_Output_Reg[11]_i_8_n_0
    SLICE_X3Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_9/I0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.326     7.169 r  U3/U2/ALU_Output_Reg[11]_i_9/O
                         net (fo=1, routed)           0.571     7.740    U3/U2/ALU_Output_Reg[11]_i_9_n_0
    SLICE_X3Y41                                                       r  U3/U2/ALU_Output_Reg[11]_i_5/I0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.124     7.864 r  U3/U2/ALU_Output_Reg[11]_i_5/O
                         net (fo=12, routed)          0.882     8.746    U3/U2/ALU_Output_Reg[11]_i_5_n_0
    SLICE_X4Y43                                                       r  U3/U2/i__carry__2_i_10/I2
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.153     8.899 r  U3/U2/i__carry__2_i_10/O
                         net (fo=3, routed)           0.420     9.319    U3/U2/i__carry__2_i_10_n_0
    SLICE_X5Y44                                                       r  U3/U2/i__carry__2_i_6/I0
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.327     9.646 r  U3/U2/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     9.646    U3/U1/U2/ALU_Output_Reg[12]_i_4[1]
    SLICE_X5Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__2/S[1]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.226 r  U3/U1/U2/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.462    10.688    U3/U2/data0[14]
    SLICE_X3Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_4/I5
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.302    10.990 r  U3/U2/ALU_Output_Reg[14]_i_4/O
                         net (fo=1, routed)           0.520    11.510    U3/U2/ALU_Output_Reg[14]_i_4_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_3/I0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  U3/U2/ALU_Output_Reg[14]_i_3/O
                         net (fo=1, routed)           0.000    11.634    U3/U2/ALU_Output_Reg[14]_i_3_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg_reg[14]_i_1/I1
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.214    11.848 r  U3/U2/ALU_Output_Reg_reg[14]_i_1/O
                         net (fo=4, routed)           0.680    12.528    U3/U2/Instruction_fetch_reg[13][14]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_6/I1
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.297    12.825 r  U3/U2/PC_Value_buff[15]_i_6/O
                         net (fo=1, routed)           0.462    13.287    U3/U2/PC_Value_buff[15]_i_6_n_0
    SLICE_X3Y43                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124    13.411 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=21, routed)          0.515    13.926    U3/U1/E[0]
    SLICE_X1Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.519    14.268    U3/U1/CLK
    SLICE_X1Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[0]/C
                         clock pessimism              0.323    14.591    
                         clock uncertainty           -0.035    14.556    
    SLICE_X1Y43          FDRE (Setup_fdre_C_CE)      -0.205    14.351    U3/U1/PC_Value_buff_reg[0]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 3.207ns (34.237%)  route 6.160ns (65.763%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.567     4.559    Clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  Instruction_fetch_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.077 r  Instruction_fetch_reg[13]/Q
                         net (fo=27, routed)          0.831     5.908    U3/U2/FSM_onehot_pr_state_reg[4]_0[10]
    SLICE_X4Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_8/I1
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.118     6.026 r  U3/U2/ALU_Output_Reg[11]_i_8/O
                         net (fo=3, routed)           0.816     6.843    U3/U2/ALU_Output_Reg[11]_i_8_n_0
    SLICE_X3Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_9/I0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.326     7.169 r  U3/U2/ALU_Output_Reg[11]_i_9/O
                         net (fo=1, routed)           0.571     7.740    U3/U2/ALU_Output_Reg[11]_i_9_n_0
    SLICE_X3Y41                                                       r  U3/U2/ALU_Output_Reg[11]_i_5/I0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.124     7.864 r  U3/U2/ALU_Output_Reg[11]_i_5/O
                         net (fo=12, routed)          0.882     8.746    U3/U2/ALU_Output_Reg[11]_i_5_n_0
    SLICE_X4Y43                                                       r  U3/U2/i__carry__2_i_10/I2
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.153     8.899 r  U3/U2/i__carry__2_i_10/O
                         net (fo=3, routed)           0.420     9.319    U3/U2/i__carry__2_i_10_n_0
    SLICE_X5Y44                                                       r  U3/U2/i__carry__2_i_6/I0
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.327     9.646 r  U3/U2/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     9.646    U3/U1/U2/ALU_Output_Reg[12]_i_4[1]
    SLICE_X5Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__2/S[1]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.226 r  U3/U1/U2/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.462    10.688    U3/U2/data0[14]
    SLICE_X3Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_4/I5
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.302    10.990 r  U3/U2/ALU_Output_Reg[14]_i_4/O
                         net (fo=1, routed)           0.520    11.510    U3/U2/ALU_Output_Reg[14]_i_4_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_3/I0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  U3/U2/ALU_Output_Reg[14]_i_3/O
                         net (fo=1, routed)           0.000    11.634    U3/U2/ALU_Output_Reg[14]_i_3_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg_reg[14]_i_1/I1
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.214    11.848 r  U3/U2/ALU_Output_Reg_reg[14]_i_1/O
                         net (fo=4, routed)           0.680    12.528    U3/U2/Instruction_fetch_reg[13][14]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_6/I1
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.297    12.825 r  U3/U2/PC_Value_buff[15]_i_6/O
                         net (fo=1, routed)           0.462    13.287    U3/U2/PC_Value_buff[15]_i_6_n_0
    SLICE_X3Y43                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124    13.411 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=21, routed)          0.515    13.926    U3/U1/E[0]
    SLICE_X1Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.519    14.268    U3/U1/CLK
    SLICE_X1Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[5]/C
                         clock pessimism              0.323    14.591    
                         clock uncertainty           -0.035    14.556    
    SLICE_X1Y43          FDRE (Setup_fdre_C_CE)      -0.205    14.351    U3/U1/PC_Value_buff_reg[5]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 3.207ns (34.263%)  route 6.153ns (65.737%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.567     4.559    Clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  Instruction_fetch_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.077 r  Instruction_fetch_reg[13]/Q
                         net (fo=27, routed)          0.831     5.908    U3/U2/FSM_onehot_pr_state_reg[4]_0[10]
    SLICE_X4Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_8/I1
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.118     6.026 r  U3/U2/ALU_Output_Reg[11]_i_8/O
                         net (fo=3, routed)           0.816     6.843    U3/U2/ALU_Output_Reg[11]_i_8_n_0
    SLICE_X3Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_9/I0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.326     7.169 r  U3/U2/ALU_Output_Reg[11]_i_9/O
                         net (fo=1, routed)           0.571     7.740    U3/U2/ALU_Output_Reg[11]_i_9_n_0
    SLICE_X3Y41                                                       r  U3/U2/ALU_Output_Reg[11]_i_5/I0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.124     7.864 r  U3/U2/ALU_Output_Reg[11]_i_5/O
                         net (fo=12, routed)          0.882     8.746    U3/U2/ALU_Output_Reg[11]_i_5_n_0
    SLICE_X4Y43                                                       r  U3/U2/i__carry__2_i_10/I2
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.153     8.899 r  U3/U2/i__carry__2_i_10/O
                         net (fo=3, routed)           0.420     9.319    U3/U2/i__carry__2_i_10_n_0
    SLICE_X5Y44                                                       r  U3/U2/i__carry__2_i_6/I0
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.327     9.646 r  U3/U2/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     9.646    U3/U1/U2/ALU_Output_Reg[12]_i_4[1]
    SLICE_X5Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__2/S[1]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.226 r  U3/U1/U2/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.462    10.688    U3/U2/data0[14]
    SLICE_X3Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_4/I5
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.302    10.990 r  U3/U2/ALU_Output_Reg[14]_i_4/O
                         net (fo=1, routed)           0.520    11.510    U3/U2/ALU_Output_Reg[14]_i_4_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_3/I0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  U3/U2/ALU_Output_Reg[14]_i_3/O
                         net (fo=1, routed)           0.000    11.634    U3/U2/ALU_Output_Reg[14]_i_3_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg_reg[14]_i_1/I1
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.214    11.848 r  U3/U2/ALU_Output_Reg_reg[14]_i_1/O
                         net (fo=4, routed)           0.680    12.528    U3/U2/Instruction_fetch_reg[13][14]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_6/I1
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.297    12.825 r  U3/U2/PC_Value_buff[15]_i_6/O
                         net (fo=1, routed)           0.462    13.287    U3/U2/PC_Value_buff[15]_i_6_n_0
    SLICE_X3Y43                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124    13.411 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=21, routed)          0.508    13.919    U3/U1/E[0]
    SLICE_X4Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X4Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[11]/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[11]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[11]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 3.207ns (34.263%)  route 6.153ns (65.737%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.567     4.559    Clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  Instruction_fetch_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.077 r  Instruction_fetch_reg[13]/Q
                         net (fo=27, routed)          0.831     5.908    U3/U2/FSM_onehot_pr_state_reg[4]_0[10]
    SLICE_X4Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_8/I1
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.118     6.026 r  U3/U2/ALU_Output_Reg[11]_i_8/O
                         net (fo=3, routed)           0.816     6.843    U3/U2/ALU_Output_Reg[11]_i_8_n_0
    SLICE_X3Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_9/I0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.326     7.169 r  U3/U2/ALU_Output_Reg[11]_i_9/O
                         net (fo=1, routed)           0.571     7.740    U3/U2/ALU_Output_Reg[11]_i_9_n_0
    SLICE_X3Y41                                                       r  U3/U2/ALU_Output_Reg[11]_i_5/I0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.124     7.864 r  U3/U2/ALU_Output_Reg[11]_i_5/O
                         net (fo=12, routed)          0.882     8.746    U3/U2/ALU_Output_Reg[11]_i_5_n_0
    SLICE_X4Y43                                                       r  U3/U2/i__carry__2_i_10/I2
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.153     8.899 r  U3/U2/i__carry__2_i_10/O
                         net (fo=3, routed)           0.420     9.319    U3/U2/i__carry__2_i_10_n_0
    SLICE_X5Y44                                                       r  U3/U2/i__carry__2_i_6/I0
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.327     9.646 r  U3/U2/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     9.646    U3/U1/U2/ALU_Output_Reg[12]_i_4[1]
    SLICE_X5Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__2/S[1]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.226 r  U3/U1/U2/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.462    10.688    U3/U2/data0[14]
    SLICE_X3Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_4/I5
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.302    10.990 r  U3/U2/ALU_Output_Reg[14]_i_4/O
                         net (fo=1, routed)           0.520    11.510    U3/U2/ALU_Output_Reg[14]_i_4_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_3/I0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  U3/U2/ALU_Output_Reg[14]_i_3/O
                         net (fo=1, routed)           0.000    11.634    U3/U2/ALU_Output_Reg[14]_i_3_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg_reg[14]_i_1/I1
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.214    11.848 r  U3/U2/ALU_Output_Reg_reg[14]_i_1/O
                         net (fo=4, routed)           0.680    12.528    U3/U2/Instruction_fetch_reg[13][14]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_6/I1
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.297    12.825 r  U3/U2/PC_Value_buff[15]_i_6/O
                         net (fo=1, routed)           0.462    13.287    U3/U2/PC_Value_buff[15]_i_6_n_0
    SLICE_X3Y43                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124    13.411 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=21, routed)          0.508    13.919    U3/U1/E[0]
    SLICE_X4Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[11]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X4Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[11]_lopt_replica/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 3.207ns (34.263%)  route 6.153ns (65.737%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.567     4.559    Clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  Instruction_fetch_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.077 r  Instruction_fetch_reg[13]/Q
                         net (fo=27, routed)          0.831     5.908    U3/U2/FSM_onehot_pr_state_reg[4]_0[10]
    SLICE_X4Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_8/I1
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.118     6.026 r  U3/U2/ALU_Output_Reg[11]_i_8/O
                         net (fo=3, routed)           0.816     6.843    U3/U2/ALU_Output_Reg[11]_i_8_n_0
    SLICE_X3Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_9/I0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.326     7.169 r  U3/U2/ALU_Output_Reg[11]_i_9/O
                         net (fo=1, routed)           0.571     7.740    U3/U2/ALU_Output_Reg[11]_i_9_n_0
    SLICE_X3Y41                                                       r  U3/U2/ALU_Output_Reg[11]_i_5/I0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.124     7.864 r  U3/U2/ALU_Output_Reg[11]_i_5/O
                         net (fo=12, routed)          0.882     8.746    U3/U2/ALU_Output_Reg[11]_i_5_n_0
    SLICE_X4Y43                                                       r  U3/U2/i__carry__2_i_10/I2
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.153     8.899 r  U3/U2/i__carry__2_i_10/O
                         net (fo=3, routed)           0.420     9.319    U3/U2/i__carry__2_i_10_n_0
    SLICE_X5Y44                                                       r  U3/U2/i__carry__2_i_6/I0
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.327     9.646 r  U3/U2/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     9.646    U3/U1/U2/ALU_Output_Reg[12]_i_4[1]
    SLICE_X5Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__2/S[1]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.226 r  U3/U1/U2/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.462    10.688    U3/U2/data0[14]
    SLICE_X3Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_4/I5
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.302    10.990 r  U3/U2/ALU_Output_Reg[14]_i_4/O
                         net (fo=1, routed)           0.520    11.510    U3/U2/ALU_Output_Reg[14]_i_4_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_3/I0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  U3/U2/ALU_Output_Reg[14]_i_3/O
                         net (fo=1, routed)           0.000    11.634    U3/U2/ALU_Output_Reg[14]_i_3_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg_reg[14]_i_1/I1
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.214    11.848 r  U3/U2/ALU_Output_Reg_reg[14]_i_1/O
                         net (fo=4, routed)           0.680    12.528    U3/U2/Instruction_fetch_reg[13][14]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_6/I1
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.297    12.825 r  U3/U2/PC_Value_buff[15]_i_6/O
                         net (fo=1, routed)           0.462    13.287    U3/U2/PC_Value_buff[15]_i_6_n_0
    SLICE_X3Y43                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124    13.411 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=21, routed)          0.508    13.919    U3/U1/E[0]
    SLICE_X4Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X4Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[13]/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[13]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 3.207ns (34.263%)  route 6.153ns (65.737%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.567     4.559    Clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  Instruction_fetch_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.077 r  Instruction_fetch_reg[13]/Q
                         net (fo=27, routed)          0.831     5.908    U3/U2/FSM_onehot_pr_state_reg[4]_0[10]
    SLICE_X4Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_8/I1
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.118     6.026 r  U3/U2/ALU_Output_Reg[11]_i_8/O
                         net (fo=3, routed)           0.816     6.843    U3/U2/ALU_Output_Reg[11]_i_8_n_0
    SLICE_X3Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_9/I0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.326     7.169 r  U3/U2/ALU_Output_Reg[11]_i_9/O
                         net (fo=1, routed)           0.571     7.740    U3/U2/ALU_Output_Reg[11]_i_9_n_0
    SLICE_X3Y41                                                       r  U3/U2/ALU_Output_Reg[11]_i_5/I0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.124     7.864 r  U3/U2/ALU_Output_Reg[11]_i_5/O
                         net (fo=12, routed)          0.882     8.746    U3/U2/ALU_Output_Reg[11]_i_5_n_0
    SLICE_X4Y43                                                       r  U3/U2/i__carry__2_i_10/I2
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.153     8.899 r  U3/U2/i__carry__2_i_10/O
                         net (fo=3, routed)           0.420     9.319    U3/U2/i__carry__2_i_10_n_0
    SLICE_X5Y44                                                       r  U3/U2/i__carry__2_i_6/I0
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.327     9.646 r  U3/U2/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     9.646    U3/U1/U2/ALU_Output_Reg[12]_i_4[1]
    SLICE_X5Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__2/S[1]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.226 r  U3/U1/U2/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.462    10.688    U3/U2/data0[14]
    SLICE_X3Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_4/I5
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.302    10.990 r  U3/U2/ALU_Output_Reg[14]_i_4/O
                         net (fo=1, routed)           0.520    11.510    U3/U2/ALU_Output_Reg[14]_i_4_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_3/I0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  U3/U2/ALU_Output_Reg[14]_i_3/O
                         net (fo=1, routed)           0.000    11.634    U3/U2/ALU_Output_Reg[14]_i_3_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg_reg[14]_i_1/I1
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.214    11.848 r  U3/U2/ALU_Output_Reg_reg[14]_i_1/O
                         net (fo=4, routed)           0.680    12.528    U3/U2/Instruction_fetch_reg[13][14]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_6/I1
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.297    12.825 r  U3/U2/PC_Value_buff[15]_i_6/O
                         net (fo=1, routed)           0.462    13.287    U3/U2/PC_Value_buff[15]_i_6_n_0
    SLICE_X3Y43                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124    13.411 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=21, routed)          0.508    13.919    U3/U1/E[0]
    SLICE_X4Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X4Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[14]/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[14]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 3.207ns (34.263%)  route 6.153ns (65.737%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.567     4.559    Clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  Instruction_fetch_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.077 r  Instruction_fetch_reg[13]/Q
                         net (fo=27, routed)          0.831     5.908    U3/U2/FSM_onehot_pr_state_reg[4]_0[10]
    SLICE_X4Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_8/I1
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.118     6.026 r  U3/U2/ALU_Output_Reg[11]_i_8/O
                         net (fo=3, routed)           0.816     6.843    U3/U2/ALU_Output_Reg[11]_i_8_n_0
    SLICE_X3Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_9/I0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.326     7.169 r  U3/U2/ALU_Output_Reg[11]_i_9/O
                         net (fo=1, routed)           0.571     7.740    U3/U2/ALU_Output_Reg[11]_i_9_n_0
    SLICE_X3Y41                                                       r  U3/U2/ALU_Output_Reg[11]_i_5/I0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.124     7.864 r  U3/U2/ALU_Output_Reg[11]_i_5/O
                         net (fo=12, routed)          0.882     8.746    U3/U2/ALU_Output_Reg[11]_i_5_n_0
    SLICE_X4Y43                                                       r  U3/U2/i__carry__2_i_10/I2
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.153     8.899 r  U3/U2/i__carry__2_i_10/O
                         net (fo=3, routed)           0.420     9.319    U3/U2/i__carry__2_i_10_n_0
    SLICE_X5Y44                                                       r  U3/U2/i__carry__2_i_6/I0
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.327     9.646 r  U3/U2/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     9.646    U3/U1/U2/ALU_Output_Reg[12]_i_4[1]
    SLICE_X5Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__2/S[1]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.226 r  U3/U1/U2/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.462    10.688    U3/U2/data0[14]
    SLICE_X3Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_4/I5
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.302    10.990 r  U3/U2/ALU_Output_Reg[14]_i_4/O
                         net (fo=1, routed)           0.520    11.510    U3/U2/ALU_Output_Reg[14]_i_4_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_3/I0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  U3/U2/ALU_Output_Reg[14]_i_3/O
                         net (fo=1, routed)           0.000    11.634    U3/U2/ALU_Output_Reg[14]_i_3_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg_reg[14]_i_1/I1
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.214    11.848 r  U3/U2/ALU_Output_Reg_reg[14]_i_1/O
                         net (fo=4, routed)           0.680    12.528    U3/U2/Instruction_fetch_reg[13][14]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_6/I1
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.297    12.825 r  U3/U2/PC_Value_buff[15]_i_6/O
                         net (fo=1, routed)           0.462    13.287    U3/U2/PC_Value_buff[15]_i_6_n_0
    SLICE_X3Y43                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124    13.411 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=21, routed)          0.508    13.919    U3/U1/E[0]
    SLICE_X4Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.517    14.266    U3/U1/CLK
    SLICE_X4Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[7]/C
                         clock pessimism              0.323    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.205    14.349    U3/U1/PC_Value_buff_reg[7]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 3.207ns (34.783%)  route 6.013ns (65.217%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.567     4.559    Clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  Instruction_fetch_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.077 r  Instruction_fetch_reg[13]/Q
                         net (fo=27, routed)          0.831     5.908    U3/U2/FSM_onehot_pr_state_reg[4]_0[10]
    SLICE_X4Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_8/I1
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.118     6.026 r  U3/U2/ALU_Output_Reg[11]_i_8/O
                         net (fo=3, routed)           0.816     6.843    U3/U2/ALU_Output_Reg[11]_i_8_n_0
    SLICE_X3Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_9/I0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.326     7.169 r  U3/U2/ALU_Output_Reg[11]_i_9/O
                         net (fo=1, routed)           0.571     7.740    U3/U2/ALU_Output_Reg[11]_i_9_n_0
    SLICE_X3Y41                                                       r  U3/U2/ALU_Output_Reg[11]_i_5/I0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.124     7.864 r  U3/U2/ALU_Output_Reg[11]_i_5/O
                         net (fo=12, routed)          0.882     8.746    U3/U2/ALU_Output_Reg[11]_i_5_n_0
    SLICE_X4Y43                                                       r  U3/U2/i__carry__2_i_10/I2
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.153     8.899 r  U3/U2/i__carry__2_i_10/O
                         net (fo=3, routed)           0.420     9.319    U3/U2/i__carry__2_i_10_n_0
    SLICE_X5Y44                                                       r  U3/U2/i__carry__2_i_6/I0
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.327     9.646 r  U3/U2/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     9.646    U3/U1/U2/ALU_Output_Reg[12]_i_4[1]
    SLICE_X5Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__2/S[1]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.226 r  U3/U1/U2/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.462    10.688    U3/U2/data0[14]
    SLICE_X3Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_4/I5
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.302    10.990 r  U3/U2/ALU_Output_Reg[14]_i_4/O
                         net (fo=1, routed)           0.520    11.510    U3/U2/ALU_Output_Reg[14]_i_4_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_3/I0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  U3/U2/ALU_Output_Reg[14]_i_3/O
                         net (fo=1, routed)           0.000    11.634    U3/U2/ALU_Output_Reg[14]_i_3_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg_reg[14]_i_1/I1
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.214    11.848 r  U3/U2/ALU_Output_Reg_reg[14]_i_1/O
                         net (fo=4, routed)           0.680    12.528    U3/U2/Instruction_fetch_reg[13][14]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_6/I1
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.297    12.825 r  U3/U2/PC_Value_buff[15]_i_6/O
                         net (fo=1, routed)           0.462    13.287    U3/U2/PC_Value_buff[15]_i_6_n_0
    SLICE_X3Y43                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124    13.411 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=21, routed)          0.368    13.779    U3/U1/E[0]
    SLICE_X3Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.519    14.268    U3/U1/CLK
    SLICE_X3Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[10]/C
                         clock pessimism              0.323    14.591    
                         clock uncertainty           -0.035    14.556    
    SLICE_X3Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.351    U3/U1/PC_Value_buff_reg[10]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 3.207ns (34.783%)  route 6.013ns (65.217%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.567     4.559    Clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  Instruction_fetch_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.077 r  Instruction_fetch_reg[13]/Q
                         net (fo=27, routed)          0.831     5.908    U3/U2/FSM_onehot_pr_state_reg[4]_0[10]
    SLICE_X4Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_8/I1
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.118     6.026 r  U3/U2/ALU_Output_Reg[11]_i_8/O
                         net (fo=3, routed)           0.816     6.843    U3/U2/ALU_Output_Reg[11]_i_8_n_0
    SLICE_X3Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_9/I0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.326     7.169 r  U3/U2/ALU_Output_Reg[11]_i_9/O
                         net (fo=1, routed)           0.571     7.740    U3/U2/ALU_Output_Reg[11]_i_9_n_0
    SLICE_X3Y41                                                       r  U3/U2/ALU_Output_Reg[11]_i_5/I0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.124     7.864 r  U3/U2/ALU_Output_Reg[11]_i_5/O
                         net (fo=12, routed)          0.882     8.746    U3/U2/ALU_Output_Reg[11]_i_5_n_0
    SLICE_X4Y43                                                       r  U3/U2/i__carry__2_i_10/I2
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.153     8.899 r  U3/U2/i__carry__2_i_10/O
                         net (fo=3, routed)           0.420     9.319    U3/U2/i__carry__2_i_10_n_0
    SLICE_X5Y44                                                       r  U3/U2/i__carry__2_i_6/I0
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.327     9.646 r  U3/U2/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     9.646    U3/U1/U2/ALU_Output_Reg[12]_i_4[1]
    SLICE_X5Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__2/S[1]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.226 r  U3/U1/U2/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.462    10.688    U3/U2/data0[14]
    SLICE_X3Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_4/I5
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.302    10.990 r  U3/U2/ALU_Output_Reg[14]_i_4/O
                         net (fo=1, routed)           0.520    11.510    U3/U2/ALU_Output_Reg[14]_i_4_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_3/I0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  U3/U2/ALU_Output_Reg[14]_i_3/O
                         net (fo=1, routed)           0.000    11.634    U3/U2/ALU_Output_Reg[14]_i_3_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg_reg[14]_i_1/I1
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.214    11.848 r  U3/U2/ALU_Output_Reg_reg[14]_i_1/O
                         net (fo=4, routed)           0.680    12.528    U3/U2/Instruction_fetch_reg[13][14]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_6/I1
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.297    12.825 r  U3/U2/PC_Value_buff[15]_i_6/O
                         net (fo=1, routed)           0.462    13.287    U3/U2/PC_Value_buff[15]_i_6_n_0
    SLICE_X3Y43                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124    13.411 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=21, routed)          0.368    13.779    U3/U1/E[0]
    SLICE_X3Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.519    14.268    U3/U1/CLK
    SLICE_X3Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[2]/C
                         clock pessimism              0.323    14.591    
                         clock uncertainty           -0.035    14.556    
    SLICE_X3Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.351    U3/U1/PC_Value_buff_reg[2]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 Instruction_fetch_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/PC_Value_buff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 3.207ns (34.783%)  route 6.013ns (65.217%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.567     4.559    Clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  Instruction_fetch_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.077 r  Instruction_fetch_reg[13]/Q
                         net (fo=27, routed)          0.831     5.908    U3/U2/FSM_onehot_pr_state_reg[4]_0[10]
    SLICE_X4Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_8/I1
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.118     6.026 r  U3/U2/ALU_Output_Reg[11]_i_8/O
                         net (fo=3, routed)           0.816     6.843    U3/U2/ALU_Output_Reg[11]_i_8_n_0
    SLICE_X3Y40                                                       r  U3/U2/ALU_Output_Reg[11]_i_9/I0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.326     7.169 r  U3/U2/ALU_Output_Reg[11]_i_9/O
                         net (fo=1, routed)           0.571     7.740    U3/U2/ALU_Output_Reg[11]_i_9_n_0
    SLICE_X3Y41                                                       r  U3/U2/ALU_Output_Reg[11]_i_5/I0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.124     7.864 r  U3/U2/ALU_Output_Reg[11]_i_5/O
                         net (fo=12, routed)          0.882     8.746    U3/U2/ALU_Output_Reg[11]_i_5_n_0
    SLICE_X4Y43                                                       r  U3/U2/i__carry__2_i_10/I2
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.153     8.899 r  U3/U2/i__carry__2_i_10/O
                         net (fo=3, routed)           0.420     9.319    U3/U2/i__carry__2_i_10_n_0
    SLICE_X5Y44                                                       r  U3/U2/i__carry__2_i_6/I0
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.327     9.646 r  U3/U2/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     9.646    U3/U1/U2/ALU_Output_Reg[12]_i_4[1]
    SLICE_X5Y44                                                       r  U3/U1/U2/_inferred__0/i__carry__2/S[1]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.226 r  U3/U1/U2/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.462    10.688    U3/U2/data0[14]
    SLICE_X3Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_4/I5
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.302    10.990 r  U3/U2/ALU_Output_Reg[14]_i_4/O
                         net (fo=1, routed)           0.520    11.510    U3/U2/ALU_Output_Reg[14]_i_4_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg[14]_i_3/I0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  U3/U2/ALU_Output_Reg[14]_i_3/O
                         net (fo=1, routed)           0.000    11.634    U3/U2/ALU_Output_Reg[14]_i_3_n_0
    SLICE_X2Y45                                                       r  U3/U2/ALU_Output_Reg_reg[14]_i_1/I1
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.214    11.848 r  U3/U2/ALU_Output_Reg_reg[14]_i_1/O
                         net (fo=4, routed)           0.680    12.528    U3/U2/Instruction_fetch_reg[13][14]
    SLICE_X3Y44                                                       r  U3/U2/PC_Value_buff[15]_i_6/I1
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.297    12.825 r  U3/U2/PC_Value_buff[15]_i_6/O
                         net (fo=1, routed)           0.462    13.287    U3/U2/PC_Value_buff[15]_i_6_n_0
    SLICE_X3Y43                                                       r  U3/U2/PC_Value_buff[15]_i_1/I3
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124    13.411 r  U3/U2/PC_Value_buff[15]_i_1/O
                         net (fo=21, routed)          0.368    13.779    U3/U1/E[0]
    SLICE_X3Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    U4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.519    14.268    U3/U1/CLK
    SLICE_X3Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[3]/C
                         clock pessimism              0.323    14.591    
                         clock uncertainty           -0.035    14.556    
    SLICE_X3Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.351    U3/U1/PC_Value_buff_reg[3]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                  0.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X3Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  U3/U1/ALU_Output_Reg_reg[0]/Q
                         net (fo=66, routed)          0.254     1.804    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/A0
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.925    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/CLK
                         clock pessimism             -0.503     1.422    
    SLICE_X2Y41          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.732    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X3Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  U3/U1/ALU_Output_Reg_reg[0]/Q
                         net (fo=66, routed)          0.254     1.804    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/A0
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.925    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.503     1.422    
    SLICE_X2Y41          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.732    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X3Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  U3/U1/ALU_Output_Reg_reg[0]/Q
                         net (fo=66, routed)          0.254     1.804    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/A0
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.925    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.503     1.422    
    SLICE_X2Y41          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.732    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X3Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  U3/U1/ALU_Output_Reg_reg[0]/Q
                         net (fo=66, routed)          0.254     1.804    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/A0
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.925    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/CLK
                         clock pessimism             -0.503     1.422    
    SLICE_X2Y41          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.732    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.390%)  route 0.208ns (59.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X0Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  U3/U1/ALU_Output_Reg_reg[2]/Q
                         net (fo=66, routed)          0.208     1.758    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/A2
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.925    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.425    
    SLICE_X2Y41          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.679    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.390%)  route 0.208ns (59.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X0Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  U3/U1/ALU_Output_Reg_reg[2]/Q
                         net (fo=66, routed)          0.208     1.758    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/A2
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.925    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.425    
    SLICE_X2Y41          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.679    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.390%)  route 0.208ns (59.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X0Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  U3/U1/ALU_Output_Reg_reg[2]/Q
                         net (fo=66, routed)          0.208     1.758    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/A2
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.925    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.425    
    SLICE_X2Y41          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.679    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.390%)  route 0.208ns (59.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X0Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  U3/U1/ALU_Output_Reg_reg[2]/Q
                         net (fo=66, routed)          0.208     1.758    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/A2
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.925    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
    SLICE_X2Y41          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.425    
    SLICE_X2Y41          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.679    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.191%)  route 0.158ns (52.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X3Y40          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  U3/U1/ALU_Output_Reg_reg[5]/Q
                         net (fo=66, routed)          0.158     1.708    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/A5
    SLICE_X2Y39          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     1.924    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/WCLK
    SLICE_X2Y39          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.424    
    SLICE_X2Y39          RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.594    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U3/U1/ALU_Output_Reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.191%)  route 0.158ns (52.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X3Y40          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.550 r  U3/U1/ALU_Output_Reg_reg[5]/Q
                         net (fo=66, routed)          0.158     1.708    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/A5
    SLICE_X2Y39          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     1.924    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/WCLK
    SLICE_X2Y39          RAMS64E                                      r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.424    
    SLICE_X2Y39          RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.594    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y38    Instruction_fetch_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y34    Instruction_fetch_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y39    Instruction_fetch_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y35    Instruction_fetch_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y41   Instruction_fetch_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y35    Instruction_fetch_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y39   Instruction_fetch_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y39    U3/U1/ALU_Output_Reg_reg[5]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y41    U3/U1/ALU_Output_Reg_reg[6]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y34    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y34    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y34    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y34    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y40    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y40    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y43    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y43    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y43    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y43    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y41   U2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y41   U2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y41   U2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y41   U2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    U2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    U2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_B/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 6.247ns (67.288%)  route 3.037ns (32.712%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.637     4.629    U3/U1/CLK
    SLICE_X3Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     5.085 r  U3/U1/ALU_Output_Reg_reg[0]/Q
                         net (fo=66, routed)          0.749     5.834    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/A0
    SLICE_X2Y41                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/ADR0
    SLICE_X2Y41          RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.670     8.505 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.505    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/OA
    SLICE_X2Y41                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/F7.A/I1
    SLICE_X2Y41          MUXF7 (Prop_muxf7_I1_O)      0.214     8.719 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/F7.A/O
                         net (fo=1, routed)           0.000     8.719    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/O1
    SLICE_X2Y41                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/F8/I1
    SLICE_X2Y41          MUXF8 (Prop_muxf8_I1_O)      0.088     8.807 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/F8/O
                         net (fo=2, routed)           2.288    11.095    data_memory_read_OBUF[10]
    L17                                                               r  data_memory_read_OBUF[10]_inst/I
    L17                  OBUF (Prop_obuf_I_O)         2.819    13.914 r  data_memory_read_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.914    data_memory_read[10]
    L17                                                               r  data_memory_read[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.218ns  (logic 3.713ns (40.282%)  route 5.504ns (59.718%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.637     4.629    U3/U1/CLK
    SLICE_X1Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     5.085 r  U3/U1/ALU_Output_Reg_reg[3]/Q
                         net (fo=66, routed)          3.157     8.242    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/A3
    SLICE_X6Y34                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/ADR3
    SLICE_X6Y34          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     8.366 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.366    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/OD
    SLICE_X6Y34                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F7.B/I0
    SLICE_X6Y34          MUXF7 (Prop_muxf7_I0_O)      0.241     8.607 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F7.B/O
                         net (fo=1, routed)           0.000     8.607    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/O0
    SLICE_X6Y34                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F8/I0
    SLICE_X6Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     8.705 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F8/O
                         net (fo=2, routed)           2.348    11.053    data_memory_read_OBUF[1]
    W19                                                               r  data_memory_read_OBUF[1]_inst/I
    W19                  OBUF (Prop_obuf_I_O)         2.794    13.847 r  data_memory_read_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.847    data_memory_read[1]
    W19                                                               r  data_memory_read[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.072ns  (logic 5.897ns (65.003%)  route 3.175ns (34.997%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.637     4.629    U3/U1/CLK
    SLICE_X3Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     5.085 r  U3/U1/ALU_Output_Reg_reg[0]/Q
                         net (fo=66, routed)          0.926     6.012    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/A0
    SLICE_X6Y41                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/ADR0
    SLICE_X6Y41          RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.332     8.344 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.344    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/OA
    SLICE_X6Y41                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F7.A/I1
    SLICE_X6Y41          MUXF7 (Prop_muxf7_I1_O)      0.214     8.558 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F7.A/O
                         net (fo=1, routed)           0.000     8.558    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/O1
    SLICE_X6Y41                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F8/I1
    SLICE_X6Y41          MUXF8 (Prop_muxf8_I1_O)      0.088     8.646 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F8/O
                         net (fo=2, routed)           2.249    10.895    data_memory_read_OBUF[11]
    M19                                                               r  data_memory_read_OBUF[11]_inst/I
    M19                  OBUF (Prop_obuf_I_O)         2.807    13.702 r  data_memory_read_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.702    data_memory_read[11]
    M19                                                               r  data_memory_read[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.071ns  (logic 3.706ns (40.852%)  route 5.365ns (59.148%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.637     4.629    U3/U1/CLK
    SLICE_X1Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     5.085 r  U3/U1/ALU_Output_Reg_reg[4]/Q
                         net (fo=66, routed)          2.933     8.018    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/A4
    SLICE_X6Y43                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_C/ADR4
    SLICE_X6Y43          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120     8.138 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_C/O
                         net (fo=1, routed)           0.000     8.138    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/OC
    SLICE_X6Y43                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/F7.B/I1
    SLICE_X6Y43          MUXF7 (Prop_muxf7_I1_O)      0.247     8.385 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/F7.B/O
                         net (fo=1, routed)           0.000     8.385    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/O0
    SLICE_X6Y43                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/F8/I0
    SLICE_X6Y43          MUXF8 (Prop_muxf8_I0_O)      0.098     8.483 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/F8/O
                         net (fo=2, routed)           2.433    10.915    data_memory_read_OBUF[14]
    P19                                                               r  data_memory_read_OBUF[14]_inst/I
    P19                  OBUF (Prop_obuf_I_O)         2.785    13.700 r  data_memory_read_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.700    data_memory_read[14]
    P19                                                               r  data_memory_read[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.005ns  (logic 3.715ns (41.251%)  route 5.291ns (58.749%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.637     4.629    U3/U1/CLK
    SLICE_X0Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     5.085 r  U3/U1/ALU_Output_Reg_reg[1]/Q
                         net (fo=66, routed)          2.942     8.028    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/A1
    SLICE_X2Y40                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D/ADR1
    SLICE_X2Y40          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.152 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.152    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/OD
    SLICE_X2Y40                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/F7.B/I0
    SLICE_X2Y40          MUXF7 (Prop_muxf7_I0_O)      0.241     8.393 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/F7.B/O
                         net (fo=1, routed)           0.000     8.393    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/O0
    SLICE_X2Y40                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/F8/I0
    SLICE_X2Y40          MUXF8 (Prop_muxf8_I0_O)      0.098     8.491 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/F8/O
                         net (fo=2, routed)           2.348    10.839    data_memory_read_OBUF[12]
    M18                                                               r  data_memory_read_OBUF[12]_inst/I
    M18                  OBUF (Prop_obuf_I_O)         2.796    13.635 r  data_memory_read_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.635    data_memory_read[12]
    M18                                                               r  data_memory_read[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/PC_Value_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_Value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.957ns  (logic 3.060ns (34.168%)  route 5.896ns (65.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.638     4.630    U3/U1/CLK
    SLICE_X3Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     5.086 r  U3/U1/PC_Value_buff_reg[6]/Q
                         net (fo=101, routed)         5.896    10.983    PC_Value_OBUF[6]
    M2                                                                r  PC_Value_OBUF[6]_inst/I
    M2                   OBUF (Prop_obuf_I_O)         2.604    13.587 r  PC_Value_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.587    PC_Value[6]
    M2                                                                r  PC_Value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.912ns  (logic 3.716ns (41.699%)  route 5.196ns (58.301%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.637     4.629    U3/U1/CLK
    SLICE_X1Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     5.085 r  U3/U1/ALU_Output_Reg_reg[3]/Q
                         net (fo=66, routed)          2.847     7.932    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A3
    SLICE_X2Y34                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/ADR3
    SLICE_X2Y34          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     8.056 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.056    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OD
    SLICE_X2Y34                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.B/I0
    SLICE_X2Y34          MUXF7 (Prop_muxf7_I0_O)      0.241     8.297 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000     8.297    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O0
    SLICE_X2Y34                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/I0
    SLICE_X2Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     8.395 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=2, routed)           2.348    10.744    data_memory_read_OBUF[3]
    V19                                                               r  data_memory_read_OBUF[3]_inst/I
    V19                  OBUF (Prop_obuf_I_O)         2.797    13.541 r  data_memory_read_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.541    data_memory_read[3]
    V19                                                               r  data_memory_read[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.742ns  (logic 3.716ns (42.502%)  route 5.027ns (57.498%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.637     4.629    U3/U1/CLK
    SLICE_X1Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     5.085 r  U3/U1/ALU_Output_Reg_reg[3]/Q
                         net (fo=66, routed)          2.707     7.792    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/A3
    SLICE_X2Y33                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/ADR3
    SLICE_X2Y33          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     7.916 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.916    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OD
    SLICE_X2Y33                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.B/I0
    SLICE_X2Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     8.157 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000     8.157    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O0
    SLICE_X2Y33                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/I0
    SLICE_X2Y33          MUXF8 (Prop_muxf8_I0_O)      0.098     8.255 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=2, routed)           2.320    10.575    data_memory_read_OBUF[2]
    W18                                                               r  data_memory_read_OBUF[2]_inst/I
    W18                  OBUF (Prop_obuf_I_O)         2.797    13.371 r  data_memory_read_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.371    data_memory_read[2]
    W18                                                               r  data_memory_read[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.686ns  (logic 4.111ns (47.332%)  route 4.575ns (52.668%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.637     4.629    U3/U1/CLK
    SLICE_X1Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     5.085 r  U3/U1/ALU_Output_Reg_reg[3]/Q
                         net (fo=66, routed)          2.229     7.315    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A3
    SLICE_X6Y33                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/ADR3
    SLICE_X6Y33          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.559     7.874 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.874    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OA
    SLICE_X6Y33                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.A/I1
    SLICE_X6Y33          MUXF7 (Prop_muxf7_I1_O)      0.214     8.088 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.088    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O1
    SLICE_X6Y33                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/I1
    SLICE_X6Y33          MUXF8 (Prop_muxf8_I1_O)      0.088     8.176 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           2.345    10.521    data_memory_read_OBUF[0]
    T17                                                               r  data_memory_read_OBUF[0]_inst/I
    T17                  OBUF (Prop_obuf_I_O)         2.794    13.315 r  data_memory_read_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.315    data_memory_read[0]
    T17                                                               r  data_memory_read[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/ALU_Output_Reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_read[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.636ns  (logic 3.711ns (42.975%)  route 4.925ns (57.025%))
  Logic Levels:           4  (MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.637     4.629    U3/U1/CLK
    SLICE_X1Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     5.085 r  U3/U1/ALU_Output_Reg_reg[4]/Q
                         net (fo=66, routed)          2.692     7.778    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A4
    SLICE_X2Y43                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C/ADR4
    SLICE_X2Y43          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120     7.898 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000     7.898    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/OC
    SLICE_X2Y43                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F7.B/I1
    SLICE_X2Y43          MUXF7 (Prop_muxf7_I1_O)      0.247     8.145 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000     8.145    U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/O0
    SLICE_X2Y43                                                       r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F8/I0
    SLICE_X2Y43          MUXF8 (Prop_muxf8_I0_O)      0.098     8.243 r  U1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           2.232    10.475    data_memory_read_OBUF[15]
    N19                                                               r  data_memory_read_OBUF[15]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         2.790    13.266 r  data_memory_read_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.266    data_memory_read[15]
    N19                                                               r  data_memory_read[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.646ns  (logic 1.296ns (78.731%)  route 0.350ns (21.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.595     1.410    U3/U1/CLK
    SLICE_X2Y44          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164     1.574 r  U3/U1/RegB_Out_Reg_reg[13]/Q
                         net (fo=6, routed)           0.350     1.924    data_memory_write_OBUF[13]
    F18                                                               r  data_memory_write_OBUF[13]_inst/I
    F18                  OBUF (Prop_obuf_I_O)         1.132     3.056 r  data_memory_write_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.056    data_memory_write[13]
    F18                                                               r  data_memory_write[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.298ns (78.539%)  route 0.355ns (21.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X2Y42          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.573 r  U3/U1/RegB_Out_Reg_reg[9]/Q
                         net (fo=6, routed)           0.355     1.928    data_memory_write_OBUF[9]
    G19                                                               r  data_memory_write_OBUF[9]_inst/I
    G19                  OBUF (Prop_obuf_I_O)         1.134     3.061 r  data_memory_write_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.061    data_memory_write[9]
    G19                                                               r  data_memory_write[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.303ns (77.593%)  route 0.376ns (22.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X2Y42          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.573 r  U3/U1/RegB_Out_Reg_reg[7]/Q
                         net (fo=6, routed)           0.376     1.949    data_memory_write_OBUF[7]
    G17                                                               r  data_memory_write_OBUF[7]_inst/I
    G17                  OBUF (Prop_obuf_I_O)         1.139     3.088 r  data_memory_write_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.088    data_memory_write[7]
    G17                                                               r  data_memory_write[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.321ns (78.194%)  route 0.368ns (21.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X2Y42          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.148     1.557 r  U3/U1/RegB_Out_Reg_reg[6]/Q
                         net (fo=6, routed)           0.368     1.926    data_memory_write_OBUF[6]
    K19                                                               r  data_memory_write_OBUF[6]_inst/I
    K19                  OBUF (Prop_obuf_I_O)         1.173     3.098 r  data_memory_write_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.098    data_memory_write[6]
    K19                                                               r  data_memory_write[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.346ns (79.560%)  route 0.346ns (20.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.595     1.410    U3/U1/CLK
    SLICE_X2Y44          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.148     1.558 r  U3/U1/RegB_Out_Reg_reg[12]/Q
                         net (fo=6, routed)           0.346     1.904    data_memory_write_OBUF[12]
    E18                                                               r  data_memory_write_OBUF[12]_inst/I
    E18                  OBUF (Prop_obuf_I_O)         1.198     3.102 r  data_memory_write_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.102    data_memory_write[12]
    E18                                                               r  data_memory_write[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.304ns (76.410%)  route 0.402ns (23.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X2Y42          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.573 r  U3/U1/RegB_Out_Reg_reg[11]/Q
                         net (fo=7, routed)           0.402     1.976    data_memory_write_OBUF[11]
    E19                                                               r  data_memory_write_OBUF[11]_inst/I
    E19                  OBUF (Prop_obuf_I_O)         1.140     3.115 r  data_memory_write_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.115    data_memory_write[11]
    E19                                                               r  data_memory_write[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.330ns (77.615%)  route 0.384ns (22.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.409    U3/U1/CLK
    SLICE_X2Y42          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.148     1.557 r  U3/U1/RegB_Out_Reg_reg[10]/Q
                         net (fo=8, routed)           0.384     1.941    data_memory_write_OBUF[10]
    H19                                                               r  data_memory_write_OBUF[10]_inst/I
    H19                  OBUF (Prop_obuf_I_O)         1.182     3.123 r  data_memory_write_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.123    data_memory_write[10]
    H19                                                               r  data_memory_write[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.299ns (75.104%)  route 0.430ns (24.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.406    U3/U1/CLK
    SLICE_X6Y39          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  U3/U1/RegB_Out_Reg_reg[3]/Q
                         net (fo=9, routed)           0.430     2.001    data_memory_write_OBUF[3]
    J18                                                               r  data_memory_write_OBUF[3]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         1.135     3.135 r  data_memory_write_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.135    data_memory_write[3]
    J18                                                               r  data_memory_write[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.302ns (75.450%)  route 0.424ns (24.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.595     1.410    U3/U1/CLK
    SLICE_X2Y44          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164     1.574 r  U3/U1/RegB_Out_Reg_reg[15]/Q
                         net (fo=6, routed)           0.424     1.998    data_memory_write_OBUF[15]
    D19                                                               r  data_memory_write_OBUF[15]_inst/I
    D19                  OBUF (Prop_obuf_I_O)         1.138     3.136 r  data_memory_write_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.136    data_memory_write[15]
    D19                                                               r  data_memory_write[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U1/RegB_Out_Reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_write[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.298ns (74.120%)  route 0.453ns (25.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.406    U3/U1/CLK
    SLICE_X6Y39          FDRE                                         r  U3/U1/RegB_Out_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  U3/U1/RegB_Out_Reg_reg[5]/Q
                         net (fo=6, routed)           0.453     2.023    data_memory_write_OBUF[5]
    J19                                                               r  data_memory_write_OBUF[5]_inst/I
    J19                  OBUF (Prop_obuf_I_O)         1.134     3.157 r  data_memory_write_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.157    data_memory_write[5]
    J19                                                               r  data_memory_write[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Instruction_fetch_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.807ns  (logic 0.961ns (25.235%)  route 2.846ns (74.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          2.846     3.807    Reset_IBUF
    SLICE_X3Y39          FDRE                                         r  Instruction_fetch_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.517     4.266    Clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  Instruction_fetch_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Instruction_fetch_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.775ns  (logic 0.961ns (25.451%)  route 2.814ns (74.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          2.814     3.775    Reset_IBUF
    SLICE_X10Y39         FDRE                                         r  Instruction_fetch_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.449     4.198    Clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  Instruction_fetch_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Instruction_fetch_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.732ns  (logic 0.961ns (25.744%)  route 2.771ns (74.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          2.771     3.732    Reset_IBUF
    SLICE_X7Y39          FDRE                                         r  Instruction_fetch_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.515     4.264    Clk_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  Instruction_fetch_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Instruction_fetch_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.732ns  (logic 0.961ns (25.744%)  route 2.771ns (74.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          2.771     3.732    Reset_IBUF
    SLICE_X7Y39          FDRE                                         r  Instruction_fetch_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.515     4.264    Clk_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  Instruction_fetch_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/ALU_Output_Reg_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.666ns  (logic 0.961ns (26.208%)  route 2.705ns (73.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          2.705     3.666    U3/U1/SR[0]
    SLICE_X4Y40          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.515     4.264    U3/U1/CLK
    SLICE_X4Y40          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/ALU_Output_Reg_reg[6]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.666ns  (logic 0.961ns (26.208%)  route 2.705ns (73.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          2.705     3.666    U3/U1/SR[0]
    SLICE_X4Y40          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.515     4.264    U3/U1/CLK
    SLICE_X4Y40          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/ALU_Output_Reg_reg[12]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.663ns  (logic 0.961ns (26.225%)  route 2.703ns (73.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          2.703     3.663    U3/U1/SR[0]
    SLICE_X7Y42          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[12]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.516     4.265    U3/U1/CLK
    SLICE_X7Y42          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[12]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/ALU_Output_Reg_reg[11]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.518ns  (logic 0.961ns (27.306%)  route 2.557ns (72.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          2.557     3.518    U3/U1/SR[0]
    SLICE_X4Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[11]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.516     4.265    U3/U1/CLK
    SLICE_X4Y41          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.478ns  (logic 0.961ns (27.625%)  route 2.517ns (72.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          2.517     3.478    U3/U1/SR[0]
    SLICE_X3Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.519     4.268    U3/U1/CLK
    SLICE_X3Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.478ns  (logic 0.961ns (27.625%)  route 2.517ns (72.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          2.517     3.478    U3/U1/SR[0]
    SLICE_X3Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.658    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.749 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.519     4.268    U3/U1/CLK
    SLICE_X3Y44          FDRE                                         r  U3/U1/PC_Value_buff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.190ns (27.750%)  route 0.494ns (72.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          0.494     0.683    U3/U1/SR[0]
    SLICE_X1Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.866     1.926    U3/U1/CLK
    SLICE_X1Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.190ns (27.750%)  route 0.494ns (72.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          0.494     0.683    U3/U1/SR[0]
    SLICE_X1Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.866     1.926    U3/U1/CLK
    SLICE_X1Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[10]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.575%)  route 0.498ns (72.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          0.498     0.687    U3/U1/SR[0]
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[10]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.866     1.926    U3/U1/CLK
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[10]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.575%)  route 0.498ns (72.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          0.498     0.687    U3/U1/SR[0]
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.866     1.926    U3/U1/CLK
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.575%)  route 0.498ns (72.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          0.498     0.687    U3/U1/SR[0]
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.866     1.926    U3/U1/CLK
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[15]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.575%)  route 0.498ns (72.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          0.498     0.687    U3/U1/SR[0]
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.866     1.926    U3/U1/CLK
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.575%)  route 0.498ns (72.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          0.498     0.687    U3/U1/SR[0]
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.866     1.926    U3/U1/CLK
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.575%)  route 0.498ns (72.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          0.498     0.687    U3/U1/SR[0]
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.866     1.926    U3/U1/CLK
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/PC_Value_buff_reg[8]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.575%)  route 0.498ns (72.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          0.498     0.687    U3/U1/SR[0]
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[8]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.866     1.926    U3/U1/CLK
    SLICE_X0Y43          FDRE                                         r  U3/U1/PC_Value_buff_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            U3/U1/ALU_Output_Reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.190ns (26.613%)  route 0.523ns (73.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D17                                                               r  Reset_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  Reset_IBUF_inst/O
                         net (fo=89, routed)          0.523     0.712    U3/U1/SR[0]
    SLICE_X0Y42          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    U4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U4                                                                r  Clk_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  Clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.865     1.925    U3/U1/CLK
    SLICE_X0Y42          FDRE                                         r  U3/U1/ALU_Output_Reg_reg[10]/C





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port  | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-------+---------+-------+---------------+---------+---------------+---------+----------+
Clk       | Reset | FDRE    | -     |     0.521 (r) | FAST    |     2.780 (r) | SLOW    |          |
----------+-------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output                | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port                  | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------------------+--------+-------+----------------+---------+----------------+---------+----------+
Clk       | Data_Mem_Add[0]       | FDRE   | -     |     11.978 (r) | SLOW    |      4.264 (r) | FAST    |          |
Clk       | Data_Mem_Add[1]       | FDRE   | -     |     11.966 (r) | SLOW    |      4.265 (r) | FAST    |          |
Clk       | Data_Mem_Add[2]       | FDRE   | -     |     11.839 (r) | SLOW    |      4.201 (r) | FAST    |          |
Clk       | Data_Mem_Add[3]       | FDRE   | -     |     11.806 (r) | SLOW    |      4.203 (r) | FAST    |          |
Clk       | Data_Mem_Add[4]       | FDRE   | -     |     11.845 (r) | SLOW    |      4.249 (r) | FAST    |          |
Clk       | Data_Mem_Add[5]       | FDRE   | -     |     11.653 (r) | SLOW    |      4.133 (r) | FAST    |          |
Clk       | Data_Mem_Add[6]       | FDRE   | -     |     11.509 (r) | SLOW    |      4.078 (r) | FAST    |          |
Clk       | Data_Mem_Add[7]       | FDRE   | -     |     11.448 (r) | SLOW    |      4.053 (r) | FAST    |          |
Clk       | Data_Mem_Add[8]       | FDRE   | -     |     11.175 (r) | SLOW    |      3.817 (r) | FAST    |          |
Clk       | Data_Mem_Add[9]       | FDRE   | -     |     11.610 (r) | SLOW    |      4.105 (r) | FAST    |          |
Clk       | Data_Mem_Add[10]      | FDRE   | -     |     11.485 (r) | SLOW    |      4.069 (r) | FAST    |          |
Clk       | Data_Mem_Add[11]      | FDRE   | -     |     11.392 (r) | SLOW    |      4.003 (r) | FAST    |          |
Clk       | Data_Mem_Add[12]      | FDRE   | -     |     11.248 (r) | SLOW    |      3.947 (r) | FAST    |          |
Clk       | Data_Mem_Add[13]      | FDRE   | -     |     11.376 (r) | SLOW    |      3.999 (r) | FAST    |          |
Clk       | Data_Mem_Add[14]      | FDRE   | -     |     11.377 (r) | SLOW    |      4.000 (r) | FAST    |          |
Clk       | Data_Mem_Add[15]      | FDRE   | -     |     10.788 (r) | SLOW    |      3.710 (r) | FAST    |          |
Clk       | Instruction[0]        | FDRE   | -     |     10.209 (r) | SLOW    |      3.313 (r) | FAST    |          |
Clk       | Instruction[1]        | FDRE   | -     |     10.452 (r) | SLOW    |      3.443 (r) | FAST    |          |
Clk       | Instruction[2]        | FDRE   | -     |     10.460 (r) | SLOW    |      3.449 (r) | FAST    |          |
Clk       | Instruction[3]        | FDRE   | -     |     10.207 (r) | SLOW    |      3.309 (r) | FAST    |          |
Clk       | Instruction[4]        | FDRE   | -     |     10.616 (r) | SLOW    |      3.507 (r) | FAST    |          |
Clk       | Instruction[5]        | FDRE   | -     |     10.606 (r) | SLOW    |      3.497 (r) | FAST    |          |
Clk       | Instruction[6]        | FDRE   | -     |     10.596 (r) | SLOW    |      3.501 (r) | FAST    |          |
Clk       | Instruction[7]        | FDRE   | -     |     10.578 (r) | SLOW    |      3.500 (r) | FAST    |          |
Clk       | Instruction[8]        | FDRE   | -     |     10.249 (r) | SLOW    |      3.372 (r) | FAST    |          |
Clk       | Instruction[9]        | FDRE   | -     |     10.409 (r) | SLOW    |      3.425 (r) | FAST    |          |
Clk       | Instruction[10]       | FDRE   | -     |     10.242 (r) | SLOW    |      3.348 (r) | FAST    |          |
Clk       | Instruction[11]       | FDRE   | -     |     10.669 (r) | SLOW    |      3.593 (r) | FAST    |          |
Clk       | Instruction[12]       | FDRE   | -     |     10.627 (r) | SLOW    |      3.529 (r) | FAST    |          |
Clk       | Instruction[13]       | FDRE   | -     |     10.657 (r) | SLOW    |      3.597 (r) | FAST    |          |
Clk       | Instruction[14]       | FDRE   | -     |     10.955 (r) | SLOW    |      3.657 (r) | FAST    |          |
Clk       | Instruction[15]       | FDRE   | -     |     10.621 (r) | SLOW    |      3.508 (r) | FAST    |          |
Clk       | PC_Value[0]           | FDRE   | -     |     12.676 (r) | SLOW    |      4.517 (r) | FAST    |          |
Clk       | PC_Value[1]           | FDRE   | -     |     12.722 (r) | SLOW    |      4.645 (r) | FAST    |          |
Clk       | PC_Value[2]           | FDRE   | -     |     12.071 (r) | SLOW    |      4.262 (r) | FAST    |          |
Clk       | PC_Value[3]           | FDRE   | -     |     12.277 (r) | SLOW    |      4.418 (r) | FAST    |          |
Clk       | PC_Value[4]           | FDRE   | -     |     12.294 (r) | SLOW    |      4.454 (r) | FAST    |          |
Clk       | PC_Value[5]           | FDRE   | -     |     11.968 (r) | SLOW    |      4.251 (r) | FAST    |          |
Clk       | PC_Value[6]           | FDRE   | -     |     13.612 (r) | SLOW    |      5.077 (r) | FAST    |          |
Clk       | PC_Value[7]           | FDRE   | -     |     12.923 (r) | SLOW    |      4.717 (r) | FAST    |          |
Clk       | PC_Value[8]           | FDRE   | -     |     12.585 (r) | SLOW    |      4.537 (r) | FAST    |          |
Clk       | PC_Value[9]           | FDRE   | -     |     12.610 (r) | SLOW    |      4.574 (r) | FAST    |          |
Clk       | PC_Value[10]          | FDRE   | -     |     12.320 (r) | SLOW    |      4.424 (r) | FAST    |          |
Clk       | PC_Value[11]          | FDRE   | -     |     12.360 (r) | SLOW    |      4.428 (r) | FAST    |          |
Clk       | PC_Value[12]          | FDRE   | -     |     12.404 (r) | SLOW    |      4.411 (r) | FAST    |          |
Clk       | PC_Value[13]          | FDRE   | -     |     12.620 (r) | SLOW    |      4.561 (r) | FAST    |          |
Clk       | PC_Value[14]          | FDRE   | -     |     12.515 (r) | SLOW    |      4.483 (r) | FAST    |          |
Clk       | PC_Value[15]          | FDRE   | -     |     12.652 (r) | SLOW    |      4.551 (r) | FAST    |          |
Clk       | data_memory_read[0]   | FDRE   | -     |     13.340 (r) | SLOW    |      3.668 (r) | FAST    |          |
Clk       | data_memory_read[1]   | FDRE   | -     |     13.872 (r) | SLOW    |      3.672 (r) | FAST    |          |
Clk       | data_memory_read[2]   | FDRE   | -     |     13.396 (r) | SLOW    |      3.679 (r) | FAST    |          |
Clk       | data_memory_read[3]   | FDRE   | -     |     13.566 (r) | SLOW    |      3.709 (r) | FAST    |          |
Clk       | data_memory_read[4]   | FDRE   | -     |     12.967 (r) | SLOW    |      3.670 (r) | FAST    |          |
Clk       | data_memory_read[5]   | FDRE   | -     |     13.186 (r) | SLOW    |      3.838 (r) | FAST    |          |
Clk       | data_memory_read[6]   | FDRE   | -     |     13.279 (r) | SLOW    |      3.722 (r) | FAST    |          |
Clk       | data_memory_read[7]   | FDRE   | -     |     12.498 (r) | SLOW    |      3.612 (r) | FAST    |          |
Clk       | data_memory_read[8]   | FDRE   | -     |     12.923 (r) | SLOW    |      3.599 (r) | FAST    |          |
Clk       | data_memory_read[9]   | FDRE   | -     |     12.673 (r) | SLOW    |      3.579 (r) | FAST    |          |
Clk       | data_memory_read[10]  | FDRE   | -     |     13.939 (r) | SLOW    |      3.650 (r) | FAST    |          |
Clk       | data_memory_read[11]  | FDRE   | -     |     13.727 (r) | SLOW    |      3.626 (r) | FAST    |          |
Clk       | data_memory_read[12]  | FDRE   | -     |     13.660 (r) | SLOW    |      3.606 (r) | FAST    |          |
Clk       | data_memory_read[13]  | FDRE   | -     |     12.676 (r) | SLOW    |      3.562 (r) | FAST    |          |
Clk       | data_memory_read[14]  | FDRE   | -     |     13.725 (r) | SLOW    |      3.671 (r) | FAST    |          |
Clk       | data_memory_read[15]  | FDRE   | -     |     13.291 (r) | SLOW    |      3.610 (r) | FAST    |          |
Clk       | data_memory_write[0]  | FDRE   | -     |      9.964 (r) | SLOW    |      3.193 (r) | FAST    |          |
Clk       | data_memory_write[1]  | FDRE   | -     |      9.844 (r) | SLOW    |      3.165 (r) | FAST    |          |
Clk       | data_memory_write[2]  | FDRE   | -     |      9.968 (r) | SLOW    |      3.219 (r) | FAST    |          |
Clk       | data_memory_write[3]  | FDRE   | -     |      9.665 (r) | SLOW    |      3.110 (r) | FAST    |          |
Clk       | data_memory_write[4]  | FDRE   | -     |      9.940 (r) | SLOW    |      3.204 (r) | FAST    |          |
Clk       | data_memory_write[5]  | FDRE   | -     |      9.772 (r) | SLOW    |      3.132 (r) | FAST    |          |
Clk       | data_memory_write[6]  | FDRE   | -     |      9.634 (r) | SLOW    |      3.073 (r) | FAST    |          |
Clk       | data_memory_write[7]  | FDRE   | -     |      9.544 (r) | SLOW    |      3.063 (r) | FAST    |          |
Clk       | data_memory_write[8]  | FDRE   | -     |      9.891 (r) | SLOW    |      3.181 (r) | FAST    |          |
Clk       | data_memory_write[9]  | FDRE   | -     |      9.490 (r) | SLOW    |      3.036 (r) | FAST    |          |
Clk       | data_memory_write[10] | FDRE   | -     |      9.654 (r) | SLOW    |      3.098 (r) | FAST    |          |
Clk       | data_memory_write[11] | FDRE   | -     |      9.621 (r) | SLOW    |      3.090 (r) | FAST    |          |
Clk       | data_memory_write[12] | FDRE   | -     |      9.613 (r) | SLOW    |      3.077 (r) | FAST    |          |
Clk       | data_memory_write[13] | FDRE   | -     |      9.489 (r) | SLOW    |      3.031 (r) | FAST    |          |
Clk       | data_memory_write[14] | FDRE   | -     |      9.766 (r) | SLOW    |      3.142 (r) | FAST    |          |
Clk       | data_memory_write[15] | FDRE   | -     |      9.663 (r) | SLOW    |      3.111 (r) | FAST    |          |
Clk       | mem_write_en          | FDRE   | -     |     12.163 (r) | SLOW    |      4.017 (r) | FAST    |          |
----------+-----------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Clk    | Clk         |         9.575 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Max / Min delays for output bus
Clocked by: Clk
Bus Skew: 1.190 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
Data_Mem_Add[0]    |   11.978 (r) | SLOW    |   4.264 (r) | FAST    |    1.190 |
Data_Mem_Add[1]    |   11.966 (r) | SLOW    |   4.265 (r) | FAST    |    1.178 |
Data_Mem_Add[2]    |   11.839 (r) | SLOW    |   4.201 (r) | FAST    |    1.051 |
Data_Mem_Add[3]    |   11.806 (r) | SLOW    |   4.203 (r) | FAST    |    1.018 |
Data_Mem_Add[4]    |   11.845 (r) | SLOW    |   4.249 (r) | FAST    |    1.057 |
Data_Mem_Add[5]    |   11.653 (r) | SLOW    |   4.133 (r) | FAST    |    0.865 |
Data_Mem_Add[6]    |   11.509 (r) | SLOW    |   4.078 (r) | FAST    |    0.721 |
Data_Mem_Add[7]    |   11.448 (r) | SLOW    |   4.053 (r) | FAST    |    0.660 |
Data_Mem_Add[8]    |   11.175 (r) | SLOW    |   3.817 (r) | FAST    |    0.387 |
Data_Mem_Add[9]    |   11.610 (r) | SLOW    |   4.105 (r) | FAST    |    0.822 |
Data_Mem_Add[10]   |   11.485 (r) | SLOW    |   4.069 (r) | FAST    |    0.697 |
Data_Mem_Add[11]   |   11.392 (r) | SLOW    |   4.003 (r) | FAST    |    0.604 |
Data_Mem_Add[12]   |   11.248 (r) | SLOW    |   3.947 (r) | FAST    |    0.460 |
Data_Mem_Add[13]   |   11.376 (r) | SLOW    |   3.999 (r) | FAST    |    0.588 |
Data_Mem_Add[14]   |   11.377 (r) | SLOW    |   4.000 (r) | FAST    |    0.589 |
Data_Mem_Add[15]   |   10.788 (r) | SLOW    |   3.710 (r) | FAST    |    0.000 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.978 (r) | SLOW    |   3.710 (r) | FAST    |    1.190 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: Clk
Bus Skew: 0.749 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
Instruction[0]     |   10.209 (r) | SLOW    |   3.313 (r) | FAST    |    0.004 |
Instruction[1]     |   10.452 (r) | SLOW    |   3.443 (r) | FAST    |    0.245 |
Instruction[2]     |   10.460 (r) | SLOW    |   3.449 (r) | FAST    |    0.253 |
Instruction[3]     |   10.207 (r) | SLOW    |   3.309 (r) | FAST    |    0.000 |
Instruction[4]     |   10.616 (r) | SLOW    |   3.507 (r) | FAST    |    0.410 |
Instruction[5]     |   10.606 (r) | SLOW    |   3.497 (r) | FAST    |    0.399 |
Instruction[6]     |   10.596 (r) | SLOW    |   3.501 (r) | FAST    |    0.389 |
Instruction[7]     |   10.578 (r) | SLOW    |   3.500 (r) | FAST    |    0.372 |
Instruction[8]     |   10.249 (r) | SLOW    |   3.372 (r) | FAST    |    0.063 |
Instruction[9]     |   10.409 (r) | SLOW    |   3.425 (r) | FAST    |    0.203 |
Instruction[10]    |   10.242 (r) | SLOW    |   3.348 (r) | FAST    |    0.040 |
Instruction[11]    |   10.669 (r) | SLOW    |   3.593 (r) | FAST    |    0.462 |
Instruction[12]    |   10.627 (r) | SLOW    |   3.529 (r) | FAST    |    0.420 |
Instruction[13]    |   10.657 (r) | SLOW    |   3.597 (r) | FAST    |    0.451 |
Instruction[14]    |   10.955 (r) | SLOW    |   3.657 (r) | FAST    |    0.749 |
Instruction[15]    |   10.621 (r) | SLOW    |   3.508 (r) | FAST    |    0.414 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.955 (r) | SLOW    |   3.309 (r) | FAST    |    0.749 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: Clk
Bus Skew: 1.644 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
PC_Value[0]        |   12.676 (r) | SLOW    |   4.517 (r) | FAST    |    0.708 |
PC_Value[1]        |   12.722 (r) | SLOW    |   4.645 (r) | FAST    |    0.755 |
PC_Value[2]        |   12.071 (r) | SLOW    |   4.262 (r) | FAST    |    0.103 |
PC_Value[3]        |   12.277 (r) | SLOW    |   4.418 (r) | FAST    |    0.309 |
PC_Value[4]        |   12.294 (r) | SLOW    |   4.454 (r) | FAST    |    0.326 |
PC_Value[5]        |   11.968 (r) | SLOW    |   4.251 (r) | FAST    |    0.000 |
PC_Value[6]        |   13.612 (r) | SLOW    |   5.077 (r) | FAST    |    1.644 |
PC_Value[7]        |   12.923 (r) | SLOW    |   4.717 (r) | FAST    |    0.955 |
PC_Value[8]        |   12.585 (r) | SLOW    |   4.537 (r) | FAST    |    0.617 |
PC_Value[9]        |   12.610 (r) | SLOW    |   4.574 (r) | FAST    |    0.643 |
PC_Value[10]       |   12.320 (r) | SLOW    |   4.424 (r) | FAST    |    0.353 |
PC_Value[11]       |   12.360 (r) | SLOW    |   4.428 (r) | FAST    |    0.393 |
PC_Value[12]       |   12.404 (r) | SLOW    |   4.411 (r) | FAST    |    0.437 |
PC_Value[13]       |   12.620 (r) | SLOW    |   4.561 (r) | FAST    |    0.652 |
PC_Value[14]       |   12.515 (r) | SLOW    |   4.483 (r) | FAST    |    0.547 |
PC_Value[15]       |   12.652 (r) | SLOW    |   4.551 (r) | FAST    |    0.684 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.612 (r) | SLOW    |   4.251 (r) | FAST    |    1.644 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: Clk
Bus Skew: 1.441 ns
---------------------+--------------+---------+-------------+---------+----------+
                     |      Max     | Process |     Min     | Process | Edge     |
Pad                  |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
---------------------+--------------+---------+-------------+---------+----------+
data_memory_read[0]  |   13.340 (r) | SLOW    |   3.668 (r) | FAST    |    0.842 |
data_memory_read[1]  |   13.872 (r) | SLOW    |   3.672 (r) | FAST    |    1.374 |
data_memory_read[2]  |   13.396 (r) | SLOW    |   3.679 (r) | FAST    |    0.898 |
data_memory_read[3]  |   13.566 (r) | SLOW    |   3.709 (r) | FAST    |    1.068 |
data_memory_read[4]  |   12.967 (r) | SLOW    |   3.670 (r) | FAST    |    0.469 |
data_memory_read[5]  |   13.186 (r) | SLOW    |   3.838 (r) | FAST    |    0.688 |
data_memory_read[6]  |   13.279 (r) | SLOW    |   3.722 (r) | FAST    |    0.781 |
data_memory_read[7]  |   12.498 (r) | SLOW    |   3.612 (r) | FAST    |    0.050 |
data_memory_read[8]  |   12.923 (r) | SLOW    |   3.599 (r) | FAST    |    0.425 |
data_memory_read[9]  |   12.673 (r) | SLOW    |   3.579 (r) | FAST    |    0.175 |
data_memory_read[10] |   13.939 (r) | SLOW    |   3.650 (r) | FAST    |    1.441 |
data_memory_read[11] |   13.727 (r) | SLOW    |   3.626 (r) | FAST    |    1.229 |
data_memory_read[12] |   13.660 (r) | SLOW    |   3.606 (r) | FAST    |    1.162 |
data_memory_read[13] |   12.676 (r) | SLOW    |   3.562 (r) | FAST    |    0.178 |
data_memory_read[14] |   13.725 (r) | SLOW    |   3.671 (r) | FAST    |    1.227 |
data_memory_read[15] |   13.291 (r) | SLOW    |   3.610 (r) | FAST    |    0.793 |
---------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary   |   13.939 (r) | SLOW    |   3.562 (r) | FAST    |    1.441 |
---------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: Clk
Bus Skew: 0.479 ns
----------------------+-------------+---------+-------------+---------+----------+
                      |     Max     | Process |     Min     | Process | Edge     |
Pad                   |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+-------------+---------+-------------+---------+----------+
data_memory_write[0]  |   9.964 (r) | SLOW    |   3.193 (r) | FAST    |    0.475 |
data_memory_write[1]  |   9.844 (r) | SLOW    |   3.165 (r) | FAST    |    0.355 |
data_memory_write[2]  |   9.968 (r) | SLOW    |   3.219 (r) | FAST    |    0.479 |
data_memory_write[3]  |   9.665 (r) | SLOW    |   3.110 (r) | FAST    |    0.176 |
data_memory_write[4]  |   9.940 (r) | SLOW    |   3.204 (r) | FAST    |    0.451 |
data_memory_write[5]  |   9.772 (r) | SLOW    |   3.132 (r) | FAST    |    0.283 |
data_memory_write[6]  |   9.634 (r) | SLOW    |   3.073 (r) | FAST    |    0.145 |
data_memory_write[7]  |   9.544 (r) | SLOW    |   3.063 (r) | FAST    |    0.054 |
data_memory_write[8]  |   9.891 (r) | SLOW    |   3.181 (r) | FAST    |    0.402 |
data_memory_write[9]  |   9.490 (r) | SLOW    |   3.036 (r) | FAST    |    0.005 |
data_memory_write[10] |   9.654 (r) | SLOW    |   3.098 (r) | FAST    |    0.165 |
data_memory_write[11] |   9.621 (r) | SLOW    |   3.090 (r) | FAST    |    0.132 |
data_memory_write[12] |   9.613 (r) | SLOW    |   3.077 (r) | FAST    |    0.124 |
data_memory_write[13] |   9.489 (r) | SLOW    |   3.031 (r) | FAST    |    0.000 |
data_memory_write[14] |   9.766 (r) | SLOW    |   3.142 (r) | FAST    |    0.277 |
data_memory_write[15] |   9.663 (r) | SLOW    |   3.111 (r) | FAST    |    0.174 |
----------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary    |   9.968 (r) | SLOW    |   3.031 (r) | FAST    |    0.479 |
----------------------+-------------+---------+-------------+---------+----------+




