Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Sun Oct 18 22:46:36 2020
| Host         : curlywei-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gtwizard_ultrascale_0_example_top_control_sets_placed.rpt
| Design       : gtwizard_ultrascale_0_example_top
| Device       : xcvu095
--------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   126 |
|    Minimum number of control sets                        |   126 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   169 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   126 |
| >= 0 to < 4        |    41 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             715 |          130 |
| No           | No                    | Yes                    |             239 |           52 |
| No           | Yes                   | No                     |             886 |          126 |
| Yes          | No                    | No                     |             122 |           42 |
| Yes          | No                    | Yes                    |              84 |           11 |
| Yes          | Yes                   | No                     |             369 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                                             Enable Signal                                                                                                                            |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | p_1_in                                                                                                                                                                                                                                                               | bit_synchronizer_link_down_latched_reset_inst/o_out                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwiz_userclk_rx_inst/hb0_gtwiz_userclk_rx_reset_int                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | example_init_inst/timer_clr__0                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwiz_userclk_tx_inst/hb0_gtwiz_userclk_tx_reset_int                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | example_init_inst/FSM_sequential_sm_init[1]_i_1_n_0                                                                                                                                                                                                                  | example_init_inst/reset_synchronizer_reset_all_inst/rst_out                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                        |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                        |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                   | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                        |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_n_0                              | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  clk_wiz_0_inst/inst/clk_out1                               | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_n_0                               | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/E[0]                                                                                                                                                                                                              | gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_WIDTH_INST/addr_count[2]_i_1_n_0                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0] | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/E[0]   | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                        |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                   | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                         | gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                                                |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | example_init_inst/retry_ctr_out0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_common.gen_common_container[3].gen_enabled_common.gtye3_common_wrapper_inst/common_inst/rst_in0                                   |                1 |              5 |         5.00 |
|  example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[0]                                                                                                                                                                          |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2          |                1 |              5 |         5.00 |
|  example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_stimulus_inst1/example_stimulus_reset_int                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0   |                2 |              5 |         2.50 |
|  example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_stimulus_inst2/example_stimulus_reset_int                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | example_checking_inst1/prbs_match_out_reg_0                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                 |                1 |              5 |         5.00 |
|  example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_stimulus_inst3/example_stimulus_reset_int                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_stimulus_inst0/example_stimulus_reset_int                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                   | gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | example_init_inst/reset_synchronizer_reset_all_inst/rst_out                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  clk_wiz_0_inst/inst/clk_out1                               | sel                                                                                                                                                                                                                                                                  | clear                                                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1_clk_wiz_0_en_clk              |                                                                                                                                                                                                                                                                      | bit_synchronizer_link_down_latched_reset_inst/o_out                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                     | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                 |                1 |             10 |        10.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwiz_reset_all_in[0]                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                2 |             10 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                      | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                2 |             10 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                         |                1 |             12 |        12.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                         |                1 |             12 |        12.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                            |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                             | gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]             |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_0_inst/inst/clk_out1                               | gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                               |                1 |             16 |        16.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                         |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                         |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                2 |             18 |         9.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                5 |             18 |         3.60 |
|  example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_wrapper_inst/gtwiz_userclk_rx_inst/rst_in                                                                                                                                                                                                                              |                4 |             20 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | example_init_inst/timer_ctr                                                                                                                                                                                                                                          | example_init_inst/timer_clr__0                                                                                                                                                                                                                                                 |                4 |             25 |         6.25 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                8 |             25 |         3.13 |
|  clk_wiz_0_inst/inst/clk_out1                               | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                        | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |         6.50 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                2 |             28 |        14.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Hold_probe_in_reg_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               18 |             29 |         1.61 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  clk_wiz_0_inst/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                6 |             34 |         5.67 |
|  example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                8 |             36 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               24 |             63 |         2.63 |
|  example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_out                                                                                                                                                                                                        |               10 |             95 |         9.50 |
|  example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_stimulus_inst3/example_stimulus_reset_synchronizer_inst/rst_out                                                                                                                                                                                                        |               10 |             95 |         9.50 |
|  example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_stimulus_inst1/example_stimulus_reset_synchronizer_inst/rst_out                                                                                                                                                                                                        |               11 |             95 |         8.64 |
|  example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_stimulus_inst2/example_stimulus_reset_synchronizer_inst/rst_out                                                                                                                                                                                                        |                9 |             95 |        10.56 |
|  example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_checking_inst3/example_checking_reset_synchronizer_inst/rst_out                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_checking_inst1/example_checking_reset_synchronizer_inst/rst_out                                                                                                                                                                                                        |               13 |             96 |         7.38 |
|  example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_checking_inst0/example_checking_reset_synchronizer_inst/rst_out                                                                                                                                                                                                        |               13 |             96 |         7.38 |
|  example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0] |                                                                                                                                                                                                                                                                      | example_checking_inst2/example_checking_reset_synchronizer_inst/rst_out                                                                                                                                                                                                        |               13 |             96 |         7.38 |
|  clk_wiz_0_inst/inst/clk_out1                               |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |              102 |            616 |         6.04 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


