

================================================================
== Vitis HLS Report for 'add_patch6'
================================================================
* Date:           Thu Jul 18 17:17:57 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.995 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_287_1_VITIS_LOOP_289_2                     |       80|       80|         2|          1|          1|    80|       yes|
        |- VITIS_LOOP_295_3_VITIS_LOOP_297_4_VITIS_LOOP_299_5    |      120|      120|         2|          1|          1|   120|       yes|
        |- VITIS_LOOP_316_6                                      |        ?|        ?|        63|         63|          1|     ?|       yes|
        |- VITIS_LOOP_331_7_VITIS_LOOP_333_8                     |       80|       80|         2|          1|          1|    80|       yes|
        |- VITIS_LOOP_339_9_VITIS_LOOP_341_10_VITIS_LOOP_343_11  |      120|      120|         2|          1|          1|   120|       yes|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1004|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    16|     7006|     5660|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      978|    -|
|Register             |        -|     -|      815|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    16|     7821|     7642|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |mul_64ns_66ns_129_1_1_U70  |mul_64ns_66ns_129_1_1  |        0|   8|     0|    50|    0|
    |mul_64ns_66ns_129_1_1_U73  |mul_64ns_66ns_129_1_1  |        0|   8|     0|    50|    0|
    |mux_53_32_1_1_U72          |mux_53_32_1_1          |        0|   0|     0|    26|    0|
    |mux_53_32_1_1_U74          |mux_53_32_1_1          |        0|   0|     0|    26|    0|
    |mux_53_32_1_1_U75          |mux_53_32_1_1          |        0|   0|     0|    26|    0|
    |mux_53_32_1_1_U76          |mux_53_32_1_1          |        0|   0|     0|    26|    0|
    |mux_53_32_1_1_U77          |mux_53_32_1_1          |        0|   0|     0|    26|    0|
    |mux_53_32_1_1_U78          |mux_53_32_1_1          |        0|   0|     0|    26|    0|
    |mux_53_32_1_1_U79          |mux_53_32_1_1          |        0|   0|     0|    26|    0|
    |mux_53_32_1_1_U80          |mux_53_32_1_1          |        0|   0|     0|    26|    0|
    |urem_57s_4ns_57_61_1_U71   |urem_57s_4ns_57_61_1   |        0|   0|  7006|  5352|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        0|  16|  7006|  5660|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln287_1_fu_1647_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln287_fu_1659_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln289_fu_1723_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln291_fu_1743_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln295_1_fu_1793_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln295_fu_1805_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln297_1_fu_1934_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln297_fu_1851_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln299_fu_1928_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln301_1_fu_1913_p2     |         +|   0|  0|  17|           5|           5|
    |add_ln301_2_fu_2001_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln301_fu_1962_p2       |         +|   0|  0|  13|           6|           6|
    |add_ln318_1_fu_974_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln318_2_fu_1061_p2     |         +|   0|  0|  17|          60|          60|
    |add_ln318_3_fu_1071_p2     |         +|   0|  0|  17|          60|          60|
    |add_ln318_fu_983_p2        |         +|   0|  0|  26|          19|          19|
    |add_ln319_1_fu_1151_p2     |         +|   0|  0|  17|           8|           8|
    |add_ln319_fu_1142_p2       |         +|   0|  0|  17|           8|           8|
    |add_ln331_1_fu_1230_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln331_fu_1242_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln333_fu_1306_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln335_1_fu_1318_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln335_2_fu_1335_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln335_fu_1224_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln339_1_fu_1385_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln339_fu_1397_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln341_3_fu_1526_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln341_fu_1443_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln343_fu_1520_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln345_1_fu_1563_p2     |         +|   0|  0|  70|          63|          63|
    |add_ln345_2_fu_1505_p2     |         +|   0|  0|  17|           5|           5|
    |add_ln345_3_fu_1602_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln345_fu_1543_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln353_fu_1637_p2       |         +|   0|  0|  13|           6|           1|
    |empty_139_fu_909_p2        |         +|   0|  0|  17|          12|           7|
    |i_fu_956_p2                |         +|   0|  0|  15|           8|           1|
    |sub_fu_877_p2              |         +|   0|  0|  16|           9|           2|
    |empty_138_fu_903_p2        |         -|   0|  0|  17|          12|          12|
    |sub_ln301_1_fu_1992_p2     |         -|   0|  0|  17|          12|          12|
    |sub_ln301_fu_1903_p2       |         -|   0|  0|  17|           5|           5|
    |sub_ln345_1_fu_1593_p2     |         -|   0|  0|  17|          12|          12|
    |sub_ln345_fu_1495_p2       |         -|   0|  0|  17|           5|           5|
    |and_ln295_fu_1845_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln339_fu_1437_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln284_fu_871_p2       |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln287_fu_1653_p2      |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln289_fu_1665_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln295_fu_1799_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln297_fu_1811_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln299_fu_1839_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln316_1_fu_951_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln316_fu_927_p2       |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln329_fu_1204_p2      |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln331_fu_1236_p2      |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln333_fu_1248_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln339_fu_1391_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln341_fu_1403_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln343_fu_1431_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln874_4_fu_1190_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_fu_1090_p2      |      icmp|   0|  0|  20|          32|          32|
    |or_ln291_fu_1704_p2        |        or|   0|  0|   6|           6|           1|
    |or_ln297_fu_1857_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln319_1_fu_1165_p2      |        or|   0|  0|  12|          12|           4|
    |or_ln319_fu_1095_p2        |        or|   0|  0|  19|           7|          19|
    |or_ln335_fu_1287_p2        |        or|   0|  0|   6|           6|           1|
    |or_ln341_fu_1449_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln287_1_fu_1679_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln287_fu_1671_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln295_1_fu_1825_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln295_fu_1817_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln297_1_fu_1871_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln297_2_fu_1940_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln297_fu_1863_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln331_1_fu_1262_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln331_fu_1254_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln339_1_fu_1417_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln339_fu_1409_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln341_1_fu_1463_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln341_2_fu_1532_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln341_fu_1455_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1    |       xor|   0|  0|   2|           2|           1|
    |xor_ln295_fu_1833_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln339_fu_1425_p2       |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1004|         738|         620|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |a_4_reg_819                    |    9|          2|    3|          6|
    |a_5_reg_698                    |    9|          2|    3|          6|
    |a_6_reg_731                    |    9|          2|    3|          6|
    |a_reg_786                      |    9|          2|    3|          6|
    |ap_NS_fsm                      |  357|         77|    1|         77|
    |ap_enable_reg_pp1_iter1        |   14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1        |   14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1        |   14|          3|    1|          3|
    |ap_enable_reg_pp4_iter1        |   14|          3|    1|          3|
    |ap_phi_mux_a_4_phi_fu_823_p4   |    9|          2|    3|          6|
    |ap_phi_mux_a_5_phi_fu_702_p4   |    9|          2|    3|          6|
    |ap_phi_mux_a_6_phi_fu_735_p4   |    9|          2|    3|          6|
    |ap_phi_mux_a_phi_fu_790_p4     |    9|          2|    3|          6|
    |ap_phi_mux_b_10_phi_fu_757_p4  |    9|          2|    3|          6|
    |ap_phi_mux_b_8_phi_fu_845_p4   |    9|          2|    3|          6|
    |b_10_reg_753                   |    9|          2|    3|          6|
    |b_8_reg_841                    |    9|          2|    3|          6|
    |b_9_reg_709                    |    9|          2|    5|         10|
    |b_reg_797                      |    9|          2|    5|         10|
    |c_6_reg_764                    |    9|          2|    3|          6|
    |c_reg_852                      |    9|          2|    3|          6|
    |i_018_reg_676                  |    9|          2|    8|         16|
    |indvar_flatten21_reg_808       |    9|          2|    7|         14|
    |indvar_flatten29_reg_687       |    9|          2|    7|         14|
    |indvar_flatten37_reg_742       |    9|          2|    6|         12|
    |indvar_flatten51_reg_720       |    9|          2|    7|         14|
    |indvar_flatten7_reg_830        |    9|          2|    6|         12|
    |indvar_flatten_reg_775         |    9|          2|    7|         14|
    |n_patches                      |   14|          3|    8|         24|
    |patches_parameters_address0    |   20|          4|   12|         48|
    |patches_parameters_d0          |   14|          3|   32|         96|
    |patches_superpoints_address0   |   26|          5|   12|         60|
    |patches_superpoints_d0         |   14|          3|   64|        192|
    |wp_parameters5_address0        |   14|          3|    5|         15|
    |wp_parameters6_address0        |   14|          3|    5|         15|
    |wp_parameters7_address0        |   14|          3|    5|         15|
    |wp_parameters8_address0        |   14|          3|    5|         15|
    |wp_parameters_address0         |   14|          3|    5|         15|
    |wp_superpoints1_address0       |   20|          4|    5|         20|
    |wp_superpoints1_address1       |   20|          4|    5|         20|
    |wp_superpoints2_address0       |   20|          4|    5|         20|
    |wp_superpoints2_address1       |   20|          4|    5|         20|
    |wp_superpoints3_address0       |   20|          4|    5|         20|
    |wp_superpoints3_address1       |   20|          4|    5|         20|
    |wp_superpoints4_address0       |   20|          4|    5|         20|
    |wp_superpoints4_address1       |   20|          4|    5|         20|
    |wp_superpoints_address0        |   20|          4|    5|         20|
    |wp_superpoints_address1        |   20|          4|    5|         20|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  978|        208|  308|        984|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_4_reg_819                       |   3|   0|    3|          0|
    |a_5_reg_698                       |   3|   0|    3|          0|
    |a_6_reg_731                       |   3|   0|    3|          0|
    |a_reg_786                         |   3|   0|    3|          0|
    |add_ln318_reg_2196                |  12|   0|   19|          7|
    |add_ln335_reg_2253                |  11|   0|   11|          0|
    |ap_CS_fsm                         |  76|   0|   76|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1           |   1|   0|    1|          0|
    |b_10_reg_753                      |   3|   0|    3|          0|
    |b_8_reg_841                       |   3|   0|    3|          0|
    |b_9_reg_709                       |   5|   0|    5|          0|
    |b_reg_797                         |   5|   0|    5|          0|
    |c_6_reg_764                       |   3|   0|    3|          0|
    |c_reg_852                         |   3|   0|    3|          0|
    |empty_reg_2093                    |   6|   0|    6|          0|
    |i_018_reg_676                     |   8|   0|    8|          0|
    |i_reg_2191                        |   8|   0|    8|          0|
    |icmp_ln284_reg_2098               |   1|   0|    1|          0|
    |icmp_ln287_reg_2403               |   1|   0|    1|          0|
    |icmp_ln295_reg_2480               |   1|   0|    1|          0|
    |icmp_ln316_1_reg_2187             |   1|   0|    1|          0|
    |icmp_ln316_reg_2123               |   1|   0|    1|          0|
    |icmp_ln329_reg_2249               |   1|   0|    1|          0|
    |icmp_ln331_reg_2264               |   1|   0|    1|          0|
    |icmp_ln339_reg_2341               |   1|   0|    1|          0|
    |icmp_ln874_reg_2232               |   1|   0|    1|          0|
    |indvar_flatten21_reg_808          |   7|   0|    7|          0|
    |indvar_flatten29_reg_687          |   7|   0|    7|          0|
    |indvar_flatten37_reg_742          |   6|   0|    6|          0|
    |indvar_flatten51_reg_720          |   7|   0|    7|          0|
    |indvar_flatten7_reg_830           |   6|   0|    6|          0|
    |indvar_flatten_reg_775            |   7|   0|    7|          0|
    |patches_parameters_load_reg_2118  |  32|   0|   32|          0|
    |select_ln287_1_reg_2412           |   3|   0|    3|          0|
    |select_ln287_reg_2407             |   5|   0|    5|          0|
    |select_ln295_1_reg_2484           |   3|   0|    3|          0|
    |select_ln297_1_reg_2496           |   3|   0|    3|          0|
    |select_ln297_reg_2491             |   3|   0|    3|          0|
    |select_ln331_1_reg_2273           |   3|   0|    3|          0|
    |select_ln331_reg_2268             |   5|   0|    5|          0|
    |select_ln339_1_reg_2345           |   3|   0|    3|          0|
    |select_ln341_1_reg_2357           |   3|   0|    3|          0|
    |select_ln341_reg_2352             |   3|   0|    3|          0|
    |sext_ln316_reg_2132               |  10|   0|   17|          7|
    |sext_ln318_reg_2127               |  10|   0|   19|          9|
    |sub_reg_2102                      |   9|   0|    9|          0|
    |tmp_35_reg_2241                   |  32|   0|   32|          0|
    |tmp_54_reg_2113                   |   9|   0|   16|          7|
    |tmp_93_reg_2201                   |  55|   0|   55|          0|
    |tmp_reg_2217                      |  32|   0|   32|          0|
    |trunc_ln874_reg_2212              |   3|   0|    3|          0|
    |urem_ln318_reg_2222               |  57|   0|   57|          0|
    |wp_superpoints1_load_4_reg_2167   |  32|   0|   32|          0|
    |wp_superpoints1_load_reg_2142     |  32|   0|   32|          0|
    |wp_superpoints2_load_4_reg_2172   |  32|   0|   32|          0|
    |wp_superpoints2_load_reg_2147     |  32|   0|   32|          0|
    |wp_superpoints3_load_4_reg_2177   |  32|   0|   32|          0|
    |wp_superpoints3_load_reg_2152     |  32|   0|   32|          0|
    |wp_superpoints4_load_4_reg_2182   |  32|   0|   32|          0|
    |wp_superpoints4_load_reg_2157     |  32|   0|   32|          0|
    |wp_superpoints_load_2_reg_2162    |  32|   0|   32|          0|
    |wp_superpoints_load_reg_2137      |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 815|   0|  845|         30|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|           add_patch6|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|           add_patch6|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|           add_patch6|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|           add_patch6|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|           add_patch6|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|           add_patch6|  return value|
|n_patches                     |  out|    8|      ap_vld|            n_patches|       pointer|
|n_patches_ap_vld              |  out|    1|      ap_vld|            n_patches|       pointer|
|n_patches_read                |   in|    8|     ap_none|       n_patches_read|        scalar|
|patches_superpoints_address0  |  out|   12|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_d0        |  out|   64|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_q0        |   in|   64|   ap_memory|  patches_superpoints|         array|
|wp_superpoints_address0       |  out|    5|   ap_memory|       wp_superpoints|         array|
|wp_superpoints_ce0            |  out|    1|   ap_memory|       wp_superpoints|         array|
|wp_superpoints_q0             |   in|   32|   ap_memory|       wp_superpoints|         array|
|wp_superpoints_address1       |  out|    5|   ap_memory|       wp_superpoints|         array|
|wp_superpoints_ce1            |  out|    1|   ap_memory|       wp_superpoints|         array|
|wp_superpoints_q1             |   in|   32|   ap_memory|       wp_superpoints|         array|
|wp_superpoints1_address0      |  out|    5|   ap_memory|      wp_superpoints1|         array|
|wp_superpoints1_ce0           |  out|    1|   ap_memory|      wp_superpoints1|         array|
|wp_superpoints1_q0            |   in|   32|   ap_memory|      wp_superpoints1|         array|
|wp_superpoints1_address1      |  out|    5|   ap_memory|      wp_superpoints1|         array|
|wp_superpoints1_ce1           |  out|    1|   ap_memory|      wp_superpoints1|         array|
|wp_superpoints1_q1            |   in|   32|   ap_memory|      wp_superpoints1|         array|
|wp_superpoints2_address0      |  out|    5|   ap_memory|      wp_superpoints2|         array|
|wp_superpoints2_ce0           |  out|    1|   ap_memory|      wp_superpoints2|         array|
|wp_superpoints2_q0            |   in|   32|   ap_memory|      wp_superpoints2|         array|
|wp_superpoints2_address1      |  out|    5|   ap_memory|      wp_superpoints2|         array|
|wp_superpoints2_ce1           |  out|    1|   ap_memory|      wp_superpoints2|         array|
|wp_superpoints2_q1            |   in|   32|   ap_memory|      wp_superpoints2|         array|
|wp_superpoints3_address0      |  out|    5|   ap_memory|      wp_superpoints3|         array|
|wp_superpoints3_ce0           |  out|    1|   ap_memory|      wp_superpoints3|         array|
|wp_superpoints3_q0            |   in|   32|   ap_memory|      wp_superpoints3|         array|
|wp_superpoints3_address1      |  out|    5|   ap_memory|      wp_superpoints3|         array|
|wp_superpoints3_ce1           |  out|    1|   ap_memory|      wp_superpoints3|         array|
|wp_superpoints3_q1            |   in|   32|   ap_memory|      wp_superpoints3|         array|
|wp_superpoints4_address0      |  out|    5|   ap_memory|      wp_superpoints4|         array|
|wp_superpoints4_ce0           |  out|    1|   ap_memory|      wp_superpoints4|         array|
|wp_superpoints4_q0            |   in|   32|   ap_memory|      wp_superpoints4|         array|
|wp_superpoints4_address1      |  out|    5|   ap_memory|      wp_superpoints4|         array|
|wp_superpoints4_ce1           |  out|    1|   ap_memory|      wp_superpoints4|         array|
|wp_superpoints4_q1            |   in|   32|   ap_memory|      wp_superpoints4|         array|
|wp_parameters_address0        |  out|    5|   ap_memory|        wp_parameters|         array|
|wp_parameters_ce0             |  out|    1|   ap_memory|        wp_parameters|         array|
|wp_parameters_q0              |   in|   32|   ap_memory|        wp_parameters|         array|
|wp_parameters5_address0       |  out|    5|   ap_memory|       wp_parameters5|         array|
|wp_parameters5_ce0            |  out|    1|   ap_memory|       wp_parameters5|         array|
|wp_parameters5_q0             |   in|    1|   ap_memory|       wp_parameters5|         array|
|wp_parameters6_address0       |  out|    5|   ap_memory|       wp_parameters6|         array|
|wp_parameters6_ce0            |  out|    1|   ap_memory|       wp_parameters6|         array|
|wp_parameters6_q0             |   in|   32|   ap_memory|       wp_parameters6|         array|
|wp_parameters7_address0       |  out|    5|   ap_memory|       wp_parameters7|         array|
|wp_parameters7_ce0            |  out|    1|   ap_memory|       wp_parameters7|         array|
|wp_parameters7_q0             |   in|    1|   ap_memory|       wp_parameters7|         array|
|wp_parameters8_address0       |  out|    5|   ap_memory|       wp_parameters8|         array|
|wp_parameters8_ce0            |  out|    1|   ap_memory|       wp_parameters8|         array|
|wp_parameters8_q0             |   in|   32|   ap_memory|       wp_parameters8|         array|
|patches_parameters_address0   |  out|   12|   ap_memory|   patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|   patches_parameters|         array|
|patches_parameters_q0         |   in|   32|   ap_memory|   patches_parameters|         array|
+------------------------------+-----+-----+------------+---------------------+--------------+

