
alarm_clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f5c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  0800410c  0800410c  0001410c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041b0  080041b0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080041b0  080041b0  000141b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080041b8  080041b8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041b8  080041b8  000141b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080041bc  080041bc  000141bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080041c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  20000070  08004230  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000017c  08004230  0002017c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d229  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ee3  00000000  00000000  0002d2c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d48  00000000  00000000  0002f1b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c40  00000000  00000000  0002fef8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023a72  00000000  00000000  00030b38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a4fa  00000000  00000000  000545aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000de888  00000000  00000000  0005eaa4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013d32c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a50  00000000  00000000  0013d3a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080040f4 	.word	0x080040f4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	080040f4 	.word	0x080040f4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_TIM_PeriodElapsedCallback>:
volatile int timer_count;
volatile int meridiem;	//AM, PM 구분하는 변수
char uart_buf[40];

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af02      	add	r7, sp, #8
 8000596:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)	//타이머2 인터럽트
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80005a0:	f040 8089 	bne.w	80006b6 <HAL_TIM_PeriodElapsedCallback+0x126>
	{
		if(timer_count % 100 == 0)	//1초마다
 80005a4:	4b46      	ldr	r3, [pc, #280]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80005a6:	681a      	ldr	r2, [r3, #0]
 80005a8:	4b46      	ldr	r3, [pc, #280]	; (80006c4 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80005aa:	fb83 1302 	smull	r1, r3, r3, r2
 80005ae:	1159      	asrs	r1, r3, #5
 80005b0:	17d3      	asrs	r3, r2, #31
 80005b2:	1acb      	subs	r3, r1, r3
 80005b4:	2164      	movs	r1, #100	; 0x64
 80005b6:	fb01 f303 	mul.w	r3, r1, r3
 80005ba:	1ad3      	subs	r3, r2, r3
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d163      	bne.n	8000688 <HAL_TIM_PeriodElapsedCallback+0xf8>
		{
			hour = timer_count / 360000;	//시
 80005c0:	4b3f      	ldr	r3, [pc, #252]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a40      	ldr	r2, [pc, #256]	; (80006c8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80005c6:	fb82 1203 	smull	r1, r2, r2, r3
 80005ca:	1452      	asrs	r2, r2, #17
 80005cc:	17db      	asrs	r3, r3, #31
 80005ce:	1ad3      	subs	r3, r2, r3
 80005d0:	4a3e      	ldr	r2, [pc, #248]	; (80006cc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80005d2:	6013      	str	r3, [r2, #0]
			minute = (timer_count % 360000) / 6000;	//분
 80005d4:	4b3a      	ldr	r3, [pc, #232]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80005d6:	681a      	ldr	r2, [r3, #0]
 80005d8:	4b3b      	ldr	r3, [pc, #236]	; (80006c8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80005da:	fb83 1302 	smull	r1, r3, r3, r2
 80005de:	1459      	asrs	r1, r3, #17
 80005e0:	17d3      	asrs	r3, r2, #31
 80005e2:	1acb      	subs	r3, r1, r3
 80005e4:	493a      	ldr	r1, [pc, #232]	; (80006d0 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80005e6:	fb01 f303 	mul.w	r3, r1, r3
 80005ea:	1ad3      	subs	r3, r2, r3
 80005ec:	4a39      	ldr	r2, [pc, #228]	; (80006d4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 80005ee:	fb82 1203 	smull	r1, r2, r2, r3
 80005f2:	11d2      	asrs	r2, r2, #7
 80005f4:	17db      	asrs	r3, r3, #31
 80005f6:	1ad3      	subs	r3, r2, r3
 80005f8:	4a37      	ldr	r2, [pc, #220]	; (80006d8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80005fa:	6013      	str	r3, [r2, #0]
			second = ((timer_count % 360000) % 6000) / 100;	//초
 80005fc:	4b30      	ldr	r3, [pc, #192]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	4b31      	ldr	r3, [pc, #196]	; (80006c8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000602:	fb83 1302 	smull	r1, r3, r3, r2
 8000606:	1459      	asrs	r1, r3, #17
 8000608:	17d3      	asrs	r3, r2, #31
 800060a:	1acb      	subs	r3, r1, r3
 800060c:	4930      	ldr	r1, [pc, #192]	; (80006d0 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800060e:	fb01 f303 	mul.w	r3, r1, r3
 8000612:	1ad3      	subs	r3, r2, r3
 8000614:	4a2f      	ldr	r2, [pc, #188]	; (80006d4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8000616:	fb82 1203 	smull	r1, r2, r2, r3
 800061a:	11d1      	asrs	r1, r2, #7
 800061c:	17da      	asrs	r2, r3, #31
 800061e:	1a8a      	subs	r2, r1, r2
 8000620:	f241 7170 	movw	r1, #6000	; 0x1770
 8000624:	fb01 f202 	mul.w	r2, r1, r2
 8000628:	1a9a      	subs	r2, r3, r2
 800062a:	4b26      	ldr	r3, [pc, #152]	; (80006c4 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800062c:	fb83 1302 	smull	r1, r3, r3, r2
 8000630:	1159      	asrs	r1, r3, #5
 8000632:	17d3      	asrs	r3, r2, #31
 8000634:	1acb      	subs	r3, r1, r3
 8000636:	4a29      	ldr	r2, [pc, #164]	; (80006dc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8000638:	6013      	str	r3, [r2, #0]

			memset(uart_buf, 0, 40);	//문자열 0으로 초기화
 800063a:	2228      	movs	r2, #40	; 0x28
 800063c:	2100      	movs	r1, #0
 800063e:	4828      	ldr	r0, [pc, #160]	; (80006e0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8000640:	f003 f94a 	bl	80038d8 <memset>
			//AM일때 출력
			if(meridiem == 0) sprintf(uart_buf, "Korea Polytech  \r\nAM %02d:%02d:%02d   \r\n",hour, minute, second);
 8000644:	4b27      	ldr	r3, [pc, #156]	; (80006e4 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d10c      	bne.n	8000666 <HAL_TIM_PeriodElapsedCallback+0xd6>
 800064c:	4b1f      	ldr	r3, [pc, #124]	; (80006cc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800064e:	681a      	ldr	r2, [r3, #0]
 8000650:	4b21      	ldr	r3, [pc, #132]	; (80006d8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8000652:	6819      	ldr	r1, [r3, #0]
 8000654:	4b21      	ldr	r3, [pc, #132]	; (80006dc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	9300      	str	r3, [sp, #0]
 800065a:	460b      	mov	r3, r1
 800065c:	4922      	ldr	r1, [pc, #136]	; (80006e8 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800065e:	4820      	ldr	r0, [pc, #128]	; (80006e0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8000660:	f003 f942 	bl	80038e8 <siprintf>
 8000664:	e00b      	b.n	800067e <HAL_TIM_PeriodElapsedCallback+0xee>
			//PM일때 출력
			else sprintf(uart_buf, "Korea Polytech  \r\nPM %02d:%02d:%02d   \r\n",hour, minute, second);
 8000666:	4b19      	ldr	r3, [pc, #100]	; (80006cc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8000668:	681a      	ldr	r2, [r3, #0]
 800066a:	4b1b      	ldr	r3, [pc, #108]	; (80006d8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 800066c:	6819      	ldr	r1, [r3, #0]
 800066e:	4b1b      	ldr	r3, [pc, #108]	; (80006dc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	9300      	str	r3, [sp, #0]
 8000674:	460b      	mov	r3, r1
 8000676:	491d      	ldr	r1, [pc, #116]	; (80006ec <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8000678:	4819      	ldr	r0, [pc, #100]	; (80006e0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 800067a:	f003 f935 	bl	80038e8 <siprintf>
			HAL_UART_Transmit_IT(&huart3, uart_buf, sizeof(uart_buf));
 800067e:	2228      	movs	r2, #40	; 0x28
 8000680:	4917      	ldr	r1, [pc, #92]	; (80006e0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8000682:	481b      	ldr	r0, [pc, #108]	; (80006f0 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8000684:	f002 fafd 	bl	8002c82 <HAL_UART_Transmit_IT>
		}
		timer_count++;
 8000688:	4b0d      	ldr	r3, [pc, #52]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	3301      	adds	r3, #1
 800068e:	4a0c      	ldr	r2, [pc, #48]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8000690:	6013      	str	r3, [r2, #0]

		if(timer_count == 4320000)	//12시간이 될때
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4a17      	ldr	r2, [pc, #92]	; (80006f4 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8000698:	4293      	cmp	r3, r2
 800069a:	d10c      	bne.n	80006b6 <HAL_TIM_PeriodElapsedCallback+0x126>
		{
			timer_count = 0;	//카운트 초기화
 800069c:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
			meridiem = !meridiem;	//AM, PM toggle
 80006a2:	4b10      	ldr	r3, [pc, #64]	; (80006e4 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	bf0c      	ite	eq
 80006aa:	2301      	moveq	r3, #1
 80006ac:	2300      	movne	r3, #0
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	461a      	mov	r2, r3
 80006b2:	4b0c      	ldr	r3, [pc, #48]	; (80006e4 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80006b4:	601a      	str	r2, [r3, #0]
		}
	}
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	20000170 	.word	0x20000170
 80006c4:	51eb851f 	.word	0x51eb851f
 80006c8:	5d34edef 	.word	0x5d34edef
 80006cc:	20000108 	.word	0x20000108
 80006d0:	00057e40 	.word	0x00057e40
 80006d4:	057619f1 	.word	0x057619f1
 80006d8:	20000104 	.word	0x20000104
 80006dc:	200000d8 	.word	0x200000d8
 80006e0:	200000dc 	.word	0x200000dc
 80006e4:	2000012c 	.word	0x2000012c
 80006e8:	0800410c 	.word	0x0800410c
 80006ec:	08004138 	.word	0x08004138
 80006f0:	20000098 	.word	0x20000098
 80006f4:	0041eb00 	.word	0x0041eb00

080006f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006fc:	f000 fbb4 	bl	8000e68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000700:	f000 f812 	bl	8000728 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000704:	f000 f936 	bl	8000974 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000708:	f000 f90a 	bl	8000920 <MX_USART3_UART_Init>
  MX_RTC_Init();
 800070c:	f000 f894 	bl	8000838 <MX_RTC_Init>
  MX_TIM2_Init();
 8000710:	f000 f8b8 	bl	8000884 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Init(&htim2);
 8000714:	4803      	ldr	r0, [pc, #12]	; (8000724 <main+0x2c>)
 8000716:	f001 fe66 	bl	80023e6 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 800071a:	4802      	ldr	r0, [pc, #8]	; (8000724 <main+0x2c>)
 800071c:	f001 fe8e 	bl	800243c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000720:	e7fe      	b.n	8000720 <main+0x28>
 8000722:	bf00      	nop
 8000724:	20000130 	.word	0x20000130

08000728 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b0a0      	sub	sp, #128	; 0x80
 800072c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000732:	2230      	movs	r2, #48	; 0x30
 8000734:	2100      	movs	r1, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f003 f8ce 	bl	80038d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800073c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
 8000746:	609a      	str	r2, [r3, #8]
 8000748:	60da      	str	r2, [r3, #12]
 800074a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800074c:	f107 030c 	add.w	r3, r7, #12
 8000750:	2230      	movs	r2, #48	; 0x30
 8000752:	2100      	movs	r1, #0
 8000754:	4618      	mov	r0, r3
 8000756:	f003 f8bf 	bl	80038d8 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	60bb      	str	r3, [r7, #8]
 800075e:	4b34      	ldr	r3, [pc, #208]	; (8000830 <SystemClock_Config+0x108>)
 8000760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000762:	4a33      	ldr	r2, [pc, #204]	; (8000830 <SystemClock_Config+0x108>)
 8000764:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000768:	6413      	str	r3, [r2, #64]	; 0x40
 800076a:	4b31      	ldr	r3, [pc, #196]	; (8000830 <SystemClock_Config+0x108>)
 800076c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800076e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000772:	60bb      	str	r3, [r7, #8]
 8000774:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000776:	2300      	movs	r3, #0
 8000778:	607b      	str	r3, [r7, #4]
 800077a:	4b2e      	ldr	r3, [pc, #184]	; (8000834 <SystemClock_Config+0x10c>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4a2d      	ldr	r2, [pc, #180]	; (8000834 <SystemClock_Config+0x10c>)
 8000780:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000784:	6013      	str	r3, [r2, #0]
 8000786:	4b2b      	ldr	r3, [pc, #172]	; (8000834 <SystemClock_Config+0x10c>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800078e:	607b      	str	r3, [r7, #4]
 8000790:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000792:	2306      	movs	r3, #6
 8000794:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000796:	2301      	movs	r3, #1
 8000798:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800079a:	2301      	movs	r3, #1
 800079c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800079e:	2310      	movs	r3, #16
 80007a0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007a2:	2302      	movs	r3, #2
 80007a4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007a6:	2300      	movs	r3, #0
 80007a8:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007aa:	2308      	movs	r3, #8
 80007ac:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 180;
 80007ae:	23b4      	movs	r3, #180	; 0xb4
 80007b0:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007b2:	2302      	movs	r3, #2
 80007b4:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007b6:	2307      	movs	r3, #7
 80007b8:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ba:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80007be:	4618      	mov	r0, r3
 80007c0:	f000 ff0c 	bl	80015dc <HAL_RCC_OscConfig>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80007ca:	f000 f9e3 	bl	8000b94 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007ce:	f000 feb5 	bl	800153c <HAL_PWREx_EnableOverDrive>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80007d8:	f000 f9dc 	bl	8000b94 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007dc:	230f      	movs	r3, #15
 80007de:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007e0:	2302      	movs	r3, #2
 80007e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007e8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007ec:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007f2:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007f4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80007f8:	2105      	movs	r1, #5
 80007fa:	4618      	mov	r0, r3
 80007fc:	f001 f95e 	bl	8001abc <HAL_RCC_ClockConfig>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000806:	f000 f9c5 	bl	8000b94 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800080a:	2320      	movs	r3, #32
 800080c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800080e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000812:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000814:	f107 030c 	add.w	r3, r7, #12
 8000818:	4618      	mov	r0, r3
 800081a:	f001 fb41 	bl	8001ea0 <HAL_RCCEx_PeriphCLKConfig>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <SystemClock_Config+0x100>
  {
    Error_Handler();
 8000824:	f000 f9b6 	bl	8000b94 <Error_Handler>
  }
}
 8000828:	bf00      	nop
 800082a:	3780      	adds	r7, #128	; 0x80
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	40023800 	.word	0x40023800
 8000834:	40007000 	.word	0x40007000

08000838 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800083c:	4b0f      	ldr	r3, [pc, #60]	; (800087c <MX_RTC_Init+0x44>)
 800083e:	4a10      	ldr	r2, [pc, #64]	; (8000880 <MX_RTC_Init+0x48>)
 8000840:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <MX_RTC_Init+0x44>)
 8000844:	2200      	movs	r2, #0
 8000846:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000848:	4b0c      	ldr	r3, [pc, #48]	; (800087c <MX_RTC_Init+0x44>)
 800084a:	227f      	movs	r2, #127	; 0x7f
 800084c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800084e:	4b0b      	ldr	r3, [pc, #44]	; (800087c <MX_RTC_Init+0x44>)
 8000850:	22ff      	movs	r2, #255	; 0xff
 8000852:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000854:	4b09      	ldr	r3, [pc, #36]	; (800087c <MX_RTC_Init+0x44>)
 8000856:	2200      	movs	r2, #0
 8000858:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800085a:	4b08      	ldr	r3, [pc, #32]	; (800087c <MX_RTC_Init+0x44>)
 800085c:	2200      	movs	r2, #0
 800085e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000860:	4b06      	ldr	r3, [pc, #24]	; (800087c <MX_RTC_Init+0x44>)
 8000862:	2200      	movs	r2, #0
 8000864:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000866:	4805      	ldr	r0, [pc, #20]	; (800087c <MX_RTC_Init+0x44>)
 8000868:	f001 fcd8 	bl	800221c <HAL_RTC_Init>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000872:	f000 f98f 	bl	8000b94 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	2000010c 	.word	0x2000010c
 8000880:	40002800 	.word	0x40002800

08000884 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b086      	sub	sp, #24
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800088a:	f107 0308 	add.w	r3, r7, #8
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	605a      	str	r2, [r3, #4]
 8000894:	609a      	str	r2, [r3, #8]
 8000896:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000898:	463b      	mov	r3, r7
 800089a:	2200      	movs	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
 800089e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008a0:	4b1e      	ldr	r3, [pc, #120]	; (800091c <MX_TIM2_Init+0x98>)
 80008a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000;
 80008a8:	4b1c      	ldr	r3, [pc, #112]	; (800091c <MX_TIM2_Init+0x98>)
 80008aa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b0:	4b1a      	ldr	r3, [pc, #104]	; (800091c <MX_TIM2_Init+0x98>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 900;
 80008b6:	4b19      	ldr	r3, [pc, #100]	; (800091c <MX_TIM2_Init+0x98>)
 80008b8:	f44f 7261 	mov.w	r2, #900	; 0x384
 80008bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008be:	4b17      	ldr	r3, [pc, #92]	; (800091c <MX_TIM2_Init+0x98>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c4:	4b15      	ldr	r3, [pc, #84]	; (800091c <MX_TIM2_Init+0x98>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008ca:	4814      	ldr	r0, [pc, #80]	; (800091c <MX_TIM2_Init+0x98>)
 80008cc:	f001 fd8b 	bl	80023e6 <HAL_TIM_Base_Init>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80008d6:	f000 f95d 	bl	8000b94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008e0:	f107 0308 	add.w	r3, r7, #8
 80008e4:	4619      	mov	r1, r3
 80008e6:	480d      	ldr	r0, [pc, #52]	; (800091c <MX_TIM2_Init+0x98>)
 80008e8:	f001 fed4 	bl	8002694 <HAL_TIM_ConfigClockSource>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80008f2:	f000 f94f 	bl	8000b94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008f6:	2300      	movs	r3, #0
 80008f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008fa:	2300      	movs	r3, #0
 80008fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008fe:	463b      	mov	r3, r7
 8000900:	4619      	mov	r1, r3
 8000902:	4806      	ldr	r0, [pc, #24]	; (800091c <MX_TIM2_Init+0x98>)
 8000904:	f002 f8e0 	bl	8002ac8 <HAL_TIMEx_MasterConfigSynchronization>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800090e:	f000 f941 	bl	8000b94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000912:	bf00      	nop
 8000914:	3718      	adds	r7, #24
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	20000130 	.word	0x20000130

08000920 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000924:	4b11      	ldr	r3, [pc, #68]	; (800096c <MX_USART3_UART_Init+0x4c>)
 8000926:	4a12      	ldr	r2, [pc, #72]	; (8000970 <MX_USART3_UART_Init+0x50>)
 8000928:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800092a:	4b10      	ldr	r3, [pc, #64]	; (800096c <MX_USART3_UART_Init+0x4c>)
 800092c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000930:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000932:	4b0e      	ldr	r3, [pc, #56]	; (800096c <MX_USART3_UART_Init+0x4c>)
 8000934:	2200      	movs	r2, #0
 8000936:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000938:	4b0c      	ldr	r3, [pc, #48]	; (800096c <MX_USART3_UART_Init+0x4c>)
 800093a:	2200      	movs	r2, #0
 800093c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800093e:	4b0b      	ldr	r3, [pc, #44]	; (800096c <MX_USART3_UART_Init+0x4c>)
 8000940:	2200      	movs	r2, #0
 8000942:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000944:	4b09      	ldr	r3, [pc, #36]	; (800096c <MX_USART3_UART_Init+0x4c>)
 8000946:	220c      	movs	r2, #12
 8000948:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094a:	4b08      	ldr	r3, [pc, #32]	; (800096c <MX_USART3_UART_Init+0x4c>)
 800094c:	2200      	movs	r2, #0
 800094e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000950:	4b06      	ldr	r3, [pc, #24]	; (800096c <MX_USART3_UART_Init+0x4c>)
 8000952:	2200      	movs	r2, #0
 8000954:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000956:	4805      	ldr	r0, [pc, #20]	; (800096c <MX_USART3_UART_Init+0x4c>)
 8000958:	f002 f946 	bl	8002be8 <HAL_UART_Init>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000962:	f000 f917 	bl	8000b94 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000966:	bf00      	nop
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	20000098 	.word	0x20000098
 8000970:	40004800 	.word	0x40004800

08000974 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08c      	sub	sp, #48	; 0x30
 8000978:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097a:	f107 031c 	add.w	r3, r7, #28
 800097e:	2200      	movs	r2, #0
 8000980:	601a      	str	r2, [r3, #0]
 8000982:	605a      	str	r2, [r3, #4]
 8000984:	609a      	str	r2, [r3, #8]
 8000986:	60da      	str	r2, [r3, #12]
 8000988:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	61bb      	str	r3, [r7, #24]
 800098e:	4b7b      	ldr	r3, [pc, #492]	; (8000b7c <MX_GPIO_Init+0x208>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	4a7a      	ldr	r2, [pc, #488]	; (8000b7c <MX_GPIO_Init+0x208>)
 8000994:	f043 0304 	orr.w	r3, r3, #4
 8000998:	6313      	str	r3, [r2, #48]	; 0x30
 800099a:	4b78      	ldr	r3, [pc, #480]	; (8000b7c <MX_GPIO_Init+0x208>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f003 0304 	and.w	r3, r3, #4
 80009a2:	61bb      	str	r3, [r7, #24]
 80009a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	617b      	str	r3, [r7, #20]
 80009aa:	4b74      	ldr	r3, [pc, #464]	; (8000b7c <MX_GPIO_Init+0x208>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	4a73      	ldr	r2, [pc, #460]	; (8000b7c <MX_GPIO_Init+0x208>)
 80009b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009b4:	6313      	str	r3, [r2, #48]	; 0x30
 80009b6:	4b71      	ldr	r3, [pc, #452]	; (8000b7c <MX_GPIO_Init+0x208>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009be:	617b      	str	r3, [r7, #20]
 80009c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	613b      	str	r3, [r7, #16]
 80009c6:	4b6d      	ldr	r3, [pc, #436]	; (8000b7c <MX_GPIO_Init+0x208>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	4a6c      	ldr	r2, [pc, #432]	; (8000b7c <MX_GPIO_Init+0x208>)
 80009cc:	f043 0301 	orr.w	r3, r3, #1
 80009d0:	6313      	str	r3, [r2, #48]	; 0x30
 80009d2:	4b6a      	ldr	r3, [pc, #424]	; (8000b7c <MX_GPIO_Init+0x208>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	613b      	str	r3, [r7, #16]
 80009dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	60fb      	str	r3, [r7, #12]
 80009e2:	4b66      	ldr	r3, [pc, #408]	; (8000b7c <MX_GPIO_Init+0x208>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	4a65      	ldr	r2, [pc, #404]	; (8000b7c <MX_GPIO_Init+0x208>)
 80009e8:	f043 0302 	orr.w	r3, r3, #2
 80009ec:	6313      	str	r3, [r2, #48]	; 0x30
 80009ee:	4b63      	ldr	r3, [pc, #396]	; (8000b7c <MX_GPIO_Init+0x208>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	f003 0302 	and.w	r3, r3, #2
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	60bb      	str	r3, [r7, #8]
 80009fe:	4b5f      	ldr	r3, [pc, #380]	; (8000b7c <MX_GPIO_Init+0x208>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	4a5e      	ldr	r2, [pc, #376]	; (8000b7c <MX_GPIO_Init+0x208>)
 8000a04:	f043 0308 	orr.w	r3, r3, #8
 8000a08:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0a:	4b5c      	ldr	r3, [pc, #368]	; (8000b7c <MX_GPIO_Init+0x208>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	f003 0308 	and.w	r3, r3, #8
 8000a12:	60bb      	str	r3, [r7, #8]
 8000a14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	607b      	str	r3, [r7, #4]
 8000a1a:	4b58      	ldr	r3, [pc, #352]	; (8000b7c <MX_GPIO_Init+0x208>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	4a57      	ldr	r2, [pc, #348]	; (8000b7c <MX_GPIO_Init+0x208>)
 8000a20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a24:	6313      	str	r3, [r2, #48]	; 0x30
 8000a26:	4b55      	ldr	r3, [pc, #340]	; (8000b7c <MX_GPIO_Init+0x208>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a32:	2200      	movs	r2, #0
 8000a34:	f244 0181 	movw	r1, #16513	; 0x4081
 8000a38:	4851      	ldr	r0, [pc, #324]	; (8000b80 <MX_GPIO_Init+0x20c>)
 8000a3a:	f000 fd65 	bl	8001508 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2140      	movs	r1, #64	; 0x40
 8000a42:	4850      	ldr	r0, [pc, #320]	; (8000b84 <MX_GPIO_Init+0x210>)
 8000a44:	f000 fd60 	bl	8001508 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a4e:	4b4e      	ldr	r3, [pc, #312]	; (8000b88 <MX_GPIO_Init+0x214>)
 8000a50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	2300      	movs	r3, #0
 8000a54:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a56:	f107 031c 	add.w	r3, r7, #28
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	484b      	ldr	r0, [pc, #300]	; (8000b8c <MX_GPIO_Init+0x218>)
 8000a5e:	f000 fba9 	bl	80011b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000a62:	2332      	movs	r3, #50	; 0x32
 8000a64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a66:	2302      	movs	r3, #2
 8000a68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a6e:	2303      	movs	r3, #3
 8000a70:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a72:	230b      	movs	r3, #11
 8000a74:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a76:	f107 031c 	add.w	r3, r7, #28
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4843      	ldr	r0, [pc, #268]	; (8000b8c <MX_GPIO_Init+0x218>)
 8000a7e:	f000 fb99 	bl	80011b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000a82:	2386      	movs	r3, #134	; 0x86
 8000a84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a86:	2302      	movs	r3, #2
 8000a88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a8e:	2303      	movs	r3, #3
 8000a90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a92:	230b      	movs	r3, #11
 8000a94:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a96:	f107 031c 	add.w	r3, r7, #28
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	483c      	ldr	r0, [pc, #240]	; (8000b90 <MX_GPIO_Init+0x21c>)
 8000a9e:	f000 fb89 	bl	80011b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000aa2:	f244 0381 	movw	r3, #16513	; 0x4081
 8000aa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab4:	f107 031c 	add.w	r3, r7, #28
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4831      	ldr	r0, [pc, #196]	; (8000b80 <MX_GPIO_Init+0x20c>)
 8000abc:	f000 fb7a 	bl	80011b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000ac0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ac4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	2300      	movs	r3, #0
 8000acc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ace:	2303      	movs	r3, #3
 8000ad0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ad2:	230b      	movs	r3, #11
 8000ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000ad6:	f107 031c 	add.w	r3, r7, #28
 8000ada:	4619      	mov	r1, r3
 8000adc:	4828      	ldr	r0, [pc, #160]	; (8000b80 <MX_GPIO_Init+0x20c>)
 8000ade:	f000 fb69 	bl	80011b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000ae2:	2340      	movs	r3, #64	; 0x40
 8000ae4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aee:	2300      	movs	r3, #0
 8000af0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000af2:	f107 031c 	add.w	r3, r7, #28
 8000af6:	4619      	mov	r1, r3
 8000af8:	4822      	ldr	r0, [pc, #136]	; (8000b84 <MX_GPIO_Init+0x210>)
 8000afa:	f000 fb5b 	bl	80011b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000afe:	2380      	movs	r3, #128	; 0x80
 8000b00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b02:	2300      	movs	r3, #0
 8000b04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b0a:	f107 031c 	add.w	r3, r7, #28
 8000b0e:	4619      	mov	r1, r3
 8000b10:	481c      	ldr	r0, [pc, #112]	; (8000b84 <MX_GPIO_Init+0x210>)
 8000b12:	f000 fb4f 	bl	80011b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000b16:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000b1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b24:	2303      	movs	r3, #3
 8000b26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000b28:	230a      	movs	r3, #10
 8000b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	f107 031c 	add.w	r3, r7, #28
 8000b30:	4619      	mov	r1, r3
 8000b32:	4817      	ldr	r0, [pc, #92]	; (8000b90 <MX_GPIO_Init+0x21c>)
 8000b34:	f000 fb3e 	bl	80011b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000b38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	2300      	movs	r3, #0
 8000b44:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000b46:	f107 031c 	add.w	r3, r7, #28
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	4810      	ldr	r0, [pc, #64]	; (8000b90 <MX_GPIO_Init+0x21c>)
 8000b4e:	f000 fb31 	bl	80011b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000b52:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000b56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b58:	2302      	movs	r3, #2
 8000b5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b60:	2303      	movs	r3, #3
 8000b62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b64:	230b      	movs	r3, #11
 8000b66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b68:	f107 031c 	add.w	r3, r7, #28
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4805      	ldr	r0, [pc, #20]	; (8000b84 <MX_GPIO_Init+0x210>)
 8000b70:	f000 fb20 	bl	80011b4 <HAL_GPIO_Init>

}
 8000b74:	bf00      	nop
 8000b76:	3730      	adds	r7, #48	; 0x30
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	40023800 	.word	0x40023800
 8000b80:	40020400 	.word	0x40020400
 8000b84:	40021800 	.word	0x40021800
 8000b88:	10110000 	.word	0x10110000
 8000b8c:	40020800 	.word	0x40020800
 8000b90:	40020000 	.word	0x40020000

08000b94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
	...

08000ba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	607b      	str	r3, [r7, #4]
 8000bae:	4b10      	ldr	r3, [pc, #64]	; (8000bf0 <HAL_MspInit+0x4c>)
 8000bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bb2:	4a0f      	ldr	r2, [pc, #60]	; (8000bf0 <HAL_MspInit+0x4c>)
 8000bb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bb8:	6453      	str	r3, [r2, #68]	; 0x44
 8000bba:	4b0d      	ldr	r3, [pc, #52]	; (8000bf0 <HAL_MspInit+0x4c>)
 8000bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bc2:	607b      	str	r3, [r7, #4]
 8000bc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	603b      	str	r3, [r7, #0]
 8000bca:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <HAL_MspInit+0x4c>)
 8000bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bce:	4a08      	ldr	r2, [pc, #32]	; (8000bf0 <HAL_MspInit+0x4c>)
 8000bd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bd4:	6413      	str	r3, [r2, #64]	; 0x40
 8000bd6:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <HAL_MspInit+0x4c>)
 8000bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bde:	603b      	str	r3, [r7, #0]
 8000be0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000be2:	bf00      	nop
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	40023800 	.word	0x40023800

08000bf4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b083      	sub	sp, #12
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a05      	ldr	r2, [pc, #20]	; (8000c18 <HAL_RTC_MspInit+0x24>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d102      	bne.n	8000c0c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000c06:	4b05      	ldr	r3, [pc, #20]	; (8000c1c <HAL_RTC_MspInit+0x28>)
 8000c08:	2201      	movs	r2, #1
 8000c0a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000c0c:	bf00      	nop
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr
 8000c18:	40002800 	.word	0x40002800
 8000c1c:	42470e3c 	.word	0x42470e3c

08000c20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c30:	d115      	bne.n	8000c5e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	60fb      	str	r3, [r7, #12]
 8000c36:	4b0c      	ldr	r3, [pc, #48]	; (8000c68 <HAL_TIM_Base_MspInit+0x48>)
 8000c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c3a:	4a0b      	ldr	r2, [pc, #44]	; (8000c68 <HAL_TIM_Base_MspInit+0x48>)
 8000c3c:	f043 0301 	orr.w	r3, r3, #1
 8000c40:	6413      	str	r3, [r2, #64]	; 0x40
 8000c42:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <HAL_TIM_Base_MspInit+0x48>)
 8000c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c46:	f003 0301 	and.w	r3, r3, #1
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2100      	movs	r1, #0
 8000c52:	201c      	movs	r0, #28
 8000c54:	f000 fa55 	bl	8001102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c58:	201c      	movs	r0, #28
 8000c5a:	f000 fa6e 	bl	800113a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000c5e:	bf00      	nop
 8000c60:	3710      	adds	r7, #16
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40023800 	.word	0x40023800

08000c6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b08a      	sub	sp, #40	; 0x28
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c74:	f107 0314 	add.w	r3, r7, #20
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
 8000c7c:	605a      	str	r2, [r3, #4]
 8000c7e:	609a      	str	r2, [r3, #8]
 8000c80:	60da      	str	r2, [r3, #12]
 8000c82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a1d      	ldr	r2, [pc, #116]	; (8000d00 <HAL_UART_MspInit+0x94>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d134      	bne.n	8000cf8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	613b      	str	r3, [r7, #16]
 8000c92:	4b1c      	ldr	r3, [pc, #112]	; (8000d04 <HAL_UART_MspInit+0x98>)
 8000c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c96:	4a1b      	ldr	r2, [pc, #108]	; (8000d04 <HAL_UART_MspInit+0x98>)
 8000c98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c9c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c9e:	4b19      	ldr	r3, [pc, #100]	; (8000d04 <HAL_UART_MspInit+0x98>)
 8000ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ca6:	613b      	str	r3, [r7, #16]
 8000ca8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	60fb      	str	r3, [r7, #12]
 8000cae:	4b15      	ldr	r3, [pc, #84]	; (8000d04 <HAL_UART_MspInit+0x98>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	4a14      	ldr	r2, [pc, #80]	; (8000d04 <HAL_UART_MspInit+0x98>)
 8000cb4:	f043 0308 	orr.w	r3, r3, #8
 8000cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cba:	4b12      	ldr	r3, [pc, #72]	; (8000d04 <HAL_UART_MspInit+0x98>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	f003 0308 	and.w	r3, r3, #8
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000cc6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000cca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000cd8:	2307      	movs	r3, #7
 8000cda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cdc:	f107 0314 	add.w	r3, r7, #20
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4809      	ldr	r0, [pc, #36]	; (8000d08 <HAL_UART_MspInit+0x9c>)
 8000ce4:	f000 fa66 	bl	80011b4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000ce8:	2200      	movs	r2, #0
 8000cea:	2100      	movs	r1, #0
 8000cec:	2027      	movs	r0, #39	; 0x27
 8000cee:	f000 fa08 	bl	8001102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000cf2:	2027      	movs	r0, #39	; 0x27
 8000cf4:	f000 fa21 	bl	800113a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000cf8:	bf00      	nop
 8000cfa:	3728      	adds	r7, #40	; 0x28
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	40004800 	.word	0x40004800
 8000d04:	40023800 	.word	0x40023800
 8000d08:	40020c00 	.word	0x40020c00

08000d0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d1a:	b480      	push	{r7}
 8000d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d1e:	e7fe      	b.n	8000d1e <HardFault_Handler+0x4>

08000d20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d24:	e7fe      	b.n	8000d24 <MemManage_Handler+0x4>

08000d26 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d26:	b480      	push	{r7}
 8000d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d2a:	e7fe      	b.n	8000d2a <BusFault_Handler+0x4>

08000d2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d30:	e7fe      	b.n	8000d30 <UsageFault_Handler+0x4>

08000d32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d32:	b480      	push	{r7}
 8000d34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d44:	bf00      	nop
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr

08000d4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d4e:	b480      	push	{r7}
 8000d50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d52:	bf00      	nop
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d60:	f000 f8d4 	bl	8000f0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d6c:	4802      	ldr	r0, [pc, #8]	; (8000d78 <TIM2_IRQHandler+0x10>)
 8000d6e:	f001 fb89 	bl	8002484 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d72:	bf00      	nop
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	20000130 	.word	0x20000130

08000d7c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000d80:	4802      	ldr	r0, [pc, #8]	; (8000d8c <USART3_IRQHandler+0x10>)
 8000d82:	f001 ffc3 	bl	8002d0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20000098 	.word	0x20000098

08000d90 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000d98:	4b11      	ldr	r3, [pc, #68]	; (8000de0 <_sbrk+0x50>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d102      	bne.n	8000da6 <_sbrk+0x16>
		heap_end = &end;
 8000da0:	4b0f      	ldr	r3, [pc, #60]	; (8000de0 <_sbrk+0x50>)
 8000da2:	4a10      	ldr	r2, [pc, #64]	; (8000de4 <_sbrk+0x54>)
 8000da4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000da6:	4b0e      	ldr	r3, [pc, #56]	; (8000de0 <_sbrk+0x50>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000dac:	4b0c      	ldr	r3, [pc, #48]	; (8000de0 <_sbrk+0x50>)
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4413      	add	r3, r2
 8000db4:	466a      	mov	r2, sp
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d907      	bls.n	8000dca <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000dba:	f002 fd63 	bl	8003884 <__errno>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	230c      	movs	r3, #12
 8000dc2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc8:	e006      	b.n	8000dd8 <_sbrk+0x48>
	}

	heap_end += incr;
 8000dca:	4b05      	ldr	r3, [pc, #20]	; (8000de0 <_sbrk+0x50>)
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	4a03      	ldr	r2, [pc, #12]	; (8000de0 <_sbrk+0x50>)
 8000dd4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3710      	adds	r7, #16
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	2000008c 	.word	0x2000008c
 8000de4:	20000180 	.word	0x20000180

08000de8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dec:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <SystemInit+0x28>)
 8000dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000df2:	4a07      	ldr	r2, [pc, #28]	; (8000e10 <SystemInit+0x28>)
 8000df4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000df8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000dfc:	4b04      	ldr	r3, [pc, #16]	; (8000e10 <SystemInit+0x28>)
 8000dfe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e02:	609a      	str	r2, [r3, #8]
#endif
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	e000ed00 	.word	0xe000ed00

08000e14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000e14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e4c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000e18:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000e1a:	e003      	b.n	8000e24 <LoopCopyDataInit>

08000e1c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000e1c:	4b0c      	ldr	r3, [pc, #48]	; (8000e50 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000e1e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000e20:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000e22:	3104      	adds	r1, #4

08000e24 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000e24:	480b      	ldr	r0, [pc, #44]	; (8000e54 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000e26:	4b0c      	ldr	r3, [pc, #48]	; (8000e58 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000e28:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000e2a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000e2c:	d3f6      	bcc.n	8000e1c <CopyDataInit>
  ldr  r2, =_sbss
 8000e2e:	4a0b      	ldr	r2, [pc, #44]	; (8000e5c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000e30:	e002      	b.n	8000e38 <LoopFillZerobss>

08000e32 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000e32:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000e34:	f842 3b04 	str.w	r3, [r2], #4

08000e38 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000e38:	4b09      	ldr	r3, [pc, #36]	; (8000e60 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000e3a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000e3c:	d3f9      	bcc.n	8000e32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e3e:	f7ff ffd3 	bl	8000de8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e42:	f002 fd25 	bl	8003890 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e46:	f7ff fc57 	bl	80006f8 <main>
  bx  lr    
 8000e4a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000e4c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8000e50:	080041c0 	.word	0x080041c0
  ldr  r0, =_sdata
 8000e54:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000e58:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000e5c:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000e60:	2000017c 	.word	0x2000017c

08000e64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e64:	e7fe      	b.n	8000e64 <ADC_IRQHandler>
	...

08000e68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e6c:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <HAL_Init+0x40>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a0d      	ldr	r2, [pc, #52]	; (8000ea8 <HAL_Init+0x40>)
 8000e72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e78:	4b0b      	ldr	r3, [pc, #44]	; (8000ea8 <HAL_Init+0x40>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a0a      	ldr	r2, [pc, #40]	; (8000ea8 <HAL_Init+0x40>)
 8000e7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e84:	4b08      	ldr	r3, [pc, #32]	; (8000ea8 <HAL_Init+0x40>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a07      	ldr	r2, [pc, #28]	; (8000ea8 <HAL_Init+0x40>)
 8000e8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e90:	2003      	movs	r0, #3
 8000e92:	f000 f92b 	bl	80010ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e96:	2000      	movs	r0, #0
 8000e98:	f000 f808 	bl	8000eac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e9c:	f7ff fe82 	bl	8000ba4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ea0:	2300      	movs	r3, #0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40023c00 	.word	0x40023c00

08000eac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb4:	4b12      	ldr	r3, [pc, #72]	; (8000f00 <HAL_InitTick+0x54>)
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	4b12      	ldr	r3, [pc, #72]	; (8000f04 <HAL_InitTick+0x58>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ec2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f000 f943 	bl	8001156 <HAL_SYSTICK_Config>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e00e      	b.n	8000ef8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2b0f      	cmp	r3, #15
 8000ede:	d80a      	bhi.n	8000ef6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	6879      	ldr	r1, [r7, #4]
 8000ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee8:	f000 f90b 	bl	8001102 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eec:	4a06      	ldr	r2, [pc, #24]	; (8000f08 <HAL_InitTick+0x5c>)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	e000      	b.n	8000ef8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	20000000 	.word	0x20000000
 8000f04:	20000008 	.word	0x20000008
 8000f08:	20000004 	.word	0x20000004

08000f0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f10:	4b06      	ldr	r3, [pc, #24]	; (8000f2c <HAL_IncTick+0x20>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	461a      	mov	r2, r3
 8000f16:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <HAL_IncTick+0x24>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	4a04      	ldr	r2, [pc, #16]	; (8000f30 <HAL_IncTick+0x24>)
 8000f1e:	6013      	str	r3, [r2, #0]
}
 8000f20:	bf00      	nop
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	20000008 	.word	0x20000008
 8000f30:	20000174 	.word	0x20000174

08000f34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  return uwTick;
 8000f38:	4b03      	ldr	r3, [pc, #12]	; (8000f48 <HAL_GetTick+0x14>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	20000174 	.word	0x20000174

08000f4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	f003 0307 	and.w	r3, r3, #7
 8000f5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f5c:	4b0c      	ldr	r3, [pc, #48]	; (8000f90 <__NVIC_SetPriorityGrouping+0x44>)
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f62:	68ba      	ldr	r2, [r7, #8]
 8000f64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f68:	4013      	ands	r3, r2
 8000f6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f7e:	4a04      	ldr	r2, [pc, #16]	; (8000f90 <__NVIC_SetPriorityGrouping+0x44>)
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	60d3      	str	r3, [r2, #12]
}
 8000f84:	bf00      	nop
 8000f86:	3714      	adds	r7, #20
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f98:	4b04      	ldr	r3, [pc, #16]	; (8000fac <__NVIC_GetPriorityGrouping+0x18>)
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	0a1b      	lsrs	r3, r3, #8
 8000f9e:	f003 0307 	and.w	r3, r3, #7
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	e000ed00 	.word	0xe000ed00

08000fb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	db0b      	blt.n	8000fda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	f003 021f 	and.w	r2, r3, #31
 8000fc8:	4907      	ldr	r1, [pc, #28]	; (8000fe8 <__NVIC_EnableIRQ+0x38>)
 8000fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fce:	095b      	lsrs	r3, r3, #5
 8000fd0:	2001      	movs	r0, #1
 8000fd2:	fa00 f202 	lsl.w	r2, r0, r2
 8000fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fda:	bf00      	nop
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	e000e100 	.word	0xe000e100

08000fec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	6039      	str	r1, [r7, #0]
 8000ff6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	db0a      	blt.n	8001016 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	b2da      	uxtb	r2, r3
 8001004:	490c      	ldr	r1, [pc, #48]	; (8001038 <__NVIC_SetPriority+0x4c>)
 8001006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100a:	0112      	lsls	r2, r2, #4
 800100c:	b2d2      	uxtb	r2, r2
 800100e:	440b      	add	r3, r1
 8001010:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001014:	e00a      	b.n	800102c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	b2da      	uxtb	r2, r3
 800101a:	4908      	ldr	r1, [pc, #32]	; (800103c <__NVIC_SetPriority+0x50>)
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	f003 030f 	and.w	r3, r3, #15
 8001022:	3b04      	subs	r3, #4
 8001024:	0112      	lsls	r2, r2, #4
 8001026:	b2d2      	uxtb	r2, r2
 8001028:	440b      	add	r3, r1
 800102a:	761a      	strb	r2, [r3, #24]
}
 800102c:	bf00      	nop
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	e000e100 	.word	0xe000e100
 800103c:	e000ed00 	.word	0xe000ed00

08001040 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001040:	b480      	push	{r7}
 8001042:	b089      	sub	sp, #36	; 0x24
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	f003 0307 	and.w	r3, r3, #7
 8001052:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	f1c3 0307 	rsb	r3, r3, #7
 800105a:	2b04      	cmp	r3, #4
 800105c:	bf28      	it	cs
 800105e:	2304      	movcs	r3, #4
 8001060:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	3304      	adds	r3, #4
 8001066:	2b06      	cmp	r3, #6
 8001068:	d902      	bls.n	8001070 <NVIC_EncodePriority+0x30>
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	3b03      	subs	r3, #3
 800106e:	e000      	b.n	8001072 <NVIC_EncodePriority+0x32>
 8001070:	2300      	movs	r3, #0
 8001072:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001074:	f04f 32ff 	mov.w	r2, #4294967295
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	fa02 f303 	lsl.w	r3, r2, r3
 800107e:	43da      	mvns	r2, r3
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	401a      	ands	r2, r3
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001088:	f04f 31ff 	mov.w	r1, #4294967295
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	fa01 f303 	lsl.w	r3, r1, r3
 8001092:	43d9      	mvns	r1, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001098:	4313      	orrs	r3, r2
         );
}
 800109a:	4618      	mov	r0, r3
 800109c:	3724      	adds	r7, #36	; 0x24
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
	...

080010a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	3b01      	subs	r3, #1
 80010b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010b8:	d301      	bcc.n	80010be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010ba:	2301      	movs	r3, #1
 80010bc:	e00f      	b.n	80010de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010be:	4a0a      	ldr	r2, [pc, #40]	; (80010e8 <SysTick_Config+0x40>)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	3b01      	subs	r3, #1
 80010c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010c6:	210f      	movs	r1, #15
 80010c8:	f04f 30ff 	mov.w	r0, #4294967295
 80010cc:	f7ff ff8e 	bl	8000fec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010d0:	4b05      	ldr	r3, [pc, #20]	; (80010e8 <SysTick_Config+0x40>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010d6:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <SysTick_Config+0x40>)
 80010d8:	2207      	movs	r2, #7
 80010da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	e000e010 	.word	0xe000e010

080010ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff ff29 	bl	8000f4c <__NVIC_SetPriorityGrouping>
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001102:	b580      	push	{r7, lr}
 8001104:	b086      	sub	sp, #24
 8001106:	af00      	add	r7, sp, #0
 8001108:	4603      	mov	r3, r0
 800110a:	60b9      	str	r1, [r7, #8]
 800110c:	607a      	str	r2, [r7, #4]
 800110e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001114:	f7ff ff3e 	bl	8000f94 <__NVIC_GetPriorityGrouping>
 8001118:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	68b9      	ldr	r1, [r7, #8]
 800111e:	6978      	ldr	r0, [r7, #20]
 8001120:	f7ff ff8e 	bl	8001040 <NVIC_EncodePriority>
 8001124:	4602      	mov	r2, r0
 8001126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800112a:	4611      	mov	r1, r2
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ff5d 	bl	8000fec <__NVIC_SetPriority>
}
 8001132:	bf00      	nop
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	4603      	mov	r3, r0
 8001142:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff ff31 	bl	8000fb0 <__NVIC_EnableIRQ>
}
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b082      	sub	sp, #8
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f7ff ffa2 	bl	80010a8 <SysTick_Config>
 8001164:	4603      	mov	r3, r0
}
 8001166:	4618      	mov	r0, r3
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}

0800116e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800116e:	b480      	push	{r7}
 8001170:	b083      	sub	sp, #12
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800117c:	b2db      	uxtb	r3, r3
 800117e:	2b02      	cmp	r3, #2
 8001180:	d004      	beq.n	800118c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2280      	movs	r2, #128	; 0x80
 8001186:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e00c      	b.n	80011a6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2205      	movs	r2, #5
 8001190:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f022 0201 	bic.w	r2, r2, #1
 80011a2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80011a4:	2300      	movs	r3, #0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
	...

080011b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b089      	sub	sp, #36	; 0x24
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011be:	2300      	movs	r3, #0
 80011c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011c2:	2300      	movs	r3, #0
 80011c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011ca:	2300      	movs	r3, #0
 80011cc:	61fb      	str	r3, [r7, #28]
 80011ce:	e177      	b.n	80014c0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011d0:	2201      	movs	r2, #1
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	fa02 f303 	lsl.w	r3, r2, r3
 80011d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	697a      	ldr	r2, [r7, #20]
 80011e0:	4013      	ands	r3, r2
 80011e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	f040 8166 	bne.w	80014ba <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d00b      	beq.n	800120e <HAL_GPIO_Init+0x5a>
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	d007      	beq.n	800120e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001202:	2b11      	cmp	r3, #17
 8001204:	d003      	beq.n	800120e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	2b12      	cmp	r3, #18
 800120c:	d130      	bne.n	8001270 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	2203      	movs	r2, #3
 800121a:	fa02 f303 	lsl.w	r3, r2, r3
 800121e:	43db      	mvns	r3, r3
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4013      	ands	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	68da      	ldr	r2, [r3, #12]
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	fa02 f303 	lsl.w	r3, r2, r3
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	4313      	orrs	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001244:	2201      	movs	r2, #1
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	43db      	mvns	r3, r3
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4013      	ands	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	091b      	lsrs	r3, r3, #4
 800125a:	f003 0201 	and.w	r2, r3, #1
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	4313      	orrs	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	2203      	movs	r2, #3
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	43db      	mvns	r3, r3
 8001282:	69ba      	ldr	r2, [r7, #24]
 8001284:	4013      	ands	r3, r2
 8001286:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	689a      	ldr	r2, [r3, #8]
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	fa02 f303 	lsl.w	r3, r2, r3
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	4313      	orrs	r3, r2
 8001298:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	69ba      	ldr	r2, [r7, #24]
 800129e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d003      	beq.n	80012b0 <HAL_GPIO_Init+0xfc>
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	2b12      	cmp	r3, #18
 80012ae:	d123      	bne.n	80012f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	08da      	lsrs	r2, r3, #3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	3208      	adds	r2, #8
 80012b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	f003 0307 	and.w	r3, r3, #7
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	220f      	movs	r2, #15
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	43db      	mvns	r3, r3
 80012ce:	69ba      	ldr	r2, [r7, #24]
 80012d0:	4013      	ands	r3, r2
 80012d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	691a      	ldr	r2, [r3, #16]
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	08da      	lsrs	r2, r3, #3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	3208      	adds	r2, #8
 80012f2:	69b9      	ldr	r1, [r7, #24]
 80012f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	2203      	movs	r2, #3
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	43db      	mvns	r3, r3
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	4013      	ands	r3, r2
 800130e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f003 0203 	and.w	r2, r3, #3
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	fa02 f303 	lsl.w	r3, r2, r3
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	4313      	orrs	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001334:	2b00      	cmp	r3, #0
 8001336:	f000 80c0 	beq.w	80014ba <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800133a:	2300      	movs	r3, #0
 800133c:	60fb      	str	r3, [r7, #12]
 800133e:	4b65      	ldr	r3, [pc, #404]	; (80014d4 <HAL_GPIO_Init+0x320>)
 8001340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001342:	4a64      	ldr	r2, [pc, #400]	; (80014d4 <HAL_GPIO_Init+0x320>)
 8001344:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001348:	6453      	str	r3, [r2, #68]	; 0x44
 800134a:	4b62      	ldr	r3, [pc, #392]	; (80014d4 <HAL_GPIO_Init+0x320>)
 800134c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800134e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001352:	60fb      	str	r3, [r7, #12]
 8001354:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001356:	4a60      	ldr	r2, [pc, #384]	; (80014d8 <HAL_GPIO_Init+0x324>)
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	089b      	lsrs	r3, r3, #2
 800135c:	3302      	adds	r3, #2
 800135e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001362:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	f003 0303 	and.w	r3, r3, #3
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	220f      	movs	r2, #15
 800136e:	fa02 f303 	lsl.w	r3, r2, r3
 8001372:	43db      	mvns	r3, r3
 8001374:	69ba      	ldr	r2, [r7, #24]
 8001376:	4013      	ands	r3, r2
 8001378:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a57      	ldr	r2, [pc, #348]	; (80014dc <HAL_GPIO_Init+0x328>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d037      	beq.n	80013f2 <HAL_GPIO_Init+0x23e>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a56      	ldr	r2, [pc, #344]	; (80014e0 <HAL_GPIO_Init+0x32c>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d031      	beq.n	80013ee <HAL_GPIO_Init+0x23a>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a55      	ldr	r2, [pc, #340]	; (80014e4 <HAL_GPIO_Init+0x330>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d02b      	beq.n	80013ea <HAL_GPIO_Init+0x236>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4a54      	ldr	r2, [pc, #336]	; (80014e8 <HAL_GPIO_Init+0x334>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d025      	beq.n	80013e6 <HAL_GPIO_Init+0x232>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a53      	ldr	r2, [pc, #332]	; (80014ec <HAL_GPIO_Init+0x338>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d01f      	beq.n	80013e2 <HAL_GPIO_Init+0x22e>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a52      	ldr	r2, [pc, #328]	; (80014f0 <HAL_GPIO_Init+0x33c>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d019      	beq.n	80013de <HAL_GPIO_Init+0x22a>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4a51      	ldr	r2, [pc, #324]	; (80014f4 <HAL_GPIO_Init+0x340>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d013      	beq.n	80013da <HAL_GPIO_Init+0x226>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a50      	ldr	r2, [pc, #320]	; (80014f8 <HAL_GPIO_Init+0x344>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d00d      	beq.n	80013d6 <HAL_GPIO_Init+0x222>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a4f      	ldr	r2, [pc, #316]	; (80014fc <HAL_GPIO_Init+0x348>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d007      	beq.n	80013d2 <HAL_GPIO_Init+0x21e>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a4e      	ldr	r2, [pc, #312]	; (8001500 <HAL_GPIO_Init+0x34c>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d101      	bne.n	80013ce <HAL_GPIO_Init+0x21a>
 80013ca:	2309      	movs	r3, #9
 80013cc:	e012      	b.n	80013f4 <HAL_GPIO_Init+0x240>
 80013ce:	230a      	movs	r3, #10
 80013d0:	e010      	b.n	80013f4 <HAL_GPIO_Init+0x240>
 80013d2:	2308      	movs	r3, #8
 80013d4:	e00e      	b.n	80013f4 <HAL_GPIO_Init+0x240>
 80013d6:	2307      	movs	r3, #7
 80013d8:	e00c      	b.n	80013f4 <HAL_GPIO_Init+0x240>
 80013da:	2306      	movs	r3, #6
 80013dc:	e00a      	b.n	80013f4 <HAL_GPIO_Init+0x240>
 80013de:	2305      	movs	r3, #5
 80013e0:	e008      	b.n	80013f4 <HAL_GPIO_Init+0x240>
 80013e2:	2304      	movs	r3, #4
 80013e4:	e006      	b.n	80013f4 <HAL_GPIO_Init+0x240>
 80013e6:	2303      	movs	r3, #3
 80013e8:	e004      	b.n	80013f4 <HAL_GPIO_Init+0x240>
 80013ea:	2302      	movs	r3, #2
 80013ec:	e002      	b.n	80013f4 <HAL_GPIO_Init+0x240>
 80013ee:	2301      	movs	r3, #1
 80013f0:	e000      	b.n	80013f4 <HAL_GPIO_Init+0x240>
 80013f2:	2300      	movs	r3, #0
 80013f4:	69fa      	ldr	r2, [r7, #28]
 80013f6:	f002 0203 	and.w	r2, r2, #3
 80013fa:	0092      	lsls	r2, r2, #2
 80013fc:	4093      	lsls	r3, r2
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	4313      	orrs	r3, r2
 8001402:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001404:	4934      	ldr	r1, [pc, #208]	; (80014d8 <HAL_GPIO_Init+0x324>)
 8001406:	69fb      	ldr	r3, [r7, #28]
 8001408:	089b      	lsrs	r3, r3, #2
 800140a:	3302      	adds	r3, #2
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001412:	4b3c      	ldr	r3, [pc, #240]	; (8001504 <HAL_GPIO_Init+0x350>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	43db      	mvns	r3, r3
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	4013      	ands	r3, r2
 8001420:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d003      	beq.n	8001436 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	4313      	orrs	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001436:	4a33      	ldr	r2, [pc, #204]	; (8001504 <HAL_GPIO_Init+0x350>)
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800143c:	4b31      	ldr	r3, [pc, #196]	; (8001504 <HAL_GPIO_Init+0x350>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	43db      	mvns	r3, r3
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	4013      	ands	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001454:	2b00      	cmp	r3, #0
 8001456:	d003      	beq.n	8001460 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	4313      	orrs	r3, r2
 800145e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001460:	4a28      	ldr	r2, [pc, #160]	; (8001504 <HAL_GPIO_Init+0x350>)
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001466:	4b27      	ldr	r3, [pc, #156]	; (8001504 <HAL_GPIO_Init+0x350>)
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	43db      	mvns	r3, r3
 8001470:	69ba      	ldr	r2, [r7, #24]
 8001472:	4013      	ands	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d003      	beq.n	800148a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001482:	69ba      	ldr	r2, [r7, #24]
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	4313      	orrs	r3, r2
 8001488:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800148a:	4a1e      	ldr	r2, [pc, #120]	; (8001504 <HAL_GPIO_Init+0x350>)
 800148c:	69bb      	ldr	r3, [r7, #24]
 800148e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001490:	4b1c      	ldr	r3, [pc, #112]	; (8001504 <HAL_GPIO_Init+0x350>)
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	43db      	mvns	r3, r3
 800149a:	69ba      	ldr	r2, [r7, #24]
 800149c:	4013      	ands	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d003      	beq.n	80014b4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014b4:	4a13      	ldr	r2, [pc, #76]	; (8001504 <HAL_GPIO_Init+0x350>)
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3301      	adds	r3, #1
 80014be:	61fb      	str	r3, [r7, #28]
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	2b0f      	cmp	r3, #15
 80014c4:	f67f ae84 	bls.w	80011d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014c8:	bf00      	nop
 80014ca:	3724      	adds	r7, #36	; 0x24
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr
 80014d4:	40023800 	.word	0x40023800
 80014d8:	40013800 	.word	0x40013800
 80014dc:	40020000 	.word	0x40020000
 80014e0:	40020400 	.word	0x40020400
 80014e4:	40020800 	.word	0x40020800
 80014e8:	40020c00 	.word	0x40020c00
 80014ec:	40021000 	.word	0x40021000
 80014f0:	40021400 	.word	0x40021400
 80014f4:	40021800 	.word	0x40021800
 80014f8:	40021c00 	.word	0x40021c00
 80014fc:	40022000 	.word	0x40022000
 8001500:	40022400 	.word	0x40022400
 8001504:	40013c00 	.word	0x40013c00

08001508 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	460b      	mov	r3, r1
 8001512:	807b      	strh	r3, [r7, #2]
 8001514:	4613      	mov	r3, r2
 8001516:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001518:	787b      	ldrb	r3, [r7, #1]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d003      	beq.n	8001526 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800151e:	887a      	ldrh	r2, [r7, #2]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001524:	e003      	b.n	800152e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001526:	887b      	ldrh	r3, [r7, #2]
 8001528:	041a      	lsls	r2, r3, #16
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	619a      	str	r2, [r3, #24]
}
 800152e:	bf00      	nop
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
	...

0800153c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001542:	2300      	movs	r3, #0
 8001544:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	603b      	str	r3, [r7, #0]
 800154a:	4b20      	ldr	r3, [pc, #128]	; (80015cc <HAL_PWREx_EnableOverDrive+0x90>)
 800154c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154e:	4a1f      	ldr	r2, [pc, #124]	; (80015cc <HAL_PWREx_EnableOverDrive+0x90>)
 8001550:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001554:	6413      	str	r3, [r2, #64]	; 0x40
 8001556:	4b1d      	ldr	r3, [pc, #116]	; (80015cc <HAL_PWREx_EnableOverDrive+0x90>)
 8001558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800155e:	603b      	str	r3, [r7, #0]
 8001560:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001562:	4b1b      	ldr	r3, [pc, #108]	; (80015d0 <HAL_PWREx_EnableOverDrive+0x94>)
 8001564:	2201      	movs	r2, #1
 8001566:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001568:	f7ff fce4 	bl	8000f34 <HAL_GetTick>
 800156c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800156e:	e009      	b.n	8001584 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001570:	f7ff fce0 	bl	8000f34 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800157e:	d901      	bls.n	8001584 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e01f      	b.n	80015c4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001584:	4b13      	ldr	r3, [pc, #76]	; (80015d4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800158c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001590:	d1ee      	bne.n	8001570 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001592:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001594:	2201      	movs	r2, #1
 8001596:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001598:	f7ff fccc 	bl	8000f34 <HAL_GetTick>
 800159c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800159e:	e009      	b.n	80015b4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80015a0:	f7ff fcc8 	bl	8000f34 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80015ae:	d901      	bls.n	80015b4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80015b0:	2303      	movs	r3, #3
 80015b2:	e007      	b.n	80015c4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80015b4:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <HAL_PWREx_EnableOverDrive+0x98>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80015c0:	d1ee      	bne.n	80015a0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40023800 	.word	0x40023800
 80015d0:	420e0040 	.word	0x420e0040
 80015d4:	40007000 	.word	0x40007000
 80015d8:	420e0044 	.word	0x420e0044

080015dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d101      	bne.n	80015ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e25b      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d075      	beq.n	80016e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015fa:	4ba3      	ldr	r3, [pc, #652]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f003 030c 	and.w	r3, r3, #12
 8001602:	2b04      	cmp	r3, #4
 8001604:	d00c      	beq.n	8001620 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001606:	4ba0      	ldr	r3, [pc, #640]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800160e:	2b08      	cmp	r3, #8
 8001610:	d112      	bne.n	8001638 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001612:	4b9d      	ldr	r3, [pc, #628]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800161a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800161e:	d10b      	bne.n	8001638 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001620:	4b99      	ldr	r3, [pc, #612]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001628:	2b00      	cmp	r3, #0
 800162a:	d05b      	beq.n	80016e4 <HAL_RCC_OscConfig+0x108>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d157      	bne.n	80016e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	e236      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001640:	d106      	bne.n	8001650 <HAL_RCC_OscConfig+0x74>
 8001642:	4b91      	ldr	r3, [pc, #580]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a90      	ldr	r2, [pc, #576]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800164c:	6013      	str	r3, [r2, #0]
 800164e:	e01d      	b.n	800168c <HAL_RCC_OscConfig+0xb0>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001658:	d10c      	bne.n	8001674 <HAL_RCC_OscConfig+0x98>
 800165a:	4b8b      	ldr	r3, [pc, #556]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a8a      	ldr	r2, [pc, #552]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001660:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001664:	6013      	str	r3, [r2, #0]
 8001666:	4b88      	ldr	r3, [pc, #544]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a87      	ldr	r2, [pc, #540]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 800166c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001670:	6013      	str	r3, [r2, #0]
 8001672:	e00b      	b.n	800168c <HAL_RCC_OscConfig+0xb0>
 8001674:	4b84      	ldr	r3, [pc, #528]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a83      	ldr	r2, [pc, #524]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 800167a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800167e:	6013      	str	r3, [r2, #0]
 8001680:	4b81      	ldr	r3, [pc, #516]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a80      	ldr	r2, [pc, #512]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001686:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800168a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d013      	beq.n	80016bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001694:	f7ff fc4e 	bl	8000f34 <HAL_GetTick>
 8001698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800169a:	e008      	b.n	80016ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800169c:	f7ff fc4a 	bl	8000f34 <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	2b64      	cmp	r3, #100	; 0x64
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e1fb      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ae:	4b76      	ldr	r3, [pc, #472]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d0f0      	beq.n	800169c <HAL_RCC_OscConfig+0xc0>
 80016ba:	e014      	b.n	80016e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016bc:	f7ff fc3a 	bl	8000f34 <HAL_GetTick>
 80016c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016c2:	e008      	b.n	80016d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016c4:	f7ff fc36 	bl	8000f34 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	2b64      	cmp	r3, #100	; 0x64
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e1e7      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016d6:	4b6c      	ldr	r3, [pc, #432]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1f0      	bne.n	80016c4 <HAL_RCC_OscConfig+0xe8>
 80016e2:	e000      	b.n	80016e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d063      	beq.n	80017ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016f2:	4b65      	ldr	r3, [pc, #404]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f003 030c 	and.w	r3, r3, #12
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d00b      	beq.n	8001716 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016fe:	4b62      	ldr	r3, [pc, #392]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001706:	2b08      	cmp	r3, #8
 8001708:	d11c      	bne.n	8001744 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800170a:	4b5f      	ldr	r3, [pc, #380]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d116      	bne.n	8001744 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001716:	4b5c      	ldr	r3, [pc, #368]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	2b00      	cmp	r3, #0
 8001720:	d005      	beq.n	800172e <HAL_RCC_OscConfig+0x152>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d001      	beq.n	800172e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e1bb      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800172e:	4b56      	ldr	r3, [pc, #344]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	691b      	ldr	r3, [r3, #16]
 800173a:	00db      	lsls	r3, r3, #3
 800173c:	4952      	ldr	r1, [pc, #328]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 800173e:	4313      	orrs	r3, r2
 8001740:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001742:	e03a      	b.n	80017ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d020      	beq.n	800178e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800174c:	4b4f      	ldr	r3, [pc, #316]	; (800188c <HAL_RCC_OscConfig+0x2b0>)
 800174e:	2201      	movs	r2, #1
 8001750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001752:	f7ff fbef 	bl	8000f34 <HAL_GetTick>
 8001756:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001758:	e008      	b.n	800176c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800175a:	f7ff fbeb 	bl	8000f34 <HAL_GetTick>
 800175e:	4602      	mov	r2, r0
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	2b02      	cmp	r3, #2
 8001766:	d901      	bls.n	800176c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e19c      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800176c:	4b46      	ldr	r3, [pc, #280]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0302 	and.w	r3, r3, #2
 8001774:	2b00      	cmp	r3, #0
 8001776:	d0f0      	beq.n	800175a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001778:	4b43      	ldr	r3, [pc, #268]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	691b      	ldr	r3, [r3, #16]
 8001784:	00db      	lsls	r3, r3, #3
 8001786:	4940      	ldr	r1, [pc, #256]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001788:	4313      	orrs	r3, r2
 800178a:	600b      	str	r3, [r1, #0]
 800178c:	e015      	b.n	80017ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800178e:	4b3f      	ldr	r3, [pc, #252]	; (800188c <HAL_RCC_OscConfig+0x2b0>)
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001794:	f7ff fbce 	bl	8000f34 <HAL_GetTick>
 8001798:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800179a:	e008      	b.n	80017ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800179c:	f7ff fbca 	bl	8000f34 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e17b      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ae:	4b36      	ldr	r3, [pc, #216]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f0      	bne.n	800179c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0308 	and.w	r3, r3, #8
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d030      	beq.n	8001828 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	695b      	ldr	r3, [r3, #20]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d016      	beq.n	80017fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017ce:	4b30      	ldr	r3, [pc, #192]	; (8001890 <HAL_RCC_OscConfig+0x2b4>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017d4:	f7ff fbae 	bl	8000f34 <HAL_GetTick>
 80017d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017da:	e008      	b.n	80017ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017dc:	f7ff fbaa 	bl	8000f34 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e15b      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ee:	4b26      	ldr	r3, [pc, #152]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 80017f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d0f0      	beq.n	80017dc <HAL_RCC_OscConfig+0x200>
 80017fa:	e015      	b.n	8001828 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017fc:	4b24      	ldr	r3, [pc, #144]	; (8001890 <HAL_RCC_OscConfig+0x2b4>)
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001802:	f7ff fb97 	bl	8000f34 <HAL_GetTick>
 8001806:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001808:	e008      	b.n	800181c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800180a:	f7ff fb93 	bl	8000f34 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	2b02      	cmp	r3, #2
 8001816:	d901      	bls.n	800181c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001818:	2303      	movs	r3, #3
 800181a:	e144      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800181c:	4b1a      	ldr	r3, [pc, #104]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 800181e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001820:	f003 0302 	and.w	r3, r3, #2
 8001824:	2b00      	cmp	r3, #0
 8001826:	d1f0      	bne.n	800180a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0304 	and.w	r3, r3, #4
 8001830:	2b00      	cmp	r3, #0
 8001832:	f000 80a0 	beq.w	8001976 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001836:	2300      	movs	r3, #0
 8001838:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800183a:	4b13      	ldr	r3, [pc, #76]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 800183c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d10f      	bne.n	8001866 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	60bb      	str	r3, [r7, #8]
 800184a:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	4a0e      	ldr	r2, [pc, #56]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001850:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001854:	6413      	str	r3, [r2, #64]	; 0x40
 8001856:	4b0c      	ldr	r3, [pc, #48]	; (8001888 <HAL_RCC_OscConfig+0x2ac>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001862:	2301      	movs	r3, #1
 8001864:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001866:	4b0b      	ldr	r3, [pc, #44]	; (8001894 <HAL_RCC_OscConfig+0x2b8>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800186e:	2b00      	cmp	r3, #0
 8001870:	d121      	bne.n	80018b6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001872:	4b08      	ldr	r3, [pc, #32]	; (8001894 <HAL_RCC_OscConfig+0x2b8>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a07      	ldr	r2, [pc, #28]	; (8001894 <HAL_RCC_OscConfig+0x2b8>)
 8001878:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800187c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800187e:	f7ff fb59 	bl	8000f34 <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001884:	e011      	b.n	80018aa <HAL_RCC_OscConfig+0x2ce>
 8001886:	bf00      	nop
 8001888:	40023800 	.word	0x40023800
 800188c:	42470000 	.word	0x42470000
 8001890:	42470e80 	.word	0x42470e80
 8001894:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001898:	f7ff fb4c 	bl	8000f34 <HAL_GetTick>
 800189c:	4602      	mov	r2, r0
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e0fd      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018aa:	4b81      	ldr	r3, [pc, #516]	; (8001ab0 <HAL_RCC_OscConfig+0x4d4>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d0f0      	beq.n	8001898 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d106      	bne.n	80018cc <HAL_RCC_OscConfig+0x2f0>
 80018be:	4b7d      	ldr	r3, [pc, #500]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 80018c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018c2:	4a7c      	ldr	r2, [pc, #496]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6713      	str	r3, [r2, #112]	; 0x70
 80018ca:	e01c      	b.n	8001906 <HAL_RCC_OscConfig+0x32a>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	2b05      	cmp	r3, #5
 80018d2:	d10c      	bne.n	80018ee <HAL_RCC_OscConfig+0x312>
 80018d4:	4b77      	ldr	r3, [pc, #476]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 80018d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018d8:	4a76      	ldr	r2, [pc, #472]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 80018da:	f043 0304 	orr.w	r3, r3, #4
 80018de:	6713      	str	r3, [r2, #112]	; 0x70
 80018e0:	4b74      	ldr	r3, [pc, #464]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 80018e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018e4:	4a73      	ldr	r2, [pc, #460]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 80018e6:	f043 0301 	orr.w	r3, r3, #1
 80018ea:	6713      	str	r3, [r2, #112]	; 0x70
 80018ec:	e00b      	b.n	8001906 <HAL_RCC_OscConfig+0x32a>
 80018ee:	4b71      	ldr	r3, [pc, #452]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 80018f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018f2:	4a70      	ldr	r2, [pc, #448]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 80018f4:	f023 0301 	bic.w	r3, r3, #1
 80018f8:	6713      	str	r3, [r2, #112]	; 0x70
 80018fa:	4b6e      	ldr	r3, [pc, #440]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 80018fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018fe:	4a6d      	ldr	r2, [pc, #436]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 8001900:	f023 0304 	bic.w	r3, r3, #4
 8001904:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d015      	beq.n	800193a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800190e:	f7ff fb11 	bl	8000f34 <HAL_GetTick>
 8001912:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001914:	e00a      	b.n	800192c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001916:	f7ff fb0d 	bl	8000f34 <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	f241 3288 	movw	r2, #5000	; 0x1388
 8001924:	4293      	cmp	r3, r2
 8001926:	d901      	bls.n	800192c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001928:	2303      	movs	r3, #3
 800192a:	e0bc      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800192c:	4b61      	ldr	r3, [pc, #388]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 800192e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	2b00      	cmp	r3, #0
 8001936:	d0ee      	beq.n	8001916 <HAL_RCC_OscConfig+0x33a>
 8001938:	e014      	b.n	8001964 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800193a:	f7ff fafb 	bl	8000f34 <HAL_GetTick>
 800193e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001940:	e00a      	b.n	8001958 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001942:	f7ff faf7 	bl	8000f34 <HAL_GetTick>
 8001946:	4602      	mov	r2, r0
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001950:	4293      	cmp	r3, r2
 8001952:	d901      	bls.n	8001958 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001954:	2303      	movs	r3, #3
 8001956:	e0a6      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001958:	4b56      	ldr	r3, [pc, #344]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 800195a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800195c:	f003 0302 	and.w	r3, r3, #2
 8001960:	2b00      	cmp	r3, #0
 8001962:	d1ee      	bne.n	8001942 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001964:	7dfb      	ldrb	r3, [r7, #23]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d105      	bne.n	8001976 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800196a:	4b52      	ldr	r3, [pc, #328]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196e:	4a51      	ldr	r2, [pc, #324]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 8001970:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001974:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	2b00      	cmp	r3, #0
 800197c:	f000 8092 	beq.w	8001aa4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001980:	4b4c      	ldr	r3, [pc, #304]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	f003 030c 	and.w	r3, r3, #12
 8001988:	2b08      	cmp	r3, #8
 800198a:	d05c      	beq.n	8001a46 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	699b      	ldr	r3, [r3, #24]
 8001990:	2b02      	cmp	r3, #2
 8001992:	d141      	bne.n	8001a18 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001994:	4b48      	ldr	r3, [pc, #288]	; (8001ab8 <HAL_RCC_OscConfig+0x4dc>)
 8001996:	2200      	movs	r2, #0
 8001998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199a:	f7ff facb 	bl	8000f34 <HAL_GetTick>
 800199e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a2:	f7ff fac7 	bl	8000f34 <HAL_GetTick>
 80019a6:	4602      	mov	r2, r0
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e078      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019b4:	4b3f      	ldr	r3, [pc, #252]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d1f0      	bne.n	80019a2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	69da      	ldr	r2, [r3, #28]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6a1b      	ldr	r3, [r3, #32]
 80019c8:	431a      	orrs	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ce:	019b      	lsls	r3, r3, #6
 80019d0:	431a      	orrs	r2, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d6:	085b      	lsrs	r3, r3, #1
 80019d8:	3b01      	subs	r3, #1
 80019da:	041b      	lsls	r3, r3, #16
 80019dc:	431a      	orrs	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e2:	061b      	lsls	r3, r3, #24
 80019e4:	4933      	ldr	r1, [pc, #204]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019ea:	4b33      	ldr	r3, [pc, #204]	; (8001ab8 <HAL_RCC_OscConfig+0x4dc>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f0:	f7ff faa0 	bl	8000f34 <HAL_GetTick>
 80019f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019f6:	e008      	b.n	8001a0a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019f8:	f7ff fa9c 	bl	8000f34 <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d901      	bls.n	8001a0a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e04d      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a0a:	4b2a      	ldr	r3, [pc, #168]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d0f0      	beq.n	80019f8 <HAL_RCC_OscConfig+0x41c>
 8001a16:	e045      	b.n	8001aa4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a18:	4b27      	ldr	r3, [pc, #156]	; (8001ab8 <HAL_RCC_OscConfig+0x4dc>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a1e:	f7ff fa89 	bl	8000f34 <HAL_GetTick>
 8001a22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a24:	e008      	b.n	8001a38 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a26:	f7ff fa85 	bl	8000f34 <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e036      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a38:	4b1e      	ldr	r3, [pc, #120]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d1f0      	bne.n	8001a26 <HAL_RCC_OscConfig+0x44a>
 8001a44:	e02e      	b.n	8001aa4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	699b      	ldr	r3, [r3, #24]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d101      	bne.n	8001a52 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e029      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a52:	4b18      	ldr	r3, [pc, #96]	; (8001ab4 <HAL_RCC_OscConfig+0x4d8>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d11c      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d115      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001a74:	68fa      	ldr	r2, [r7, #12]
 8001a76:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d10d      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d106      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d001      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e000      	b.n	8001aa6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3718      	adds	r7, #24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40007000 	.word	0x40007000
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	42470060 	.word	0x42470060

08001abc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d101      	bne.n	8001ad0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e0cc      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ad0:	4b68      	ldr	r3, [pc, #416]	; (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 030f 	and.w	r3, r3, #15
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d90c      	bls.n	8001af8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ade:	4b65      	ldr	r3, [pc, #404]	; (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	b2d2      	uxtb	r2, r2
 8001ae4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ae6:	4b63      	ldr	r3, [pc, #396]	; (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 030f 	and.w	r3, r3, #15
 8001aee:	683a      	ldr	r2, [r7, #0]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d001      	beq.n	8001af8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e0b8      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0302 	and.w	r3, r3, #2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d020      	beq.n	8001b46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0304 	and.w	r3, r3, #4
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d005      	beq.n	8001b1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b10:	4b59      	ldr	r3, [pc, #356]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	4a58      	ldr	r2, [pc, #352]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b16:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b1a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0308 	and.w	r3, r3, #8
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d005      	beq.n	8001b34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b28:	4b53      	ldr	r3, [pc, #332]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	4a52      	ldr	r2, [pc, #328]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b34:	4b50      	ldr	r3, [pc, #320]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	494d      	ldr	r1, [pc, #308]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b42:	4313      	orrs	r3, r2
 8001b44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d044      	beq.n	8001bdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d107      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b5a:	4b47      	ldr	r3, [pc, #284]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d119      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e07f      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d003      	beq.n	8001b7a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b76:	2b03      	cmp	r3, #3
 8001b78:	d107      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b7a:	4b3f      	ldr	r3, [pc, #252]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d109      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e06f      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b8a:	4b3b      	ldr	r3, [pc, #236]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e067      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b9a:	4b37      	ldr	r3, [pc, #220]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f023 0203 	bic.w	r2, r3, #3
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	4934      	ldr	r1, [pc, #208]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bac:	f7ff f9c2 	bl	8000f34 <HAL_GetTick>
 8001bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bb2:	e00a      	b.n	8001bca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bb4:	f7ff f9be 	bl	8000f34 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e04f      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bca:	4b2b      	ldr	r3, [pc, #172]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f003 020c 	and.w	r2, r3, #12
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d1eb      	bne.n	8001bb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bdc:	4b25      	ldr	r3, [pc, #148]	; (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 030f 	and.w	r3, r3, #15
 8001be4:	683a      	ldr	r2, [r7, #0]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d20c      	bcs.n	8001c04 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bea:	4b22      	ldr	r3, [pc, #136]	; (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bf2:	4b20      	ldr	r3, [pc, #128]	; (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 030f 	and.w	r3, r3, #15
 8001bfa:	683a      	ldr	r2, [r7, #0]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d001      	beq.n	8001c04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e032      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0304 	and.w	r3, r3, #4
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d008      	beq.n	8001c22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c10:	4b19      	ldr	r3, [pc, #100]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	4916      	ldr	r1, [pc, #88]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0308 	and.w	r3, r3, #8
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d009      	beq.n	8001c42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c2e:	4b12      	ldr	r3, [pc, #72]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	490e      	ldr	r1, [pc, #56]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c42:	f000 f821 	bl	8001c88 <HAL_RCC_GetSysClockFreq>
 8001c46:	4601      	mov	r1, r0
 8001c48:	4b0b      	ldr	r3, [pc, #44]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	091b      	lsrs	r3, r3, #4
 8001c4e:	f003 030f 	and.w	r3, r3, #15
 8001c52:	4a0a      	ldr	r2, [pc, #40]	; (8001c7c <HAL_RCC_ClockConfig+0x1c0>)
 8001c54:	5cd3      	ldrb	r3, [r2, r3]
 8001c56:	fa21 f303 	lsr.w	r3, r1, r3
 8001c5a:	4a09      	ldr	r2, [pc, #36]	; (8001c80 <HAL_RCC_ClockConfig+0x1c4>)
 8001c5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c5e:	4b09      	ldr	r3, [pc, #36]	; (8001c84 <HAL_RCC_ClockConfig+0x1c8>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff f922 	bl	8000eac <HAL_InitTick>

  return HAL_OK;
 8001c68:	2300      	movs	r3, #0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40023c00 	.word	0x40023c00
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	08004164 	.word	0x08004164
 8001c80:	20000000 	.word	0x20000000
 8001c84:	20000004 	.word	0x20000004

08001c88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	607b      	str	r3, [r7, #4]
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	2300      	movs	r3, #0
 8001c98:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c9e:	4b63      	ldr	r3, [pc, #396]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f003 030c 	and.w	r3, r3, #12
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	d007      	beq.n	8001cba <HAL_RCC_GetSysClockFreq+0x32>
 8001caa:	2b08      	cmp	r3, #8
 8001cac:	d008      	beq.n	8001cc0 <HAL_RCC_GetSysClockFreq+0x38>
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f040 80b4 	bne.w	8001e1c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001cb4:	4b5e      	ldr	r3, [pc, #376]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001cb6:	60bb      	str	r3, [r7, #8]
       break;
 8001cb8:	e0b3      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001cba:	4b5e      	ldr	r3, [pc, #376]	; (8001e34 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001cbc:	60bb      	str	r3, [r7, #8]
      break;
 8001cbe:	e0b0      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cc0:	4b5a      	ldr	r3, [pc, #360]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cc8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cca:	4b58      	ldr	r3, [pc, #352]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d04a      	beq.n	8001d6c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cd6:	4b55      	ldr	r3, [pc, #340]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	099b      	lsrs	r3, r3, #6
 8001cdc:	f04f 0400 	mov.w	r4, #0
 8001ce0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	ea03 0501 	and.w	r5, r3, r1
 8001cec:	ea04 0602 	and.w	r6, r4, r2
 8001cf0:	4629      	mov	r1, r5
 8001cf2:	4632      	mov	r2, r6
 8001cf4:	f04f 0300 	mov.w	r3, #0
 8001cf8:	f04f 0400 	mov.w	r4, #0
 8001cfc:	0154      	lsls	r4, r2, #5
 8001cfe:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001d02:	014b      	lsls	r3, r1, #5
 8001d04:	4619      	mov	r1, r3
 8001d06:	4622      	mov	r2, r4
 8001d08:	1b49      	subs	r1, r1, r5
 8001d0a:	eb62 0206 	sbc.w	r2, r2, r6
 8001d0e:	f04f 0300 	mov.w	r3, #0
 8001d12:	f04f 0400 	mov.w	r4, #0
 8001d16:	0194      	lsls	r4, r2, #6
 8001d18:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001d1c:	018b      	lsls	r3, r1, #6
 8001d1e:	1a5b      	subs	r3, r3, r1
 8001d20:	eb64 0402 	sbc.w	r4, r4, r2
 8001d24:	f04f 0100 	mov.w	r1, #0
 8001d28:	f04f 0200 	mov.w	r2, #0
 8001d2c:	00e2      	lsls	r2, r4, #3
 8001d2e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001d32:	00d9      	lsls	r1, r3, #3
 8001d34:	460b      	mov	r3, r1
 8001d36:	4614      	mov	r4, r2
 8001d38:	195b      	adds	r3, r3, r5
 8001d3a:	eb44 0406 	adc.w	r4, r4, r6
 8001d3e:	f04f 0100 	mov.w	r1, #0
 8001d42:	f04f 0200 	mov.w	r2, #0
 8001d46:	0262      	lsls	r2, r4, #9
 8001d48:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001d4c:	0259      	lsls	r1, r3, #9
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4614      	mov	r4, r2
 8001d52:	4618      	mov	r0, r3
 8001d54:	4621      	mov	r1, r4
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f04f 0400 	mov.w	r4, #0
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	4623      	mov	r3, r4
 8001d60:	f7fe fa96 	bl	8000290 <__aeabi_uldivmod>
 8001d64:	4603      	mov	r3, r0
 8001d66:	460c      	mov	r4, r1
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	e049      	b.n	8001e00 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d6c:	4b2f      	ldr	r3, [pc, #188]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	099b      	lsrs	r3, r3, #6
 8001d72:	f04f 0400 	mov.w	r4, #0
 8001d76:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001d7a:	f04f 0200 	mov.w	r2, #0
 8001d7e:	ea03 0501 	and.w	r5, r3, r1
 8001d82:	ea04 0602 	and.w	r6, r4, r2
 8001d86:	4629      	mov	r1, r5
 8001d88:	4632      	mov	r2, r6
 8001d8a:	f04f 0300 	mov.w	r3, #0
 8001d8e:	f04f 0400 	mov.w	r4, #0
 8001d92:	0154      	lsls	r4, r2, #5
 8001d94:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001d98:	014b      	lsls	r3, r1, #5
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4622      	mov	r2, r4
 8001d9e:	1b49      	subs	r1, r1, r5
 8001da0:	eb62 0206 	sbc.w	r2, r2, r6
 8001da4:	f04f 0300 	mov.w	r3, #0
 8001da8:	f04f 0400 	mov.w	r4, #0
 8001dac:	0194      	lsls	r4, r2, #6
 8001dae:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001db2:	018b      	lsls	r3, r1, #6
 8001db4:	1a5b      	subs	r3, r3, r1
 8001db6:	eb64 0402 	sbc.w	r4, r4, r2
 8001dba:	f04f 0100 	mov.w	r1, #0
 8001dbe:	f04f 0200 	mov.w	r2, #0
 8001dc2:	00e2      	lsls	r2, r4, #3
 8001dc4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001dc8:	00d9      	lsls	r1, r3, #3
 8001dca:	460b      	mov	r3, r1
 8001dcc:	4614      	mov	r4, r2
 8001dce:	195b      	adds	r3, r3, r5
 8001dd0:	eb44 0406 	adc.w	r4, r4, r6
 8001dd4:	f04f 0100 	mov.w	r1, #0
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	02a2      	lsls	r2, r4, #10
 8001dde:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001de2:	0299      	lsls	r1, r3, #10
 8001de4:	460b      	mov	r3, r1
 8001de6:	4614      	mov	r4, r2
 8001de8:	4618      	mov	r0, r3
 8001dea:	4621      	mov	r1, r4
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f04f 0400 	mov.w	r4, #0
 8001df2:	461a      	mov	r2, r3
 8001df4:	4623      	mov	r3, r4
 8001df6:	f7fe fa4b 	bl	8000290 <__aeabi_uldivmod>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	460c      	mov	r4, r1
 8001dfe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e00:	4b0a      	ldr	r3, [pc, #40]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	0c1b      	lsrs	r3, r3, #16
 8001e06:	f003 0303 	and.w	r3, r3, #3
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e18:	60bb      	str	r3, [r7, #8]
      break;
 8001e1a:	e002      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e1c:	4b04      	ldr	r3, [pc, #16]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001e1e:	60bb      	str	r3, [r7, #8]
      break;
 8001e20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e22:	68bb      	ldr	r3, [r7, #8]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	00f42400 	.word	0x00f42400
 8001e34:	007a1200 	.word	0x007a1200

08001e38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e3c:	4b03      	ldr	r3, [pc, #12]	; (8001e4c <HAL_RCC_GetHCLKFreq+0x14>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	20000000 	.word	0x20000000

08001e50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e54:	f7ff fff0 	bl	8001e38 <HAL_RCC_GetHCLKFreq>
 8001e58:	4601      	mov	r1, r0
 8001e5a:	4b05      	ldr	r3, [pc, #20]	; (8001e70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	0a9b      	lsrs	r3, r3, #10
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	4a03      	ldr	r2, [pc, #12]	; (8001e74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e66:	5cd3      	ldrb	r3, [r2, r3]
 8001e68:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40023800 	.word	0x40023800
 8001e74:	08004174 	.word	0x08004174

08001e78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001e7c:	f7ff ffdc 	bl	8001e38 <HAL_RCC_GetHCLKFreq>
 8001e80:	4601      	mov	r1, r0
 8001e82:	4b05      	ldr	r3, [pc, #20]	; (8001e98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	0b5b      	lsrs	r3, r3, #13
 8001e88:	f003 0307 	and.w	r3, r3, #7
 8001e8c:	4a03      	ldr	r2, [pc, #12]	; (8001e9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e8e:	5cd3      	ldrb	r3, [r2, r3]
 8001e90:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	08004174 	.word	0x08004174

08001ea0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001eac:	2300      	movs	r3, #0
 8001eae:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0301 	and.w	r3, r3, #1
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d10b      	bne.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d105      	bne.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d075      	beq.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001ed4:	4bad      	ldr	r3, [pc, #692]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001eda:	f7ff f82b 	bl	8000f34 <HAL_GetTick>
 8001ede:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001ee0:	e008      	b.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001ee2:	f7ff f827 	bl	8000f34 <HAL_GetTick>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d901      	bls.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	e18b      	b.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001ef4:	4ba6      	ldr	r3, [pc, #664]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d1f0      	bne.n	8001ee2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0301 	and.w	r3, r3, #1
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d009      	beq.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	019a      	lsls	r2, r3, #6
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	071b      	lsls	r3, r3, #28
 8001f18:	499d      	ldr	r1, [pc, #628]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 0302 	and.w	r3, r3, #2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d01f      	beq.n	8001f6c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001f2c:	4b98      	ldr	r3, [pc, #608]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f32:	0f1b      	lsrs	r3, r3, #28
 8001f34:	f003 0307 	and.w	r3, r3, #7
 8001f38:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	019a      	lsls	r2, r3, #6
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	061b      	lsls	r3, r3, #24
 8001f46:	431a      	orrs	r2, r3
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	071b      	lsls	r3, r3, #28
 8001f4c:	4990      	ldr	r1, [pc, #576]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001f54:	4b8e      	ldr	r3, [pc, #568]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f5a:	f023 021f 	bic.w	r2, r3, #31
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	69db      	ldr	r3, [r3, #28]
 8001f62:	3b01      	subs	r3, #1
 8001f64:	498a      	ldr	r1, [pc, #552]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f66:	4313      	orrs	r3, r2
 8001f68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d00d      	beq.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	019a      	lsls	r2, r3, #6
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	061b      	lsls	r3, r3, #24
 8001f84:	431a      	orrs	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	071b      	lsls	r3, r3, #28
 8001f8c:	4980      	ldr	r1, [pc, #512]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001f94:	4b7d      	ldr	r3, [pc, #500]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001f96:	2201      	movs	r2, #1
 8001f98:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001f9a:	f7fe ffcb 	bl	8000f34 <HAL_GetTick>
 8001f9e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001fa0:	e008      	b.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001fa2:	f7fe ffc7 	bl	8000f34 <HAL_GetTick>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d901      	bls.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	e12b      	b.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001fb4:	4b76      	ldr	r3, [pc, #472]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d0f0      	beq.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0304 	and.w	r3, r3, #4
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d105      	bne.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d079      	beq.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001fd8:	4b6e      	ldr	r3, [pc, #440]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001fde:	f7fe ffa9 	bl	8000f34 <HAL_GetTick>
 8001fe2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001fe4:	e008      	b.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001fe6:	f7fe ffa5 	bl	8000f34 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e109      	b.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001ff8:	4b65      	ldr	r3, [pc, #404]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002000:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002004:	d0ef      	beq.n	8001fe6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0304 	and.w	r3, r3, #4
 800200e:	2b00      	cmp	r3, #0
 8002010:	d020      	beq.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002012:	4b5f      	ldr	r3, [pc, #380]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002014:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002018:	0f1b      	lsrs	r3, r3, #28
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	019a      	lsls	r2, r3, #6
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	695b      	ldr	r3, [r3, #20]
 800202a:	061b      	lsls	r3, r3, #24
 800202c:	431a      	orrs	r2, r3
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	071b      	lsls	r3, r3, #28
 8002032:	4957      	ldr	r1, [pc, #348]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002034:	4313      	orrs	r3, r2
 8002036:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800203a:	4b55      	ldr	r3, [pc, #340]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800203c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002040:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6a1b      	ldr	r3, [r3, #32]
 8002048:	3b01      	subs	r3, #1
 800204a:	021b      	lsls	r3, r3, #8
 800204c:	4950      	ldr	r1, [pc, #320]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800204e:	4313      	orrs	r3, r2
 8002050:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0308 	and.w	r3, r3, #8
 800205c:	2b00      	cmp	r3, #0
 800205e:	d01e      	beq.n	800209e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002060:	4b4b      	ldr	r3, [pc, #300]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002062:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002066:	0e1b      	lsrs	r3, r3, #24
 8002068:	f003 030f 	and.w	r3, r3, #15
 800206c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	019a      	lsls	r2, r3, #6
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	061b      	lsls	r3, r3, #24
 8002078:	431a      	orrs	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	071b      	lsls	r3, r3, #28
 8002080:	4943      	ldr	r1, [pc, #268]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002082:	4313      	orrs	r3, r2
 8002084:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002088:	4b41      	ldr	r3, [pc, #260]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800208a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800208e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002096:	493e      	ldr	r1, [pc, #248]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002098:	4313      	orrs	r3, r2
 800209a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800209e:	4b3d      	ldr	r3, [pc, #244]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80020a0:	2201      	movs	r2, #1
 80020a2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80020a4:	f7fe ff46 	bl	8000f34 <HAL_GetTick>
 80020a8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80020aa:	e008      	b.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80020ac:	f7fe ff42 	bl	8000f34 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d901      	bls.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e0a6      	b.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80020be:	4b34      	ldr	r3, [pc, #208]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80020c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80020ca:	d1ef      	bne.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0320 	and.w	r3, r3, #32
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	f000 808d 	beq.w	80021f4 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	4b2c      	ldr	r3, [pc, #176]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e2:	4a2b      	ldr	r2, [pc, #172]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020e8:	6413      	str	r3, [r2, #64]	; 0x40
 80020ea:	4b29      	ldr	r3, [pc, #164]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f2:	60fb      	str	r3, [r7, #12]
 80020f4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80020f6:	4b28      	ldr	r3, [pc, #160]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a27      	ldr	r2, [pc, #156]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80020fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002100:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002102:	f7fe ff17 	bl	8000f34 <HAL_GetTick>
 8002106:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002108:	e008      	b.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800210a:	f7fe ff13 	bl	8000f34 <HAL_GetTick>
 800210e:	4602      	mov	r2, r0
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d901      	bls.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8002118:	2303      	movs	r3, #3
 800211a:	e077      	b.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800211c:	4b1e      	ldr	r3, [pc, #120]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002124:	2b00      	cmp	r3, #0
 8002126:	d0f0      	beq.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002128:	4b19      	ldr	r3, [pc, #100]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800212a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800212c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002130:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d039      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800213c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	429a      	cmp	r2, r3
 8002144:	d032      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002146:	4b12      	ldr	r3, [pc, #72]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800214a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800214e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002150:	4b12      	ldr	r3, [pc, #72]	; (800219c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002152:	2201      	movs	r2, #1
 8002154:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002156:	4b11      	ldr	r3, [pc, #68]	; (800219c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800215c:	4a0c      	ldr	r2, [pc, #48]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002162:	4b0b      	ldr	r3, [pc, #44]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	2b01      	cmp	r3, #1
 800216c:	d11e      	bne.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800216e:	f7fe fee1 	bl	8000f34 <HAL_GetTick>
 8002172:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002174:	e014      	b.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002176:	f7fe fedd 	bl	8000f34 <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	f241 3288 	movw	r2, #5000	; 0x1388
 8002184:	4293      	cmp	r3, r2
 8002186:	d90b      	bls.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	e03f      	b.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800218c:	42470068 	.word	0x42470068
 8002190:	40023800 	.word	0x40023800
 8002194:	42470070 	.word	0x42470070
 8002198:	40007000 	.word	0x40007000
 800219c:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021a0:	4b1c      	ldr	r3, [pc, #112]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80021a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021a4:	f003 0302 	and.w	r3, r3, #2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0e4      	beq.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80021b8:	d10d      	bne.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x336>
 80021ba:	4b16      	ldr	r3, [pc, #88]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80021ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021ce:	4911      	ldr	r1, [pc, #68]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80021d0:	4313      	orrs	r3, r2
 80021d2:	608b      	str	r3, [r1, #8]
 80021d4:	e005      	b.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x342>
 80021d6:	4b0f      	ldr	r3, [pc, #60]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	4a0e      	ldr	r2, [pc, #56]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80021dc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80021e0:	6093      	str	r3, [r2, #8]
 80021e2:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80021e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ee:	4909      	ldr	r1, [pc, #36]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0310 	and.w	r3, r3, #16
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d004      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8002206:	4b04      	ldr	r3, [pc, #16]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8002208:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3718      	adds	r7, #24
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	40023800 	.word	0x40023800
 8002218:	424711e0 	.word	0x424711e0

0800221c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d101      	bne.n	800222e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e083      	b.n	8002336 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	7f5b      	ldrb	r3, [r3, #29]
 8002232:	b2db      	uxtb	r3, r3
 8002234:	2b00      	cmp	r3, #0
 8002236:	d105      	bne.n	8002244 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7fe fcd8 	bl	8000bf4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2202      	movs	r2, #2
 8002248:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	22ca      	movs	r2, #202	; 0xca
 8002250:	625a      	str	r2, [r3, #36]	; 0x24
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2253      	movs	r2, #83	; 0x53
 8002258:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 f897 	bl	800238e <RTC_EnterInitMode>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d008      	beq.n	8002278 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	22ff      	movs	r2, #255	; 0xff
 800226c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2204      	movs	r2, #4
 8002272:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e05e      	b.n	8002336 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	6812      	ldr	r2, [r2, #0]
 8002282:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002286:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800228a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	6899      	ldr	r1, [r3, #8]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685a      	ldr	r2, [r3, #4]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	431a      	orrs	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	695b      	ldr	r3, [r3, #20]
 80022a0:	431a      	orrs	r2, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	430a      	orrs	r2, r1
 80022a8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	68d2      	ldr	r2, [r2, #12]
 80022b2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6919      	ldr	r1, [r3, #16]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	041a      	lsls	r2, r3, #16
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	68da      	ldr	r2, [r3, #12]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022d6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f003 0320 	and.w	r3, r3, #32
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d10e      	bne.n	8002304 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f000 f829 	bl	800233e <HAL_RTC_WaitForSynchro>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d008      	beq.n	8002304 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	22ff      	movs	r2, #255	; 0xff
 80022f8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2204      	movs	r2, #4
 80022fe:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e018      	b.n	8002336 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002312:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	699a      	ldr	r2, [r3, #24]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	430a      	orrs	r2, r1
 8002324:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	22ff      	movs	r2, #255	; 0xff
 800232c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2201      	movs	r2, #1
 8002332:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8002334:	2300      	movs	r3, #0
  }
}
 8002336:	4618      	mov	r0, r3
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b084      	sub	sp, #16
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002346:	2300      	movs	r3, #0
 8002348:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68da      	ldr	r2, [r3, #12]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002358:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800235a:	f7fe fdeb 	bl	8000f34 <HAL_GetTick>
 800235e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002360:	e009      	b.n	8002376 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002362:	f7fe fde7 	bl	8000f34 <HAL_GetTick>
 8002366:	4602      	mov	r2, r0
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	1ad3      	subs	r3, r2, r3
 800236c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002370:	d901      	bls.n	8002376 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e007      	b.n	8002386 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	f003 0320 	and.w	r3, r3, #32
 8002380:	2b00      	cmp	r3, #0
 8002382:	d0ee      	beq.n	8002362 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8002384:	2300      	movs	r3, #0
}
 8002386:	4618      	mov	r0, r3
 8002388:	3710      	adds	r7, #16
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	b084      	sub	sp, #16
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002396:	2300      	movs	r3, #0
 8002398:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d119      	bne.n	80023dc <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f04f 32ff 	mov.w	r2, #4294967295
 80023b0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80023b2:	f7fe fdbf 	bl	8000f34 <HAL_GetTick>
 80023b6:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80023b8:	e009      	b.n	80023ce <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80023ba:	f7fe fdbb 	bl	8000f34 <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023c8:	d901      	bls.n	80023ce <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e007      	b.n	80023de <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d0ee      	beq.n	80023ba <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3710      	adds	r7, #16
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b082      	sub	sp, #8
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e01d      	b.n	8002434 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2b00      	cmp	r3, #0
 8002402:	d106      	bne.n	8002412 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2200      	movs	r2, #0
 8002408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f7fe fc07 	bl	8000c20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2202      	movs	r2, #2
 8002416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	3304      	adds	r3, #4
 8002422:	4619      	mov	r1, r3
 8002424:	4610      	mov	r0, r2
 8002426:	f000 fa15 	bl	8002854 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2201      	movs	r2, #1
 800242e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3708      	adds	r7, #8
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	68da      	ldr	r2, [r3, #12]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f042 0201 	orr.w	r2, r2, #1
 8002452:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2b06      	cmp	r3, #6
 8002464:	d007      	beq.n	8002476 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f042 0201 	orr.w	r2, r2, #1
 8002474:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3714      	adds	r7, #20
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	2b02      	cmp	r3, #2
 8002498:	d122      	bne.n	80024e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d11b      	bne.n	80024e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f06f 0202 	mvn.w	r2, #2
 80024b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2201      	movs	r2, #1
 80024b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	f003 0303 	and.w	r3, r3, #3
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d003      	beq.n	80024ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f000 f9a5 	bl	8002816 <HAL_TIM_IC_CaptureCallback>
 80024cc:	e005      	b.n	80024da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 f997 	bl	8002802 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f000 f9a8 	bl	800282a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	f003 0304 	and.w	r3, r3, #4
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	d122      	bne.n	8002534 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	2b04      	cmp	r3, #4
 80024fa:	d11b      	bne.n	8002534 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f06f 0204 	mvn.w	r2, #4
 8002504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2202      	movs	r2, #2
 800250a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002516:	2b00      	cmp	r3, #0
 8002518:	d003      	beq.n	8002522 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 f97b 	bl	8002816 <HAL_TIM_IC_CaptureCallback>
 8002520:	e005      	b.n	800252e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f000 f96d 	bl	8002802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f000 f97e 	bl	800282a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	f003 0308 	and.w	r3, r3, #8
 800253e:	2b08      	cmp	r3, #8
 8002540:	d122      	bne.n	8002588 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	f003 0308 	and.w	r3, r3, #8
 800254c:	2b08      	cmp	r3, #8
 800254e:	d11b      	bne.n	8002588 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f06f 0208 	mvn.w	r2, #8
 8002558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2204      	movs	r2, #4
 800255e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	f003 0303 	and.w	r3, r3, #3
 800256a:	2b00      	cmp	r3, #0
 800256c:	d003      	beq.n	8002576 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f000 f951 	bl	8002816 <HAL_TIM_IC_CaptureCallback>
 8002574:	e005      	b.n	8002582 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f000 f943 	bl	8002802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f000 f954 	bl	800282a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	f003 0310 	and.w	r3, r3, #16
 8002592:	2b10      	cmp	r3, #16
 8002594:	d122      	bne.n	80025dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	f003 0310 	and.w	r3, r3, #16
 80025a0:	2b10      	cmp	r3, #16
 80025a2:	d11b      	bne.n	80025dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f06f 0210 	mvn.w	r2, #16
 80025ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2208      	movs	r2, #8
 80025b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	69db      	ldr	r3, [r3, #28]
 80025ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d003      	beq.n	80025ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 f927 	bl	8002816 <HAL_TIM_IC_CaptureCallback>
 80025c8:	e005      	b.n	80025d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 f919 	bl	8002802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f000 f92a 	bl	800282a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d10e      	bne.n	8002608 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	f003 0301 	and.w	r3, r3, #1
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d107      	bne.n	8002608 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f06f 0201 	mvn.w	r2, #1
 8002600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7fd ffc4 	bl	8000590 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002612:	2b80      	cmp	r3, #128	; 0x80
 8002614:	d10e      	bne.n	8002634 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002620:	2b80      	cmp	r3, #128	; 0x80
 8002622:	d107      	bne.n	8002634 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800262c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 fad0 	bl	8002bd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800263e:	2b40      	cmp	r3, #64	; 0x40
 8002640:	d10e      	bne.n	8002660 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800264c:	2b40      	cmp	r3, #64	; 0x40
 800264e:	d107      	bne.n	8002660 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 f8ef 	bl	800283e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	f003 0320 	and.w	r3, r3, #32
 800266a:	2b20      	cmp	r3, #32
 800266c:	d10e      	bne.n	800268c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	f003 0320 	and.w	r3, r3, #32
 8002678:	2b20      	cmp	r3, #32
 800267a:	d107      	bne.n	800268c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f06f 0220 	mvn.w	r2, #32
 8002684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 fa9a 	bl	8002bc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800268c:	bf00      	nop
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d101      	bne.n	80026ac <HAL_TIM_ConfigClockSource+0x18>
 80026a8:	2302      	movs	r3, #2
 80026aa:	e0a6      	b.n	80027fa <HAL_TIM_ConfigClockSource+0x166>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2202      	movs	r2, #2
 80026b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80026ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026d2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68fa      	ldr	r2, [r7, #12]
 80026da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2b40      	cmp	r3, #64	; 0x40
 80026e2:	d067      	beq.n	80027b4 <HAL_TIM_ConfigClockSource+0x120>
 80026e4:	2b40      	cmp	r3, #64	; 0x40
 80026e6:	d80b      	bhi.n	8002700 <HAL_TIM_ConfigClockSource+0x6c>
 80026e8:	2b10      	cmp	r3, #16
 80026ea:	d073      	beq.n	80027d4 <HAL_TIM_ConfigClockSource+0x140>
 80026ec:	2b10      	cmp	r3, #16
 80026ee:	d802      	bhi.n	80026f6 <HAL_TIM_ConfigClockSource+0x62>
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d06f      	beq.n	80027d4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80026f4:	e078      	b.n	80027e8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80026f6:	2b20      	cmp	r3, #32
 80026f8:	d06c      	beq.n	80027d4 <HAL_TIM_ConfigClockSource+0x140>
 80026fa:	2b30      	cmp	r3, #48	; 0x30
 80026fc:	d06a      	beq.n	80027d4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80026fe:	e073      	b.n	80027e8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002700:	2b70      	cmp	r3, #112	; 0x70
 8002702:	d00d      	beq.n	8002720 <HAL_TIM_ConfigClockSource+0x8c>
 8002704:	2b70      	cmp	r3, #112	; 0x70
 8002706:	d804      	bhi.n	8002712 <HAL_TIM_ConfigClockSource+0x7e>
 8002708:	2b50      	cmp	r3, #80	; 0x50
 800270a:	d033      	beq.n	8002774 <HAL_TIM_ConfigClockSource+0xe0>
 800270c:	2b60      	cmp	r3, #96	; 0x60
 800270e:	d041      	beq.n	8002794 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002710:	e06a      	b.n	80027e8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002712:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002716:	d066      	beq.n	80027e6 <HAL_TIM_ConfigClockSource+0x152>
 8002718:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800271c:	d017      	beq.n	800274e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800271e:	e063      	b.n	80027e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6818      	ldr	r0, [r3, #0]
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	6899      	ldr	r1, [r3, #8]
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	f000 f9aa 	bl	8002a88 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002742:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	68fa      	ldr	r2, [r7, #12]
 800274a:	609a      	str	r2, [r3, #8]
      break;
 800274c:	e04c      	b.n	80027e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6818      	ldr	r0, [r3, #0]
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	6899      	ldr	r1, [r3, #8]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	f000 f993 	bl	8002a88 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	689a      	ldr	r2, [r3, #8]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002770:	609a      	str	r2, [r3, #8]
      break;
 8002772:	e039      	b.n	80027e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6818      	ldr	r0, [r3, #0]
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	6859      	ldr	r1, [r3, #4]
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	461a      	mov	r2, r3
 8002782:	f000 f907 	bl	8002994 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2150      	movs	r1, #80	; 0x50
 800278c:	4618      	mov	r0, r3
 800278e:	f000 f960 	bl	8002a52 <TIM_ITRx_SetConfig>
      break;
 8002792:	e029      	b.n	80027e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6818      	ldr	r0, [r3, #0]
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	6859      	ldr	r1, [r3, #4]
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	461a      	mov	r2, r3
 80027a2:	f000 f926 	bl	80029f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2160      	movs	r1, #96	; 0x60
 80027ac:	4618      	mov	r0, r3
 80027ae:	f000 f950 	bl	8002a52 <TIM_ITRx_SetConfig>
      break;
 80027b2:	e019      	b.n	80027e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6818      	ldr	r0, [r3, #0]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	6859      	ldr	r1, [r3, #4]
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	461a      	mov	r2, r3
 80027c2:	f000 f8e7 	bl	8002994 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2140      	movs	r1, #64	; 0x40
 80027cc:	4618      	mov	r0, r3
 80027ce:	f000 f940 	bl	8002a52 <TIM_ITRx_SetConfig>
      break;
 80027d2:	e009      	b.n	80027e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4619      	mov	r1, r3
 80027de:	4610      	mov	r0, r2
 80027e0:	f000 f937 	bl	8002a52 <TIM_ITRx_SetConfig>
      break;
 80027e4:	e000      	b.n	80027e8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80027e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002802:	b480      	push	{r7}
 8002804:	b083      	sub	sp, #12
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800280a:	bf00      	nop
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr

08002816 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002816:	b480      	push	{r7}
 8002818:	b083      	sub	sp, #12
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr

0800282a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002832:	bf00      	nop
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800283e:	b480      	push	{r7}
 8002840:	b083      	sub	sp, #12
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
	...

08002854 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002854:	b480      	push	{r7}
 8002856:	b085      	sub	sp, #20
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4a40      	ldr	r2, [pc, #256]	; (8002968 <TIM_Base_SetConfig+0x114>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d013      	beq.n	8002894 <TIM_Base_SetConfig+0x40>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002872:	d00f      	beq.n	8002894 <TIM_Base_SetConfig+0x40>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	4a3d      	ldr	r2, [pc, #244]	; (800296c <TIM_Base_SetConfig+0x118>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d00b      	beq.n	8002894 <TIM_Base_SetConfig+0x40>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4a3c      	ldr	r2, [pc, #240]	; (8002970 <TIM_Base_SetConfig+0x11c>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d007      	beq.n	8002894 <TIM_Base_SetConfig+0x40>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	4a3b      	ldr	r2, [pc, #236]	; (8002974 <TIM_Base_SetConfig+0x120>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d003      	beq.n	8002894 <TIM_Base_SetConfig+0x40>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a3a      	ldr	r2, [pc, #232]	; (8002978 <TIM_Base_SetConfig+0x124>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d108      	bne.n	80028a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800289a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	68fa      	ldr	r2, [r7, #12]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a2f      	ldr	r2, [pc, #188]	; (8002968 <TIM_Base_SetConfig+0x114>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d02b      	beq.n	8002906 <TIM_Base_SetConfig+0xb2>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028b4:	d027      	beq.n	8002906 <TIM_Base_SetConfig+0xb2>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a2c      	ldr	r2, [pc, #176]	; (800296c <TIM_Base_SetConfig+0x118>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d023      	beq.n	8002906 <TIM_Base_SetConfig+0xb2>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a2b      	ldr	r2, [pc, #172]	; (8002970 <TIM_Base_SetConfig+0x11c>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d01f      	beq.n	8002906 <TIM_Base_SetConfig+0xb2>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a2a      	ldr	r2, [pc, #168]	; (8002974 <TIM_Base_SetConfig+0x120>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d01b      	beq.n	8002906 <TIM_Base_SetConfig+0xb2>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a29      	ldr	r2, [pc, #164]	; (8002978 <TIM_Base_SetConfig+0x124>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d017      	beq.n	8002906 <TIM_Base_SetConfig+0xb2>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a28      	ldr	r2, [pc, #160]	; (800297c <TIM_Base_SetConfig+0x128>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d013      	beq.n	8002906 <TIM_Base_SetConfig+0xb2>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a27      	ldr	r2, [pc, #156]	; (8002980 <TIM_Base_SetConfig+0x12c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d00f      	beq.n	8002906 <TIM_Base_SetConfig+0xb2>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a26      	ldr	r2, [pc, #152]	; (8002984 <TIM_Base_SetConfig+0x130>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d00b      	beq.n	8002906 <TIM_Base_SetConfig+0xb2>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a25      	ldr	r2, [pc, #148]	; (8002988 <TIM_Base_SetConfig+0x134>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d007      	beq.n	8002906 <TIM_Base_SetConfig+0xb2>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a24      	ldr	r2, [pc, #144]	; (800298c <TIM_Base_SetConfig+0x138>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d003      	beq.n	8002906 <TIM_Base_SetConfig+0xb2>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a23      	ldr	r2, [pc, #140]	; (8002990 <TIM_Base_SetConfig+0x13c>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d108      	bne.n	8002918 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800290c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	68fa      	ldr	r2, [r7, #12]
 8002914:	4313      	orrs	r3, r2
 8002916:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	4313      	orrs	r3, r2
 8002924:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a0a      	ldr	r2, [pc, #40]	; (8002968 <TIM_Base_SetConfig+0x114>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d003      	beq.n	800294c <TIM_Base_SetConfig+0xf8>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4a0c      	ldr	r2, [pc, #48]	; (8002978 <TIM_Base_SetConfig+0x124>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d103      	bne.n	8002954 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	691a      	ldr	r2, [r3, #16]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	615a      	str	r2, [r3, #20]
}
 800295a:	bf00      	nop
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40010000 	.word	0x40010000
 800296c:	40000400 	.word	0x40000400
 8002970:	40000800 	.word	0x40000800
 8002974:	40000c00 	.word	0x40000c00
 8002978:	40010400 	.word	0x40010400
 800297c:	40014000 	.word	0x40014000
 8002980:	40014400 	.word	0x40014400
 8002984:	40014800 	.word	0x40014800
 8002988:	40001800 	.word	0x40001800
 800298c:	40001c00 	.word	0x40001c00
 8002990:	40002000 	.word	0x40002000

08002994 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002994:	b480      	push	{r7}
 8002996:	b087      	sub	sp, #28
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	f023 0201 	bic.w	r2, r3, #1
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	011b      	lsls	r3, r3, #4
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	f023 030a 	bic.w	r3, r3, #10
 80029d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80029d2:	697a      	ldr	r2, [r7, #20]
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	693a      	ldr	r2, [r7, #16]
 80029de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	697a      	ldr	r2, [r7, #20]
 80029e4:	621a      	str	r2, [r3, #32]
}
 80029e6:	bf00      	nop
 80029e8:	371c      	adds	r7, #28
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr

080029f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029f2:	b480      	push	{r7}
 80029f4:	b087      	sub	sp, #28
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	60f8      	str	r0, [r7, #12]
 80029fa:	60b9      	str	r1, [r7, #8]
 80029fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6a1b      	ldr	r3, [r3, #32]
 8002a02:	f023 0210 	bic.w	r2, r3, #16
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6a1b      	ldr	r3, [r3, #32]
 8002a14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002a1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	031b      	lsls	r3, r3, #12
 8002a22:	697a      	ldr	r2, [r7, #20]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002a2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	011b      	lsls	r3, r3, #4
 8002a34:	693a      	ldr	r2, [r7, #16]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	697a      	ldr	r2, [r7, #20]
 8002a3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	693a      	ldr	r2, [r7, #16]
 8002a44:	621a      	str	r2, [r3, #32]
}
 8002a46:	bf00      	nop
 8002a48:	371c      	adds	r7, #28
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr

08002a52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a52:	b480      	push	{r7}
 8002a54:	b085      	sub	sp, #20
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
 8002a5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	f043 0307 	orr.w	r3, r3, #7
 8002a74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	68fa      	ldr	r2, [r7, #12]
 8002a7a:	609a      	str	r2, [r3, #8]
}
 8002a7c:	bf00      	nop
 8002a7e:	3714      	adds	r7, #20
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr

08002a88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b087      	sub	sp, #28
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	607a      	str	r2, [r7, #4]
 8002a94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002aa2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	021a      	lsls	r2, r3, #8
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	697a      	ldr	r2, [r7, #20]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	697a      	ldr	r2, [r7, #20]
 8002aba:	609a      	str	r2, [r3, #8]
}
 8002abc:	bf00      	nop
 8002abe:	371c      	adds	r7, #28
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d101      	bne.n	8002ae0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002adc:	2302      	movs	r3, #2
 8002ade:	e05a      	b.n	8002b96 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2202      	movs	r2, #2
 8002aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a21      	ldr	r2, [pc, #132]	; (8002ba4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d022      	beq.n	8002b6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b2c:	d01d      	beq.n	8002b6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a1d      	ldr	r2, [pc, #116]	; (8002ba8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d018      	beq.n	8002b6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a1b      	ldr	r2, [pc, #108]	; (8002bac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d013      	beq.n	8002b6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a1a      	ldr	r2, [pc, #104]	; (8002bb0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d00e      	beq.n	8002b6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a18      	ldr	r2, [pc, #96]	; (8002bb4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d009      	beq.n	8002b6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a17      	ldr	r2, [pc, #92]	; (8002bb8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d004      	beq.n	8002b6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a15      	ldr	r2, [pc, #84]	; (8002bbc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d10c      	bne.n	8002b84 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	68ba      	ldr	r2, [r7, #8]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68ba      	ldr	r2, [r7, #8]
 8002b82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3714      	adds	r7, #20
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	40010000 	.word	0x40010000
 8002ba8:	40000400 	.word	0x40000400
 8002bac:	40000800 	.word	0x40000800
 8002bb0:	40000c00 	.word	0x40000c00
 8002bb4:	40010400 	.word	0x40010400
 8002bb8:	40014000 	.word	0x40014000
 8002bbc:	40001800 	.word	0x40001800

08002bc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002bc8:	bf00      	nop
 8002bca:	370c      	adds	r7, #12
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr

08002bd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002bdc:	bf00      	nop
 8002bde:	370c      	adds	r7, #12
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d101      	bne.n	8002bfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e03f      	b.n	8002c7a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d106      	bne.n	8002c14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f7fe f82c 	bl	8000c6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2224      	movs	r2, #36	; 0x24
 8002c18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68da      	ldr	r2, [r3, #12]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 faad 	bl	800318c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	691a      	ldr	r2, [r3, #16]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	695a      	ldr	r2, [r3, #20]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68da      	ldr	r2, [r3, #12]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2220      	movs	r2, #32
 8002c6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2220      	movs	r2, #32
 8002c74:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002c78:	2300      	movs	r3, #0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b085      	sub	sp, #20
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	60f8      	str	r0, [r7, #12]
 8002c8a:	60b9      	str	r1, [r7, #8]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	2b20      	cmp	r3, #32
 8002c9a:	d130      	bne.n	8002cfe <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d002      	beq.n	8002ca8 <HAL_UART_Transmit_IT+0x26>
 8002ca2:	88fb      	ldrh	r3, [r7, #6]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e029      	b.n	8002d00 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d101      	bne.n	8002cba <HAL_UART_Transmit_IT+0x38>
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	e022      	b.n	8002d00 <HAL_UART_Transmit_IT+0x7e>
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	68ba      	ldr	r2, [r7, #8]
 8002cc6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	88fa      	ldrh	r2, [r7, #6]
 8002ccc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	88fa      	ldrh	r2, [r7, #6]
 8002cd2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2221      	movs	r2, #33	; 0x21
 8002cde:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68da      	ldr	r2, [r3, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002cf8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	e000      	b.n	8002d00 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8002cfe:	2302      	movs	r3, #2
  }
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3714      	adds	r7, #20
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b088      	sub	sp, #32
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	695b      	ldr	r3, [r3, #20]
 8002d2a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002d30:	2300      	movs	r3, #0
 8002d32:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	f003 030f 	and.w	r3, r3, #15
 8002d3a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10d      	bne.n	8002d5e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	f003 0320 	and.w	r3, r3, #32
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d008      	beq.n	8002d5e <HAL_UART_IRQHandler+0x52>
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	f003 0320 	and.w	r3, r3, #32
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d003      	beq.n	8002d5e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 f996 	bl	8003088 <UART_Receive_IT>
      return;
 8002d5c:	e0d1      	b.n	8002f02 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f000 80b0 	beq.w	8002ec6 <HAL_UART_IRQHandler+0x1ba>
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	f003 0301 	and.w	r3, r3, #1
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d105      	bne.n	8002d7c <HAL_UART_IRQHandler+0x70>
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	f000 80a5 	beq.w	8002ec6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d00a      	beq.n	8002d9c <HAL_UART_IRQHandler+0x90>
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d005      	beq.n	8002d9c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d94:	f043 0201 	orr.w	r2, r3, #1
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	f003 0304 	and.w	r3, r3, #4
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00a      	beq.n	8002dbc <HAL_UART_IRQHandler+0xb0>
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d005      	beq.n	8002dbc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002db4:	f043 0202 	orr.w	r2, r3, #2
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00a      	beq.n	8002ddc <HAL_UART_IRQHandler+0xd0>
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d005      	beq.n	8002ddc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dd4:	f043 0204 	orr.w	r2, r3, #4
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	f003 0308 	and.w	r3, r3, #8
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00f      	beq.n	8002e06 <HAL_UART_IRQHandler+0xfa>
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	f003 0320 	and.w	r3, r3, #32
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d104      	bne.n	8002dfa <HAL_UART_IRQHandler+0xee>
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	f003 0301 	and.w	r3, r3, #1
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d005      	beq.n	8002e06 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dfe:	f043 0208 	orr.w	r2, r3, #8
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d078      	beq.n	8002f00 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	f003 0320 	and.w	r3, r3, #32
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d007      	beq.n	8002e28 <HAL_UART_IRQHandler+0x11c>
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	f003 0320 	and.w	r3, r3, #32
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d002      	beq.n	8002e28 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f000 f930 	bl	8003088 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e32:	2b40      	cmp	r3, #64	; 0x40
 8002e34:	bf0c      	ite	eq
 8002e36:	2301      	moveq	r3, #1
 8002e38:	2300      	movne	r3, #0
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e42:	f003 0308 	and.w	r3, r3, #8
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d102      	bne.n	8002e50 <HAL_UART_IRQHandler+0x144>
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d031      	beq.n	8002eb4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f000 f879 	bl	8002f48 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	695b      	ldr	r3, [r3, #20]
 8002e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e60:	2b40      	cmp	r3, #64	; 0x40
 8002e62:	d123      	bne.n	8002eac <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	695a      	ldr	r2, [r3, #20]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e72:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d013      	beq.n	8002ea4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e80:	4a21      	ldr	r2, [pc, #132]	; (8002f08 <HAL_UART_IRQHandler+0x1fc>)
 8002e82:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f7fe f970 	bl	800116e <HAL_DMA_Abort_IT>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d016      	beq.n	8002ec2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e9e:	4610      	mov	r0, r2
 8002ea0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ea2:	e00e      	b.n	8002ec2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f000 f845 	bl	8002f34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002eaa:	e00a      	b.n	8002ec2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	f000 f841 	bl	8002f34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002eb2:	e006      	b.n	8002ec2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f000 f83d 	bl	8002f34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002ec0:	e01e      	b.n	8002f00 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ec2:	bf00      	nop
    return;
 8002ec4:	e01c      	b.n	8002f00 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d008      	beq.n	8002ee2 <HAL_UART_IRQHandler+0x1d6>
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d003      	beq.n	8002ee2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f000 f866 	bl	8002fac <UART_Transmit_IT>
    return;
 8002ee0:	e00f      	b.n	8002f02 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00a      	beq.n	8002f02 <HAL_UART_IRQHandler+0x1f6>
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d005      	beq.n	8002f02 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f000 f8ae 	bl	8003058 <UART_EndTransmit_IT>
    return;
 8002efc:	bf00      	nop
 8002efe:	e000      	b.n	8002f02 <HAL_UART_IRQHandler+0x1f6>
    return;
 8002f00:	bf00      	nop
  }
}
 8002f02:	3720      	adds	r7, #32
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	08002f85 	.word	0x08002f85

08002f0c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002f28:	bf00      	nop
 8002f2a:	370c      	adds	r7, #12
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr

08002f34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68da      	ldr	r2, [r3, #12]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002f5e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	695a      	ldr	r2, [r3, #20]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 0201 	bic.w	r2, r2, #1
 8002f6e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2220      	movs	r2, #32
 8002f74:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f9e:	68f8      	ldr	r0, [r7, #12]
 8002fa0:	f7ff ffc8 	bl	8002f34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002fa4:	bf00      	nop
 8002fa6:	3710      	adds	r7, #16
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b085      	sub	sp, #20
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	2b21      	cmp	r3, #33	; 0x21
 8002fbe:	d144      	bne.n	800304a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fc8:	d11a      	bne.n	8003000 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
 8002fce:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	881b      	ldrh	r3, [r3, #0]
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fde:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d105      	bne.n	8002ff4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	1c9a      	adds	r2, r3, #2
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	621a      	str	r2, [r3, #32]
 8002ff2:	e00e      	b.n	8003012 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
 8002ff8:	1c5a      	adds	r2, r3, #1
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	621a      	str	r2, [r3, #32]
 8002ffe:	e008      	b.n	8003012 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a1b      	ldr	r3, [r3, #32]
 8003004:	1c59      	adds	r1, r3, #1
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	6211      	str	r1, [r2, #32]
 800300a:	781a      	ldrb	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003016:	b29b      	uxth	r3, r3
 8003018:	3b01      	subs	r3, #1
 800301a:	b29b      	uxth	r3, r3
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	4619      	mov	r1, r3
 8003020:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003022:	2b00      	cmp	r3, #0
 8003024:	d10f      	bne.n	8003046 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68da      	ldr	r2, [r3, #12]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003034:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68da      	ldr	r2, [r3, #12]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003044:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003046:	2300      	movs	r3, #0
 8003048:	e000      	b.n	800304c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800304a:	2302      	movs	r3, #2
  }
}
 800304c:	4618      	mov	r0, r3
 800304e:	3714      	adds	r7, #20
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	68da      	ldr	r2, [r3, #12]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800306e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2220      	movs	r2, #32
 8003074:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	f7ff ff47 	bl	8002f0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	3708      	adds	r7, #8
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b22      	cmp	r3, #34	; 0x22
 800309a:	d171      	bne.n	8003180 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030a4:	d123      	bne.n	80030ee <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030aa:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d10e      	bne.n	80030d2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ca:	1c9a      	adds	r2, r3, #2
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	629a      	str	r2, [r3, #40]	; 0x28
 80030d0:	e029      	b.n	8003126 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	b29b      	uxth	r3, r3
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	b29a      	uxth	r2, r3
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e6:	1c5a      	adds	r2, r3, #1
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	629a      	str	r2, [r3, #40]	; 0x28
 80030ec:	e01b      	b.n	8003126 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	691b      	ldr	r3, [r3, #16]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d10a      	bne.n	800310c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6858      	ldr	r0, [r3, #4]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003100:	1c59      	adds	r1, r3, #1
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6291      	str	r1, [r2, #40]	; 0x28
 8003106:	b2c2      	uxtb	r2, r0
 8003108:	701a      	strb	r2, [r3, #0]
 800310a:	e00c      	b.n	8003126 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	b2da      	uxtb	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003118:	1c58      	adds	r0, r3, #1
 800311a:	6879      	ldr	r1, [r7, #4]
 800311c:	6288      	str	r0, [r1, #40]	; 0x28
 800311e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003122:	b2d2      	uxtb	r2, r2
 8003124:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800312a:	b29b      	uxth	r3, r3
 800312c:	3b01      	subs	r3, #1
 800312e:	b29b      	uxth	r3, r3
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	4619      	mov	r1, r3
 8003134:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003136:	2b00      	cmp	r3, #0
 8003138:	d120      	bne.n	800317c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	68da      	ldr	r2, [r3, #12]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 0220 	bic.w	r2, r2, #32
 8003148:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68da      	ldr	r2, [r3, #12]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003158:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	695a      	ldr	r2, [r3, #20]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f022 0201 	bic.w	r2, r2, #1
 8003168:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2220      	movs	r2, #32
 800316e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7ff fed4 	bl	8002f20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003178:	2300      	movs	r3, #0
 800317a:	e002      	b.n	8003182 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800317c:	2300      	movs	r3, #0
 800317e:	e000      	b.n	8003182 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003180:	2302      	movs	r3, #2
  }
}
 8003182:	4618      	mov	r0, r3
 8003184:	3710      	adds	r7, #16
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
	...

0800318c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800318c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003190:	b085      	sub	sp, #20
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	68da      	ldr	r2, [r3, #12]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689a      	ldr	r2, [r3, #8]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	691b      	ldr	r3, [r3, #16]
 80031b4:	431a      	orrs	r2, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	431a      	orrs	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	69db      	ldr	r3, [r3, #28]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80031ce:	f023 030c 	bic.w	r3, r3, #12
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	6812      	ldr	r2, [r2, #0]
 80031d6:	68f9      	ldr	r1, [r7, #12]
 80031d8:	430b      	orrs	r3, r1
 80031da:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	699a      	ldr	r2, [r3, #24]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	430a      	orrs	r2, r1
 80031f0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	69db      	ldr	r3, [r3, #28]
 80031f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031fa:	f040 818b 	bne.w	8003514 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4ac1      	ldr	r2, [pc, #772]	; (8003508 <UART_SetConfig+0x37c>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d005      	beq.n	8003214 <UART_SetConfig+0x88>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4abf      	ldr	r2, [pc, #764]	; (800350c <UART_SetConfig+0x380>)
 800320e:	4293      	cmp	r3, r2
 8003210:	f040 80bd 	bne.w	800338e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003214:	f7fe fe30 	bl	8001e78 <HAL_RCC_GetPCLK2Freq>
 8003218:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	461d      	mov	r5, r3
 800321e:	f04f 0600 	mov.w	r6, #0
 8003222:	46a8      	mov	r8, r5
 8003224:	46b1      	mov	r9, r6
 8003226:	eb18 0308 	adds.w	r3, r8, r8
 800322a:	eb49 0409 	adc.w	r4, r9, r9
 800322e:	4698      	mov	r8, r3
 8003230:	46a1      	mov	r9, r4
 8003232:	eb18 0805 	adds.w	r8, r8, r5
 8003236:	eb49 0906 	adc.w	r9, r9, r6
 800323a:	f04f 0100 	mov.w	r1, #0
 800323e:	f04f 0200 	mov.w	r2, #0
 8003242:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003246:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800324a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800324e:	4688      	mov	r8, r1
 8003250:	4691      	mov	r9, r2
 8003252:	eb18 0005 	adds.w	r0, r8, r5
 8003256:	eb49 0106 	adc.w	r1, r9, r6
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	461d      	mov	r5, r3
 8003260:	f04f 0600 	mov.w	r6, #0
 8003264:	196b      	adds	r3, r5, r5
 8003266:	eb46 0406 	adc.w	r4, r6, r6
 800326a:	461a      	mov	r2, r3
 800326c:	4623      	mov	r3, r4
 800326e:	f7fd f80f 	bl	8000290 <__aeabi_uldivmod>
 8003272:	4603      	mov	r3, r0
 8003274:	460c      	mov	r4, r1
 8003276:	461a      	mov	r2, r3
 8003278:	4ba5      	ldr	r3, [pc, #660]	; (8003510 <UART_SetConfig+0x384>)
 800327a:	fba3 2302 	umull	r2, r3, r3, r2
 800327e:	095b      	lsrs	r3, r3, #5
 8003280:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	461d      	mov	r5, r3
 8003288:	f04f 0600 	mov.w	r6, #0
 800328c:	46a9      	mov	r9, r5
 800328e:	46b2      	mov	sl, r6
 8003290:	eb19 0309 	adds.w	r3, r9, r9
 8003294:	eb4a 040a 	adc.w	r4, sl, sl
 8003298:	4699      	mov	r9, r3
 800329a:	46a2      	mov	sl, r4
 800329c:	eb19 0905 	adds.w	r9, r9, r5
 80032a0:	eb4a 0a06 	adc.w	sl, sl, r6
 80032a4:	f04f 0100 	mov.w	r1, #0
 80032a8:	f04f 0200 	mov.w	r2, #0
 80032ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80032b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80032b8:	4689      	mov	r9, r1
 80032ba:	4692      	mov	sl, r2
 80032bc:	eb19 0005 	adds.w	r0, r9, r5
 80032c0:	eb4a 0106 	adc.w	r1, sl, r6
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	461d      	mov	r5, r3
 80032ca:	f04f 0600 	mov.w	r6, #0
 80032ce:	196b      	adds	r3, r5, r5
 80032d0:	eb46 0406 	adc.w	r4, r6, r6
 80032d4:	461a      	mov	r2, r3
 80032d6:	4623      	mov	r3, r4
 80032d8:	f7fc ffda 	bl	8000290 <__aeabi_uldivmod>
 80032dc:	4603      	mov	r3, r0
 80032de:	460c      	mov	r4, r1
 80032e0:	461a      	mov	r2, r3
 80032e2:	4b8b      	ldr	r3, [pc, #556]	; (8003510 <UART_SetConfig+0x384>)
 80032e4:	fba3 1302 	umull	r1, r3, r3, r2
 80032e8:	095b      	lsrs	r3, r3, #5
 80032ea:	2164      	movs	r1, #100	; 0x64
 80032ec:	fb01 f303 	mul.w	r3, r1, r3
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	00db      	lsls	r3, r3, #3
 80032f4:	3332      	adds	r3, #50	; 0x32
 80032f6:	4a86      	ldr	r2, [pc, #536]	; (8003510 <UART_SetConfig+0x384>)
 80032f8:	fba2 2303 	umull	r2, r3, r2, r3
 80032fc:	095b      	lsrs	r3, r3, #5
 80032fe:	005b      	lsls	r3, r3, #1
 8003300:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003304:	4498      	add	r8, r3
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	461d      	mov	r5, r3
 800330a:	f04f 0600 	mov.w	r6, #0
 800330e:	46a9      	mov	r9, r5
 8003310:	46b2      	mov	sl, r6
 8003312:	eb19 0309 	adds.w	r3, r9, r9
 8003316:	eb4a 040a 	adc.w	r4, sl, sl
 800331a:	4699      	mov	r9, r3
 800331c:	46a2      	mov	sl, r4
 800331e:	eb19 0905 	adds.w	r9, r9, r5
 8003322:	eb4a 0a06 	adc.w	sl, sl, r6
 8003326:	f04f 0100 	mov.w	r1, #0
 800332a:	f04f 0200 	mov.w	r2, #0
 800332e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003332:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003336:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800333a:	4689      	mov	r9, r1
 800333c:	4692      	mov	sl, r2
 800333e:	eb19 0005 	adds.w	r0, r9, r5
 8003342:	eb4a 0106 	adc.w	r1, sl, r6
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	461d      	mov	r5, r3
 800334c:	f04f 0600 	mov.w	r6, #0
 8003350:	196b      	adds	r3, r5, r5
 8003352:	eb46 0406 	adc.w	r4, r6, r6
 8003356:	461a      	mov	r2, r3
 8003358:	4623      	mov	r3, r4
 800335a:	f7fc ff99 	bl	8000290 <__aeabi_uldivmod>
 800335e:	4603      	mov	r3, r0
 8003360:	460c      	mov	r4, r1
 8003362:	461a      	mov	r2, r3
 8003364:	4b6a      	ldr	r3, [pc, #424]	; (8003510 <UART_SetConfig+0x384>)
 8003366:	fba3 1302 	umull	r1, r3, r3, r2
 800336a:	095b      	lsrs	r3, r3, #5
 800336c:	2164      	movs	r1, #100	; 0x64
 800336e:	fb01 f303 	mul.w	r3, r1, r3
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	00db      	lsls	r3, r3, #3
 8003376:	3332      	adds	r3, #50	; 0x32
 8003378:	4a65      	ldr	r2, [pc, #404]	; (8003510 <UART_SetConfig+0x384>)
 800337a:	fba2 2303 	umull	r2, r3, r2, r3
 800337e:	095b      	lsrs	r3, r3, #5
 8003380:	f003 0207 	and.w	r2, r3, #7
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4442      	add	r2, r8
 800338a:	609a      	str	r2, [r3, #8]
 800338c:	e26f      	b.n	800386e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800338e:	f7fe fd5f 	bl	8001e50 <HAL_RCC_GetPCLK1Freq>
 8003392:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	461d      	mov	r5, r3
 8003398:	f04f 0600 	mov.w	r6, #0
 800339c:	46a8      	mov	r8, r5
 800339e:	46b1      	mov	r9, r6
 80033a0:	eb18 0308 	adds.w	r3, r8, r8
 80033a4:	eb49 0409 	adc.w	r4, r9, r9
 80033a8:	4698      	mov	r8, r3
 80033aa:	46a1      	mov	r9, r4
 80033ac:	eb18 0805 	adds.w	r8, r8, r5
 80033b0:	eb49 0906 	adc.w	r9, r9, r6
 80033b4:	f04f 0100 	mov.w	r1, #0
 80033b8:	f04f 0200 	mov.w	r2, #0
 80033bc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80033c0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80033c4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80033c8:	4688      	mov	r8, r1
 80033ca:	4691      	mov	r9, r2
 80033cc:	eb18 0005 	adds.w	r0, r8, r5
 80033d0:	eb49 0106 	adc.w	r1, r9, r6
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	461d      	mov	r5, r3
 80033da:	f04f 0600 	mov.w	r6, #0
 80033de:	196b      	adds	r3, r5, r5
 80033e0:	eb46 0406 	adc.w	r4, r6, r6
 80033e4:	461a      	mov	r2, r3
 80033e6:	4623      	mov	r3, r4
 80033e8:	f7fc ff52 	bl	8000290 <__aeabi_uldivmod>
 80033ec:	4603      	mov	r3, r0
 80033ee:	460c      	mov	r4, r1
 80033f0:	461a      	mov	r2, r3
 80033f2:	4b47      	ldr	r3, [pc, #284]	; (8003510 <UART_SetConfig+0x384>)
 80033f4:	fba3 2302 	umull	r2, r3, r3, r2
 80033f8:	095b      	lsrs	r3, r3, #5
 80033fa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	461d      	mov	r5, r3
 8003402:	f04f 0600 	mov.w	r6, #0
 8003406:	46a9      	mov	r9, r5
 8003408:	46b2      	mov	sl, r6
 800340a:	eb19 0309 	adds.w	r3, r9, r9
 800340e:	eb4a 040a 	adc.w	r4, sl, sl
 8003412:	4699      	mov	r9, r3
 8003414:	46a2      	mov	sl, r4
 8003416:	eb19 0905 	adds.w	r9, r9, r5
 800341a:	eb4a 0a06 	adc.w	sl, sl, r6
 800341e:	f04f 0100 	mov.w	r1, #0
 8003422:	f04f 0200 	mov.w	r2, #0
 8003426:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800342a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800342e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003432:	4689      	mov	r9, r1
 8003434:	4692      	mov	sl, r2
 8003436:	eb19 0005 	adds.w	r0, r9, r5
 800343a:	eb4a 0106 	adc.w	r1, sl, r6
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	461d      	mov	r5, r3
 8003444:	f04f 0600 	mov.w	r6, #0
 8003448:	196b      	adds	r3, r5, r5
 800344a:	eb46 0406 	adc.w	r4, r6, r6
 800344e:	461a      	mov	r2, r3
 8003450:	4623      	mov	r3, r4
 8003452:	f7fc ff1d 	bl	8000290 <__aeabi_uldivmod>
 8003456:	4603      	mov	r3, r0
 8003458:	460c      	mov	r4, r1
 800345a:	461a      	mov	r2, r3
 800345c:	4b2c      	ldr	r3, [pc, #176]	; (8003510 <UART_SetConfig+0x384>)
 800345e:	fba3 1302 	umull	r1, r3, r3, r2
 8003462:	095b      	lsrs	r3, r3, #5
 8003464:	2164      	movs	r1, #100	; 0x64
 8003466:	fb01 f303 	mul.w	r3, r1, r3
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	00db      	lsls	r3, r3, #3
 800346e:	3332      	adds	r3, #50	; 0x32
 8003470:	4a27      	ldr	r2, [pc, #156]	; (8003510 <UART_SetConfig+0x384>)
 8003472:	fba2 2303 	umull	r2, r3, r2, r3
 8003476:	095b      	lsrs	r3, r3, #5
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800347e:	4498      	add	r8, r3
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	461d      	mov	r5, r3
 8003484:	f04f 0600 	mov.w	r6, #0
 8003488:	46a9      	mov	r9, r5
 800348a:	46b2      	mov	sl, r6
 800348c:	eb19 0309 	adds.w	r3, r9, r9
 8003490:	eb4a 040a 	adc.w	r4, sl, sl
 8003494:	4699      	mov	r9, r3
 8003496:	46a2      	mov	sl, r4
 8003498:	eb19 0905 	adds.w	r9, r9, r5
 800349c:	eb4a 0a06 	adc.w	sl, sl, r6
 80034a0:	f04f 0100 	mov.w	r1, #0
 80034a4:	f04f 0200 	mov.w	r2, #0
 80034a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034ac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80034b0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80034b4:	4689      	mov	r9, r1
 80034b6:	4692      	mov	sl, r2
 80034b8:	eb19 0005 	adds.w	r0, r9, r5
 80034bc:	eb4a 0106 	adc.w	r1, sl, r6
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	461d      	mov	r5, r3
 80034c6:	f04f 0600 	mov.w	r6, #0
 80034ca:	196b      	adds	r3, r5, r5
 80034cc:	eb46 0406 	adc.w	r4, r6, r6
 80034d0:	461a      	mov	r2, r3
 80034d2:	4623      	mov	r3, r4
 80034d4:	f7fc fedc 	bl	8000290 <__aeabi_uldivmod>
 80034d8:	4603      	mov	r3, r0
 80034da:	460c      	mov	r4, r1
 80034dc:	461a      	mov	r2, r3
 80034de:	4b0c      	ldr	r3, [pc, #48]	; (8003510 <UART_SetConfig+0x384>)
 80034e0:	fba3 1302 	umull	r1, r3, r3, r2
 80034e4:	095b      	lsrs	r3, r3, #5
 80034e6:	2164      	movs	r1, #100	; 0x64
 80034e8:	fb01 f303 	mul.w	r3, r1, r3
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	3332      	adds	r3, #50	; 0x32
 80034f2:	4a07      	ldr	r2, [pc, #28]	; (8003510 <UART_SetConfig+0x384>)
 80034f4:	fba2 2303 	umull	r2, r3, r2, r3
 80034f8:	095b      	lsrs	r3, r3, #5
 80034fa:	f003 0207 	and.w	r2, r3, #7
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4442      	add	r2, r8
 8003504:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003506:	e1b2      	b.n	800386e <UART_SetConfig+0x6e2>
 8003508:	40011000 	.word	0x40011000
 800350c:	40011400 	.word	0x40011400
 8003510:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4ad7      	ldr	r2, [pc, #860]	; (8003878 <UART_SetConfig+0x6ec>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d005      	beq.n	800352a <UART_SetConfig+0x39e>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4ad6      	ldr	r2, [pc, #856]	; (800387c <UART_SetConfig+0x6f0>)
 8003524:	4293      	cmp	r3, r2
 8003526:	f040 80d1 	bne.w	80036cc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800352a:	f7fe fca5 	bl	8001e78 <HAL_RCC_GetPCLK2Freq>
 800352e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	469a      	mov	sl, r3
 8003534:	f04f 0b00 	mov.w	fp, #0
 8003538:	46d0      	mov	r8, sl
 800353a:	46d9      	mov	r9, fp
 800353c:	eb18 0308 	adds.w	r3, r8, r8
 8003540:	eb49 0409 	adc.w	r4, r9, r9
 8003544:	4698      	mov	r8, r3
 8003546:	46a1      	mov	r9, r4
 8003548:	eb18 080a 	adds.w	r8, r8, sl
 800354c:	eb49 090b 	adc.w	r9, r9, fp
 8003550:	f04f 0100 	mov.w	r1, #0
 8003554:	f04f 0200 	mov.w	r2, #0
 8003558:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800355c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003560:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003564:	4688      	mov	r8, r1
 8003566:	4691      	mov	r9, r2
 8003568:	eb1a 0508 	adds.w	r5, sl, r8
 800356c:	eb4b 0609 	adc.w	r6, fp, r9
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	4619      	mov	r1, r3
 8003576:	f04f 0200 	mov.w	r2, #0
 800357a:	f04f 0300 	mov.w	r3, #0
 800357e:	f04f 0400 	mov.w	r4, #0
 8003582:	0094      	lsls	r4, r2, #2
 8003584:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003588:	008b      	lsls	r3, r1, #2
 800358a:	461a      	mov	r2, r3
 800358c:	4623      	mov	r3, r4
 800358e:	4628      	mov	r0, r5
 8003590:	4631      	mov	r1, r6
 8003592:	f7fc fe7d 	bl	8000290 <__aeabi_uldivmod>
 8003596:	4603      	mov	r3, r0
 8003598:	460c      	mov	r4, r1
 800359a:	461a      	mov	r2, r3
 800359c:	4bb8      	ldr	r3, [pc, #736]	; (8003880 <UART_SetConfig+0x6f4>)
 800359e:	fba3 2302 	umull	r2, r3, r3, r2
 80035a2:	095b      	lsrs	r3, r3, #5
 80035a4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	469b      	mov	fp, r3
 80035ac:	f04f 0c00 	mov.w	ip, #0
 80035b0:	46d9      	mov	r9, fp
 80035b2:	46e2      	mov	sl, ip
 80035b4:	eb19 0309 	adds.w	r3, r9, r9
 80035b8:	eb4a 040a 	adc.w	r4, sl, sl
 80035bc:	4699      	mov	r9, r3
 80035be:	46a2      	mov	sl, r4
 80035c0:	eb19 090b 	adds.w	r9, r9, fp
 80035c4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80035c8:	f04f 0100 	mov.w	r1, #0
 80035cc:	f04f 0200 	mov.w	r2, #0
 80035d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035d4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80035d8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80035dc:	4689      	mov	r9, r1
 80035de:	4692      	mov	sl, r2
 80035e0:	eb1b 0509 	adds.w	r5, fp, r9
 80035e4:	eb4c 060a 	adc.w	r6, ip, sl
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	4619      	mov	r1, r3
 80035ee:	f04f 0200 	mov.w	r2, #0
 80035f2:	f04f 0300 	mov.w	r3, #0
 80035f6:	f04f 0400 	mov.w	r4, #0
 80035fa:	0094      	lsls	r4, r2, #2
 80035fc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003600:	008b      	lsls	r3, r1, #2
 8003602:	461a      	mov	r2, r3
 8003604:	4623      	mov	r3, r4
 8003606:	4628      	mov	r0, r5
 8003608:	4631      	mov	r1, r6
 800360a:	f7fc fe41 	bl	8000290 <__aeabi_uldivmod>
 800360e:	4603      	mov	r3, r0
 8003610:	460c      	mov	r4, r1
 8003612:	461a      	mov	r2, r3
 8003614:	4b9a      	ldr	r3, [pc, #616]	; (8003880 <UART_SetConfig+0x6f4>)
 8003616:	fba3 1302 	umull	r1, r3, r3, r2
 800361a:	095b      	lsrs	r3, r3, #5
 800361c:	2164      	movs	r1, #100	; 0x64
 800361e:	fb01 f303 	mul.w	r3, r1, r3
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	011b      	lsls	r3, r3, #4
 8003626:	3332      	adds	r3, #50	; 0x32
 8003628:	4a95      	ldr	r2, [pc, #596]	; (8003880 <UART_SetConfig+0x6f4>)
 800362a:	fba2 2303 	umull	r2, r3, r2, r3
 800362e:	095b      	lsrs	r3, r3, #5
 8003630:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003634:	4498      	add	r8, r3
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	469b      	mov	fp, r3
 800363a:	f04f 0c00 	mov.w	ip, #0
 800363e:	46d9      	mov	r9, fp
 8003640:	46e2      	mov	sl, ip
 8003642:	eb19 0309 	adds.w	r3, r9, r9
 8003646:	eb4a 040a 	adc.w	r4, sl, sl
 800364a:	4699      	mov	r9, r3
 800364c:	46a2      	mov	sl, r4
 800364e:	eb19 090b 	adds.w	r9, r9, fp
 8003652:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003656:	f04f 0100 	mov.w	r1, #0
 800365a:	f04f 0200 	mov.w	r2, #0
 800365e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003662:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003666:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800366a:	4689      	mov	r9, r1
 800366c:	4692      	mov	sl, r2
 800366e:	eb1b 0509 	adds.w	r5, fp, r9
 8003672:	eb4c 060a 	adc.w	r6, ip, sl
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	4619      	mov	r1, r3
 800367c:	f04f 0200 	mov.w	r2, #0
 8003680:	f04f 0300 	mov.w	r3, #0
 8003684:	f04f 0400 	mov.w	r4, #0
 8003688:	0094      	lsls	r4, r2, #2
 800368a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800368e:	008b      	lsls	r3, r1, #2
 8003690:	461a      	mov	r2, r3
 8003692:	4623      	mov	r3, r4
 8003694:	4628      	mov	r0, r5
 8003696:	4631      	mov	r1, r6
 8003698:	f7fc fdfa 	bl	8000290 <__aeabi_uldivmod>
 800369c:	4603      	mov	r3, r0
 800369e:	460c      	mov	r4, r1
 80036a0:	461a      	mov	r2, r3
 80036a2:	4b77      	ldr	r3, [pc, #476]	; (8003880 <UART_SetConfig+0x6f4>)
 80036a4:	fba3 1302 	umull	r1, r3, r3, r2
 80036a8:	095b      	lsrs	r3, r3, #5
 80036aa:	2164      	movs	r1, #100	; 0x64
 80036ac:	fb01 f303 	mul.w	r3, r1, r3
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	011b      	lsls	r3, r3, #4
 80036b4:	3332      	adds	r3, #50	; 0x32
 80036b6:	4a72      	ldr	r2, [pc, #456]	; (8003880 <UART_SetConfig+0x6f4>)
 80036b8:	fba2 2303 	umull	r2, r3, r2, r3
 80036bc:	095b      	lsrs	r3, r3, #5
 80036be:	f003 020f 	and.w	r2, r3, #15
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4442      	add	r2, r8
 80036c8:	609a      	str	r2, [r3, #8]
 80036ca:	e0d0      	b.n	800386e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80036cc:	f7fe fbc0 	bl	8001e50 <HAL_RCC_GetPCLK1Freq>
 80036d0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	469a      	mov	sl, r3
 80036d6:	f04f 0b00 	mov.w	fp, #0
 80036da:	46d0      	mov	r8, sl
 80036dc:	46d9      	mov	r9, fp
 80036de:	eb18 0308 	adds.w	r3, r8, r8
 80036e2:	eb49 0409 	adc.w	r4, r9, r9
 80036e6:	4698      	mov	r8, r3
 80036e8:	46a1      	mov	r9, r4
 80036ea:	eb18 080a 	adds.w	r8, r8, sl
 80036ee:	eb49 090b 	adc.w	r9, r9, fp
 80036f2:	f04f 0100 	mov.w	r1, #0
 80036f6:	f04f 0200 	mov.w	r2, #0
 80036fa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80036fe:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003702:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003706:	4688      	mov	r8, r1
 8003708:	4691      	mov	r9, r2
 800370a:	eb1a 0508 	adds.w	r5, sl, r8
 800370e:	eb4b 0609 	adc.w	r6, fp, r9
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	4619      	mov	r1, r3
 8003718:	f04f 0200 	mov.w	r2, #0
 800371c:	f04f 0300 	mov.w	r3, #0
 8003720:	f04f 0400 	mov.w	r4, #0
 8003724:	0094      	lsls	r4, r2, #2
 8003726:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800372a:	008b      	lsls	r3, r1, #2
 800372c:	461a      	mov	r2, r3
 800372e:	4623      	mov	r3, r4
 8003730:	4628      	mov	r0, r5
 8003732:	4631      	mov	r1, r6
 8003734:	f7fc fdac 	bl	8000290 <__aeabi_uldivmod>
 8003738:	4603      	mov	r3, r0
 800373a:	460c      	mov	r4, r1
 800373c:	461a      	mov	r2, r3
 800373e:	4b50      	ldr	r3, [pc, #320]	; (8003880 <UART_SetConfig+0x6f4>)
 8003740:	fba3 2302 	umull	r2, r3, r3, r2
 8003744:	095b      	lsrs	r3, r3, #5
 8003746:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	469b      	mov	fp, r3
 800374e:	f04f 0c00 	mov.w	ip, #0
 8003752:	46d9      	mov	r9, fp
 8003754:	46e2      	mov	sl, ip
 8003756:	eb19 0309 	adds.w	r3, r9, r9
 800375a:	eb4a 040a 	adc.w	r4, sl, sl
 800375e:	4699      	mov	r9, r3
 8003760:	46a2      	mov	sl, r4
 8003762:	eb19 090b 	adds.w	r9, r9, fp
 8003766:	eb4a 0a0c 	adc.w	sl, sl, ip
 800376a:	f04f 0100 	mov.w	r1, #0
 800376e:	f04f 0200 	mov.w	r2, #0
 8003772:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003776:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800377a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800377e:	4689      	mov	r9, r1
 8003780:	4692      	mov	sl, r2
 8003782:	eb1b 0509 	adds.w	r5, fp, r9
 8003786:	eb4c 060a 	adc.w	r6, ip, sl
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	4619      	mov	r1, r3
 8003790:	f04f 0200 	mov.w	r2, #0
 8003794:	f04f 0300 	mov.w	r3, #0
 8003798:	f04f 0400 	mov.w	r4, #0
 800379c:	0094      	lsls	r4, r2, #2
 800379e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80037a2:	008b      	lsls	r3, r1, #2
 80037a4:	461a      	mov	r2, r3
 80037a6:	4623      	mov	r3, r4
 80037a8:	4628      	mov	r0, r5
 80037aa:	4631      	mov	r1, r6
 80037ac:	f7fc fd70 	bl	8000290 <__aeabi_uldivmod>
 80037b0:	4603      	mov	r3, r0
 80037b2:	460c      	mov	r4, r1
 80037b4:	461a      	mov	r2, r3
 80037b6:	4b32      	ldr	r3, [pc, #200]	; (8003880 <UART_SetConfig+0x6f4>)
 80037b8:	fba3 1302 	umull	r1, r3, r3, r2
 80037bc:	095b      	lsrs	r3, r3, #5
 80037be:	2164      	movs	r1, #100	; 0x64
 80037c0:	fb01 f303 	mul.w	r3, r1, r3
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	011b      	lsls	r3, r3, #4
 80037c8:	3332      	adds	r3, #50	; 0x32
 80037ca:	4a2d      	ldr	r2, [pc, #180]	; (8003880 <UART_SetConfig+0x6f4>)
 80037cc:	fba2 2303 	umull	r2, r3, r2, r3
 80037d0:	095b      	lsrs	r3, r3, #5
 80037d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037d6:	4498      	add	r8, r3
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	469b      	mov	fp, r3
 80037dc:	f04f 0c00 	mov.w	ip, #0
 80037e0:	46d9      	mov	r9, fp
 80037e2:	46e2      	mov	sl, ip
 80037e4:	eb19 0309 	adds.w	r3, r9, r9
 80037e8:	eb4a 040a 	adc.w	r4, sl, sl
 80037ec:	4699      	mov	r9, r3
 80037ee:	46a2      	mov	sl, r4
 80037f0:	eb19 090b 	adds.w	r9, r9, fp
 80037f4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80037f8:	f04f 0100 	mov.w	r1, #0
 80037fc:	f04f 0200 	mov.w	r2, #0
 8003800:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003804:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003808:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800380c:	4689      	mov	r9, r1
 800380e:	4692      	mov	sl, r2
 8003810:	eb1b 0509 	adds.w	r5, fp, r9
 8003814:	eb4c 060a 	adc.w	r6, ip, sl
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	4619      	mov	r1, r3
 800381e:	f04f 0200 	mov.w	r2, #0
 8003822:	f04f 0300 	mov.w	r3, #0
 8003826:	f04f 0400 	mov.w	r4, #0
 800382a:	0094      	lsls	r4, r2, #2
 800382c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003830:	008b      	lsls	r3, r1, #2
 8003832:	461a      	mov	r2, r3
 8003834:	4623      	mov	r3, r4
 8003836:	4628      	mov	r0, r5
 8003838:	4631      	mov	r1, r6
 800383a:	f7fc fd29 	bl	8000290 <__aeabi_uldivmod>
 800383e:	4603      	mov	r3, r0
 8003840:	460c      	mov	r4, r1
 8003842:	461a      	mov	r2, r3
 8003844:	4b0e      	ldr	r3, [pc, #56]	; (8003880 <UART_SetConfig+0x6f4>)
 8003846:	fba3 1302 	umull	r1, r3, r3, r2
 800384a:	095b      	lsrs	r3, r3, #5
 800384c:	2164      	movs	r1, #100	; 0x64
 800384e:	fb01 f303 	mul.w	r3, r1, r3
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	011b      	lsls	r3, r3, #4
 8003856:	3332      	adds	r3, #50	; 0x32
 8003858:	4a09      	ldr	r2, [pc, #36]	; (8003880 <UART_SetConfig+0x6f4>)
 800385a:	fba2 2303 	umull	r2, r3, r2, r3
 800385e:	095b      	lsrs	r3, r3, #5
 8003860:	f003 020f 	and.w	r2, r3, #15
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4442      	add	r2, r8
 800386a:	609a      	str	r2, [r3, #8]
}
 800386c:	e7ff      	b.n	800386e <UART_SetConfig+0x6e2>
 800386e:	bf00      	nop
 8003870:	3714      	adds	r7, #20
 8003872:	46bd      	mov	sp, r7
 8003874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003878:	40011000 	.word	0x40011000
 800387c:	40011400 	.word	0x40011400
 8003880:	51eb851f 	.word	0x51eb851f

08003884 <__errno>:
 8003884:	4b01      	ldr	r3, [pc, #4]	; (800388c <__errno+0x8>)
 8003886:	6818      	ldr	r0, [r3, #0]
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	2000000c 	.word	0x2000000c

08003890 <__libc_init_array>:
 8003890:	b570      	push	{r4, r5, r6, lr}
 8003892:	4e0d      	ldr	r6, [pc, #52]	; (80038c8 <__libc_init_array+0x38>)
 8003894:	4c0d      	ldr	r4, [pc, #52]	; (80038cc <__libc_init_array+0x3c>)
 8003896:	1ba4      	subs	r4, r4, r6
 8003898:	10a4      	asrs	r4, r4, #2
 800389a:	2500      	movs	r5, #0
 800389c:	42a5      	cmp	r5, r4
 800389e:	d109      	bne.n	80038b4 <__libc_init_array+0x24>
 80038a0:	4e0b      	ldr	r6, [pc, #44]	; (80038d0 <__libc_init_array+0x40>)
 80038a2:	4c0c      	ldr	r4, [pc, #48]	; (80038d4 <__libc_init_array+0x44>)
 80038a4:	f000 fc26 	bl	80040f4 <_init>
 80038a8:	1ba4      	subs	r4, r4, r6
 80038aa:	10a4      	asrs	r4, r4, #2
 80038ac:	2500      	movs	r5, #0
 80038ae:	42a5      	cmp	r5, r4
 80038b0:	d105      	bne.n	80038be <__libc_init_array+0x2e>
 80038b2:	bd70      	pop	{r4, r5, r6, pc}
 80038b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80038b8:	4798      	blx	r3
 80038ba:	3501      	adds	r5, #1
 80038bc:	e7ee      	b.n	800389c <__libc_init_array+0xc>
 80038be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80038c2:	4798      	blx	r3
 80038c4:	3501      	adds	r5, #1
 80038c6:	e7f2      	b.n	80038ae <__libc_init_array+0x1e>
 80038c8:	080041b8 	.word	0x080041b8
 80038cc:	080041b8 	.word	0x080041b8
 80038d0:	080041b8 	.word	0x080041b8
 80038d4:	080041bc 	.word	0x080041bc

080038d8 <memset>:
 80038d8:	4402      	add	r2, r0
 80038da:	4603      	mov	r3, r0
 80038dc:	4293      	cmp	r3, r2
 80038de:	d100      	bne.n	80038e2 <memset+0xa>
 80038e0:	4770      	bx	lr
 80038e2:	f803 1b01 	strb.w	r1, [r3], #1
 80038e6:	e7f9      	b.n	80038dc <memset+0x4>

080038e8 <siprintf>:
 80038e8:	b40e      	push	{r1, r2, r3}
 80038ea:	b500      	push	{lr}
 80038ec:	b09c      	sub	sp, #112	; 0x70
 80038ee:	ab1d      	add	r3, sp, #116	; 0x74
 80038f0:	9002      	str	r0, [sp, #8]
 80038f2:	9006      	str	r0, [sp, #24]
 80038f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80038f8:	4809      	ldr	r0, [pc, #36]	; (8003920 <siprintf+0x38>)
 80038fa:	9107      	str	r1, [sp, #28]
 80038fc:	9104      	str	r1, [sp, #16]
 80038fe:	4909      	ldr	r1, [pc, #36]	; (8003924 <siprintf+0x3c>)
 8003900:	f853 2b04 	ldr.w	r2, [r3], #4
 8003904:	9105      	str	r1, [sp, #20]
 8003906:	6800      	ldr	r0, [r0, #0]
 8003908:	9301      	str	r3, [sp, #4]
 800390a:	a902      	add	r1, sp, #8
 800390c:	f000 f866 	bl	80039dc <_svfiprintf_r>
 8003910:	9b02      	ldr	r3, [sp, #8]
 8003912:	2200      	movs	r2, #0
 8003914:	701a      	strb	r2, [r3, #0]
 8003916:	b01c      	add	sp, #112	; 0x70
 8003918:	f85d eb04 	ldr.w	lr, [sp], #4
 800391c:	b003      	add	sp, #12
 800391e:	4770      	bx	lr
 8003920:	2000000c 	.word	0x2000000c
 8003924:	ffff0208 	.word	0xffff0208

08003928 <__ssputs_r>:
 8003928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800392c:	688e      	ldr	r6, [r1, #8]
 800392e:	429e      	cmp	r6, r3
 8003930:	4682      	mov	sl, r0
 8003932:	460c      	mov	r4, r1
 8003934:	4690      	mov	r8, r2
 8003936:	4699      	mov	r9, r3
 8003938:	d837      	bhi.n	80039aa <__ssputs_r+0x82>
 800393a:	898a      	ldrh	r2, [r1, #12]
 800393c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003940:	d031      	beq.n	80039a6 <__ssputs_r+0x7e>
 8003942:	6825      	ldr	r5, [r4, #0]
 8003944:	6909      	ldr	r1, [r1, #16]
 8003946:	1a6f      	subs	r7, r5, r1
 8003948:	6965      	ldr	r5, [r4, #20]
 800394a:	2302      	movs	r3, #2
 800394c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003950:	fb95 f5f3 	sdiv	r5, r5, r3
 8003954:	f109 0301 	add.w	r3, r9, #1
 8003958:	443b      	add	r3, r7
 800395a:	429d      	cmp	r5, r3
 800395c:	bf38      	it	cc
 800395e:	461d      	movcc	r5, r3
 8003960:	0553      	lsls	r3, r2, #21
 8003962:	d530      	bpl.n	80039c6 <__ssputs_r+0x9e>
 8003964:	4629      	mov	r1, r5
 8003966:	f000 fb2b 	bl	8003fc0 <_malloc_r>
 800396a:	4606      	mov	r6, r0
 800396c:	b950      	cbnz	r0, 8003984 <__ssputs_r+0x5c>
 800396e:	230c      	movs	r3, #12
 8003970:	f8ca 3000 	str.w	r3, [sl]
 8003974:	89a3      	ldrh	r3, [r4, #12]
 8003976:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800397a:	81a3      	strh	r3, [r4, #12]
 800397c:	f04f 30ff 	mov.w	r0, #4294967295
 8003980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003984:	463a      	mov	r2, r7
 8003986:	6921      	ldr	r1, [r4, #16]
 8003988:	f000 faa8 	bl	8003edc <memcpy>
 800398c:	89a3      	ldrh	r3, [r4, #12]
 800398e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003992:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003996:	81a3      	strh	r3, [r4, #12]
 8003998:	6126      	str	r6, [r4, #16]
 800399a:	6165      	str	r5, [r4, #20]
 800399c:	443e      	add	r6, r7
 800399e:	1bed      	subs	r5, r5, r7
 80039a0:	6026      	str	r6, [r4, #0]
 80039a2:	60a5      	str	r5, [r4, #8]
 80039a4:	464e      	mov	r6, r9
 80039a6:	454e      	cmp	r6, r9
 80039a8:	d900      	bls.n	80039ac <__ssputs_r+0x84>
 80039aa:	464e      	mov	r6, r9
 80039ac:	4632      	mov	r2, r6
 80039ae:	4641      	mov	r1, r8
 80039b0:	6820      	ldr	r0, [r4, #0]
 80039b2:	f000 fa9e 	bl	8003ef2 <memmove>
 80039b6:	68a3      	ldr	r3, [r4, #8]
 80039b8:	1b9b      	subs	r3, r3, r6
 80039ba:	60a3      	str	r3, [r4, #8]
 80039bc:	6823      	ldr	r3, [r4, #0]
 80039be:	441e      	add	r6, r3
 80039c0:	6026      	str	r6, [r4, #0]
 80039c2:	2000      	movs	r0, #0
 80039c4:	e7dc      	b.n	8003980 <__ssputs_r+0x58>
 80039c6:	462a      	mov	r2, r5
 80039c8:	f000 fb54 	bl	8004074 <_realloc_r>
 80039cc:	4606      	mov	r6, r0
 80039ce:	2800      	cmp	r0, #0
 80039d0:	d1e2      	bne.n	8003998 <__ssputs_r+0x70>
 80039d2:	6921      	ldr	r1, [r4, #16]
 80039d4:	4650      	mov	r0, sl
 80039d6:	f000 faa5 	bl	8003f24 <_free_r>
 80039da:	e7c8      	b.n	800396e <__ssputs_r+0x46>

080039dc <_svfiprintf_r>:
 80039dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039e0:	461d      	mov	r5, r3
 80039e2:	898b      	ldrh	r3, [r1, #12]
 80039e4:	061f      	lsls	r7, r3, #24
 80039e6:	b09d      	sub	sp, #116	; 0x74
 80039e8:	4680      	mov	r8, r0
 80039ea:	460c      	mov	r4, r1
 80039ec:	4616      	mov	r6, r2
 80039ee:	d50f      	bpl.n	8003a10 <_svfiprintf_r+0x34>
 80039f0:	690b      	ldr	r3, [r1, #16]
 80039f2:	b96b      	cbnz	r3, 8003a10 <_svfiprintf_r+0x34>
 80039f4:	2140      	movs	r1, #64	; 0x40
 80039f6:	f000 fae3 	bl	8003fc0 <_malloc_r>
 80039fa:	6020      	str	r0, [r4, #0]
 80039fc:	6120      	str	r0, [r4, #16]
 80039fe:	b928      	cbnz	r0, 8003a0c <_svfiprintf_r+0x30>
 8003a00:	230c      	movs	r3, #12
 8003a02:	f8c8 3000 	str.w	r3, [r8]
 8003a06:	f04f 30ff 	mov.w	r0, #4294967295
 8003a0a:	e0c8      	b.n	8003b9e <_svfiprintf_r+0x1c2>
 8003a0c:	2340      	movs	r3, #64	; 0x40
 8003a0e:	6163      	str	r3, [r4, #20]
 8003a10:	2300      	movs	r3, #0
 8003a12:	9309      	str	r3, [sp, #36]	; 0x24
 8003a14:	2320      	movs	r3, #32
 8003a16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003a1a:	2330      	movs	r3, #48	; 0x30
 8003a1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003a20:	9503      	str	r5, [sp, #12]
 8003a22:	f04f 0b01 	mov.w	fp, #1
 8003a26:	4637      	mov	r7, r6
 8003a28:	463d      	mov	r5, r7
 8003a2a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003a2e:	b10b      	cbz	r3, 8003a34 <_svfiprintf_r+0x58>
 8003a30:	2b25      	cmp	r3, #37	; 0x25
 8003a32:	d13e      	bne.n	8003ab2 <_svfiprintf_r+0xd6>
 8003a34:	ebb7 0a06 	subs.w	sl, r7, r6
 8003a38:	d00b      	beq.n	8003a52 <_svfiprintf_r+0x76>
 8003a3a:	4653      	mov	r3, sl
 8003a3c:	4632      	mov	r2, r6
 8003a3e:	4621      	mov	r1, r4
 8003a40:	4640      	mov	r0, r8
 8003a42:	f7ff ff71 	bl	8003928 <__ssputs_r>
 8003a46:	3001      	adds	r0, #1
 8003a48:	f000 80a4 	beq.w	8003b94 <_svfiprintf_r+0x1b8>
 8003a4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a4e:	4453      	add	r3, sl
 8003a50:	9309      	str	r3, [sp, #36]	; 0x24
 8003a52:	783b      	ldrb	r3, [r7, #0]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f000 809d 	beq.w	8003b94 <_svfiprintf_r+0x1b8>
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a64:	9304      	str	r3, [sp, #16]
 8003a66:	9307      	str	r3, [sp, #28]
 8003a68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003a6c:	931a      	str	r3, [sp, #104]	; 0x68
 8003a6e:	462f      	mov	r7, r5
 8003a70:	2205      	movs	r2, #5
 8003a72:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003a76:	4850      	ldr	r0, [pc, #320]	; (8003bb8 <_svfiprintf_r+0x1dc>)
 8003a78:	f7fc fbba 	bl	80001f0 <memchr>
 8003a7c:	9b04      	ldr	r3, [sp, #16]
 8003a7e:	b9d0      	cbnz	r0, 8003ab6 <_svfiprintf_r+0xda>
 8003a80:	06d9      	lsls	r1, r3, #27
 8003a82:	bf44      	itt	mi
 8003a84:	2220      	movmi	r2, #32
 8003a86:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003a8a:	071a      	lsls	r2, r3, #28
 8003a8c:	bf44      	itt	mi
 8003a8e:	222b      	movmi	r2, #43	; 0x2b
 8003a90:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003a94:	782a      	ldrb	r2, [r5, #0]
 8003a96:	2a2a      	cmp	r2, #42	; 0x2a
 8003a98:	d015      	beq.n	8003ac6 <_svfiprintf_r+0xea>
 8003a9a:	9a07      	ldr	r2, [sp, #28]
 8003a9c:	462f      	mov	r7, r5
 8003a9e:	2000      	movs	r0, #0
 8003aa0:	250a      	movs	r5, #10
 8003aa2:	4639      	mov	r1, r7
 8003aa4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003aa8:	3b30      	subs	r3, #48	; 0x30
 8003aaa:	2b09      	cmp	r3, #9
 8003aac:	d94d      	bls.n	8003b4a <_svfiprintf_r+0x16e>
 8003aae:	b1b8      	cbz	r0, 8003ae0 <_svfiprintf_r+0x104>
 8003ab0:	e00f      	b.n	8003ad2 <_svfiprintf_r+0xf6>
 8003ab2:	462f      	mov	r7, r5
 8003ab4:	e7b8      	b.n	8003a28 <_svfiprintf_r+0x4c>
 8003ab6:	4a40      	ldr	r2, [pc, #256]	; (8003bb8 <_svfiprintf_r+0x1dc>)
 8003ab8:	1a80      	subs	r0, r0, r2
 8003aba:	fa0b f000 	lsl.w	r0, fp, r0
 8003abe:	4318      	orrs	r0, r3
 8003ac0:	9004      	str	r0, [sp, #16]
 8003ac2:	463d      	mov	r5, r7
 8003ac4:	e7d3      	b.n	8003a6e <_svfiprintf_r+0x92>
 8003ac6:	9a03      	ldr	r2, [sp, #12]
 8003ac8:	1d11      	adds	r1, r2, #4
 8003aca:	6812      	ldr	r2, [r2, #0]
 8003acc:	9103      	str	r1, [sp, #12]
 8003ace:	2a00      	cmp	r2, #0
 8003ad0:	db01      	blt.n	8003ad6 <_svfiprintf_r+0xfa>
 8003ad2:	9207      	str	r2, [sp, #28]
 8003ad4:	e004      	b.n	8003ae0 <_svfiprintf_r+0x104>
 8003ad6:	4252      	negs	r2, r2
 8003ad8:	f043 0302 	orr.w	r3, r3, #2
 8003adc:	9207      	str	r2, [sp, #28]
 8003ade:	9304      	str	r3, [sp, #16]
 8003ae0:	783b      	ldrb	r3, [r7, #0]
 8003ae2:	2b2e      	cmp	r3, #46	; 0x2e
 8003ae4:	d10c      	bne.n	8003b00 <_svfiprintf_r+0x124>
 8003ae6:	787b      	ldrb	r3, [r7, #1]
 8003ae8:	2b2a      	cmp	r3, #42	; 0x2a
 8003aea:	d133      	bne.n	8003b54 <_svfiprintf_r+0x178>
 8003aec:	9b03      	ldr	r3, [sp, #12]
 8003aee:	1d1a      	adds	r2, r3, #4
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	9203      	str	r2, [sp, #12]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	bfb8      	it	lt
 8003af8:	f04f 33ff 	movlt.w	r3, #4294967295
 8003afc:	3702      	adds	r7, #2
 8003afe:	9305      	str	r3, [sp, #20]
 8003b00:	4d2e      	ldr	r5, [pc, #184]	; (8003bbc <_svfiprintf_r+0x1e0>)
 8003b02:	7839      	ldrb	r1, [r7, #0]
 8003b04:	2203      	movs	r2, #3
 8003b06:	4628      	mov	r0, r5
 8003b08:	f7fc fb72 	bl	80001f0 <memchr>
 8003b0c:	b138      	cbz	r0, 8003b1e <_svfiprintf_r+0x142>
 8003b0e:	2340      	movs	r3, #64	; 0x40
 8003b10:	1b40      	subs	r0, r0, r5
 8003b12:	fa03 f000 	lsl.w	r0, r3, r0
 8003b16:	9b04      	ldr	r3, [sp, #16]
 8003b18:	4303      	orrs	r3, r0
 8003b1a:	3701      	adds	r7, #1
 8003b1c:	9304      	str	r3, [sp, #16]
 8003b1e:	7839      	ldrb	r1, [r7, #0]
 8003b20:	4827      	ldr	r0, [pc, #156]	; (8003bc0 <_svfiprintf_r+0x1e4>)
 8003b22:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003b26:	2206      	movs	r2, #6
 8003b28:	1c7e      	adds	r6, r7, #1
 8003b2a:	f7fc fb61 	bl	80001f0 <memchr>
 8003b2e:	2800      	cmp	r0, #0
 8003b30:	d038      	beq.n	8003ba4 <_svfiprintf_r+0x1c8>
 8003b32:	4b24      	ldr	r3, [pc, #144]	; (8003bc4 <_svfiprintf_r+0x1e8>)
 8003b34:	bb13      	cbnz	r3, 8003b7c <_svfiprintf_r+0x1a0>
 8003b36:	9b03      	ldr	r3, [sp, #12]
 8003b38:	3307      	adds	r3, #7
 8003b3a:	f023 0307 	bic.w	r3, r3, #7
 8003b3e:	3308      	adds	r3, #8
 8003b40:	9303      	str	r3, [sp, #12]
 8003b42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b44:	444b      	add	r3, r9
 8003b46:	9309      	str	r3, [sp, #36]	; 0x24
 8003b48:	e76d      	b.n	8003a26 <_svfiprintf_r+0x4a>
 8003b4a:	fb05 3202 	mla	r2, r5, r2, r3
 8003b4e:	2001      	movs	r0, #1
 8003b50:	460f      	mov	r7, r1
 8003b52:	e7a6      	b.n	8003aa2 <_svfiprintf_r+0xc6>
 8003b54:	2300      	movs	r3, #0
 8003b56:	3701      	adds	r7, #1
 8003b58:	9305      	str	r3, [sp, #20]
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	250a      	movs	r5, #10
 8003b5e:	4638      	mov	r0, r7
 8003b60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b64:	3a30      	subs	r2, #48	; 0x30
 8003b66:	2a09      	cmp	r2, #9
 8003b68:	d903      	bls.n	8003b72 <_svfiprintf_r+0x196>
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d0c8      	beq.n	8003b00 <_svfiprintf_r+0x124>
 8003b6e:	9105      	str	r1, [sp, #20]
 8003b70:	e7c6      	b.n	8003b00 <_svfiprintf_r+0x124>
 8003b72:	fb05 2101 	mla	r1, r5, r1, r2
 8003b76:	2301      	movs	r3, #1
 8003b78:	4607      	mov	r7, r0
 8003b7a:	e7f0      	b.n	8003b5e <_svfiprintf_r+0x182>
 8003b7c:	ab03      	add	r3, sp, #12
 8003b7e:	9300      	str	r3, [sp, #0]
 8003b80:	4622      	mov	r2, r4
 8003b82:	4b11      	ldr	r3, [pc, #68]	; (8003bc8 <_svfiprintf_r+0x1ec>)
 8003b84:	a904      	add	r1, sp, #16
 8003b86:	4640      	mov	r0, r8
 8003b88:	f3af 8000 	nop.w
 8003b8c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003b90:	4681      	mov	r9, r0
 8003b92:	d1d6      	bne.n	8003b42 <_svfiprintf_r+0x166>
 8003b94:	89a3      	ldrh	r3, [r4, #12]
 8003b96:	065b      	lsls	r3, r3, #25
 8003b98:	f53f af35 	bmi.w	8003a06 <_svfiprintf_r+0x2a>
 8003b9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003b9e:	b01d      	add	sp, #116	; 0x74
 8003ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ba4:	ab03      	add	r3, sp, #12
 8003ba6:	9300      	str	r3, [sp, #0]
 8003ba8:	4622      	mov	r2, r4
 8003baa:	4b07      	ldr	r3, [pc, #28]	; (8003bc8 <_svfiprintf_r+0x1ec>)
 8003bac:	a904      	add	r1, sp, #16
 8003bae:	4640      	mov	r0, r8
 8003bb0:	f000 f882 	bl	8003cb8 <_printf_i>
 8003bb4:	e7ea      	b.n	8003b8c <_svfiprintf_r+0x1b0>
 8003bb6:	bf00      	nop
 8003bb8:	0800417c 	.word	0x0800417c
 8003bbc:	08004182 	.word	0x08004182
 8003bc0:	08004186 	.word	0x08004186
 8003bc4:	00000000 	.word	0x00000000
 8003bc8:	08003929 	.word	0x08003929

08003bcc <_printf_common>:
 8003bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bd0:	4691      	mov	r9, r2
 8003bd2:	461f      	mov	r7, r3
 8003bd4:	688a      	ldr	r2, [r1, #8]
 8003bd6:	690b      	ldr	r3, [r1, #16]
 8003bd8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	bfb8      	it	lt
 8003be0:	4613      	movlt	r3, r2
 8003be2:	f8c9 3000 	str.w	r3, [r9]
 8003be6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003bea:	4606      	mov	r6, r0
 8003bec:	460c      	mov	r4, r1
 8003bee:	b112      	cbz	r2, 8003bf6 <_printf_common+0x2a>
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	f8c9 3000 	str.w	r3, [r9]
 8003bf6:	6823      	ldr	r3, [r4, #0]
 8003bf8:	0699      	lsls	r1, r3, #26
 8003bfa:	bf42      	ittt	mi
 8003bfc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003c00:	3302      	addmi	r3, #2
 8003c02:	f8c9 3000 	strmi.w	r3, [r9]
 8003c06:	6825      	ldr	r5, [r4, #0]
 8003c08:	f015 0506 	ands.w	r5, r5, #6
 8003c0c:	d107      	bne.n	8003c1e <_printf_common+0x52>
 8003c0e:	f104 0a19 	add.w	sl, r4, #25
 8003c12:	68e3      	ldr	r3, [r4, #12]
 8003c14:	f8d9 2000 	ldr.w	r2, [r9]
 8003c18:	1a9b      	subs	r3, r3, r2
 8003c1a:	42ab      	cmp	r3, r5
 8003c1c:	dc28      	bgt.n	8003c70 <_printf_common+0xa4>
 8003c1e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003c22:	6822      	ldr	r2, [r4, #0]
 8003c24:	3300      	adds	r3, #0
 8003c26:	bf18      	it	ne
 8003c28:	2301      	movne	r3, #1
 8003c2a:	0692      	lsls	r2, r2, #26
 8003c2c:	d42d      	bmi.n	8003c8a <_printf_common+0xbe>
 8003c2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c32:	4639      	mov	r1, r7
 8003c34:	4630      	mov	r0, r6
 8003c36:	47c0      	blx	r8
 8003c38:	3001      	adds	r0, #1
 8003c3a:	d020      	beq.n	8003c7e <_printf_common+0xb2>
 8003c3c:	6823      	ldr	r3, [r4, #0]
 8003c3e:	68e5      	ldr	r5, [r4, #12]
 8003c40:	f8d9 2000 	ldr.w	r2, [r9]
 8003c44:	f003 0306 	and.w	r3, r3, #6
 8003c48:	2b04      	cmp	r3, #4
 8003c4a:	bf08      	it	eq
 8003c4c:	1aad      	subeq	r5, r5, r2
 8003c4e:	68a3      	ldr	r3, [r4, #8]
 8003c50:	6922      	ldr	r2, [r4, #16]
 8003c52:	bf0c      	ite	eq
 8003c54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c58:	2500      	movne	r5, #0
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	bfc4      	itt	gt
 8003c5e:	1a9b      	subgt	r3, r3, r2
 8003c60:	18ed      	addgt	r5, r5, r3
 8003c62:	f04f 0900 	mov.w	r9, #0
 8003c66:	341a      	adds	r4, #26
 8003c68:	454d      	cmp	r5, r9
 8003c6a:	d11a      	bne.n	8003ca2 <_printf_common+0xd6>
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	e008      	b.n	8003c82 <_printf_common+0xb6>
 8003c70:	2301      	movs	r3, #1
 8003c72:	4652      	mov	r2, sl
 8003c74:	4639      	mov	r1, r7
 8003c76:	4630      	mov	r0, r6
 8003c78:	47c0      	blx	r8
 8003c7a:	3001      	adds	r0, #1
 8003c7c:	d103      	bne.n	8003c86 <_printf_common+0xba>
 8003c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8003c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c86:	3501      	adds	r5, #1
 8003c88:	e7c3      	b.n	8003c12 <_printf_common+0x46>
 8003c8a:	18e1      	adds	r1, r4, r3
 8003c8c:	1c5a      	adds	r2, r3, #1
 8003c8e:	2030      	movs	r0, #48	; 0x30
 8003c90:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003c94:	4422      	add	r2, r4
 8003c96:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003c9a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003c9e:	3302      	adds	r3, #2
 8003ca0:	e7c5      	b.n	8003c2e <_printf_common+0x62>
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	4622      	mov	r2, r4
 8003ca6:	4639      	mov	r1, r7
 8003ca8:	4630      	mov	r0, r6
 8003caa:	47c0      	blx	r8
 8003cac:	3001      	adds	r0, #1
 8003cae:	d0e6      	beq.n	8003c7e <_printf_common+0xb2>
 8003cb0:	f109 0901 	add.w	r9, r9, #1
 8003cb4:	e7d8      	b.n	8003c68 <_printf_common+0x9c>
	...

08003cb8 <_printf_i>:
 8003cb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003cbc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003cc0:	460c      	mov	r4, r1
 8003cc2:	7e09      	ldrb	r1, [r1, #24]
 8003cc4:	b085      	sub	sp, #20
 8003cc6:	296e      	cmp	r1, #110	; 0x6e
 8003cc8:	4617      	mov	r7, r2
 8003cca:	4606      	mov	r6, r0
 8003ccc:	4698      	mov	r8, r3
 8003cce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003cd0:	f000 80b3 	beq.w	8003e3a <_printf_i+0x182>
 8003cd4:	d822      	bhi.n	8003d1c <_printf_i+0x64>
 8003cd6:	2963      	cmp	r1, #99	; 0x63
 8003cd8:	d036      	beq.n	8003d48 <_printf_i+0x90>
 8003cda:	d80a      	bhi.n	8003cf2 <_printf_i+0x3a>
 8003cdc:	2900      	cmp	r1, #0
 8003cde:	f000 80b9 	beq.w	8003e54 <_printf_i+0x19c>
 8003ce2:	2958      	cmp	r1, #88	; 0x58
 8003ce4:	f000 8083 	beq.w	8003dee <_printf_i+0x136>
 8003ce8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003cec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003cf0:	e032      	b.n	8003d58 <_printf_i+0xa0>
 8003cf2:	2964      	cmp	r1, #100	; 0x64
 8003cf4:	d001      	beq.n	8003cfa <_printf_i+0x42>
 8003cf6:	2969      	cmp	r1, #105	; 0x69
 8003cf8:	d1f6      	bne.n	8003ce8 <_printf_i+0x30>
 8003cfa:	6820      	ldr	r0, [r4, #0]
 8003cfc:	6813      	ldr	r3, [r2, #0]
 8003cfe:	0605      	lsls	r5, r0, #24
 8003d00:	f103 0104 	add.w	r1, r3, #4
 8003d04:	d52a      	bpl.n	8003d5c <_printf_i+0xa4>
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	6011      	str	r1, [r2, #0]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	da03      	bge.n	8003d16 <_printf_i+0x5e>
 8003d0e:	222d      	movs	r2, #45	; 0x2d
 8003d10:	425b      	negs	r3, r3
 8003d12:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003d16:	486f      	ldr	r0, [pc, #444]	; (8003ed4 <_printf_i+0x21c>)
 8003d18:	220a      	movs	r2, #10
 8003d1a:	e039      	b.n	8003d90 <_printf_i+0xd8>
 8003d1c:	2973      	cmp	r1, #115	; 0x73
 8003d1e:	f000 809d 	beq.w	8003e5c <_printf_i+0x1a4>
 8003d22:	d808      	bhi.n	8003d36 <_printf_i+0x7e>
 8003d24:	296f      	cmp	r1, #111	; 0x6f
 8003d26:	d020      	beq.n	8003d6a <_printf_i+0xb2>
 8003d28:	2970      	cmp	r1, #112	; 0x70
 8003d2a:	d1dd      	bne.n	8003ce8 <_printf_i+0x30>
 8003d2c:	6823      	ldr	r3, [r4, #0]
 8003d2e:	f043 0320 	orr.w	r3, r3, #32
 8003d32:	6023      	str	r3, [r4, #0]
 8003d34:	e003      	b.n	8003d3e <_printf_i+0x86>
 8003d36:	2975      	cmp	r1, #117	; 0x75
 8003d38:	d017      	beq.n	8003d6a <_printf_i+0xb2>
 8003d3a:	2978      	cmp	r1, #120	; 0x78
 8003d3c:	d1d4      	bne.n	8003ce8 <_printf_i+0x30>
 8003d3e:	2378      	movs	r3, #120	; 0x78
 8003d40:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d44:	4864      	ldr	r0, [pc, #400]	; (8003ed8 <_printf_i+0x220>)
 8003d46:	e055      	b.n	8003df4 <_printf_i+0x13c>
 8003d48:	6813      	ldr	r3, [r2, #0]
 8003d4a:	1d19      	adds	r1, r3, #4
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	6011      	str	r1, [r2, #0]
 8003d50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e08c      	b.n	8003e76 <_printf_i+0x1be>
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	6011      	str	r1, [r2, #0]
 8003d60:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003d64:	bf18      	it	ne
 8003d66:	b21b      	sxthne	r3, r3
 8003d68:	e7cf      	b.n	8003d0a <_printf_i+0x52>
 8003d6a:	6813      	ldr	r3, [r2, #0]
 8003d6c:	6825      	ldr	r5, [r4, #0]
 8003d6e:	1d18      	adds	r0, r3, #4
 8003d70:	6010      	str	r0, [r2, #0]
 8003d72:	0628      	lsls	r0, r5, #24
 8003d74:	d501      	bpl.n	8003d7a <_printf_i+0xc2>
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	e002      	b.n	8003d80 <_printf_i+0xc8>
 8003d7a:	0668      	lsls	r0, r5, #25
 8003d7c:	d5fb      	bpl.n	8003d76 <_printf_i+0xbe>
 8003d7e:	881b      	ldrh	r3, [r3, #0]
 8003d80:	4854      	ldr	r0, [pc, #336]	; (8003ed4 <_printf_i+0x21c>)
 8003d82:	296f      	cmp	r1, #111	; 0x6f
 8003d84:	bf14      	ite	ne
 8003d86:	220a      	movne	r2, #10
 8003d88:	2208      	moveq	r2, #8
 8003d8a:	2100      	movs	r1, #0
 8003d8c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003d90:	6865      	ldr	r5, [r4, #4]
 8003d92:	60a5      	str	r5, [r4, #8]
 8003d94:	2d00      	cmp	r5, #0
 8003d96:	f2c0 8095 	blt.w	8003ec4 <_printf_i+0x20c>
 8003d9a:	6821      	ldr	r1, [r4, #0]
 8003d9c:	f021 0104 	bic.w	r1, r1, #4
 8003da0:	6021      	str	r1, [r4, #0]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d13d      	bne.n	8003e22 <_printf_i+0x16a>
 8003da6:	2d00      	cmp	r5, #0
 8003da8:	f040 808e 	bne.w	8003ec8 <_printf_i+0x210>
 8003dac:	4665      	mov	r5, ip
 8003dae:	2a08      	cmp	r2, #8
 8003db0:	d10b      	bne.n	8003dca <_printf_i+0x112>
 8003db2:	6823      	ldr	r3, [r4, #0]
 8003db4:	07db      	lsls	r3, r3, #31
 8003db6:	d508      	bpl.n	8003dca <_printf_i+0x112>
 8003db8:	6923      	ldr	r3, [r4, #16]
 8003dba:	6862      	ldr	r2, [r4, #4]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	bfde      	ittt	le
 8003dc0:	2330      	movle	r3, #48	; 0x30
 8003dc2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003dc6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003dca:	ebac 0305 	sub.w	r3, ip, r5
 8003dce:	6123      	str	r3, [r4, #16]
 8003dd0:	f8cd 8000 	str.w	r8, [sp]
 8003dd4:	463b      	mov	r3, r7
 8003dd6:	aa03      	add	r2, sp, #12
 8003dd8:	4621      	mov	r1, r4
 8003dda:	4630      	mov	r0, r6
 8003ddc:	f7ff fef6 	bl	8003bcc <_printf_common>
 8003de0:	3001      	adds	r0, #1
 8003de2:	d14d      	bne.n	8003e80 <_printf_i+0x1c8>
 8003de4:	f04f 30ff 	mov.w	r0, #4294967295
 8003de8:	b005      	add	sp, #20
 8003dea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003dee:	4839      	ldr	r0, [pc, #228]	; (8003ed4 <_printf_i+0x21c>)
 8003df0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003df4:	6813      	ldr	r3, [r2, #0]
 8003df6:	6821      	ldr	r1, [r4, #0]
 8003df8:	1d1d      	adds	r5, r3, #4
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	6015      	str	r5, [r2, #0]
 8003dfe:	060a      	lsls	r2, r1, #24
 8003e00:	d50b      	bpl.n	8003e1a <_printf_i+0x162>
 8003e02:	07ca      	lsls	r2, r1, #31
 8003e04:	bf44      	itt	mi
 8003e06:	f041 0120 	orrmi.w	r1, r1, #32
 8003e0a:	6021      	strmi	r1, [r4, #0]
 8003e0c:	b91b      	cbnz	r3, 8003e16 <_printf_i+0x15e>
 8003e0e:	6822      	ldr	r2, [r4, #0]
 8003e10:	f022 0220 	bic.w	r2, r2, #32
 8003e14:	6022      	str	r2, [r4, #0]
 8003e16:	2210      	movs	r2, #16
 8003e18:	e7b7      	b.n	8003d8a <_printf_i+0xd2>
 8003e1a:	064d      	lsls	r5, r1, #25
 8003e1c:	bf48      	it	mi
 8003e1e:	b29b      	uxthmi	r3, r3
 8003e20:	e7ef      	b.n	8003e02 <_printf_i+0x14a>
 8003e22:	4665      	mov	r5, ip
 8003e24:	fbb3 f1f2 	udiv	r1, r3, r2
 8003e28:	fb02 3311 	mls	r3, r2, r1, r3
 8003e2c:	5cc3      	ldrb	r3, [r0, r3]
 8003e2e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003e32:	460b      	mov	r3, r1
 8003e34:	2900      	cmp	r1, #0
 8003e36:	d1f5      	bne.n	8003e24 <_printf_i+0x16c>
 8003e38:	e7b9      	b.n	8003dae <_printf_i+0xf6>
 8003e3a:	6813      	ldr	r3, [r2, #0]
 8003e3c:	6825      	ldr	r5, [r4, #0]
 8003e3e:	6961      	ldr	r1, [r4, #20]
 8003e40:	1d18      	adds	r0, r3, #4
 8003e42:	6010      	str	r0, [r2, #0]
 8003e44:	0628      	lsls	r0, r5, #24
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	d501      	bpl.n	8003e4e <_printf_i+0x196>
 8003e4a:	6019      	str	r1, [r3, #0]
 8003e4c:	e002      	b.n	8003e54 <_printf_i+0x19c>
 8003e4e:	066a      	lsls	r2, r5, #25
 8003e50:	d5fb      	bpl.n	8003e4a <_printf_i+0x192>
 8003e52:	8019      	strh	r1, [r3, #0]
 8003e54:	2300      	movs	r3, #0
 8003e56:	6123      	str	r3, [r4, #16]
 8003e58:	4665      	mov	r5, ip
 8003e5a:	e7b9      	b.n	8003dd0 <_printf_i+0x118>
 8003e5c:	6813      	ldr	r3, [r2, #0]
 8003e5e:	1d19      	adds	r1, r3, #4
 8003e60:	6011      	str	r1, [r2, #0]
 8003e62:	681d      	ldr	r5, [r3, #0]
 8003e64:	6862      	ldr	r2, [r4, #4]
 8003e66:	2100      	movs	r1, #0
 8003e68:	4628      	mov	r0, r5
 8003e6a:	f7fc f9c1 	bl	80001f0 <memchr>
 8003e6e:	b108      	cbz	r0, 8003e74 <_printf_i+0x1bc>
 8003e70:	1b40      	subs	r0, r0, r5
 8003e72:	6060      	str	r0, [r4, #4]
 8003e74:	6863      	ldr	r3, [r4, #4]
 8003e76:	6123      	str	r3, [r4, #16]
 8003e78:	2300      	movs	r3, #0
 8003e7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e7e:	e7a7      	b.n	8003dd0 <_printf_i+0x118>
 8003e80:	6923      	ldr	r3, [r4, #16]
 8003e82:	462a      	mov	r2, r5
 8003e84:	4639      	mov	r1, r7
 8003e86:	4630      	mov	r0, r6
 8003e88:	47c0      	blx	r8
 8003e8a:	3001      	adds	r0, #1
 8003e8c:	d0aa      	beq.n	8003de4 <_printf_i+0x12c>
 8003e8e:	6823      	ldr	r3, [r4, #0]
 8003e90:	079b      	lsls	r3, r3, #30
 8003e92:	d413      	bmi.n	8003ebc <_printf_i+0x204>
 8003e94:	68e0      	ldr	r0, [r4, #12]
 8003e96:	9b03      	ldr	r3, [sp, #12]
 8003e98:	4298      	cmp	r0, r3
 8003e9a:	bfb8      	it	lt
 8003e9c:	4618      	movlt	r0, r3
 8003e9e:	e7a3      	b.n	8003de8 <_printf_i+0x130>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	464a      	mov	r2, r9
 8003ea4:	4639      	mov	r1, r7
 8003ea6:	4630      	mov	r0, r6
 8003ea8:	47c0      	blx	r8
 8003eaa:	3001      	adds	r0, #1
 8003eac:	d09a      	beq.n	8003de4 <_printf_i+0x12c>
 8003eae:	3501      	adds	r5, #1
 8003eb0:	68e3      	ldr	r3, [r4, #12]
 8003eb2:	9a03      	ldr	r2, [sp, #12]
 8003eb4:	1a9b      	subs	r3, r3, r2
 8003eb6:	42ab      	cmp	r3, r5
 8003eb8:	dcf2      	bgt.n	8003ea0 <_printf_i+0x1e8>
 8003eba:	e7eb      	b.n	8003e94 <_printf_i+0x1dc>
 8003ebc:	2500      	movs	r5, #0
 8003ebe:	f104 0919 	add.w	r9, r4, #25
 8003ec2:	e7f5      	b.n	8003eb0 <_printf_i+0x1f8>
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d1ac      	bne.n	8003e22 <_printf_i+0x16a>
 8003ec8:	7803      	ldrb	r3, [r0, #0]
 8003eca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ece:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ed2:	e76c      	b.n	8003dae <_printf_i+0xf6>
 8003ed4:	0800418d 	.word	0x0800418d
 8003ed8:	0800419e 	.word	0x0800419e

08003edc <memcpy>:
 8003edc:	b510      	push	{r4, lr}
 8003ede:	1e43      	subs	r3, r0, #1
 8003ee0:	440a      	add	r2, r1
 8003ee2:	4291      	cmp	r1, r2
 8003ee4:	d100      	bne.n	8003ee8 <memcpy+0xc>
 8003ee6:	bd10      	pop	{r4, pc}
 8003ee8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003eec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ef0:	e7f7      	b.n	8003ee2 <memcpy+0x6>

08003ef2 <memmove>:
 8003ef2:	4288      	cmp	r0, r1
 8003ef4:	b510      	push	{r4, lr}
 8003ef6:	eb01 0302 	add.w	r3, r1, r2
 8003efa:	d807      	bhi.n	8003f0c <memmove+0x1a>
 8003efc:	1e42      	subs	r2, r0, #1
 8003efe:	4299      	cmp	r1, r3
 8003f00:	d00a      	beq.n	8003f18 <memmove+0x26>
 8003f02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f06:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003f0a:	e7f8      	b.n	8003efe <memmove+0xc>
 8003f0c:	4283      	cmp	r3, r0
 8003f0e:	d9f5      	bls.n	8003efc <memmove+0xa>
 8003f10:	1881      	adds	r1, r0, r2
 8003f12:	1ad2      	subs	r2, r2, r3
 8003f14:	42d3      	cmn	r3, r2
 8003f16:	d100      	bne.n	8003f1a <memmove+0x28>
 8003f18:	bd10      	pop	{r4, pc}
 8003f1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003f1e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003f22:	e7f7      	b.n	8003f14 <memmove+0x22>

08003f24 <_free_r>:
 8003f24:	b538      	push	{r3, r4, r5, lr}
 8003f26:	4605      	mov	r5, r0
 8003f28:	2900      	cmp	r1, #0
 8003f2a:	d045      	beq.n	8003fb8 <_free_r+0x94>
 8003f2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f30:	1f0c      	subs	r4, r1, #4
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	bfb8      	it	lt
 8003f36:	18e4      	addlt	r4, r4, r3
 8003f38:	f000 f8d2 	bl	80040e0 <__malloc_lock>
 8003f3c:	4a1f      	ldr	r2, [pc, #124]	; (8003fbc <_free_r+0x98>)
 8003f3e:	6813      	ldr	r3, [r2, #0]
 8003f40:	4610      	mov	r0, r2
 8003f42:	b933      	cbnz	r3, 8003f52 <_free_r+0x2e>
 8003f44:	6063      	str	r3, [r4, #4]
 8003f46:	6014      	str	r4, [r2, #0]
 8003f48:	4628      	mov	r0, r5
 8003f4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f4e:	f000 b8c8 	b.w	80040e2 <__malloc_unlock>
 8003f52:	42a3      	cmp	r3, r4
 8003f54:	d90c      	bls.n	8003f70 <_free_r+0x4c>
 8003f56:	6821      	ldr	r1, [r4, #0]
 8003f58:	1862      	adds	r2, r4, r1
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	bf04      	itt	eq
 8003f5e:	681a      	ldreq	r2, [r3, #0]
 8003f60:	685b      	ldreq	r3, [r3, #4]
 8003f62:	6063      	str	r3, [r4, #4]
 8003f64:	bf04      	itt	eq
 8003f66:	1852      	addeq	r2, r2, r1
 8003f68:	6022      	streq	r2, [r4, #0]
 8003f6a:	6004      	str	r4, [r0, #0]
 8003f6c:	e7ec      	b.n	8003f48 <_free_r+0x24>
 8003f6e:	4613      	mov	r3, r2
 8003f70:	685a      	ldr	r2, [r3, #4]
 8003f72:	b10a      	cbz	r2, 8003f78 <_free_r+0x54>
 8003f74:	42a2      	cmp	r2, r4
 8003f76:	d9fa      	bls.n	8003f6e <_free_r+0x4a>
 8003f78:	6819      	ldr	r1, [r3, #0]
 8003f7a:	1858      	adds	r0, r3, r1
 8003f7c:	42a0      	cmp	r0, r4
 8003f7e:	d10b      	bne.n	8003f98 <_free_r+0x74>
 8003f80:	6820      	ldr	r0, [r4, #0]
 8003f82:	4401      	add	r1, r0
 8003f84:	1858      	adds	r0, r3, r1
 8003f86:	4282      	cmp	r2, r0
 8003f88:	6019      	str	r1, [r3, #0]
 8003f8a:	d1dd      	bne.n	8003f48 <_free_r+0x24>
 8003f8c:	6810      	ldr	r0, [r2, #0]
 8003f8e:	6852      	ldr	r2, [r2, #4]
 8003f90:	605a      	str	r2, [r3, #4]
 8003f92:	4401      	add	r1, r0
 8003f94:	6019      	str	r1, [r3, #0]
 8003f96:	e7d7      	b.n	8003f48 <_free_r+0x24>
 8003f98:	d902      	bls.n	8003fa0 <_free_r+0x7c>
 8003f9a:	230c      	movs	r3, #12
 8003f9c:	602b      	str	r3, [r5, #0]
 8003f9e:	e7d3      	b.n	8003f48 <_free_r+0x24>
 8003fa0:	6820      	ldr	r0, [r4, #0]
 8003fa2:	1821      	adds	r1, r4, r0
 8003fa4:	428a      	cmp	r2, r1
 8003fa6:	bf04      	itt	eq
 8003fa8:	6811      	ldreq	r1, [r2, #0]
 8003faa:	6852      	ldreq	r2, [r2, #4]
 8003fac:	6062      	str	r2, [r4, #4]
 8003fae:	bf04      	itt	eq
 8003fb0:	1809      	addeq	r1, r1, r0
 8003fb2:	6021      	streq	r1, [r4, #0]
 8003fb4:	605c      	str	r4, [r3, #4]
 8003fb6:	e7c7      	b.n	8003f48 <_free_r+0x24>
 8003fb8:	bd38      	pop	{r3, r4, r5, pc}
 8003fba:	bf00      	nop
 8003fbc:	20000090 	.word	0x20000090

08003fc0 <_malloc_r>:
 8003fc0:	b570      	push	{r4, r5, r6, lr}
 8003fc2:	1ccd      	adds	r5, r1, #3
 8003fc4:	f025 0503 	bic.w	r5, r5, #3
 8003fc8:	3508      	adds	r5, #8
 8003fca:	2d0c      	cmp	r5, #12
 8003fcc:	bf38      	it	cc
 8003fce:	250c      	movcc	r5, #12
 8003fd0:	2d00      	cmp	r5, #0
 8003fd2:	4606      	mov	r6, r0
 8003fd4:	db01      	blt.n	8003fda <_malloc_r+0x1a>
 8003fd6:	42a9      	cmp	r1, r5
 8003fd8:	d903      	bls.n	8003fe2 <_malloc_r+0x22>
 8003fda:	230c      	movs	r3, #12
 8003fdc:	6033      	str	r3, [r6, #0]
 8003fde:	2000      	movs	r0, #0
 8003fe0:	bd70      	pop	{r4, r5, r6, pc}
 8003fe2:	f000 f87d 	bl	80040e0 <__malloc_lock>
 8003fe6:	4a21      	ldr	r2, [pc, #132]	; (800406c <_malloc_r+0xac>)
 8003fe8:	6814      	ldr	r4, [r2, #0]
 8003fea:	4621      	mov	r1, r4
 8003fec:	b991      	cbnz	r1, 8004014 <_malloc_r+0x54>
 8003fee:	4c20      	ldr	r4, [pc, #128]	; (8004070 <_malloc_r+0xb0>)
 8003ff0:	6823      	ldr	r3, [r4, #0]
 8003ff2:	b91b      	cbnz	r3, 8003ffc <_malloc_r+0x3c>
 8003ff4:	4630      	mov	r0, r6
 8003ff6:	f000 f863 	bl	80040c0 <_sbrk_r>
 8003ffa:	6020      	str	r0, [r4, #0]
 8003ffc:	4629      	mov	r1, r5
 8003ffe:	4630      	mov	r0, r6
 8004000:	f000 f85e 	bl	80040c0 <_sbrk_r>
 8004004:	1c43      	adds	r3, r0, #1
 8004006:	d124      	bne.n	8004052 <_malloc_r+0x92>
 8004008:	230c      	movs	r3, #12
 800400a:	6033      	str	r3, [r6, #0]
 800400c:	4630      	mov	r0, r6
 800400e:	f000 f868 	bl	80040e2 <__malloc_unlock>
 8004012:	e7e4      	b.n	8003fde <_malloc_r+0x1e>
 8004014:	680b      	ldr	r3, [r1, #0]
 8004016:	1b5b      	subs	r3, r3, r5
 8004018:	d418      	bmi.n	800404c <_malloc_r+0x8c>
 800401a:	2b0b      	cmp	r3, #11
 800401c:	d90f      	bls.n	800403e <_malloc_r+0x7e>
 800401e:	600b      	str	r3, [r1, #0]
 8004020:	50cd      	str	r5, [r1, r3]
 8004022:	18cc      	adds	r4, r1, r3
 8004024:	4630      	mov	r0, r6
 8004026:	f000 f85c 	bl	80040e2 <__malloc_unlock>
 800402a:	f104 000b 	add.w	r0, r4, #11
 800402e:	1d23      	adds	r3, r4, #4
 8004030:	f020 0007 	bic.w	r0, r0, #7
 8004034:	1ac3      	subs	r3, r0, r3
 8004036:	d0d3      	beq.n	8003fe0 <_malloc_r+0x20>
 8004038:	425a      	negs	r2, r3
 800403a:	50e2      	str	r2, [r4, r3]
 800403c:	e7d0      	b.n	8003fe0 <_malloc_r+0x20>
 800403e:	428c      	cmp	r4, r1
 8004040:	684b      	ldr	r3, [r1, #4]
 8004042:	bf16      	itet	ne
 8004044:	6063      	strne	r3, [r4, #4]
 8004046:	6013      	streq	r3, [r2, #0]
 8004048:	460c      	movne	r4, r1
 800404a:	e7eb      	b.n	8004024 <_malloc_r+0x64>
 800404c:	460c      	mov	r4, r1
 800404e:	6849      	ldr	r1, [r1, #4]
 8004050:	e7cc      	b.n	8003fec <_malloc_r+0x2c>
 8004052:	1cc4      	adds	r4, r0, #3
 8004054:	f024 0403 	bic.w	r4, r4, #3
 8004058:	42a0      	cmp	r0, r4
 800405a:	d005      	beq.n	8004068 <_malloc_r+0xa8>
 800405c:	1a21      	subs	r1, r4, r0
 800405e:	4630      	mov	r0, r6
 8004060:	f000 f82e 	bl	80040c0 <_sbrk_r>
 8004064:	3001      	adds	r0, #1
 8004066:	d0cf      	beq.n	8004008 <_malloc_r+0x48>
 8004068:	6025      	str	r5, [r4, #0]
 800406a:	e7db      	b.n	8004024 <_malloc_r+0x64>
 800406c:	20000090 	.word	0x20000090
 8004070:	20000094 	.word	0x20000094

08004074 <_realloc_r>:
 8004074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004076:	4607      	mov	r7, r0
 8004078:	4614      	mov	r4, r2
 800407a:	460e      	mov	r6, r1
 800407c:	b921      	cbnz	r1, 8004088 <_realloc_r+0x14>
 800407e:	4611      	mov	r1, r2
 8004080:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004084:	f7ff bf9c 	b.w	8003fc0 <_malloc_r>
 8004088:	b922      	cbnz	r2, 8004094 <_realloc_r+0x20>
 800408a:	f7ff ff4b 	bl	8003f24 <_free_r>
 800408e:	4625      	mov	r5, r4
 8004090:	4628      	mov	r0, r5
 8004092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004094:	f000 f826 	bl	80040e4 <_malloc_usable_size_r>
 8004098:	42a0      	cmp	r0, r4
 800409a:	d20f      	bcs.n	80040bc <_realloc_r+0x48>
 800409c:	4621      	mov	r1, r4
 800409e:	4638      	mov	r0, r7
 80040a0:	f7ff ff8e 	bl	8003fc0 <_malloc_r>
 80040a4:	4605      	mov	r5, r0
 80040a6:	2800      	cmp	r0, #0
 80040a8:	d0f2      	beq.n	8004090 <_realloc_r+0x1c>
 80040aa:	4631      	mov	r1, r6
 80040ac:	4622      	mov	r2, r4
 80040ae:	f7ff ff15 	bl	8003edc <memcpy>
 80040b2:	4631      	mov	r1, r6
 80040b4:	4638      	mov	r0, r7
 80040b6:	f7ff ff35 	bl	8003f24 <_free_r>
 80040ba:	e7e9      	b.n	8004090 <_realloc_r+0x1c>
 80040bc:	4635      	mov	r5, r6
 80040be:	e7e7      	b.n	8004090 <_realloc_r+0x1c>

080040c0 <_sbrk_r>:
 80040c0:	b538      	push	{r3, r4, r5, lr}
 80040c2:	4c06      	ldr	r4, [pc, #24]	; (80040dc <_sbrk_r+0x1c>)
 80040c4:	2300      	movs	r3, #0
 80040c6:	4605      	mov	r5, r0
 80040c8:	4608      	mov	r0, r1
 80040ca:	6023      	str	r3, [r4, #0]
 80040cc:	f7fc fe60 	bl	8000d90 <_sbrk>
 80040d0:	1c43      	adds	r3, r0, #1
 80040d2:	d102      	bne.n	80040da <_sbrk_r+0x1a>
 80040d4:	6823      	ldr	r3, [r4, #0]
 80040d6:	b103      	cbz	r3, 80040da <_sbrk_r+0x1a>
 80040d8:	602b      	str	r3, [r5, #0]
 80040da:	bd38      	pop	{r3, r4, r5, pc}
 80040dc:	20000178 	.word	0x20000178

080040e0 <__malloc_lock>:
 80040e0:	4770      	bx	lr

080040e2 <__malloc_unlock>:
 80040e2:	4770      	bx	lr

080040e4 <_malloc_usable_size_r>:
 80040e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040e8:	1f18      	subs	r0, r3, #4
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	bfbc      	itt	lt
 80040ee:	580b      	ldrlt	r3, [r1, r0]
 80040f0:	18c0      	addlt	r0, r0, r3
 80040f2:	4770      	bx	lr

080040f4 <_init>:
 80040f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040f6:	bf00      	nop
 80040f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040fa:	bc08      	pop	{r3}
 80040fc:	469e      	mov	lr, r3
 80040fe:	4770      	bx	lr

08004100 <_fini>:
 8004100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004102:	bf00      	nop
 8004104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004106:	bc08      	pop	{r3}
 8004108:	469e      	mov	lr, r3
 800410a:	4770      	bx	lr
