// Seed: 1975470719
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6
);
  logic id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  input id_10;
  inout id_9;
  input id_8;
  output id_7;
  input id_6;
  input id_5;
  output id_4;
  input id_3;
  input id_2;
  inout id_1;
  type_12(
      id_4[1], id_11
  );
endmodule
