
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _35_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.14    0.14    2.15 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.14    0.00    2.15 ^ _28_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.12    2.27 v _28_/X (sky130_fd_sc_hd__and2b_1)
                                         _12_ (net)
                  0.03    0.00    2.27 v _29_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.33 v _29_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _05_ (net)
                  0.02    0.00    2.33 v _35_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.33   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _35_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  7.37   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _34_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.14    0.14    2.15 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.14    0.00    2.15 ^ _26_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.12    2.27 v _26_/X (sky130_fd_sc_hd__and2b_1)
                                         _11_ (net)
                  0.03    0.00    2.27 v _27_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.33 v _27_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _04_ (net)
                  0.02    0.00    2.33 v _34_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.33   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _34_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  7.37   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _42_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.14    0.14    2.15 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.14    0.00    2.15 ^ _32_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.03    0.12    2.26 v _32_/X (sky130_fd_sc_hd__and3b_1)
                                         _14_ (net)
                  0.03    0.00    2.27 v _33_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.32 v _33_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _07_ (net)
                  0.02    0.00    2.32 v _42_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.32   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _42_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.14    0.14    2.15 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.14    0.00    2.15 ^ _30_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.03    2.18 v _30_/Y (sky130_fd_sc_hd__nor2_1)
                                         _06_ (net)
                  0.04    0.00    2.18 v _41_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.06    9.69   library setup time
                                  9.69   data required time
-----------------------------------------------------------------------------
                                  9.69   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  7.51   slack (MET)



worst slack corner Fastest: 7.3698
======================= Slowest Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _35_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ rst (in)
                                         rst (net)
                  0.03    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.28    0.31    2.32 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.28    0.00    2.33 ^ _28_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.07    0.46    2.78 v _28_/X (sky130_fd_sc_hd__and2b_1)
                                         _12_ (net)
                  0.07    0.00    2.78 v _29_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.16    2.95 v _29_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _05_ (net)
                  0.05    0.00    2.95 v _35_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.95   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _35_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.24    9.51   library setup time
                                  9.51   data required time
-----------------------------------------------------------------------------
                                  9.51   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _34_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ rst (in)
                                         rst (net)
                  0.03    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.28    0.31    2.32 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.28    0.00    2.33 ^ _26_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.07    0.46    2.78 v _26_/X (sky130_fd_sc_hd__and2b_1)
                                         _11_ (net)
                  0.07    0.00    2.78 v _27_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.16    2.94 v _27_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _04_ (net)
                  0.04    0.00    2.94 v _34_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _34_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.24    9.51   library setup time
                                  9.51   data required time
-----------------------------------------------------------------------------
                                  9.51   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _42_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ rst (in)
                                         rst (net)
                  0.03    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.28    0.31    2.32 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.28    0.00    2.33 ^ _32_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.07    0.44    2.77 v _32_/X (sky130_fd_sc_hd__and3b_1)
                                         _14_ (net)
                  0.07    0.00    2.77 v _33_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.16    2.93 v _33_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _07_ (net)
                  0.04    0.00    2.93 v _42_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.93   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _42_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.24    9.51   library setup time
                                  9.51   data required time
-----------------------------------------------------------------------------
                                  9.51   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ rst (in)
                                         rst (net)
                  0.03    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.28    0.31    2.32 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.28    0.00    2.33 ^ _30_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.07    0.15    2.48 v _30_/Y (sky130_fd_sc_hd__nor2_1)
                                         _06_ (net)
                  0.07    0.00    2.48 v _41_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.48   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25    9.50   library setup time
                                  9.50   data required time
-----------------------------------------------------------------------------
                                  9.50   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)



worst slack corner Slowest: 6.5653
======================= Typical Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _35_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.19    0.19    2.20 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.19    0.00    2.20 ^ _28_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.21    2.41 v _28_/X (sky130_fd_sc_hd__and2b_1)
                                         _12_ (net)
                  0.03    0.00    2.41 v _29_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    2.50 v _29_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _05_ (net)
                  0.03    0.00    2.50 v _35_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.50   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _35_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _34_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.19    0.19    2.20 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.19    0.00    2.20 ^ _26_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.21    2.41 v _26_/X (sky130_fd_sc_hd__and2b_1)
                                         _11_ (net)
                  0.03    0.00    2.41 v _27_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.50 v _27_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _04_ (net)
                  0.02    0.00    2.50 v _34_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.50   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _34_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _42_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.19    0.19    2.20 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.19    0.00    2.20 ^ _32_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.03    0.20    2.40 v _32_/X (sky130_fd_sc_hd__and3b_1)
                                         _14_ (net)
                  0.03    0.00    2.40 v _33_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.49 v _33_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _07_ (net)
                  0.02    0.00    2.49 v _42_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.49   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _42_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.19    0.19    2.20 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.19    0.00    2.20 ^ _30_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    2.26 v _30_/Y (sky130_fd_sc_hd__nor2_1)
                                         _06_ (net)
                  0.05    0.00    2.26 v _41_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.26   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -2.26   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)



worst slack corner Typical: 7.1754
