---
layout: post
title: "RISC-V Chip Collection"
categories: Project
tags: Chip-Collection
---

## I. Crypto Processor (CryPro) Chips

### I. a) CryPro TLS-1.3 Compatible Chip

**Floorplan**

![Branching](/assets/sources/ChipCollection/CryPro-22-02-floorplan.png)

**Layout**

![Branching](/assets/sources/ChipCollection/CryPro-22-02-layout.png)

**Barechip**

![Branching](/assets/sources/ChipCollection/CryPro-22-02-chip.jpg)

## II. Trusted Execution Environment (TEE) Hardware Chips

### II. a) TEEHW 64-bit Dual Rocket-Boom with Secure Boot Sub-system

**Floorplan**

![Branching](/assets/sources/ChipCollection/TEEHW-21-06-R4253-floorplan.png)

**Layout**

![Branching](/assets/sources/ChipCollection/TEEHW-21-06-R4253-layout.png)

**Barechip**

![Branching](/assets/sources/ChipCollection/TEEHW-21-06-R4253-chip.jpg)

### II. b) TEEHW 32-bit Dual Rocket-Boom with Secure Boot Sub-system

**Floorplan**

![Branching](/assets/sources/ChipCollection/TEEHW-21-06-R4252-floorplan.png)

**Layout**

![Branching](/assets/sources/ChipCollection/TEEHW-21-06-R4252-layout.png)

**Barechip**

![Branching](/assets/sources/ChipCollection/TEEHW-21-06-R4252-chip.jpg)

## III. VexRiscv Chips

### III. a) VexRiscv SOTB Chip

**Layout**

![Branching](/assets/sources/ChipCollection/VexRiscv-19-08-layout.PNG)

**Barechip**

![Branching](/assets/sources/ChipCollection/VexRiscv-19-08-chip.png)

### III. b) VexRiscv ROHM Chip

**Layout**

![Branching](/assets/sources/ChipCollection/VexRiscv-20-01-layout.PNG)

**Barechip**

![Branching](/assets/sources/ChipCollection/VexRiscv-20-01-chip.png)

## IV. Freedom Chips

### IV. a) Freedom Quad-core Rocket-chip

**Layout**

![Branching](/assets/sources/ChipCollection/Freedom-19-10-layout.PNG)

**Barechip**

![Branching](/assets/sources/ChipCollection/Freedom-19-10-chip.png)
