// Seed: 3274710702
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wor id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = -1;
  supply0 id_19 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd77,
    parameter id_16 = 32'd85,
    parameter id_21 = 32'd36,
    parameter id_4  = 32'd4,
    parameter id_8  = 32'd76
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    _id_16,
    id_17
);
  input wire id_17;
  input wire _id_16;
  output wire id_15;
  output wire id_14;
  inout wire _id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire _id_8;
  output wire id_7;
  output uwire id_6;
  output logic [7:0] id_5;
  module_0 modCall_1 (
      id_1,
      id_9,
      id_10,
      id_17,
      id_12,
      id_9,
      id_6,
      id_11,
      id_2,
      id_9,
      id_10,
      id_1,
      id_17,
      id_7,
      id_2,
      id_14,
      id_10,
      id_9
  );
  input wire _id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = -1;
  bit  [ id_8 : id_16] id_18;
  wire [id_13 : id_16] id_19;
  always @(*) id_18 = -1;
  wire id_20;
  parameter id_21 = 1;
  assign id_5[id_4] = 1;
  wire [1 : 1  ==  1] id_22;
  defparam id_21.id_21 = -1;
  wire id_23;
endmodule
