# Reading C:/Tools/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:56 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:33:57 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:57 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:33:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:57 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 11:33:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:58 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 11:33:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:58 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 11:33:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:58 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:33:59 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:59 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:33:59 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:59 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:33:59 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:59 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 11:34:00 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:00 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 11:34:00 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:00 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:34:00 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:00 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:34:00 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:00 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 11:34:00 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:00 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:34:01 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:01 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 11:34:01 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:01 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 11:34:01 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:01 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 11:34:01 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:01 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:34:02 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:02 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 11:34:02 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:02 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 11:34:02 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:02 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 11:34:02 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:02 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:34:02 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:02 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 11:34:03 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:03 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 11:34:03 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:03 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 11:34:03 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:03 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:34:03 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:03 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 11:34:03 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 11:34:04 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.program_counter
# Loading work.mux2X1
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9045 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:11 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:34:12 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:12 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:34:12 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:12 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 11:34:13 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:13 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 11:34:13 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:13 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 11:34:14 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:14 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:34:14 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:14 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:34:14 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:14 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:34:15 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:15 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 11:34:15 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:15 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 11:34:15 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:15 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:34:15 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:15 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:34:15 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:15 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 11:34:16 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:16 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:34:16 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:16 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 11:34:16 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:16 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 11:34:16 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:16 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 11:34:16 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:16 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:34:17 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:17 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 11:34:17 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:17 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 11:34:17 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:17 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 11:34:17 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:17 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:34:17 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:18 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 11:34:18 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:18 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 11:34:18 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:18 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 11:34:18 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:18 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:34:19 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:19 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 11:34:19 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 11:34:20 on Feb 21,2018, Elapsed time: 0:00:16
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 11:34:21 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.program_counter
# Loading work.mux2X1
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9045 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# ** Error: (vish-4014) No objects found matching '/processorstim/p/AL/bPrime'.
# Executing ONERROR command at macro ./processor_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# X0 = 0 
# X1 = 0 
# X2 = 0 
# X3 = 5 
# X4 = 7 
# X5 = 2 carryout
# X6 = -2 neg 
# X7 = -2 neg 
# X31 = -1 
# X8 = 0 carryout
# X8 = 0 carryout
# X8 = 0 carryout
# X8 = 0 carryout
# X9 = 2 
# X9 = 1 
# X10 = -1 neg 
# X10 = -2 neg carryout
# X10 = -3 neg carryout
# X10 = -4 neg carryout
# 
# mem[8:15]=5 0 0 0 0 0 0 0 
# X14 = 5 
# X1 = 8 
# 
# mem[0:7]=8 0 0 0 0 0 0 0 
# X15 = 8 
# NOP 
# X16 = 9 
# NOP 
# X31 = -5 neg 
# BRANCH to PC+4
# NOP 
# X31 = -5 neg 
# NOP 
# BRANCH to PC+4
# NOP 
# X31 = -5 neg 
# NOP 
# NOP 
# NOP 
# NOP 
# BRANCH to PC+4
# X17 = 1 
# X0 = 2 
# 
# NOP 
# X0 = 0 
# 
# X2 = 1 
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end sim:/processorstim/p/RM/registers/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Schuyler/Documents/Classes/EE469/Lab3/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:53 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:35:53 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:53 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:35:53 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:53 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 11:35:54 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:54 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 11:35:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:55 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 11:35:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:55 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:35:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:55 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:35:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:55 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:35:56 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 11:35:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 11:35:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:35:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:35:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 11:35:57 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:57 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:35:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:57 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 11:35:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:57 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 11:35:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:57 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 11:35:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:57 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:35:58 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:58 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 11:35:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:58 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 11:35:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:58 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 11:35:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:58 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:35:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:59 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 11:35:59 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:59 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 11:35:59 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:59 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 11:35:59 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:59 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:35:59 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:00 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 11:36:00 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 11:36:02 on Feb 21,2018, Elapsed time: 0:01:41
# Errors: 3, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 11:36:02 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.program_counter
# Loading work.mux2X1
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9045 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:07 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:36:07 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:07 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:36:08 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:08 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 11:36:08 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:08 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 11:36:09 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:09 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 11:36:09 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:09 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:36:09 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:09 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:36:09 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:09 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:36:10 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:10 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 11:36:10 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:10 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 11:36:10 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:10 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:36:10 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:10 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:36:11 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:11 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 11:36:11 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:11 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:36:11 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:11 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 11:36:11 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:11 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 11:36:11 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:11 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 11:36:11 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:11 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:36:12 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:12 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 11:36:12 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:12 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 11:36:12 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:12 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 11:36:12 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:13 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:36:13 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:13 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 11:36:13 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:13 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 11:36:14 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:14 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 11:36:14 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:14 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:36:14 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:14 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 11:36:14 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 11:36:16 on Feb 21,2018, Elapsed time: 0:00:14
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 11:36:17 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.program_counter
# Loading work.mux2X1
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9045 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# ** Error: (vish-4014) No objects found matching '/processorstim/p/AL/bPrime'.
# Executing ONERROR command at macro ./processor_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# X0 = 0 
# X1 = 0 
# X2 = 0 
# X3 = 5 
# X4 = 7 
# X5 = 2 carryout
# X6 = -2 neg 
# X7 = -2 neg 
# X31 = -1 
# X8 = 0 carryout
# X8 = 0 carryout
# X8 = 0 carryout
# X8 = 0 carryout
# X9 = 2 
# X9 = 1 
# X10 = -1 neg 
# X10 = -2 neg carryout
# X10 = -3 neg carryout
# X10 = -4 neg carryout
# 
# mem[8:15]=5 0 0 0 0 0 0 0 
# X14 = 5 
# X1 = 8 
# 
# mem[0:7]=8 0 0 0 0 0 0 0 
# X15 = 8 
# NOP 
# X16 = 9 
# NOP 
# X31 = -5 neg 
# BRANCH to PC+4
# NOP 
# X31 = -5 neg 
# NOP 
# BRANCH to PC+4
# NOP 
# X31 = -5 neg 
# NOP 
# NOP 
# NOP 
# NOP 
# BRANCH to PC+4
# X17 = 1 
# X0 = 2 
# 
# NOP 
# X0 = 0 
# 
# X2 = 1 
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:35 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:41:36 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:36 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:41:36 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:36 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 11:41:37 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:37 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 11:41:37 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:37 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 11:41:38 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:38 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:41:38 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:38 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:41:38 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:38 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:41:39 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:39 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 11:41:39 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:39 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 11:41:39 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:39 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:41:39 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:39 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:41:39 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:39 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 11:41:40 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:40 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:41:40 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:40 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 11:41:40 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:40 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 11:41:40 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:40 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 11:41:40 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:40 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:41:41 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:41 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 11:41:41 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:41 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 11:41:41 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:41 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 11:41:41 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:42 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:41:42 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:42 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 11:41:42 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:42 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 11:41:43 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 11:41:43 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:41:43 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 11:41:43 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 11:41:45 on Feb 21,2018, Elapsed time: 0:05:28
# Errors: 3, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 11:41:46 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.program_counter
# Loading work.mux2X1
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9045 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:51 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:41:52 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:52 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:41:52 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:52 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 11:41:52 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:53 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 11:41:53 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:53 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 11:41:53 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:53 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:41:54 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:54 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:41:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:54 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:41:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:54 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 11:41:55 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:55 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 11:41:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:55 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:41:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:55 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:41:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:55 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 11:41:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:55 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:41:56 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:56 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 11:41:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:56 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 11:41:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:56 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 11:41:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:56 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:41:57 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:57 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 11:41:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:57 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 11:41:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:57 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 11:41:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:57 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:41:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:57 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 11:41:58 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 11:41:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 11:41:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:41:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 11:41:59 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# End time: 11:42:01 on Feb 21,2018, Elapsed time: 0:00:15
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 11:42:01 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.program_counter
# Loading work.mux2X1
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9045 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# ** Error: (vish-4014) No objects found matching '/processorstim/p/AL/bPrime'.
# Executing ONERROR command at macro ./processor_wave.do line 16
# ** Error: invalid command name "0"
# Executing ONERROR command at macro ./processor_wave.do line 45
# ** Error: invalid command name "1"
# Executing ONERROR command at macro ./processor_wave.do line 46
# ** Error: invalid command name "2"
# Executing ONERROR command at macro ./processor_wave.do line 47
# ** Error: invalid command name "3"
# Executing ONERROR command at macro ./processor_wave.do line 48
# ** Error: invalid command name "4"
# Executing ONERROR command at macro ./processor_wave.do line 49
# ** Error: invalid command name "5"
# Executing ONERROR command at macro ./processor_wave.do line 50
# ** Error: invalid command name "6"
# Executing ONERROR command at macro ./processor_wave.do line 51
# ** Error: invalid command name "7"
# Executing ONERROR command at macro ./processor_wave.do line 52
# ** Error: invalid command name "8"
# Executing ONERROR command at macro ./processor_wave.do line 53
# ** Error: invalid command name "9"
# Executing ONERROR command at macro ./processor_wave.do line 54
# ** Error: invalid command name "10"
# Executing ONERROR command at macro ./processor_wave.do line 55
# ** Error: invalid command name "11"
# Executing ONERROR command at macro ./processor_wave.do line 56
# ** Error: invalid command name "12"
# Executing ONERROR command at macro ./processor_wave.do line 57
# ** Error: invalid command name "13"
# Executing ONERROR command at macro ./processor_wave.do line 58
# ** Error: invalid command name "14"
# Executing ONERROR command at macro ./processor_wave.do line 59
# ** Error: invalid command name "15"
# Executing ONERROR command at macro ./processor_wave.do line 60
# ** Error: invalid command name "16"
# Executing ONERROR command at macro ./processor_wave.do line 61
# ** Error: invalid command name "17"
# Executing ONERROR command at macro ./processor_wave.do line 62
# ** Error: invalid command name "18"
# Executing ONERROR command at macro ./processor_wave.do line 63
# ** Error: invalid command name "19"
# Executing ONERROR command at macro ./processor_wave.do line 64
# ** Error: invalid command name "20"
# Executing ONERROR command at macro ./processor_wave.do line 65
# ** Error: invalid command name "21"
# Executing ONERROR command at macro ./processor_wave.do line 66
# ** Error: invalid command name "22"
# Executing ONERROR command at macro ./processor_wave.do line 67
# ** Error: invalid command name "23"
# Executing ONERROR command at macro ./processor_wave.do line 68
# ** Error: invalid command name "24"
# Executing ONERROR command at macro ./processor_wave.do line 69
# ** Error: invalid command name "25"
# Executing ONERROR command at macro ./processor_wave.do line 70
# ** Error: invalid command name "26"
# Executing ONERROR command at macro ./processor_wave.do line 71
# ** Error: invalid command name "27"
# Executing ONERROR command at macro ./processor_wave.do line 72
# ** Error: invalid command name "28"
# Executing ONERROR command at macro ./processor_wave.do line 73
# ** Error: invalid command name "29"
# Executing ONERROR command at macro ./processor_wave.do line 74
# ** Error: invalid command name "30"
# Executing ONERROR command at macro ./processor_wave.do line 75
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# X0 = 0 
# X1 = 0 
# X2 = 0 
# X3 = 5 
# X4 = 7 
# X5 = 2 carryout
# X6 = -2 neg 
# X7 = -2 neg 
# X31 = -1 
# X8 = 0 carryout
# X8 = 0 carryout
# X8 = 0 carryout
# X8 = 0 carryout
# X9 = 2 
# X9 = 1 
# X10 = -1 neg 
# X10 = -2 neg carryout
# X10 = -3 neg carryout
# X10 = -4 neg carryout
# 
# mem[8:15]=5 0 0 0 0 0 0 0 
# X14 = 5 
# X1 = 8 
# 
# mem[0:7]=8 0 0 0 0 0 0 0 
# X15 = 8 
# NOP 
# X16 = 9 
# NOP 
# X31 = -5 neg 
# BRANCH to PC+4
# NOP 
# X31 = -5 neg 
# NOP 
# BRANCH to PC+4
# NOP 
# X31 = -5 neg 
# NOP 
# NOP 
# NOP 
# NOP 
# BRANCH to PC+4
# X17 = 1 
# X0 = 2 
# 
# NOP 
# X0 = 0 
# 
# X2 = 1 
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint {sim:/processorstim/p/RM/registers/reg_bits_gen2[0]/*}
# (vish-4014) No objects found matching '/processorstim/p/RM/registers/reg_bits_gen2[0]/*'.
add wave -position end {sim:/processorstim/p/RM/registers/reg_bits_gen2[0]/*}
# (vish-4014) No objects found matching '/processorstim/p/RM/registers/reg_bits_gen2[0]/*'.
add wave -position end {sim:/processorstim/p/RM/registers/reg_bits_gen2[1]/cpuReg/*}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Schuyler/Documents/Classes/EE469/Lab3/processor_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:10 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:45:10 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:11 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:45:11 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:11 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 11:45:11 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:11 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 11:45:12 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:12 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 11:45:12 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:12 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:45:12 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:12 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:45:12 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:12 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:45:13 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:13 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 11:45:13 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:13 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 11:45:13 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:14 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:45:14 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:14 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:45:14 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:14 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 11:45:14 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:14 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:45:14 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:14 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 11:45:15 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:15 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 11:45:15 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:15 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 11:45:15 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:15 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:45:15 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:15 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 11:45:16 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:16 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 11:45:16 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:16 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 11:45:16 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:16 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:45:16 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:16 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 11:45:17 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:17 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 11:45:17 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:17 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 11:45:17 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:17 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:45:17 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:17 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 11:45:18 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# End time: 11:45:20 on Feb 21,2018, Elapsed time: 0:03:19
# Errors: 98, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 11:45:21 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.program_counter
# Loading work.mux2X1
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9045 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:26 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:45:27 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:27 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:45:27 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:27 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 11:45:27 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:28 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 11:45:28 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:28 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 11:45:29 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:29 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:45:29 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:29 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:45:29 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:29 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:45:29 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:30 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 11:45:30 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:30 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 11:45:30 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:30 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:45:30 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:30 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:45:30 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:30 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 11:45:31 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:31 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:45:31 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:31 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 11:45:31 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:31 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 11:45:31 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:31 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 11:45:31 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:31 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:45:32 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:32 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 11:45:32 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:32 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 11:45:32 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:32 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 11:45:32 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:32 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:45:32 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:33 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 11:45:33 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:33 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 11:45:33 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:33 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 11:45:33 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:34 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:45:34 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:34 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 11:45:34 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 11:45:37 on Feb 21,2018, Elapsed time: 0:00:16
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 11:45:37 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.program_counter
# Loading work.mux2X1
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9045 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# X0 = 0 
# X1 = 0 
# X2 = 0 
# X3 = 5 
# X4 = 7 
# X5 = 2 carryout
# X6 = -2 neg 
# X7 = -2 neg 
# X31 = -1 
# X8 = 0 carryout
# X8 = 0 carryout
# X8 = 0 carryout
# X8 = 0 carryout
# X9 = 2 
# X9 = 1 
# X10 = -1 neg 
# X10 = -2 neg carryout
# X10 = -3 neg carryout
# X10 = -4 neg carryout
# 
# mem[8:15]=5 0 0 0 0 0 0 0 
# X14 = 5 
# X1 = 8 
# 
# mem[0:7]=8 0 0 0 0 0 0 0 
# X15 = 8 
# NOP 
# X16 = 9 
# NOP 
# X31 = -5 neg 
# BRANCH to PC+4
# NOP 
# X31 = -5 neg 
# NOP 
# BRANCH to PC+4
# NOP 
# X31 = -5 neg 
# NOP 
# NOP 
# NOP 
# NOP 
# BRANCH to PC+4
# X17 = 1 
# X0 = 2 
# 
# NOP 
# X0 = 0 
# 
# X2 = 1 
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end {sim:/processorstim/p/RM/registers/reg_bits_gen2[0]/cpuReg/*}
add wave -position end {sim:/processorstim/p/RM/registers/reg_bits_gen2[1]/cpuReg/*}
add wave -position end {sim:/processorstim/p/RM/registers/reg_bits_gen2[2]/cpuReg/*}
add wave -position end {sim:/processorstim/p/RM/registers/reg_bits_gen2[3]/cpuReg/*}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Schuyler/Documents/Classes/EE469/Lab3/processor_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:05 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:49:05 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:05 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:49:05 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:05 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 11:49:06 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:06 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 11:49:06 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:06 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 11:49:07 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:07 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:49:07 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:07 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:49:07 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:07 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:49:08 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:08 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 11:49:08 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:08 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 11:49:08 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:08 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:49:08 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:08 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:49:08 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:08 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 11:49:09 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:09 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:49:09 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:09 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 11:49:09 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:09 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 11:49:09 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:09 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 11:49:09 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:09 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:49:10 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:10 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 11:49:10 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:10 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 11:49:10 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:10 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 11:49:10 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:10 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:49:11 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:11 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 11:49:11 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:11 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 11:49:11 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:11 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 11:49:11 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:11 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:49:12 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:12 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 11:49:12 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 11:49:14 on Feb 21,2018, Elapsed time: 0:03:37
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 11:49:14 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.program_counter
# Loading work.mux2X1
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9045 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:20 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:49:21 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:21 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:49:21 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:21 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 11:49:21 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:21 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 11:49:22 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:22 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 11:49:22 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:22 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:49:22 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:22 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:49:22 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:23 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 11:49:23 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:23 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 11:49:23 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:23 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 11:49:23 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:24 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:49:24 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:24 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:49:24 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:24 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 11:49:24 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:24 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:49:24 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:24 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 11:49:24 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:24 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 11:49:25 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:25 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 11:49:25 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:25 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 11:49:25 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:25 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 11:49:26 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:26 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 11:49:26 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:26 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 11:49:26 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:26 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:49:26 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:26 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 11:49:27 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:27 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 11:49:27 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:27 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 11:49:27 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:27 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:49:27 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:27 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 11:49:28 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# End time: 11:49:29 on Feb 21,2018, Elapsed time: 0:00:15
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 11:49:30 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.program_counter
# Loading work.mux2X1
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9045 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# X0 = 0 
# X1 = 0 
# X2 = 0 
# X3 = 5 
# X4 = 7 
# X5 = 2 carryout
# X6 = -2 neg 
# X7 = -2 neg 
# X31 = -1 
# X8 = 0 carryout
# X8 = 0 carryout
# X8 = 0 carryout
# X8 = 0 carryout
# X9 = 2 
# X9 = 1 
# X10 = -1 neg 
# X10 = -2 neg carryout
# X10 = -3 neg carryout
# X10 = -4 neg carryout
# 
# mem[8:15]=5 0 0 0 0 0 0 0 
# X14 = 5 
# X1 = 8 
# 
# mem[0:7]=8 0 0 0 0 0 0 0 
# X15 = 8 
# NOP 
# X16 = 9 
# NOP 
# X31 = -5 neg 
# BRANCH to PC+4
# NOP 
# X31 = -5 neg 
# NOP 
# BRANCH to PC+4
# NOP 
# X31 = -5 neg 
# NOP 
# NOP 
# NOP 
# NOP 
# BRANCH to PC+4
# X17 = 1 
# X0 = 2 
# 
# NOP 
# X0 = 0 
# 
# X2 = 1 
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Schuyler/Documents/Classes/EE469/Lab3/processor_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Schuyler/Documents/Classes/EE469/Lab3/processor_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:39 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:17:39 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:39 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:17:39 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:39 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 12:17:40 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:40 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 12:17:41 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:41 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 12:17:41 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:41 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:17:41 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:41 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:17:41 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:41 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 12:17:42 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:42 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 12:17:42 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:42 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 12:17:43 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:43 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:17:43 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:43 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:17:43 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:43 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 12:17:43 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:43 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:17:43 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:44 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 12:17:44 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:44 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 12:17:44 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:44 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 12:17:44 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:44 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:17:45 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:45 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 12:17:45 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:45 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 12:17:45 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:45 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 12:17:45 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:45 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:17:45 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:46 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 12:17:46 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:46 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 12:17:46 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:46 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 12:17:47 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:47 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:17:47 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:47 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 12:17:47 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 12:17:49 on Feb 21,2018, Elapsed time: 0:28:19
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 12:17:49 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.mux2X1
# Loading work.program_counter
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9046 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:55 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:17:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:55 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:17:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:55 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 12:17:56 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:56 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 12:17:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:56 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 12:17:57 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:57 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:17:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:57 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:17:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:57 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 12:17:58 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:58 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 12:17:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:58 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 12:17:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:58 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:17:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:58 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:17:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:58 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 12:17:59 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:59 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:17:59 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:59 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 12:17:59 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:59 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 12:17:59 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:59 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 12:17:59 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:59 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:18:00 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:00 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 12:18:00 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:00 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 12:18:00 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:00 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 12:18:00 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:00 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:18:01 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:01 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 12:18:01 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:01 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 12:18:01 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:02 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 12:18:02 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:02 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:18:02 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:02 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 12:18:02 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 12:18:04 on Feb 21,2018, Elapsed time: 0:00:15
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 12:18:05 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.mux2X1
# Loading work.program_counter
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9046 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# X0 = 0 
# X1 = 0 
# X2 = 0 
# X3 = 5 
# X4 = 7 
# X5 = 2 carryout
# X6 = -2 neg 
# X7 = -2 neg 
# X31 = -1 
# X8 = 0 carryout
# X8 = 0 carryout
# X8 = 0 carryout
# X8 = 0 carryout
# X9 = 2 
# X9 = 1 
# X10 = -1 neg 
# X10 = -2 neg carryout
# X10 = -3 neg carryout
# X10 = -4 neg carryout
# 
# mem[8:15]=5 0 0 0 0 0 0 0 
# X14 = 5 
# X1 = 8 
# 
# mem[0:7]=8 0 0 0 0 0 0 0 
# X15 = 8 
# NOP 
# X16 = 9 
# NOP 
# X31 = -5 neg 
# BRANCH to PC+4
# NOP 
# X31 = -5 neg 
# NOP 
# BRANCH to PC+4
# NOP 
# X31 = -5 neg 
# NOP 
# NOP 
# NOP 
# NOP 
# BRANCH to PC+4
# X17 = 1 
# X0 = 2 
# 
# NOP 
# X0 = 0 
# BRANCH to PC+4
# X18 = 99 
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:46 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:19:47 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:47 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:19:47 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:47 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 12:19:47 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:48 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 12:19:48 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:48 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 12:19:48 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:48 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:19:49 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:49 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:19:49 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:49 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 12:19:50 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:50 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 12:19:50 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:50 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 12:19:50 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:50 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:19:50 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:50 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:19:50 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:50 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 12:19:51 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:51 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:19:51 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:51 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 12:19:51 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:51 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 12:19:51 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:51 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 12:19:51 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:51 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:19:52 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:52 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 12:19:52 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:52 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 12:19:52 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:52 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 12:19:52 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:52 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:19:53 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:53 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 12:19:53 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:53 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 12:19:54 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:54 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 12:19:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:54 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:19:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:54 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 12:19:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 12:19:56 on Feb 21,2018, Elapsed time: 0:01:51
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 12:19:57 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.mux2X1
# Loading work.program_counter
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9046 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:01 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:20:02 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:02 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:20:02 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:02 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 12:20:02 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:03 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 12:20:03 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:03 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 12:20:03 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:04 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:20:04 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:04 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:20:04 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:04 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 12:20:04 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:05 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 12:20:05 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:05 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 12:20:05 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:05 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:20:05 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:05 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:20:05 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:05 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 12:20:06 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:06 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:20:06 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:06 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 12:20:06 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:06 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 12:20:06 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:06 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 12:20:06 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:06 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:20:07 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:07 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 12:20:07 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:07 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 12:20:07 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:07 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 12:20:07 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:07 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:20:07 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:08 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 12:20:08 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:08 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 12:20:08 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:08 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 12:20:09 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:09 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:20:09 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:09 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 12:20:09 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 12:20:11 on Feb 21,2018, Elapsed time: 0:00:14
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 12:20:12 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.mux2X1
# Loading work.program_counter
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9046 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# X0 = 10 
# 
# mem[0:7]=10 0 0 0 0 0 0 0 
# X0 = 7 
# 
# mem[8:15]=7 0 0 0 0 0 0 0 
# X0 = 4 
# 
# mem[16:23]=4 0 0 0 0 0 0 0 
# X0 = 9 
# 
# mem[24:31]=9 0 0 0 0 0 0 0 
# X0 = 3 
# 
# mem[32:39]=3 0 0 0 0 0 0 0 
# X0 = 8 
# 
# mem[40:47]=8 0 0 0 0 0 0 0 
# X0 = 2 
# 
# mem[48:55]=2 0 0 0 0 0 0 0 
# X0 = 5 
# 
# mem[56:63]=5 0 0 0 0 0 0 0 
# X0 = 6 
# 
# mem[64:71]=6 0 0 0 0 0 0 0 
# X0 = 1 
# 
# mem[72:79]=1 0 0 0 0 0 0 0 
# X5 = 1 
# X0 = 9 
# X1 = 0 
# X4 = 0 
# X3 = 7 
# X2 = 10 
# NOP 
# X31 = 3 carryout
# 
# NOP 
# 
# mem[8:15]=10 0 0 0 0 0 0 0 
# 
# mem[0:7]=7 0 0 0 0 0 0 0 
# X1 = 1 
# X4 = 8 
# X31 = -8 neg 
# BRANCH to PC+-11
# X3 = 4 
# X2 = 10 
# NOP 
# X31 = 6 carryout
# 
# NOP 
# 
# mem[16:23]=10 0 0 0 0 0 0 0 
# 
# mem[8:15]=4 0 0 0 0 0 0 0 
# X1 = 2 
# X4 = 16 
# X31 = -7 neg 
# BRANCH to PC+-11
# X3 = 9 
# X2 = 10 
# NOP 
# X31 = 1 carryout
# 
# NOP 
# 
# mem[24:31]=10 0 0 0 0 0 0 0 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:50 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:22:51 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:51 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:22:51 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:51 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 12:22:51 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:52 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 12:22:52 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:52 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 12:22:53 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:53 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:22:53 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:53 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:22:53 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:53 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 12:22:53 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:54 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 12:22:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:54 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 12:22:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:54 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:22:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:54 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:22:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:54 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 12:22:55 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:55 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:22:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:55 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 12:22:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:55 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 12:22:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:55 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 12:22:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:55 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:22:56 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:56 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 12:22:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:56 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 12:22:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:56 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 12:22:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:56 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:22:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:57 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 12:22:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:57 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 12:22:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:57 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 12:22:58 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:58 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:22:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:58 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 12:22:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 12:23:00 on Feb 21,2018, Elapsed time: 0:02:48
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 12:23:01 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.mux2X1
# Loading work.program_counter
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9046 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:05 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:23:06 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:06 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:23:06 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:06 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 12:23:06 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:07 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 12:23:07 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:07 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 12:23:07 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:08 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:23:08 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:08 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:23:08 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:08 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 12:23:08 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:08 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 12:23:09 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:09 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 12:23:09 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:09 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:23:09 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:09 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:23:09 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:09 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 12:23:10 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:10 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:23:10 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:10 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 12:23:10 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:10 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 12:23:10 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:10 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 12:23:10 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:10 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:23:11 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:11 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 12:23:11 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:11 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 12:23:11 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:11 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 12:23:11 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:11 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:23:12 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:12 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 12:23:12 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:12 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 12:23:12 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:12 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 12:23:13 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:13 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:23:13 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:13 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 12:23:13 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 12:23:15 on Feb 21,2018, Elapsed time: 0:00:14
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 12:23:16 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.mux2X1
# Loading work.program_counter
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9046 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# X0 = 10 
# 
# mem[0:7]=10 0 0 0 0 0 0 0 
# X0 = 7 
# 
# mem[8:15]=7 0 0 0 0 0 0 0 
# X0 = 4 
# 
# mem[16:23]=4 0 0 0 0 0 0 0 
# X0 = 9 
# 
# mem[24:31]=9 0 0 0 0 0 0 0 
# X0 = 3 
# 
# mem[32:39]=3 0 0 0 0 0 0 0 
# X0 = 8 
# 
# mem[40:47]=8 0 0 0 0 0 0 0 
# X0 = 2 
# 
# mem[48:55]=2 0 0 0 0 0 0 0 
# X0 = 5 
# 
# mem[56:63]=5 0 0 0 0 0 0 0 
# X0 = 6 
# 
# mem[64:71]=6 0 0 0 0 0 0 0 
# X0 = 1 
# 
# mem[72:79]=1 0 0 0 0 0 0 0 
# X5 = 1 
# X0 = 9 
# X1 = 0 
# X4 = 0 
# X3 = 7 
# X2 = 10 
# NOP 
# X31 = 3 carryout
# 
# NOP 
# 
# mem[8:15]=10 0 0 0 0 0 0 0 
# 
# mem[0:7]=7 0 0 0 0 0 0 0 
# X1 = 1 
# X4 = 8 
# X31 = -8 neg 
# BRANCH to PC+-11
# X3 = 4 
# X2 = 10 
# NOP 
# X31 = 6 carryout
# 
# NOP 
# 
# mem[16:23]=10 0 0 0 0 0 0 0 
# 
# mem[8:15]=4 0 0 0 0 0 0 0 
# X1 = 2 
# X4 = 16 
# X31 = -7 neg 
# BRANCH to PC+-11
# X3 = 9 
# X2 = 10 
# NOP 
# X31 = 1 carryout
# 
# NOP 
# 
# mem[24:31]=10 0 0 0 0 0 0 0 
# 
# mem[16:23]=9 0 0 0 0 0 0 0 
# X1 = 3 
# X4 = 24 
# X31 = -6 neg 
# BRANCH to PC+-11
# X3 = 3 
# X2 = 10 
# NOP 
# X31 = 7 carryout
# 
# NOP 
# 
# mem[32:39]=10 0 0 0 0 0 0 0 
# 
# mem[24:31]=3 0 0 0 0 0 0 0 
# X1 = 4 
# X4 = 32 
# X31 = -5 neg 
# BRANCH to PC+-11
# X3 = 8 
# X2 = 10 
# NOP 
# X31 = 2 carryout
# 
# NOP 
# 
# mem[40:47]=10 0 0 0 0 0 0 0 
# 
# mem[32:39]=8 0 0 0 0 0 0 0 
# X1 = 5 
# X4 = 40 
# X31 = -4 neg 
# BRANCH to PC+-11
# X3 = 2 
# X2 = 10 
# NOP 
# X31 = 8 carryout
# 
# NOP 
# 
# mem[48:55]=10 0 0 0 0 0 0 0 
# 
# mem[40:47]=2 0 0 0 0 0 0 0 
# X1 = 6 
# X4 = 48 
# X31 = -3 neg 
# BRANCH to PC+-11
# X3 = 5 
# X2 = 10 
# NOP 
# X31 = 5 carryout
# 
# NOP 
# 
# mem[56:63]=10 0 0 0 0 0 0 0 
# 
# mem[48:55]=5 0 0 0 0 0 0 0 
# X1 = 7 
# X4 = 56 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 6 
# X2 = 10 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:29 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:24:29 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:30 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:24:30 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:30 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 12:24:30 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:30 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 12:24:31 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:31 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 12:24:31 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:31 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:24:31 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:31 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:24:31 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:32 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 12:24:32 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:32 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 12:24:32 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:32 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 12:24:33 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:33 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:24:33 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:33 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:24:33 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:33 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 12:24:33 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:33 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:24:33 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:33 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 12:24:33 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:34 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 12:24:34 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:34 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 12:24:34 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:34 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:24:34 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:34 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 12:24:35 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:35 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 12:24:35 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:35 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 12:24:35 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:35 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:24:35 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:35 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 12:24:36 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:36 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 12:24:36 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:36 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 12:24:36 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:36 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:24:36 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:36 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 12:24:37 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# End time: 12:24:39 on Feb 21,2018, Elapsed time: 0:01:23
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 12:24:39 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.mux2X1
# Loading work.program_counter
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9046 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:44 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:24:44 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:44 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:24:44 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:44 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 12:24:45 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:45 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 12:24:46 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:46 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 12:24:46 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:46 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:24:46 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:46 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:24:46 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:46 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 12:24:47 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:47 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 12:24:47 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:47 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 12:24:47 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:47 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:24:47 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:47 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:24:48 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:48 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 12:24:48 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:48 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:24:48 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:48 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 12:24:48 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:48 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 12:24:48 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:48 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 12:24:48 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:48 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:24:49 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:49 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 12:24:49 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:49 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 12:24:49 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:49 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 12:24:50 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:50 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:24:50 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:50 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 12:24:50 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:51 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 12:24:51 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:51 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 12:24:51 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:51 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:24:51 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:51 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 12:24:51 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 12:24:53 on Feb 21,2018, Elapsed time: 0:00:14
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 12:24:54 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.mux2X1
# Loading work.program_counter
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9046 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# X0 = 10 
# 
# mem[0:7]=10 0 0 0 0 0 0 0 
# X0 = 7 
# 
# mem[8:15]=7 0 0 0 0 0 0 0 
# X0 = 4 
# 
# mem[16:23]=4 0 0 0 0 0 0 0 
# X0 = 9 
# 
# mem[24:31]=9 0 0 0 0 0 0 0 
# X0 = 3 
# 
# mem[32:39]=3 0 0 0 0 0 0 0 
# X0 = 8 
# 
# mem[40:47]=8 0 0 0 0 0 0 0 
# X0 = 2 
# 
# mem[48:55]=2 0 0 0 0 0 0 0 
# X0 = 5 
# 
# mem[56:63]=5 0 0 0 0 0 0 0 
# X0 = 6 
# 
# mem[64:71]=6 0 0 0 0 0 0 0 
# X0 = 1 
# 
# mem[72:79]=1 0 0 0 0 0 0 0 
# X5 = 1 
# X0 = 9 
# X1 = 0 
# X4 = 0 
# X3 = 7 
# X2 = 10 
# NOP 
# X31 = 3 carryout
# 
# NOP 
# 
# mem[8:15]=10 0 0 0 0 0 0 0 
# 
# mem[0:7]=7 0 0 0 0 0 0 0 
# X1 = 1 
# X4 = 8 
# X31 = -8 neg 
# BRANCH to PC+-11
# X3 = 4 
# X2 = 10 
# NOP 
# X31 = 6 carryout
# 
# NOP 
# 
# mem[16:23]=10 0 0 0 0 0 0 0 
# 
# mem[8:15]=4 0 0 0 0 0 0 0 
# X1 = 2 
# X4 = 16 
# X31 = -7 neg 
# BRANCH to PC+-11
# X3 = 9 
# X2 = 10 
# NOP 
# X31 = 1 carryout
# 
# NOP 
# 
# mem[24:31]=10 0 0 0 0 0 0 0 
# 
# mem[16:23]=9 0 0 0 0 0 0 0 
# X1 = 3 
# X4 = 24 
# X31 = -6 neg 
# BRANCH to PC+-11
# X3 = 3 
# X2 = 10 
# NOP 
# X31 = 7 carryout
# 
# NOP 
# 
# mem[32:39]=10 0 0 0 0 0 0 0 
# 
# mem[24:31]=3 0 0 0 0 0 0 0 
# X1 = 4 
# X4 = 32 
# X31 = -5 neg 
# BRANCH to PC+-11
# X3 = 8 
# X2 = 10 
# NOP 
# X31 = 2 carryout
# 
# NOP 
# 
# mem[40:47]=10 0 0 0 0 0 0 0 
# 
# mem[32:39]=8 0 0 0 0 0 0 0 
# X1 = 5 
# X4 = 40 
# X31 = -4 neg 
# BRANCH to PC+-11
# X3 = 2 
# X2 = 10 
# NOP 
# X31 = 8 carryout
# 
# NOP 
# 
# mem[48:55]=10 0 0 0 0 0 0 0 
# 
# mem[40:47]=2 0 0 0 0 0 0 0 
# X1 = 6 
# X4 = 48 
# X31 = -3 neg 
# BRANCH to PC+-11
# X3 = 5 
# X2 = 10 
# NOP 
# X31 = 5 carryout
# 
# NOP 
# 
# mem[56:63]=10 0 0 0 0 0 0 0 
# 
# mem[48:55]=5 0 0 0 0 0 0 0 
# X1 = 7 
# X4 = 56 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 6 
# X2 = 10 
# NOP 
# X31 = 4 carryout
# 
# NOP 
# 
# mem[64:71]=10 0 0 0 0 0 0 0 
# 
# mem[56:63]=6 0 0 0 0 0 0 0 
# X1 = 8 
# X4 = 64 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 10 
# NOP 
# X31 = 9 carryout
# 
# NOP 
# 
# mem[72:79]=10 0 0 0 0 0 0 0 
# 
# mem[64:71]=1 0 0 0 0 0 0 0 
# X1 = 9 
# X4 = 72 
# X31 = 0 carryout
# 
# NOP 
# X0 = 8 carryout
# 
# NOP 
# BRANCH to PC+-18
# X1 = 0 
# X4 = 0 
# X3 = 4 
# X2 = 7 
# NOP 
# X31 = 3 carryout
# 
# NOP 
# 
# mem[8:15]=7 0 0 0 0 0 0 0 
# 
# mem[0:7]=4 0 0 0 0 0 0 0 
# X1 = 1 
# X4 = 8 
# X31 = -7 neg 
# BRANCH to PC+-11
# X3 = 9 
# X2 = 7 
# NOP 
# X31 = -2 neg 
# BRANCH to PC+4
# X1 = 2 
# X4 = 16 
# X31 = -6 neg 
# BRANCH to PC+-11
# X3 = 3 
# X2 = 9 
# NOP 
# X31 = 6 carryout
# 
# NOP 
# 
# mem[24:31]=9 0 0 0 0 0 0 0 
# 
# mem[16:23]=3 0 0 0 0 0 0 0 
# X1 = 3 
# X4 = 24 
# X31 = -5 neg 
# BRANCH to PC+-11
# X3 = 8 
# X2 = 9 
# NOP 
# X31 = 1 carryout
# 
# NOP 
# 
# mem[32:39]=9 0 0 0 0 0 0 0 
# 
# mem[24:31]=8 0 0 0 0 0 0 0 
# X1 = 4 
# X4 = 32 
# X31 = -4 neg 
# BRANCH to PC+-11
# X3 = 2 
# X2 = 9 
# NOP 
# X31 = 7 carryout
# 
# NOP 
# 
# mem[40:47]=9 0 0 0 0 0 0 0 
# 
# mem[32:39]=2 0 0 0 0 0 0 0 
# X1 = 5 
# X4 = 40 
# X31 = -3 neg 
# BRANCH to PC+-11
# X3 = 5 
# X2 = 9 
# NOP 
# X31 = 4 carryout
# 
# NOP 
# 
# mem[48:55]=9 0 0 0 0 0 0 0 
# 
# mem[40:47]=5 0 0 0 0 0 0 0 
# X1 = 6 
# X4 = 48 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 6 
# X2 = 9 
# NOP 
# X31 = 3 carryout
# 
# NOP 
# 
# mem[56:63]=9 0 0 0 0 0 0 0 
# 
# mem[48:55]=6 0 0 0 0 0 0 0 
# X1 = 7 
# X4 = 56 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 9 
# NOP 
# X31 = 8 carryout
# 
# NOP 
# 
# mem[64:71]=9 0 0 0 0 0 0 0 
# 
# mem[56:63]=1 0 0 0 0 0 0 0 
# X1 = 8 
# X4 = 64 
# X31 = 0 carryout
# 
# NOP 
# X0 = 7 carryout
# 
# NOP 
# BRANCH to PC+-18
# X1 = 0 
# X4 = 0 
# X3 = 7 
# X2 = 4 
# NOP 
# X31 = -3 neg 
# BRANCH to PC+4
# X1 = 1 
# X4 = 8 
# X31 = -6 neg 
# BRANCH to PC+-11
# X3 = 3 
# X2 = 7 
# NOP 
# X31 = 4 carryout
# 
# NOP 
# 
# mem[16:23]=7 0 0 0 0 0 0 0 
# 
# mem[8:15]=3 0 0 0 0 0 0 0 
# X1 = 2 
# X4 = 16 
# X31 = -5 neg 
# BRANCH to PC+-11
# X3 = 8 
# X2 = 7 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 3 
# X4 = 24 
# X31 = -4 neg 
# BRANCH to PC+-11
# X3 = 2 
# X2 = 8 
# NOP 
# X31 = 6 carryout
# 
# NOP 
# 
# mem[32:39]=8 0 0 0 0 0 0 0 
# 
# mem[24:31]=2 0 0 0 0 0 0 0 
# X1 = 4 
# X4 = 32 
# X31 = -3 neg 
# BRANCH to PC+-11
# X3 = 5 
# X2 = 8 
# NOP 
# X31 = 3 carryout
# 
# NOP 
# 
# mem[40:47]=8 0 0 0 0 0 0 0 
# 
# mem[32:39]=5 0 0 0 0 0 0 0 
# X1 = 5 
# X4 = 40 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 6 
# X2 = 8 
# NOP 
# X31 = 2 carryout
# 
# NOP 
# 
# mem[48:55]=8 0 0 0 0 0 0 0 
# 
# mem[40:47]=6 0 0 0 0 0 0 0 
# X1 = 6 
# X4 = 48 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 8 
# NOP 
# X31 = 7 carryout
# 
# NOP 
# 
# mem[56:63]=8 0 0 0 0 0 0 0 
# 
# mem[48:55]=1 0 0 0 0 0 0 0 
# X1 = 7 
# X4 = 56 
# X31 = 0 carryout
# 
# NOP 
# X0 = 6 carryout
# 
# NOP 
# BRANCH to PC+-18
# X1 = 0 
# X4 = 0 
# X3 = 3 
# X2 = 4 
# NOP 
# X31 = 1 carryout
# 
# NOP 
# 
# mem[8:15]=4 0 0 0 0 0 0 0 
# 
# mem[0:7]=3 0 0 0 0 0 0 0 
# X1 = 1 
# X4 = 8 
# X31 = -5 neg 
# BRANCH to PC+-11
# X3 = 7 
# X2 = 4 
# NOP 
# X31 = -3 neg 
# BRANCH to PC+4
# X1 = 2 
# X4 = 16 
# X31 = -4 neg 
# BRANCH to PC+-11
# X3 = 2 
# X2 = 7 
# NOP 
# X31 = 5 carryout
# 
# NOP 
# 
# mem[24:31]=7 0 0 0 0 0 0 0 
# 
# mem[16:23]=2 0 0 0 0 0 0 0 
# X1 = 3 
# X4 = 24 
# X31 = -3 neg 
# BRANCH to PC+-11
# X3 = 5 
# X2 = 7 
# NOP 
# X31 = 2 carryout
# 
# NOP 
# 
# mem[32:39]=7 0 0 0 0 0 0 0 
# 
# mem[24:31]=5 0 0 0 0 0 0 0 
# X1 = 4 
# X4 = 32 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 6 
# X2 = 7 
# NOP 
# X31 = 1 carryout
# 
# NOP 
# 
# mem[40:47]=7 0 0 0 0 0 0 0 
# 
# mem[32:39]=6 0 0 0 0 0 0 0 
# X1 = 5 
# X4 = 40 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 7 
# NOP 
# X31 = 6 carryout
# 
# NOP 
# 
# mem[48:55]=7 0 0 0 0 0 0 0 
# 
# mem[40:47]=1 0 0 0 0 0 0 0 
# X1 = 6 
# X4 = 48 
# X31 = 0 carryout
# 
# NOP 
# X0 = 5 carryout
# 
# NOP 
# BRANCH to PC+-18
# X1 = 0 
# X4 = 0 
# X3 = 4 
# X2 = 3 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 1 
# X4 = 8 
# X31 = -4 neg 
# BRANCH to PC+-11
# X3 = 2 
# X2 = 4 
# NOP 
# X31 = 2 carryout
# 
# NOP 
# 
# mem[16:23]=4 0 0 0 0 0 0 0 
# 
# mem[8:15]=2 0 0 0 0 0 0 0 
# X1 = 2 
# X4 = 16 
# X31 = -3 neg 
# BRANCH to PC+-11
# X3 = 5 
# X2 = 4 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 3 
# X4 = 24 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 6 
# X2 = 5 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 4 
# X4 = 32 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 6 
# NOP 
# X31 = 5 carryout
# 
# NOP 
# 
# mem[40:47]=6 0 0 0 0 0 0 0 
# 
# mem[32:39]=1 0 0 0 0 0 0 0 
# X1 = 5 
# X4 = 40 
# X31 = 0 carryout
# 
# NOP 
# X0 = 4 carryout
# 
# NOP 
# BRANCH to PC+-18
# X1 = 0 
# X4 = 0 
# X3 = 2 
# X2 = 3 
# NOP 
# X31 = 1 carryout
# 
# NOP 
# 
# mem[8:15]=3 0 0 0 0 0 0 0 
# 
# mem[0:7]=2 0 0 0 0 0 0 0 
# X1 = 1 
# X4 = 8 
# X31 = -3 neg 
# BRANCH to PC+-11
# X3 = 4 
# X2 = 3 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 2 
# X4 = 16 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 5 
# X2 = 4 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 3 
# X4 = 24 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 5 
# NOP 
# X31 = 4 carryout
# 
# NOP 
# 
# mem[32:39]=5 0 0 0 0 0 0 0 
# 
# mem[24:31]=1 0 0 0 0 0 0 0 
# X1 = 4 
# X4 = 32 
# X31 = 0 carryout
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:36 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:26:37 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:37 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:26:37 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:37 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 12:26:37 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:37 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 12:26:38 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:38 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 12:26:38 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:38 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:26:38 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:38 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:26:38 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:39 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 12:26:39 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:39 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 12:26:39 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:39 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 12:26:39 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:40 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:26:40 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:40 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:26:40 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:40 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 12:26:40 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:40 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:26:40 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:40 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 12:26:40 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:41 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 12:26:41 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:41 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 12:26:41 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:41 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:26:41 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:41 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 12:26:42 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:42 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 12:26:42 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:42 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 12:26:42 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:42 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:26:42 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:42 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 12:26:43 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:43 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 12:26:43 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:43 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 12:26:43 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:43 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:26:43 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:43 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 12:26:44 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# End time: 12:26:45 on Feb 21,2018, Elapsed time: 0:01:51
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 12:26:46 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.mux2X1
# Loading work.program_counter
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9046 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:50 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:26:51 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:51 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:26:51 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:51 on Feb 21,2018
# vlog -reportprogress 300 ./Processor.v 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processor
# End time: 12:26:52 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:52 on Feb 21,2018
# vlog -reportprogress 300 ./carryselectadder64bit.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	carryselectadder64bit
# End time: 12:26:52 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:53 on Feb 21,2018
# vlog -reportprogress 300 ./mux_8_64bit.v 
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# 
# Top level modules:
# 	mux_8_64bit
# End time: 12:26:53 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:53 on Feb 21,2018
# vlog -reportprogress 300 ./ALU.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:26:53 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:53 on Feb 21,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:26:53 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:53 on Feb 21,2018
# vlog -reportprogress 300 ./program_counter.v 
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 12:26:54 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:54 on Feb 21,2018
# vlog -reportprogress 300 ./BranchSignalMux.v 
# -- Compiling module BranchSignalMux
# 
# Top level modules:
# 	BranchSignalMux
# End time: 12:26:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:54 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2_64bit.v 
# -- Compiling module mux_2_64bit
# 
# Top level modules:
# 	mux_2_64bit
# End time: 12:26:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:54 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:26:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:54 on Feb 21,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:26:54 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:54 on Feb 21,2018
# vlog -reportprogress 300 ./instructionAdapter.v 
# -- Compiling module InstructionAdapter
# 
# Top level modules:
# 	InstructionAdapter
# End time: 12:26:55 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:55 on Feb 21,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:26:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:55 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_2x4.v 
# -- Compiling module decoder_2x4
# 
# Top level modules:
# 	decoder_2x4
# End time: 12:26:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:55 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_3x8.v 
# -- Compiling module decoder_3x8
# 
# Top level modules:
# 	decoder_3x8
# End time: 12:26:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:55 on Feb 21,2018
# vlog -reportprogress 300 ./decoder_5x32.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# 
# Top level modules:
# 	decoder_5x32
# End time: 12:26:55 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:55 on Feb 21,2018
# vlog -reportprogress 300 ./mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 12:26:56 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:56 on Feb 21,2018
# vlog -reportprogress 300 ./mux_4.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# 
# Top level modules:
# 	decoder_2x4
# 	mux_4
# End time: 12:26:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:56 on Feb 21,2018
# vlog -reportprogress 300 ./mux_16.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# 
# Top level modules:
# 	decoder_2x4
# 	mux_16
# End time: 12:26:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:56 on Feb 21,2018
# vlog -reportprogress 300 ./mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 12:26:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:56 on Feb 21,2018
# vlog -reportprogress 300 ./regfile.v 
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:26:56 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:57 on Feb 21,2018
# vlog -reportprogress 300 ./register.v 
# -- Compiling module register
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	register
# End time: 12:26:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:57 on Feb 21,2018
# vlog -reportprogress 300 ./registerArray.v 
# -- Compiling module registerArray
# 
# Top level modules:
# 	registerArray
# End time: 12:26:57 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:57 on Feb 21,2018
# vlog -reportprogress 300 ./Mux_64x32Array.v 
# -- Compiling module decoder_2x4
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# 
# Top level modules:
# 	decoder_2x4
# 	Mux_64x32Array
# End time: 12:26:58 on Feb 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:58 on Feb 21,2018
# vlog -reportprogress 300 ./D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:26:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:58 on Feb 21,2018
# vlog -reportprogress 300 ./processorstim.sv 
# -- Compiling module mux2X1
# -- Compiling module carryselectadder64bit
# -- Compiling module carryselect4bit
# -- Compiling module carryselect4bitFinal
# -- Compiling module ripplecarry4bit
# -- Compiling module ripplecarry4bitFinal
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module mux_2_64bit
# -- Compiling module mux_8_64bit
# -- Compiling module alu
# -- Compiling module InstructionAdapter
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(1): (vlog-2275) 'carryselectadder64bit' already exists and will be overwritten.
# -- Compiling module carryselectadder64bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(128): (vlog-2275) 'carryselect4bit' already exists and will be overwritten.
# -- Compiling module carryselect4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(168): (vlog-2275) 'carryselect4bitFinal' already exists and will be overwritten.
# -- Compiling module carryselect4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(218): (vlog-2275) 'ripplecarry4bit' already exists and will be overwritten.
# -- Compiling module ripplecarry4bit
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(259): (vlog-2275) 'ripplecarry4bitFinal' already exists and will be overwritten.
# -- Compiling module ripplecarry4bitFinal
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(304): (vlog-2275) 'full_adder' already exists and will be overwritten.
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(6)
# ** while parsing file included at program_counter.v(7)
# ** at carryselectadder64bit.v(319): (vlog-2275) 'half_adder' already exists and will be overwritten.
# -- Compiling module half_adder
# -- Compiling module BranchSignalMux
# -- Compiling module program_counter
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder_2x4
# -- Compiling module decoder_3x8
# -- Compiling module decoder_5x32
# -- Compiling module registerArray
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(4)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(5)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module mux_16
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(8)
# ** at decoder_3x8.v(8): (vlog-2275) 'decoder_3x8' already exists and will be overwritten.
# -- Compiling module decoder_3x8
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(1)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(2)
# ** at mux_32.v(8): (vlog-2275) 'mux_32' already exists and will be overwritten.
# -- Compiling module mux_32
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** while parsing file included at mux_16.v(6)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(3)
# ** at mux_16.v(8): (vlog-2275) 'mux_16' already exists and will be overwritten.
# -- Compiling module mux_16
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(4)
# ** at mux_2.v(7): (vlog-2275) 'mux_2' already exists and will be overwritten.
# -- Compiling module mux_2
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** while parsing file included at mux_4.v(7)
# ** at decoder_2x4.v(7): (vlog-2275) 'decoder_2x4' already exists and will be overwritten.
# -- Compiling module decoder_2x4
# ** Warning: ** while parsing file included at ./processorstim.sv(4)
# ** while parsing file included at Processor.v(8)
# ** while parsing file included at regfile.v(9)
# ** while parsing file included at Mux_64x32Array.v(5)
# ** at mux_4.v(9): (vlog-2275) 'mux_4' already exists and will be overwritten.
# -- Compiling module mux_4
# -- Compiling module Mux_64x32Array
# -- Compiling module regfile
# -- Compiling module processor
# -- Compiling module processorstim
# 
# Top level modules:
# 	instructmem_testbench
# 	datamem_testbench
# 	processorstim
# End time: 12:26:58 on Feb 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# End time: 12:27:00 on Feb 21,2018, Elapsed time: 0:00:14
# Errors: 0, Warnings: 58
# vsim -voptargs=""+acc"" -t 1ps -lib work processorstim 
# Start time: 12:27:01 on Feb 21,2018
# Loading sv_std.std
# Loading work.processorstim
# Loading work.processor
# Loading work.InstructionAdapter
# Loading work.mux2X1
# Loading work.program_counter
# Loading work.carryselectadder64bit
# Loading work.ripplecarry4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.carryselect4bit
# Loading work.carryselect4bitFinal
# Loading work.ripplecarry4bitFinal
# Loading work.BranchSignalMux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.instructmem
# Loading work.datamem
# Loading work.alu
# Loading work.mux_8_64bit
# Loading work.mux_2_64bit
# Loading work.regfile
# Loading work.decoder_5x32
# Loading work.decoder_3x8
# Loading work.decoder_2x4
# Loading work.registerArray
# Loading work.Mux_64x32Array
# Loading work.register
# Loading work.mux_32
# Loading work.mux_16
# Loading work.DFlipFlop
# ** Warning: Design size of 9046 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# X0 = 10 
# 
# mem[0:7]=10 0 0 0 0 0 0 0 
# X0 = 7 
# 
# mem[8:15]=7 0 0 0 0 0 0 0 
# X0 = 4 
# 
# mem[16:23]=4 0 0 0 0 0 0 0 
# X0 = 9 
# 
# mem[24:31]=9 0 0 0 0 0 0 0 
# X0 = 3 
# 
# mem[32:39]=3 0 0 0 0 0 0 0 
# X0 = 8 
# 
# mem[40:47]=8 0 0 0 0 0 0 0 
# X0 = 2 
# 
# mem[48:55]=2 0 0 0 0 0 0 0 
# X0 = 5 
# 
# mem[56:63]=5 0 0 0 0 0 0 0 
# X0 = 6 
# 
# mem[64:71]=6 0 0 0 0 0 0 0 
# X0 = 1 
# 
# mem[72:79]=1 0 0 0 0 0 0 0 
# X5 = 1 
# X0 = 9 
# X1 = 0 
# X4 = 0 
# X3 = 7 
# X2 = 10 
# NOP 
# X31 = 3 carryout
# 
# NOP 
# 
# mem[8:15]=10 0 0 0 0 0 0 0 
# 
# mem[0:7]=7 0 0 0 0 0 0 0 
# X1 = 1 
# X4 = 8 
# X31 = -8 neg 
# BRANCH to PC+-11
# X3 = 4 
# X2 = 10 
# NOP 
# X31 = 6 carryout
# 
# NOP 
# 
# mem[16:23]=10 0 0 0 0 0 0 0 
# 
# mem[8:15]=4 0 0 0 0 0 0 0 
# X1 = 2 
# X4 = 16 
# X31 = -7 neg 
# BRANCH to PC+-11
# X3 = 9 
# X2 = 10 
# NOP 
# X31 = 1 carryout
# 
# NOP 
# 
# mem[24:31]=10 0 0 0 0 0 0 0 
# 
# mem[16:23]=9 0 0 0 0 0 0 0 
# X1 = 3 
# X4 = 24 
# X31 = -6 neg 
# BRANCH to PC+-11
# X3 = 3 
# X2 = 10 
# NOP 
# X31 = 7 carryout
# 
# NOP 
# 
# mem[32:39]=10 0 0 0 0 0 0 0 
# 
# mem[24:31]=3 0 0 0 0 0 0 0 
# X1 = 4 
# X4 = 32 
# X31 = -5 neg 
# BRANCH to PC+-11
# X3 = 8 
# X2 = 10 
# NOP 
# X31 = 2 carryout
# 
# NOP 
# 
# mem[40:47]=10 0 0 0 0 0 0 0 
# 
# mem[32:39]=8 0 0 0 0 0 0 0 
# X1 = 5 
# X4 = 40 
# X31 = -4 neg 
# BRANCH to PC+-11
# X3 = 2 
# X2 = 10 
# NOP 
# X31 = 8 carryout
# 
# NOP 
# 
# mem[48:55]=10 0 0 0 0 0 0 0 
# 
# mem[40:47]=2 0 0 0 0 0 0 0 
# X1 = 6 
# X4 = 48 
# X31 = -3 neg 
# BRANCH to PC+-11
# X3 = 5 
# X2 = 10 
# NOP 
# X31 = 5 carryout
# 
# NOP 
# 
# mem[56:63]=10 0 0 0 0 0 0 0 
# 
# mem[48:55]=5 0 0 0 0 0 0 0 
# X1 = 7 
# X4 = 56 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 6 
# X2 = 10 
# NOP 
# X31 = 4 carryout
# 
# NOP 
# 
# mem[64:71]=10 0 0 0 0 0 0 0 
# 
# mem[56:63]=6 0 0 0 0 0 0 0 
# X1 = 8 
# X4 = 64 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 10 
# NOP 
# X31 = 9 carryout
# 
# NOP 
# 
# mem[72:79]=10 0 0 0 0 0 0 0 
# 
# mem[64:71]=1 0 0 0 0 0 0 0 
# X1 = 9 
# X4 = 72 
# X31 = 0 carryout
# 
# NOP 
# X0 = 8 carryout
# 
# NOP 
# BRANCH to PC+-18
# X1 = 0 
# X4 = 0 
# X3 = 4 
# X2 = 7 
# NOP 
# X31 = 3 carryout
# 
# NOP 
# 
# mem[8:15]=7 0 0 0 0 0 0 0 
# 
# mem[0:7]=4 0 0 0 0 0 0 0 
# X1 = 1 
# X4 = 8 
# X31 = -7 neg 
# BRANCH to PC+-11
# X3 = 9 
# X2 = 7 
# NOP 
# X31 = -2 neg 
# BRANCH to PC+4
# X1 = 2 
# X4 = 16 
# X31 = -6 neg 
# BRANCH to PC+-11
# X3 = 3 
# X2 = 9 
# NOP 
# X31 = 6 carryout
# 
# NOP 
# 
# mem[24:31]=9 0 0 0 0 0 0 0 
# 
# mem[16:23]=3 0 0 0 0 0 0 0 
# X1 = 3 
# X4 = 24 
# X31 = -5 neg 
# BRANCH to PC+-11
# X3 = 8 
# X2 = 9 
# NOP 
# X31 = 1 carryout
# 
# NOP 
# 
# mem[32:39]=9 0 0 0 0 0 0 0 
# 
# mem[24:31]=8 0 0 0 0 0 0 0 
# X1 = 4 
# X4 = 32 
# X31 = -4 neg 
# BRANCH to PC+-11
# X3 = 2 
# X2 = 9 
# NOP 
# X31 = 7 carryout
# 
# NOP 
# 
# mem[40:47]=9 0 0 0 0 0 0 0 
# 
# mem[32:39]=2 0 0 0 0 0 0 0 
# X1 = 5 
# X4 = 40 
# X31 = -3 neg 
# BRANCH to PC+-11
# X3 = 5 
# X2 = 9 
# NOP 
# X31 = 4 carryout
# 
# NOP 
# 
# mem[48:55]=9 0 0 0 0 0 0 0 
# 
# mem[40:47]=5 0 0 0 0 0 0 0 
# X1 = 6 
# X4 = 48 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 6 
# X2 = 9 
# NOP 
# X31 = 3 carryout
# 
# NOP 
# 
# mem[56:63]=9 0 0 0 0 0 0 0 
# 
# mem[48:55]=6 0 0 0 0 0 0 0 
# X1 = 7 
# X4 = 56 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 9 
# NOP 
# X31 = 8 carryout
# 
# NOP 
# 
# mem[64:71]=9 0 0 0 0 0 0 0 
# 
# mem[56:63]=1 0 0 0 0 0 0 0 
# X1 = 8 
# X4 = 64 
# X31 = 0 carryout
# 
# NOP 
# X0 = 7 carryout
# 
# NOP 
# BRANCH to PC+-18
# X1 = 0 
# X4 = 0 
# X3 = 7 
# X2 = 4 
# NOP 
# X31 = -3 neg 
# BRANCH to PC+4
# X1 = 1 
# X4 = 8 
# X31 = -6 neg 
# BRANCH to PC+-11
# X3 = 3 
# X2 = 7 
# NOP 
# X31 = 4 carryout
# 
# NOP 
# 
# mem[16:23]=7 0 0 0 0 0 0 0 
# 
# mem[8:15]=3 0 0 0 0 0 0 0 
# X1 = 2 
# X4 = 16 
# X31 = -5 neg 
# BRANCH to PC+-11
# X3 = 8 
# X2 = 7 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 3 
# X4 = 24 
# X31 = -4 neg 
# BRANCH to PC+-11
# X3 = 2 
# X2 = 8 
# NOP 
# X31 = 6 carryout
# 
# NOP 
# 
# mem[32:39]=8 0 0 0 0 0 0 0 
# 
# mem[24:31]=2 0 0 0 0 0 0 0 
# X1 = 4 
# X4 = 32 
# X31 = -3 neg 
# BRANCH to PC+-11
# X3 = 5 
# X2 = 8 
# NOP 
# X31 = 3 carryout
# 
# NOP 
# 
# mem[40:47]=8 0 0 0 0 0 0 0 
# 
# mem[32:39]=5 0 0 0 0 0 0 0 
# X1 = 5 
# X4 = 40 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 6 
# X2 = 8 
# NOP 
# X31 = 2 carryout
# 
# NOP 
# 
# mem[48:55]=8 0 0 0 0 0 0 0 
# 
# mem[40:47]=6 0 0 0 0 0 0 0 
# X1 = 6 
# X4 = 48 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 8 
# NOP 
# X31 = 7 carryout
# 
# NOP 
# 
# mem[56:63]=8 0 0 0 0 0 0 0 
# 
# mem[48:55]=1 0 0 0 0 0 0 0 
# X1 = 7 
# X4 = 56 
# X31 = 0 carryout
# 
# NOP 
# X0 = 6 carryout
# 
# NOP 
# BRANCH to PC+-18
# X1 = 0 
# X4 = 0 
# X3 = 3 
# X2 = 4 
# NOP 
# X31 = 1 carryout
# 
# NOP 
# 
# mem[8:15]=4 0 0 0 0 0 0 0 
# 
# mem[0:7]=3 0 0 0 0 0 0 0 
# X1 = 1 
# X4 = 8 
# X31 = -5 neg 
# BRANCH to PC+-11
# X3 = 7 
# X2 = 4 
# NOP 
# X31 = -3 neg 
# BRANCH to PC+4
# X1 = 2 
# X4 = 16 
# X31 = -4 neg 
# BRANCH to PC+-11
# X3 = 2 
# X2 = 7 
# NOP 
# X31 = 5 carryout
# 
# NOP 
# 
# mem[24:31]=7 0 0 0 0 0 0 0 
# 
# mem[16:23]=2 0 0 0 0 0 0 0 
# X1 = 3 
# X4 = 24 
# X31 = -3 neg 
# BRANCH to PC+-11
# X3 = 5 
# X2 = 7 
# NOP 
# X31 = 2 carryout
# 
# NOP 
# 
# mem[32:39]=7 0 0 0 0 0 0 0 
# 
# mem[24:31]=5 0 0 0 0 0 0 0 
# X1 = 4 
# X4 = 32 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 6 
# X2 = 7 
# NOP 
# X31 = 1 carryout
# 
# NOP 
# 
# mem[40:47]=7 0 0 0 0 0 0 0 
# 
# mem[32:39]=6 0 0 0 0 0 0 0 
# X1 = 5 
# X4 = 40 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 7 
# NOP 
# X31 = 6 carryout
# 
# NOP 
# 
# mem[48:55]=7 0 0 0 0 0 0 0 
# 
# mem[40:47]=1 0 0 0 0 0 0 0 
# X1 = 6 
# X4 = 48 
# X31 = 0 carryout
# 
# NOP 
# X0 = 5 carryout
# 
# NOP 
# BRANCH to PC+-18
# X1 = 0 
# X4 = 0 
# X3 = 4 
# X2 = 3 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 1 
# X4 = 8 
# X31 = -4 neg 
# BRANCH to PC+-11
# X3 = 2 
# X2 = 4 
# NOP 
# X31 = 2 carryout
# 
# NOP 
# 
# mem[16:23]=4 0 0 0 0 0 0 0 
# 
# mem[8:15]=2 0 0 0 0 0 0 0 
# X1 = 2 
# X4 = 16 
# X31 = -3 neg 
# BRANCH to PC+-11
# X3 = 5 
# X2 = 4 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 3 
# X4 = 24 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 6 
# X2 = 5 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 4 
# X4 = 32 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 6 
# NOP 
# X31 = 5 carryout
# 
# NOP 
# 
# mem[40:47]=6 0 0 0 0 0 0 0 
# 
# mem[32:39]=1 0 0 0 0 0 0 0 
# X1 = 5 
# X4 = 40 
# X31 = 0 carryout
# 
# NOP 
# X0 = 4 carryout
# 
# NOP 
# BRANCH to PC+-18
# X1 = 0 
# X4 = 0 
# X3 = 2 
# X2 = 3 
# NOP 
# X31 = 1 carryout
# 
# NOP 
# 
# mem[8:15]=3 0 0 0 0 0 0 0 
# 
# mem[0:7]=2 0 0 0 0 0 0 0 
# X1 = 1 
# X4 = 8 
# X31 = -3 neg 
# BRANCH to PC+-11
# X3 = 4 
# X2 = 3 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 2 
# X4 = 16 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 5 
# X2 = 4 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 3 
# X4 = 24 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 5 
# NOP 
# X31 = 4 carryout
# 
# NOP 
# 
# mem[32:39]=5 0 0 0 0 0 0 0 
# 
# mem[24:31]=1 0 0 0 0 0 0 0 
# X1 = 4 
# X4 = 32 
# X31 = 0 carryout
# 
# NOP 
# X0 = 3 carryout
# 
# NOP 
# BRANCH to PC+-18
# X1 = 0 
# X4 = 0 
# X3 = 3 
# X2 = 2 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 1 
# X4 = 8 
# X31 = -2 neg 
# BRANCH to PC+-11
# X3 = 4 
# X2 = 3 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 2 
# X4 = 16 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 4 
# NOP 
# X31 = 3 carryout
# 
# NOP 
# 
# mem[24:31]=4 0 0 0 0 0 0 0 
# 
# mem[16:23]=1 0 0 0 0 0 0 0 
# X1 = 3 
# X4 = 24 
# X31 = 0 carryout
# 
# NOP 
# X0 = 2 carryout
# 
# NOP 
# BRANCH to PC+-18
# X1 = 0 
# X4 = 0 
# X3 = 3 
# X2 = 2 
# NOP 
# X31 = -1 neg 
# BRANCH to PC+4
# X1 = 1 
# X4 = 8 
# X31 = -1 neg 
# BRANCH to PC+-11
# X3 = 1 
# X2 = 3 
# NOP 
# X31 = 2 carryout
# 
# NOP 
# 
# mem[16:23]=3 0 0 0 0 0 0 0 
# 
# mem[8:15]=1 0 0 0 0 0 0 0 
# X1 = 2 
# X4 = 16 
# X31 = 0 carryout
# 
# NOP 
# X0 = 1 carryout
# 
# NOP 
# BRANCH to PC+-18
# X1 = 0 
# X4 = 0 
# X3 = 1 
# X2 = 2 
# NOP 
# X31 = 1 carryout
# 
# NOP 
# 
# mem[8:15]=2 0 0 0 0 0 0 0 
# 
# mem[0:7]=1 0 0 0 0 0 0 0 
# X1 = 1 
# X4 = 8 
# X31 = 0 carryout
# 
# NOP 
# X0 = 0 carryout
# BRANCH to PC+4
# X11 = 1 
# X12 = 2 
# X13 = 3 
# X14 = 4 
# X15 = 5 
# X16 = 6 
# X17 = 7 
# X18 = 8 
# X19 = 9 
# X20 = 10 
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# BRANCH to PC+0
# End time: 12:30:40 on Feb 21,2018, Elapsed time: 0:03:39
# Errors: 0, Warnings: 2
