

================================================================
== Vitis HLS Report for 'applyIIRFilter'
================================================================
* Date:           Sun Jun 29 20:35:18 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        filter_envelope_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.026 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |       27|       27|         8|          4|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    287|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   18|     990|    300|    -|
|Memory           |        0|    -|     153|     29|    0|
|Multiplexer      |        -|    -|       -|    123|    -|
|Register         |        -|    -|     777|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|    1920|    739|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_31ns_32s_63_2_1_U1  |mul_31ns_32s_63_2_1  |        0|   3|  165|  50|    0|
    |mul_31ns_32s_63_2_1_U2  |mul_31ns_32s_63_2_1  |        0|   3|  165|  50|    0|
    |mul_31ns_32s_63_2_1_U3  |mul_31ns_32s_63_2_1  |        0|   3|  165|  50|    0|
    |mul_31ns_32s_63_2_1_U6  |mul_31ns_32s_63_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_31ns_63_2_1_U5  |mul_32s_31ns_63_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_63_2_1_U4   |mul_32s_32s_63_2_1   |        0|   3|  165|  50|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|  18|  990| 300|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |DEN_1_1_U  |DEN_1_1_ROM_AUTO_1R  |        0|  32|   6|    0|    11|   32|     1|          352|
    |DEN_1_2_U  |DEN_1_2_ROM_AUTO_1R  |        0|  30|   6|    0|    11|   30|     1|          330|
    |NUM_1_0_U  |NUM_1_0_ROM_AUTO_1R  |        0|  23|   4|    0|    11|   23|     1|          253|
    |NUM_1_1_U  |NUM_1_1_ROM_AUTO_1R  |        0|   2|   1|    0|    11|    2|     1|           22|
    |NUM_1_2_U  |NUM_1_1_ROM_AUTO_1R  |        0|   2|   1|    0|    11|    2|     1|           22|
    |delay_U    |delay_RAM_AUTO_1R1W  |        0|  64|  11|    0|    22|   32|     1|          704|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                     |        0| 153|  29|    0|    77|  121|     6|         1683|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_fu_371_p2        |         +|   0|  0|  63|          63|          63|
    |add_ln16_fu_247_p2   |         +|   0|  0|  13|           4|           2|
    |add_ln23_fu_358_p2   |         +|   0|  0|  63|          63|          63|
    |newFirst4_fu_367_p2  |         -|   0|  0|  63|          63|          63|
    |newFirst_fu_362_p2   |         -|   0|  0|  63|          63|          63|
    |ap_condition_247     |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_198_p2  |      icmp|   0|  0|   9|           4|           4|
    |or_ln21_fu_209_p2    |        or|   0|  0|   4|           4|           1|
    |or_ln23_fu_236_p2    |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 287|         271|         263|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |NUM_1_0_address0         |  13|          3|    4|         12|
    |ap_NS_fsm                |  21|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |ap_sig_allocacmp_x_load  |   9|          2|   32|         64|
    |delay_address0           |  13|          3|    5|         15|
    |delay_address1           |  13|          3|    5|         15|
    |i_fu_72                  |   9|          2|    4|          8|
    |x_fu_68                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 123|         28|   90|        197|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DEN_1_1_load_reg_478              |  32|   0|   32|          0|
    |DEN_1_2_load_reg_483              |  30|   0|   30|          0|
    |NUM_1_1_load_reg_463              |   2|   0|    2|          0|
    |NUM_1_2_load_reg_473              |   2|   0|    2|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |delay_addr_1_reg_428              |   3|   0|    5|          2|
    |delay_addr_reg_423                |   3|   0|    5|          2|
    |delay_addr_reg_423_pp0_iter1_reg  |   3|   0|    5|          2|
    |delay_load_1_reg_468              |  32|   0|   32|          0|
    |delay_load_reg_458                |  32|   0|   32|          0|
    |i_fu_72                           |   4|   0|    4|          0|
    |icmp_ln16_reg_409                 |   1|   0|    1|          0|
    |mul_ln21_reg_560                  |  63|   0|   63|          0|
    |mul_ln22_reg_514                  |  63|   0|   63|          0|
    |mul_ln23_reg_545                  |  63|   0|   63|          0|
    |mul_ln24_reg_550                  |  63|   0|   63|          0|
    |mul_ln25_reg_565                  |  63|   0|   63|          0|
    |newFirst_reg_570                  |  63|   0|   63|          0|
    |output_reg_575                    |  32|   0|   32|          0|
    |reg_181                           |  23|   0|   23|          0|
    |sext_ln22_reg_498                 |  63|   0|   63|          0|
    |sext_ln23_reg_519                 |  63|   0|   63|          0|
    |x_fu_68                           |  32|   0|   32|          0|
    |y_reg_509                         |  32|   0|   32|          0|
    |zext_ln21_reg_418                 |   3|   0|   64|         61|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 777|   0|  844|         67|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------+-----+-----+------------+----------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  applyIIRFilter|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  applyIIRFilter|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  applyIIRFilter|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  applyIIRFilter|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  applyIIRFilter|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  applyIIRFilter|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  applyIIRFilter|  return value|
|input_r    |   in|   32|     ap_none|         input_r|        scalar|
+-----------+-----+-----+------------+----------------+--------------+

