Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec  8 15:15:47 2021
| Host         : DESKTOP-OPSDREQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ARM_TopLevel_timing_summary_routed.rpt -pb ARM_TopLevel_timing_summary_routed.pb -rpx ARM_TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : ARM_TopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  64          
TIMING-16  Warning   Large setup violation                                      326         
TIMING-18  Warning   Missing input or output delay                              31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.897     -636.619                    920                 3696        0.108        0.000                      0                 3696        3.750        0.000                       0                   682  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.897     -636.619                    920                 3696        0.108        0.000                      0                 3696        3.750        0.000                       0                   682  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          920  Failing Endpoints,  Worst Slack       -1.897ns,  Total Violation     -636.619ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.897ns  (required time - arrival time)
  Source:                 i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/InstrSig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.733ns  (logic 3.357ns (28.615%)  route 8.376ns (71.385%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.631     5.152    i_arm/i_controller/i_Decoder/Clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[1]/Q
                         net (fo=78, routed)          0.873     6.482    i_arm/i_controller/i_Decoder/Q[1]
    SLICE_X5Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.606 r  i_arm/i_controller/i_Decoder/ALUOut[31]_i_35/O
                         net (fo=41, routed)          0.856     7.462    i_arm/i_datapath/i_/Flags[0]_i_80
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.124     7.586 r  i_arm/i_datapath/Flags[0]_i_112/O
                         net (fo=2, routed)           0.553     8.139    i_arm/i_datapath/i_shifter/sh_DI[0]
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124     8.263 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_75/O
                         net (fo=3, routed)           0.592     8.855    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_75_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.979 f  i_arm/i_datapath/i_shifter/i_/ALUOut[15]_i_26/O
                         net (fo=3, routed)           0.453     9.432    i_arm/i_datapath/i_shifter/i_/ALUOut[15]_i_26_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.124     9.556 f  i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_22/O
                         net (fo=3, routed)           0.699    10.255    i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_22_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.379 f  i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_19/O
                         net (fo=3, routed)           0.610    10.989    i_arm/i_controller/i_Decoder/ALUOut[3]_i_3
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.124    11.113 r  i_arm/i_controller/i_Decoder/ALUOut[3]_i_11/O
                         net (fo=3, routed)           0.466    11.579    i_arm/i_datapath/ALUOut_reg[31]_1[1]
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.124    11.703 r  i_arm/i_datapath/ALUOut[3]_i_3/O
                         net (fo=1, routed)           0.417    12.120    i_arm/i_datapath/ALUOut[3]_i_3_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.505 r  i_arm/i_datapath/ALUOut_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.505    i_arm/i_datapath/ALUOut_reg[3]_i_1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.740 r  i_arm/i_datapath/ALUOut_reg[7]_i_1/O[0]
                         net (fo=5, routed)           0.655    13.395    i_arm/i_controller/i_Decoder/out[4]
    SLICE_X11Y6          LUT5 (Prop_lut5_I2_O)        0.299    13.694 r  i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_5_comp/O
                         net (fo=256, routed)         1.011    14.705    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_3_3/A4
    SLICE_X12Y3          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.369    15.075 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.075    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_3_3/OA
    SLICE_X12Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    15.289 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    15.289    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_3_3/O1
    SLICE_X12Y3          MUXF8 (Prop_muxf8_I1_O)      0.088    15.377 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.609    15.985    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_3_3_n_0
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.319    16.304 r  i_arm/i_datapath/i_idmem/InstrSig[3]_i_1/O
                         net (fo=3, routed)           0.581    16.885    i_arm/i_datapath/RD[3]
    SLICE_X8Y5           FDRE                                         r  i_arm/i_datapath/InstrSig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.450    14.791    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  i_arm/i_datapath/InstrSig_reg[3]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)       -0.028    14.988    i_arm/i_datapath/InstrSig_reg[3]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -16.885    
  -------------------------------------------------------------------
                         slack                                 -1.897    

Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 i_arm/i_datapath/InstrSig_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.722ns  (logic 3.026ns (25.815%)  route 8.696ns (74.185%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.632     5.153    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  i_arm/i_datapath/InstrSig_reg[27]/Q
                         net (fo=59, routed)          0.923     6.532    i_arm/i_datapath/Q[12]
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.656 r  i_arm/i_datapath/Flags[0]_i_67/O
                         net (fo=36, routed)          1.267     7.923    i_arm/i_datapath/i_shifter/sh_shamt5[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.047 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65/O
                         net (fo=2, routed)           0.444     8.491    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.615 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37/O
                         net (fo=4, routed)           0.442     9.058    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     9.182 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16/O
                         net (fo=3, routed)           0.805     9.987    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124    10.111 f  i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_21/O
                         net (fo=3, routed)           0.614    10.725    i_arm/i_controller/i_Decoder/ALUOut[3]_i_5_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124    10.849 r  i_arm/i_controller/i_Decoder/ALUOut[3]_i_13/O
                         net (fo=3, routed)           0.521    11.370    i_arm/i_datapath/ALUOut_reg[31]_1[0]
    SLICE_X9Y9           LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  i_arm/i_datapath/ALUOut[3]_i_5/O
                         net (fo=1, routed)           0.474    11.968    i_arm/i_datapath/ALUOut[3]_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614    12.582 r  i_arm/i_datapath/ALUOut_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.624    13.205    i_arm/i_controller/i_Decoder/out[3]
    SLICE_X9Y6           LUT5 (Prop_lut5_I2_O)        0.306    13.511 r  i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_6_comp/O
                         net (fo=256, routed)         1.339    14.850    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/A3
    SLICE_X14Y7          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    14.974 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.974    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/OD
    SLICE_X14Y7          MUXF7 (Prop_muxf7_I0_O)      0.241    15.215 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    15.215    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/O0
    SLICE_X14Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    15.313 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.717    16.030    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5_n_0
    SLICE_X5Y7           LUT3 (Prop_lut3_I2_O)        0.319    16.349 r  i_arm/i_datapath/i_idmem/InstrSig[5]_i_1/O
                         net (fo=3, routed)           0.526    16.875    i_arm/i_datapath/RD[5]
    SLICE_X5Y8           FDRE                                         r  i_arm/i_datapath/Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.516    14.857    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  i_arm/i_datapath/Data_reg[5]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)       -0.058    15.037    i_arm/i_datapath/Data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -16.875    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.828ns  (required time - arrival time)
  Source:                 i_arm/i_datapath/InstrSig_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.741ns  (logic 3.026ns (25.773%)  route 8.715ns (74.227%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.632     5.153    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  i_arm/i_datapath/InstrSig_reg[27]/Q
                         net (fo=59, routed)          0.923     6.532    i_arm/i_datapath/Q[12]
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.656 r  i_arm/i_datapath/Flags[0]_i_67/O
                         net (fo=36, routed)          1.267     7.923    i_arm/i_datapath/i_shifter/sh_shamt5[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.047 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65/O
                         net (fo=2, routed)           0.444     8.491    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.615 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37/O
                         net (fo=4, routed)           0.442     9.058    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     9.182 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16/O
                         net (fo=3, routed)           0.805     9.987    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124    10.111 f  i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_21/O
                         net (fo=3, routed)           0.614    10.725    i_arm/i_controller/i_Decoder/ALUOut[3]_i_5_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124    10.849 r  i_arm/i_controller/i_Decoder/ALUOut[3]_i_13/O
                         net (fo=3, routed)           0.521    11.370    i_arm/i_datapath/ALUOut_reg[31]_1[0]
    SLICE_X9Y9           LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  i_arm/i_datapath/ALUOut[3]_i_5/O
                         net (fo=1, routed)           0.474    11.968    i_arm/i_datapath/ALUOut[3]_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614    12.582 r  i_arm/i_datapath/ALUOut_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.624    13.205    i_arm/i_controller/i_Decoder/out[3]
    SLICE_X9Y6           LUT5 (Prop_lut5_I2_O)        0.306    13.511 r  i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_6_comp/O
                         net (fo=256, routed)         1.516    15.027    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_13_13/A3
    SLICE_X6Y9           RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    15.151 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.151    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_13_13/OD
    SLICE_X6Y9           MUXF7 (Prop_muxf7_I0_O)      0.241    15.392 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.392    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_13_13/O0
    SLICE_X6Y9           MUXF8 (Prop_muxf8_I0_O)      0.098    15.490 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           0.504    15.994    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_13_13_n_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.319    16.313 r  i_arm/i_datapath/i_idmem/InstrSig[13]_i_1/O
                         net (fo=2, routed)           0.581    16.894    i_arm/i_datapath/i_idmem_n_25
    SLICE_X6Y9           FDRE                                         r  i_arm/i_datapath/Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.515    14.856    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  i_arm/i_datapath/Data_reg[13]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDRE (Setup_fdre_C_D)       -0.028    15.066    i_arm/i_datapath/Data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -16.894    
  -------------------------------------------------------------------
                         slack                                 -1.828    

Slack (VIOLATED) :        -1.823ns  (required time - arrival time)
  Source:                 i_arm/i_datapath/InstrSig_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/InstrSig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 3.026ns (25.866%)  route 8.673ns (74.134%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.632     5.153    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  i_arm/i_datapath/InstrSig_reg[27]/Q
                         net (fo=59, routed)          0.923     6.532    i_arm/i_datapath/Q[12]
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.656 r  i_arm/i_datapath/Flags[0]_i_67/O
                         net (fo=36, routed)          1.267     7.923    i_arm/i_datapath/i_shifter/sh_shamt5[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.047 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65/O
                         net (fo=2, routed)           0.444     8.491    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.615 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37/O
                         net (fo=4, routed)           0.442     9.058    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     9.182 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16/O
                         net (fo=3, routed)           0.805     9.987    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124    10.111 f  i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_21/O
                         net (fo=3, routed)           0.614    10.725    i_arm/i_controller/i_Decoder/ALUOut[3]_i_5_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124    10.849 r  i_arm/i_controller/i_Decoder/ALUOut[3]_i_13/O
                         net (fo=3, routed)           0.521    11.370    i_arm/i_datapath/ALUOut_reg[31]_1[0]
    SLICE_X9Y9           LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  i_arm/i_datapath/ALUOut[3]_i_5/O
                         net (fo=1, routed)           0.474    11.968    i_arm/i_datapath/ALUOut[3]_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614    12.582 r  i_arm/i_datapath/ALUOut_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.624    13.205    i_arm/i_controller/i_Decoder/out[3]
    SLICE_X9Y6           LUT5 (Prop_lut5_I2_O)        0.306    13.511 r  i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_6_comp/O
                         net (fo=256, routed)         1.339    14.850    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/A3
    SLICE_X14Y7          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    14.974 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.974    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/OD
    SLICE_X14Y7          MUXF7 (Prop_muxf7_I0_O)      0.241    15.215 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    15.215    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/O0
    SLICE_X14Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    15.313 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.717    16.030    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5_n_0
    SLICE_X5Y7           LUT3 (Prop_lut3_I2_O)        0.319    16.349 r  i_arm/i_datapath/i_idmem/InstrSig[5]_i_1/O
                         net (fo=3, routed)           0.503    16.852    i_arm/i_datapath/RD[5]
    SLICE_X4Y11          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.514    14.855    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[5]/C
                         clock pessimism              0.276    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)       -0.067    15.029    i_arm/i_datapath/InstrSig_reg[5]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -16.852    
  -------------------------------------------------------------------
                         slack                                 -1.823    

Slack (VIOLATED) :        -1.819ns  (required time - arrival time)
  Source:                 i_arm/i_datapath/InstrSig_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/InstrSig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.694ns  (logic 3.026ns (25.876%)  route 8.668ns (74.124%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.632     5.153    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  i_arm/i_datapath/InstrSig_reg[27]/Q
                         net (fo=59, routed)          0.923     6.532    i_arm/i_datapath/Q[12]
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.656 r  i_arm/i_datapath/Flags[0]_i_67/O
                         net (fo=36, routed)          1.267     7.923    i_arm/i_datapath/i_shifter/sh_shamt5[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.047 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65/O
                         net (fo=2, routed)           0.444     8.491    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.615 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37/O
                         net (fo=4, routed)           0.442     9.058    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     9.182 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16/O
                         net (fo=3, routed)           0.805     9.987    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124    10.111 f  i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_21/O
                         net (fo=3, routed)           0.614    10.725    i_arm/i_controller/i_Decoder/ALUOut[3]_i_5_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124    10.849 r  i_arm/i_controller/i_Decoder/ALUOut[3]_i_13/O
                         net (fo=3, routed)           0.521    11.370    i_arm/i_datapath/ALUOut_reg[31]_1[0]
    SLICE_X9Y9           LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  i_arm/i_datapath/ALUOut[3]_i_5/O
                         net (fo=1, routed)           0.474    11.968    i_arm/i_datapath/ALUOut[3]_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614    12.582 r  i_arm/i_datapath/ALUOut_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.624    13.205    i_arm/i_controller/i_Decoder/out[3]
    SLICE_X9Y6           LUT5 (Prop_lut5_I2_O)        0.306    13.511 r  i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_6_comp/O
                         net (fo=256, routed)         1.727    15.239    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_7_7/A3
    SLICE_X2Y11          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    15.363 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.363    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_7_7/OD
    SLICE_X2Y11          MUXF7 (Prop_muxf7_I0_O)      0.241    15.604 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.604    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_7_7/O0
    SLICE_X2Y11          MUXF8 (Prop_muxf8_I0_O)      0.098    15.702 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.619    16.321    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_7_7_n_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.319    16.640 r  i_arm/i_datapath/i_idmem/InstrSig[7]_i_1/O
                         net (fo=3, routed)           0.208    16.848    i_arm/i_datapath/RD[7]
    SLICE_X4Y6           FDRE                                         r  i_arm/i_datapath/InstrSig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.517    14.858    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  i_arm/i_datapath/InstrSig_reg[7]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y6           FDRE (Setup_fdre_C_D)       -0.067    15.029    i_arm/i_datapath/InstrSig_reg[7]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -16.848    
  -------------------------------------------------------------------
                         slack                                 -1.819    

Slack (VIOLATED) :        -1.803ns  (required time - arrival time)
  Source:                 i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_controller/i_Cond_Logic/Flags_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.738ns  (logic 3.085ns (26.282%)  route 8.653ns (73.718%))
  Logic Levels:           15  (CARRY4=4 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.631     5.152    i_arm/i_controller/i_Decoder/Clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[1]/Q
                         net (fo=78, routed)          0.873     6.482    i_arm/i_controller/i_Decoder/Q[1]
    SLICE_X5Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.606 r  i_arm/i_controller/i_Decoder/ALUOut[31]_i_35/O
                         net (fo=41, routed)          0.975     7.581    i_arm/i_datapath/i_/Flags[0]_i_80
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.124     7.705 r  i_arm/i_datapath/Flags[0]_i_89/O
                         net (fo=2, routed)           0.670     8.374    i_arm/i_datapath/i_shifter/sh_DI[21]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     8.498 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_49/O
                         net (fo=3, routed)           0.916     9.414    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_49_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.124     9.538 f  i_arm/i_datapath/i_shifter/i_/ALUOut[23]_i_29/O
                         net (fo=3, routed)           0.614    10.152    i_arm/i_datapath/i_shifter/i_/ALUOut[23]_i_29_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.124    10.276 f  i_arm/i_datapath/i_shifter/i_/ALUOut[15]_i_25/O
                         net (fo=3, routed)           0.788    11.064    i_arm/i_datapath/i_shifter/i_/ALUOut[15]_i_25_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    11.188 f  i_arm/i_datapath/i_shifter/i_/ALUOut[15]_i_21/O
                         net (fo=3, routed)           0.595    11.783    i_arm/i_controller/i_Decoder/ALUOut[15]_i_5
    SLICE_X1Y15          LUT6 (Prop_lut6_I3_O)        0.124    11.907 r  i_arm/i_controller/i_Decoder/ALUOut[15]_i_13/O
                         net (fo=3, routed)           0.446    12.353    i_arm/i_datapath/ALUOut_reg[31]_1[10]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.124    12.477 r  i_arm/i_datapath/ALUOut[15]_i_5/O
                         net (fo=1, routed)           0.711    13.188    i_arm/i_datapath/ALUOut[15]_i_5_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.714 r  i_arm/i_datapath/ALUOut_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.714    i_arm/i_datapath/ALUOut_reg[15]_i_1_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 r  i_arm/i_datapath/ALUOut_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.828    i_arm/i_datapath/ALUOut_reg[19]_i_1_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.942 r  i_arm/i_datapath/ALUOut_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    i_arm/i_datapath/ALUOut_reg[23]_i_1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.271 f  i_arm/i_datapath/ALUOut_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.966    15.237    i_arm/i_controller/i_Cond_Logic/out[27]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.306    15.543 r  i_arm/i_controller/i_Cond_Logic/Flags[2]_i_6/O
                         net (fo=1, routed)           0.817    16.360    i_arm/i_controller/i_Cond_Logic/Flags[2]_i_6_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.124    16.484 r  i_arm/i_controller/i_Cond_Logic/Flags[2]_i_2/O
                         net (fo=1, routed)           0.282    16.766    i_arm/i_controller/i_Cond_Logic/i_datapath/i_ALU/Z
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.124    16.890 r  i_arm/i_controller/i_Cond_Logic/Flags[2]_i_1/O
                         net (fo=1, routed)           0.000    16.890    i_arm/i_controller/i_Cond_Logic/Flags[2]_i_1_n_0
    SLICE_X8Y17          FDRE                                         r  i_arm/i_controller/i_Cond_Logic/Flags_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.442    14.783    i_arm/i_controller/i_Cond_Logic/Clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  i_arm/i_controller/i_Cond_Logic/Flags_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)        0.079    15.087    i_arm/i_controller/i_Cond_Logic/Flags_reg[2]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                 -1.803    

Slack (VIOLATED) :        -1.798ns  (required time - arrival time)
  Source:                 i_arm/i_datapath/InstrSig_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/InstrSig_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 3.026ns (26.004%)  route 8.611ns (73.996%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.632     5.153    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  i_arm/i_datapath/InstrSig_reg[27]/Q
                         net (fo=59, routed)          0.923     6.532    i_arm/i_datapath/Q[12]
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.656 r  i_arm/i_datapath/Flags[0]_i_67/O
                         net (fo=36, routed)          1.267     7.923    i_arm/i_datapath/i_shifter/sh_shamt5[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.047 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65/O
                         net (fo=2, routed)           0.444     8.491    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.615 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37/O
                         net (fo=4, routed)           0.442     9.058    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     9.182 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16/O
                         net (fo=3, routed)           0.805     9.987    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124    10.111 f  i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_21/O
                         net (fo=3, routed)           0.614    10.725    i_arm/i_controller/i_Decoder/ALUOut[3]_i_5_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124    10.849 r  i_arm/i_controller/i_Decoder/ALUOut[3]_i_13/O
                         net (fo=3, routed)           0.521    11.370    i_arm/i_datapath/ALUOut_reg[31]_1[0]
    SLICE_X9Y9           LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  i_arm/i_datapath/ALUOut[3]_i_5/O
                         net (fo=1, routed)           0.474    11.968    i_arm/i_datapath/ALUOut[3]_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614    12.582 r  i_arm/i_datapath/ALUOut_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.624    13.205    i_arm/i_controller/i_Decoder/out[3]
    SLICE_X9Y6           LUT5 (Prop_lut5_I2_O)        0.306    13.511 r  i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_6_comp/O
                         net (fo=256, routed)         1.481    14.992    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_30_30/A3
    SLICE_X12Y9          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    15.116 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.116    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_30_30/OD
    SLICE_X12Y9          MUXF7 (Prop_muxf7_I0_O)      0.241    15.357 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_30_30/F7.B/O
                         net (fo=1, routed)           0.000    15.357    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_30_30/O0
    SLICE_X12Y9          MUXF8 (Prop_muxf8_I0_O)      0.098    15.455 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_30_30/F8/O
                         net (fo=1, routed)           0.826    16.281    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_30_30_n_0
    SLICE_X11Y21         LUT3 (Prop_lut3_I2_O)        0.319    16.600 r  i_arm/i_datapath/i_idmem/InstrSig[30]_i_1/O
                         net (fo=2, routed)           0.190    16.790    i_arm/i_datapath/i_idmem_n_8
    SLICE_X10Y21         FDRE                                         r  i_arm/i_datapath/InstrSig_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.439    14.780    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  i_arm/i_datapath/InstrSig_reg[30]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y21         FDRE (Setup_fdre_C_D)       -0.013    14.992    i_arm/i_datapath/InstrSig_reg[30]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -16.790    
  -------------------------------------------------------------------
                         slack                                 -1.798    

Slack (VIOLATED) :        -1.791ns  (required time - arrival time)
  Source:                 i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/InstrSig_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 3.266ns (27.868%)  route 8.454ns (72.132%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.631     5.152    i_arm/i_controller/i_Decoder/Clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[1]/Q
                         net (fo=78, routed)          0.873     6.482    i_arm/i_controller/i_Decoder/Q[1]
    SLICE_X5Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.606 r  i_arm/i_controller/i_Decoder/ALUOut[31]_i_35/O
                         net (fo=41, routed)          0.856     7.462    i_arm/i_datapath/i_/Flags[0]_i_80
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.124     7.586 r  i_arm/i_datapath/Flags[0]_i_112/O
                         net (fo=2, routed)           0.553     8.139    i_arm/i_datapath/i_shifter/sh_DI[0]
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.124     8.263 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_75/O
                         net (fo=3, routed)           0.592     8.855    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_75_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.979 f  i_arm/i_datapath/i_shifter/i_/ALUOut[15]_i_26/O
                         net (fo=3, routed)           0.453     9.432    i_arm/i_datapath/i_shifter/i_/ALUOut[15]_i_26_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.124     9.556 f  i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_22/O
                         net (fo=3, routed)           0.699    10.255    i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_22_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.379 f  i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_19/O
                         net (fo=3, routed)           0.610    10.989    i_arm/i_controller/i_Decoder/ALUOut[3]_i_3
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.124    11.113 r  i_arm/i_controller/i_Decoder/ALUOut[3]_i_11/O
                         net (fo=3, routed)           0.466    11.579    i_arm/i_datapath/ALUOut_reg[31]_1[1]
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.124    11.703 r  i_arm/i_datapath/ALUOut[3]_i_3/O
                         net (fo=1, routed)           0.417    12.120    i_arm/i_datapath/ALUOut[3]_i_3_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.505 r  i_arm/i_datapath/ALUOut_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.505    i_arm/i_datapath/ALUOut_reg[3]_i_1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.853 r  i_arm/i_datapath/ALUOut_reg[7]_i_1/O[1]
                         net (fo=5, routed)           0.717    13.570    i_arm/i_controller/i_Decoder/out[5]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.303    13.873 r  i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_4_comp/O
                         net (fo=256, routed)         1.197    15.070    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_14_14/A5
    SLICE_X6Y14          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.194 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.194    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_14_14/OD
    SLICE_X6Y14          MUXF7 (Prop_muxf7_I0_O)      0.241    15.435 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_14_14/F7.B/O
                         net (fo=1, routed)           0.000    15.435    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_14_14/O0
    SLICE_X6Y14          MUXF8 (Prop_muxf8_I0_O)      0.098    15.533 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_14_14/F8/O
                         net (fo=1, routed)           0.689    16.223    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_14_14_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.319    16.542 r  i_arm/i_datapath/i_idmem/InstrSig[14]_i_1/O
                         net (fo=2, routed)           0.330    16.872    i_arm/i_datapath/i_idmem_n_24
    SLICE_X6Y10          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.515    14.856    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[14]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y10          FDRE (Setup_fdre_C_D)       -0.013    15.081    i_arm/i_datapath/InstrSig_reg[14]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -16.872    
  -------------------------------------------------------------------
                         slack                                 -1.791    

Slack (VIOLATED) :        -1.782ns  (required time - arrival time)
  Source:                 i_arm/i_datapath/InstrSig_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/InstrSig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.663ns  (logic 3.026ns (25.945%)  route 8.637ns (74.055%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.632     5.153    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  i_arm/i_datapath/InstrSig_reg[27]/Q
                         net (fo=59, routed)          0.923     6.532    i_arm/i_datapath/Q[12]
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.656 r  i_arm/i_datapath/Flags[0]_i_67/O
                         net (fo=36, routed)          1.267     7.923    i_arm/i_datapath/i_shifter/sh_shamt5[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.047 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65/O
                         net (fo=2, routed)           0.444     8.491    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.615 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37/O
                         net (fo=4, routed)           0.442     9.058    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     9.182 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16/O
                         net (fo=3, routed)           0.805     9.987    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124    10.111 f  i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_21/O
                         net (fo=3, routed)           0.614    10.725    i_arm/i_controller/i_Decoder/ALUOut[3]_i_5_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124    10.849 r  i_arm/i_controller/i_Decoder/ALUOut[3]_i_13/O
                         net (fo=3, routed)           0.521    11.370    i_arm/i_datapath/ALUOut_reg[31]_1[0]
    SLICE_X9Y9           LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  i_arm/i_datapath/ALUOut[3]_i_5/O
                         net (fo=1, routed)           0.474    11.968    i_arm/i_datapath/ALUOut[3]_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614    12.582 r  i_arm/i_datapath/ALUOut_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.624    13.205    i_arm/i_controller/i_Decoder/out[3]
    SLICE_X9Y6           LUT5 (Prop_lut5_I2_O)        0.306    13.511 r  i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_6_comp/O
                         net (fo=256, routed)         1.479    14.991    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_0_0/A3
    SLICE_X10Y2          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    15.115 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.115    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_0_0/OD
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.241    15.356 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    15.356    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_0_0/O0
    SLICE_X10Y2          MUXF8 (Prop_muxf8_I0_O)      0.098    15.454 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.840    16.293    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_0_0_n_0
    SLICE_X5Y8           LUT3 (Prop_lut3_I2_O)        0.319    16.612 r  i_arm/i_datapath/i_idmem/InstrSig[0]_i_1/O
                         net (fo=3, routed)           0.204    16.816    i_arm/i_datapath/RD[0]
    SLICE_X4Y8           FDRE                                         r  i_arm/i_datapath/InstrSig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.516    14.857    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  i_arm/i_datapath/InstrSig_reg[0]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y8           FDRE (Setup_fdre_C_D)       -0.061    15.034    i_arm/i_datapath/InstrSig_reg[0]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -16.816    
  -------------------------------------------------------------------
                         slack                                 -1.782    

Slack (VIOLATED) :        -1.782ns  (required time - arrival time)
  Source:                 i_arm/i_datapath/InstrSig_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/Data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 3.026ns (25.991%)  route 8.616ns (74.009%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.632     5.153    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  i_arm/i_datapath/InstrSig_reg[27]/Q
                         net (fo=59, routed)          0.923     6.532    i_arm/i_datapath/Q[12]
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.656 r  i_arm/i_datapath/Flags[0]_i_67/O
                         net (fo=36, routed)          1.267     7.923    i_arm/i_datapath/i_shifter/sh_shamt5[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.047 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65/O
                         net (fo=2, routed)           0.444     8.491    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.615 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37/O
                         net (fo=4, routed)           0.442     9.058    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     9.182 f  i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16/O
                         net (fo=3, routed)           0.805     9.987    i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124    10.111 f  i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_21/O
                         net (fo=3, routed)           0.614    10.725    i_arm/i_controller/i_Decoder/ALUOut[3]_i_5_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124    10.849 r  i_arm/i_controller/i_Decoder/ALUOut[3]_i_13/O
                         net (fo=3, routed)           0.521    11.370    i_arm/i_datapath/ALUOut_reg[31]_1[0]
    SLICE_X9Y9           LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  i_arm/i_datapath/ALUOut[3]_i_5/O
                         net (fo=1, routed)           0.474    11.968    i_arm/i_datapath/ALUOut[3]_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614    12.582 r  i_arm/i_datapath/ALUOut_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.624    13.205    i_arm/i_controller/i_Decoder/out[3]
    SLICE_X9Y6           LUT5 (Prop_lut5_I2_O)        0.306    13.511 r  i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_6_comp/O
                         net (fo=256, routed)         1.382    14.893    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_26_26/A3
    SLICE_X6Y7           RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    15.017 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.017    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_26_26/OD
    SLICE_X6Y7           MUXF7 (Prop_muxf7_I0_O)      0.241    15.258 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_26_26/F7.B/O
                         net (fo=1, routed)           0.000    15.258    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_26_26/O0
    SLICE_X6Y7           MUXF8 (Prop_muxf8_I0_O)      0.098    15.356 r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_26_26/F8/O
                         net (fo=1, routed)           0.587    15.943    i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_26_26_n_0
    SLICE_X5Y8           LUT3 (Prop_lut3_I2_O)        0.319    16.262 r  i_arm/i_datapath/i_idmem/InstrSig[26]_i_1/O
                         net (fo=2, routed)           0.533    16.796    i_arm/i_datapath/i_idmem_n_12
    SLICE_X5Y8           FDRE                                         r  i_arm/i_datapath/Data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         1.516    14.857    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  i_arm/i_datapath/Data_reg[26]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)       -0.081    15.014    i_arm/i_datapath/Data_reg[26]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -16.796    
  -------------------------------------------------------------------
                         slack                                 -1.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_arm/i_datapath/InstrSig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.534%)  route 0.292ns (67.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.565     1.448    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  i_arm/i_datapath/InstrSig_reg[12]/Q
                         net (fo=95, routed)          0.292     1.882    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/ADDRD0
    SLICE_X12Y10         RAMD32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.834     1.961    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/WCLK
    SLICE_X12Y10         RAMD32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X12Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.773    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_arm/i_datapath/InstrSig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.534%)  route 0.292ns (67.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.565     1.448    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  i_arm/i_datapath/InstrSig_reg[12]/Q
                         net (fo=95, routed)          0.292     1.882    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/ADDRD0
    SLICE_X12Y10         RAMD32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.834     1.961    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/WCLK
    SLICE_X12Y10         RAMD32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X12Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.773    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_arm/i_datapath/InstrSig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.534%)  route 0.292ns (67.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.565     1.448    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  i_arm/i_datapath/InstrSig_reg[12]/Q
                         net (fo=95, routed)          0.292     1.882    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/ADDRD0
    SLICE_X12Y10         RAMD32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.834     1.961    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/WCLK
    SLICE_X12Y10         RAMD32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X12Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.773    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_arm/i_datapath/InstrSig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.534%)  route 0.292ns (67.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.565     1.448    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  i_arm/i_datapath/InstrSig_reg[12]/Q
                         net (fo=95, routed)          0.292     1.882    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/ADDRD0
    SLICE_X12Y10         RAMD32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.834     1.961    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/WCLK
    SLICE_X12Y10         RAMD32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X12Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.773    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_arm/i_datapath/InstrSig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.534%)  route 0.292ns (67.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.565     1.448    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  i_arm/i_datapath/InstrSig_reg[12]/Q
                         net (fo=95, routed)          0.292     1.882    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/ADDRD0
    SLICE_X12Y10         RAMD32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.834     1.961    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/WCLK
    SLICE_X12Y10         RAMD32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X12Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.773    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_arm/i_datapath/InstrSig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.534%)  route 0.292ns (67.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.565     1.448    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  i_arm/i_datapath/InstrSig_reg[12]/Q
                         net (fo=95, routed)          0.292     1.882    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/ADDRD0
    SLICE_X12Y10         RAMD32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.834     1.961    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/WCLK
    SLICE_X12Y10         RAMD32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X12Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.773    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_arm/i_datapath/InstrSig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.534%)  route 0.292ns (67.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.565     1.448    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  i_arm/i_datapath/InstrSig_reg[12]/Q
                         net (fo=95, routed)          0.292     1.882    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/ADDRD0
    SLICE_X12Y10         RAMS32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.834     1.961    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/WCLK
    SLICE_X12Y10         RAMS32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X12Y10         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.773    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_arm/i_datapath/InstrSig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.534%)  route 0.292ns (67.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.565     1.448    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  i_arm/i_datapath/InstrSig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  i_arm/i_datapath/InstrSig_reg[12]/Q
                         net (fo=95, routed)          0.292     1.882    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/ADDRD0
    SLICE_X12Y10         RAMS32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.834     1.961    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/WCLK
    SLICE_X12Y10         RAMS32                                       r  i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X12Y10         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.773    i_arm/i_datapath/i_Register_File/RegFile_reg_r2_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_arm/i_datapath/WriteDataSig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.665%)  route 0.137ns (49.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.593     1.476    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  i_arm/i_datapath/WriteDataSig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  i_arm/i_datapath/WriteDataSig_reg[0]/Q
                         net (fo=10, routed)          0.137     1.754    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_0_0/D
    SLICE_X2Y10          RAMS64E                                      r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.864     1.991    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_0_0/WCLK
    SLICE_X2Y10          RAMS64E                                      r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y10          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.636    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_arm/i_datapath/WriteDataSig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_10_10/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.445%)  route 0.191ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.592     1.475    i_arm/i_datapath/Clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  i_arm/i_datapath/WriteDataSig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i_arm/i_datapath/WriteDataSig_reg[10]/Q
                         net (fo=9, routed)           0.191     1.807    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_10_10/D
    SLICE_X2Y9           RAMS64E                                      r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_10_10/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=681, routed)         0.865     1.992    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_10_10/WCLK
    SLICE_X2Y9           RAMS64E                                      r  i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.514    
    SLICE_X2Y9           RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.658    i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y6    i_ARM_Control/bp_mode_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y6    i_ARM_Control/bp_stop_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y7    i_ARM_Control/en_ARM_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y6    i_ARM_Control/run_ARM_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y7    i_ARM_Control/stop_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X15Y12   i_ARM_Control/stretch_reset_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X14Y9    i_ARM_Control/stretch_reset_reg[1]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X14Y9    i_ARM_Control/stretch_reset_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X14Y9    i_ARM_Control/stretch_reset_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y12   i_arm/i_datapath/i_Register_File/RegFile_reg_r1_0_15_0_5/RAMC/CLK



