# Periphery Primitives Parameters and Properties (P4)
#
# This file contains the list of Verilog parameters and SDC properties that are
# allowed for periphery primitives.
#
# See https://rapidsilicon.atlassian.net/wiki/spaces/RS/pages/214368265/Periphery+Primitive+Parameters+and+Properties+Definitions+P4DEF for more details
#
# The name needs to match the filename root
# name: <primitive name>
# desc: <optional description>
#
# ports:
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#
# # set as Verilog parameter
# parameters:
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>  
#
# # set in SDC or by synthesis attribute
# properties:
#    <property_name>:
#        desc: <description>
#        values: 
#          - <enum_name>
#          - <enum_name>
#    <property_name>:
#        desc: <description>
#          - <enum_name>
#          - <enum_name>
#
# primitive name should match the filename root.
name: I_SERDES
desc: Input Serial Deserializer
category: periphery
ports:
  D:
    dir: input
    desc: Data input
  RST:
    dir: input
    desc: Active-low asycnhrnous reset
  FIFO_RST:
    dir: input
    desc: FIFO reset
  BITSLIP_ADJ:
    dir: input
    desc: BITSLIP_ADJ input
  EN:
    dir: input
    desc: EN input
  CLK_IN:
    dir: input
    desc: CLK_IN input
  CLK_OUT:
    dir: output
    desc: CLK_OUT output
  Q:
    dir: output
    desc: data output
  DATA_VALID:
    dir: output
    desc: DATA_VALID output
  DPA_LOCK:
    dir: output
    desc: DPA_LOCK output
  DPA_ERROR:
    dir: output
    desc: DPA_ERROR output
  PLL_LOCK:
    dir: input
    desc: PLL lock input
  PLL_FAST_CLK:
    dir: input
    desc: PLL fast clock input
parameters:
  DATA_RATE:
    desc: Single or double data rate
    default: SDR
    values:
      - SDR
      - DDR
  WIDTH:
    desc: Width of Deserialization (3-10)
    type: integer
    default: 4
    range: 3 .. 10
  DPA_MODE:
    desc: Select Dynamic Phase Alignment or Clock Data Recovery (NONE/DPA/CDR)
    default: NONE
    values:
      - NONE
      - DPA
      - CDR