<MODULE>
test_receiving
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0018,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0004,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,026F,NO
</SEGMENTS>

<LOCALS>
L004007?,R_CSEG,0093,0000
L004004?,R_CSEG,0083,0000
L004001?,R_CSEG,0088,0000
_UART1_Init_sloc0_1_0,R_DSEG,0000,0004
L005009?,R_CSEG,01DF,0000
L005008?,R_CSEG,011B,0000
L005005?,R_CSEG,0163,0000
L005002?,R_CSEG,01A8,0000
L006006?,R_CSEG,01FC,0000
L006001?,R_CSEG,01F1,0000
L007001?,R_CSEG,021C,0000
__str_0,R_CONST,0000,0000
__str_1,R_CONST,0005,0000
__str_2,R_CONST,000A,0000
L008002?,R_CSEG,0247,0000
</LOCALS>

<PUBLICS>
_main,R_CSEG,023D,0000
_getchar1,R_CSEG,0207,0000
_putchar1,R_CSEG,01EC,0000
__c51_external_startup,R_CSEG,0000,0000
_UART1_Init,R_CSEG,0099,0000
_Timer2_ISR,R_CSEG,0067,0000
_Timer4ms,R_CSEG,0068,0000
</PUBLICS>

<EXTERNALS>
__divulong,any,0000,0000
_printf,any,0000,0000
__divulong_PARM_2,any,0000,0000
_crt0,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE AT 002B>
02 addr16(_Timer2_ISR;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
53 D9 BF
75 FF 80
75 EF 06
43 A9 03
43 B2 03
75 8D 30
53 8E F4
43 8E 08
85 8D 8B
53 89 0F
43 89 20
D2 8E
75 98 52
75 A4 10
43 A6 06
75 E1 05
75 E2 40
43 8E 04
53 89 F0
43 89 02
75 8C 60
75 8A 60
D2 8C
75 C1 5C
43 C1 80
D2 A2
75 C8 00
43 8E 10
75 CA 78
75 CB EC
75 CC FF
75 CD FF
D2 AD
D2 CA
D2 AF
75 82 00
22
32
AA 82
AB BF
75 BF 0F
43 E4 01
75 92 80
75 93 44
85 92 94
85 93 95
75 91 04
7C 00
C3
EC
9A
50 rel2(L004007?;)
E5 91
30 E7 rel3(L004001?;)
53 91 7F
0C
80 rel2(L004004?;)
75 91 00
8B BF
22
AA 82
AB 83
AC F0
FD
75 E5 0C
75 D2 10
8A data8(__divulong_PARM_2;)
8B data8(__divulong_PARM_2;0x0001;+;)
8C data8(__divulong_PARM_2;0x0002;+;)
8D data8(__divulong_PARM_2;0x0003;+;)
90 6C 00
75 F0 DC
74 02
12 addr16(__divulong;)  
AA 82
AB 83
AC F0
C3
13
F5 data8(_UART1_Init_sloc0_1_0;0x0003;+;)
EC
13
F5 data8(_UART1_Init_sloc0_1_0;0x0002;+;)
EB
13
F5 data8(_UART1_Init_sloc0_1_0;0x0001;+;)
EA
13
F5 data8(_UART1_Init_sloc0_1_0;)
75 data8(__divulong_PARM_2;) FF
75 data8(__divulong_PARM_2;0x0001;+;) FF
75 data8(__divulong_PARM_2;0x0002;+;) 00
75 data8(__divulong_PARM_2;0x0003;+;) 00
85 data8(_UART1_Init_sloc0_1_0;) 82
85 data8(_UART1_Init_sloc0_1_0;0x0001;+;) 83
85 data8(_UART1_Init_sloc0_1_0;0x0002;+;) F0
E5 data8(_UART1_Init_sloc0_1_0;0x0003;+;)
12 addr16(__divulong;)  
AE 82
AF 83
A8 F0
F9
C3
EE
94 01
EF
94 00
E8
94 00
E9
94 00
50 rel2(L005008?;)
E4
C3
95 data8(_UART1_Init_sloc0_1_0;)
FA
E4
95 data8(_UART1_Init_sloc0_1_0;0x0001;+;)
FB
74 01
95 data8(_UART1_Init_sloc0_1_0;0x0002;+;)
FC
E4
95 data8(_UART1_Init_sloc0_1_0;0x0003;+;)
FD
8A B4
8B B5
43 AC 03
02 addr16(L005009?;)  
C3
EE
94 04
EF
94 00
E8
94 00
E9
94 00
50 rel2(L005005?;)
E5 data8(_UART1_Init_sloc0_1_0;0x0003;+;)
C3
13
FD
E5 data8(_UART1_Init_sloc0_1_0;0x0002;+;)
13
FC
E5 data8(_UART1_Init_sloc0_1_0;0x0001;+;)
13
FB
E5 data8(_UART1_Init_sloc0_1_0;)
13
FA
ED
C3
13
FD
EC
13
FC
EB
13
FB
EA
13
FA
E4
C3
9A
FA
E4
9B
FB
74 01
9C
FC
E4
9D
FD
8A B4
8B B5
53 AC FC
43 AC 01
02 addr16(L005009?;)  
C3
EE
94 0C
EF
94 00
E8
94 00
E9
94 00
50 rel2(L005002?;)
75 data8(__divulong_PARM_2;) 0C
E4
F5 data8(__divulong_PARM_2;0x0001;+;)
F5 data8(__divulong_PARM_2;0x0002;+;)
F5 data8(__divulong_PARM_2;0x0003;+;)
85 data8(_UART1_Init_sloc0_1_0;) 82
85 data8(_UART1_Init_sloc0_1_0;0x0001;+;) 83
85 data8(_UART1_Init_sloc0_1_0;0x0002;+;) F0
E5 data8(_UART1_Init_sloc0_1_0;0x0003;+;)
12 addr16(__divulong;)  
AA 82
AB 83
AC F0
FD
E4
C3
9A
FA
E4
9B
FB
74 01
9C
FC
E4
9D
FD
8A B4
8B B5
53 AC FC
80 rel2(L005009?;)
75 data8(__divulong_PARM_2;) 30
E4
F5 data8(__divulong_PARM_2;0x0001;+;)
F5 data8(__divulong_PARM_2;0x0002;+;)
F5 data8(__divulong_PARM_2;0x0003;+;)
85 data8(_UART1_Init_sloc0_1_0;) 82
85 data8(_UART1_Init_sloc0_1_0;0x0001;+;) 83
85 data8(_UART1_Init_sloc0_1_0;0x0002;+;) F0
E5 data8(_UART1_Init_sloc0_1_0;0x0003;+;)
12 addr16(__divulong;)  
AA 82
AB 83
AC F0
FD
E4
C3
9A
FA
E4
9B
FB
74 01
9C
FC
E4
9D
FD
8A B4
8B B5
53 AC FC
43 AC 02
43 D2 02
43 AC 40
75 E3 01
75 E2 40
22
AA 82
BA 0A rel3(L006006?;)
E5 D2
30 E1 rel3(L006001?;)
53 D2 FD
75 D3 0D
E5 D2
30 E1 rel3(L006006?;)
53 D2 FD
8A D3
22
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
E5 D2
30 E0 rel3(L007001?;)
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
53 D2 FE
85 D3 82
22
90 C2 00
75 F0 01
E4
12 addr16(_UART1_Init;)  
43 D2 01
12 addr16(_getchar1;)  
E5 82
FA
33
95 E0
FB
C0 02
C0 03
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 FB
F5 81
80 rel2(L008002?;)
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
31 32 20 20 
00
31 33 20 20 
00
52 65 63 65 69 76 65 64 3A 20 25 63 
0A
00
</CODE>

<CODE AT 002E>
</CODE>
