
example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000274  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  0800046c  0800046c  0001046c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000484  08000484  00010484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000488  08000488  00010488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20020000  0800048c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .dtcmram      00000000  20000000  20000000  00020008  2**0
                  CONTENTS
  7 .sram2        00000000  2007c000  2007c000  00020008  2**0
                  CONTENTS
  8 .bss          0000001c  20020008  20020008  00020008  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20020024  20020024  00020008  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 11 .debug_info   00000877  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000001cf  00000000  00000000  000208af  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000068  00000000  00000000  00020a80  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000032d  00000000  00000000  00020ae8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00000419  00000000  00000000  00020e15  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002122e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000000ac  00000000  00000000  000212ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00000020  00000000  00000000  00021358  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20020008 	.word	0x20020008
 8000214:	00000000 	.word	0x00000000
 8000218:	08000450 	.word	0x08000450

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	2002000c 	.word	0x2002000c
 8000234:	08000450 	.word	0x08000450

08000238 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800023c:	4a15      	ldr	r2, [pc, #84]	; (8000294 <SystemInit+0x5c>)
 800023e:	4b15      	ldr	r3, [pc, #84]	; (8000294 <SystemInit+0x5c>)
 8000240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000244:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000248:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800024c:	4a12      	ldr	r2, [pc, #72]	; (8000298 <SystemInit+0x60>)
 800024e:	4b12      	ldr	r3, [pc, #72]	; (8000298 <SystemInit+0x60>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	f043 0301 	orr.w	r3, r3, #1
 8000256:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000258:	4b0f      	ldr	r3, [pc, #60]	; (8000298 <SystemInit+0x60>)
 800025a:	2200      	movs	r2, #0
 800025c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800025e:	490e      	ldr	r1, [pc, #56]	; (8000298 <SystemInit+0x60>)
 8000260:	4b0d      	ldr	r3, [pc, #52]	; (8000298 <SystemInit+0x60>)
 8000262:	681a      	ldr	r2, [r3, #0]
 8000264:	4b0d      	ldr	r3, [pc, #52]	; (800029c <SystemInit+0x64>)
 8000266:	4013      	ands	r3, r2
 8000268:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800026a:	4b0b      	ldr	r3, [pc, #44]	; (8000298 <SystemInit+0x60>)
 800026c:	4a0c      	ldr	r2, [pc, #48]	; (80002a0 <SystemInit+0x68>)
 800026e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000270:	4a09      	ldr	r2, [pc, #36]	; (8000298 <SystemInit+0x60>)
 8000272:	4b09      	ldr	r3, [pc, #36]	; (8000298 <SystemInit+0x60>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800027a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800027c:	4b06      	ldr	r3, [pc, #24]	; (8000298 <SystemInit+0x60>)
 800027e:	2200      	movs	r2, #0
 8000280:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000282:	4b04      	ldr	r3, [pc, #16]	; (8000294 <SystemInit+0x5c>)
 8000284:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000288:	609a      	str	r2, [r3, #8]
#endif
}
 800028a:	bf00      	nop
 800028c:	46bd      	mov	sp, r7
 800028e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000292:	4770      	bx	lr
 8000294:	e000ed00 	.word	0xe000ed00
 8000298:	40023800 	.word	0x40023800
 800029c:	fef6ffff 	.word	0xfef6ffff
 80002a0:	24003010 	.word	0x24003010

080002a4 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80002a4:	b480      	push	{r7}
 80002a6:	b087      	sub	sp, #28
 80002a8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80002aa:	2300      	movs	r3, #0
 80002ac:	613b      	str	r3, [r7, #16]
 80002ae:	2300      	movs	r3, #0
 80002b0:	617b      	str	r3, [r7, #20]
 80002b2:	2302      	movs	r3, #2
 80002b4:	60fb      	str	r3, [r7, #12]
 80002b6:	2300      	movs	r3, #0
 80002b8:	60bb      	str	r3, [r7, #8]
 80002ba:	2302      	movs	r3, #2
 80002bc:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80002be:	4b31      	ldr	r3, [pc, #196]	; (8000384 <SystemCoreClockUpdate+0xe0>)
 80002c0:	689b      	ldr	r3, [r3, #8]
 80002c2:	f003 030c 	and.w	r3, r3, #12
 80002c6:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80002c8:	693b      	ldr	r3, [r7, #16]
 80002ca:	2b04      	cmp	r3, #4
 80002cc:	d007      	beq.n	80002de <SystemCoreClockUpdate+0x3a>
 80002ce:	2b08      	cmp	r3, #8
 80002d0:	d009      	beq.n	80002e6 <SystemCoreClockUpdate+0x42>
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d13d      	bne.n	8000352 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80002d6:	4b2c      	ldr	r3, [pc, #176]	; (8000388 <SystemCoreClockUpdate+0xe4>)
 80002d8:	4a2c      	ldr	r2, [pc, #176]	; (800038c <SystemCoreClockUpdate+0xe8>)
 80002da:	601a      	str	r2, [r3, #0]
      break;
 80002dc:	e03d      	b.n	800035a <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80002de:	4b2a      	ldr	r3, [pc, #168]	; (8000388 <SystemCoreClockUpdate+0xe4>)
 80002e0:	4a2b      	ldr	r2, [pc, #172]	; (8000390 <SystemCoreClockUpdate+0xec>)
 80002e2:	601a      	str	r2, [r3, #0]
      break;
 80002e4:	e039      	b.n	800035a <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80002e6:	4b27      	ldr	r3, [pc, #156]	; (8000384 <SystemCoreClockUpdate+0xe0>)
 80002e8:	685b      	ldr	r3, [r3, #4]
 80002ea:	0d9b      	lsrs	r3, r3, #22
 80002ec:	f003 0301 	and.w	r3, r3, #1
 80002f0:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80002f2:	4b24      	ldr	r3, [pc, #144]	; (8000384 <SystemCoreClockUpdate+0xe0>)
 80002f4:	685b      	ldr	r3, [r3, #4]
 80002f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80002fa:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80002fc:	68bb      	ldr	r3, [r7, #8]
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d00c      	beq.n	800031c <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000302:	4a23      	ldr	r2, [pc, #140]	; (8000390 <SystemCoreClockUpdate+0xec>)
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	fbb2 f3f3 	udiv	r3, r2, r3
 800030a:	4a1e      	ldr	r2, [pc, #120]	; (8000384 <SystemCoreClockUpdate+0xe0>)
 800030c:	6852      	ldr	r2, [r2, #4]
 800030e:	0992      	lsrs	r2, r2, #6
 8000310:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000314:	fb02 f303 	mul.w	r3, r2, r3
 8000318:	617b      	str	r3, [r7, #20]
 800031a:	e00b      	b.n	8000334 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800031c:	4a1b      	ldr	r2, [pc, #108]	; (800038c <SystemCoreClockUpdate+0xe8>)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	fbb2 f3f3 	udiv	r3, r2, r3
 8000324:	4a17      	ldr	r2, [pc, #92]	; (8000384 <SystemCoreClockUpdate+0xe0>)
 8000326:	6852      	ldr	r2, [r2, #4]
 8000328:	0992      	lsrs	r2, r2, #6
 800032a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800032e:	fb02 f303 	mul.w	r3, r2, r3
 8000332:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000334:	4b13      	ldr	r3, [pc, #76]	; (8000384 <SystemCoreClockUpdate+0xe0>)
 8000336:	685b      	ldr	r3, [r3, #4]
 8000338:	0c1b      	lsrs	r3, r3, #16
 800033a:	f003 0303 	and.w	r3, r3, #3
 800033e:	3301      	adds	r3, #1
 8000340:	005b      	lsls	r3, r3, #1
 8000342:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000344:	697a      	ldr	r2, [r7, #20]
 8000346:	68fb      	ldr	r3, [r7, #12]
 8000348:	fbb2 f3f3 	udiv	r3, r2, r3
 800034c:	4a0e      	ldr	r2, [pc, #56]	; (8000388 <SystemCoreClockUpdate+0xe4>)
 800034e:	6013      	str	r3, [r2, #0]
      break;
 8000350:	e003      	b.n	800035a <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8000352:	4b0d      	ldr	r3, [pc, #52]	; (8000388 <SystemCoreClockUpdate+0xe4>)
 8000354:	4a0d      	ldr	r2, [pc, #52]	; (800038c <SystemCoreClockUpdate+0xe8>)
 8000356:	601a      	str	r2, [r3, #0]
      break;
 8000358:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800035a:	4b0a      	ldr	r3, [pc, #40]	; (8000384 <SystemCoreClockUpdate+0xe0>)
 800035c:	689b      	ldr	r3, [r3, #8]
 800035e:	091b      	lsrs	r3, r3, #4
 8000360:	f003 030f 	and.w	r3, r3, #15
 8000364:	4a0b      	ldr	r2, [pc, #44]	; (8000394 <SystemCoreClockUpdate+0xf0>)
 8000366:	5cd3      	ldrb	r3, [r2, r3]
 8000368:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800036a:	4b07      	ldr	r3, [pc, #28]	; (8000388 <SystemCoreClockUpdate+0xe4>)
 800036c:	681a      	ldr	r2, [r3, #0]
 800036e:	693b      	ldr	r3, [r7, #16]
 8000370:	fa22 f303 	lsr.w	r3, r2, r3
 8000374:	4a04      	ldr	r2, [pc, #16]	; (8000388 <SystemCoreClockUpdate+0xe4>)
 8000376:	6013      	str	r3, [r2, #0]
}
 8000378:	bf00      	nop
 800037a:	371c      	adds	r7, #28
 800037c:	46bd      	mov	sp, r7
 800037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000382:	4770      	bx	lr
 8000384:	40023800 	.word	0x40023800
 8000388:	20020004 	.word	0x20020004
 800038c:	00f42400 	.word	0x00f42400
 8000390:	017d7840 	.word	0x017d7840
 8000394:	0800046c 	.word	0x0800046c

08000398 <main>:
#include "main.h"



int main(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0

	while(1){
 800039c:	e7fe      	b.n	800039c <main+0x4>
 800039e:	048c      	.short	0x048c
 80003a0:	00000800 	.word	0x00000800
 80003a4:	00082002 	.word	0x00082002
 80003a8:	00082002 	.word	0x00082002
 80003ac:	00242002 	.word	0x00242002
 80003b0:	00002002 	.word	0x00002002

080003b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80003b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80003b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80003ba:	e003      	b.n	80003c4 <LoopCopyDataInit>

080003bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80003bc:	4b0c      	ldr	r3, [pc, #48]	; (80003f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80003be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80003c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80003c2:	3104      	adds	r1, #4

080003c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80003c4:	480b      	ldr	r0, [pc, #44]	; (80003f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80003c6:	4b0c      	ldr	r3, [pc, #48]	; (80003f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80003c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80003ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80003cc:	d3f6      	bcc.n	80003bc <CopyDataInit>
  ldr  r2, =_sbss
 80003ce:	4a0b      	ldr	r2, [pc, #44]	; (80003fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80003d0:	e002      	b.n	80003d8 <LoopFillZerobss>

080003d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80003d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80003d4:	f842 3b04 	str.w	r3, [r2], #4

080003d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003d8:	4b09      	ldr	r3, [pc, #36]	; (8000400 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80003da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80003dc:	d3f9      	bcc.n	80003d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80003de:	f7ff ff2b 	bl	8000238 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003e2:	f000 f811 	bl	8000408 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003e6:	f7ff ffd7 	bl	8000398 <main>
  bx  lr    
 80003ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80003ec:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80003f0:	0800048c 	.word	0x0800048c
  ldr  r0, =_sdata
 80003f4:	20020000 	.word	0x20020000
  ldr  r3, =_edata
 80003f8:	20020008 	.word	0x20020008
  ldr  r2, =_sbss
 80003fc:	20020008 	.word	0x20020008
  ldr  r3, = _ebss
 8000400:	20020024 	.word	0x20020024

08000404 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000404:	e7fe      	b.n	8000404 <ADC_IRQHandler>
	...

08000408 <__libc_init_array>:
 8000408:	b570      	push	{r4, r5, r6, lr}
 800040a:	4e0d      	ldr	r6, [pc, #52]	; (8000440 <__libc_init_array+0x38>)
 800040c:	4c0d      	ldr	r4, [pc, #52]	; (8000444 <__libc_init_array+0x3c>)
 800040e:	1ba4      	subs	r4, r4, r6
 8000410:	10a4      	asrs	r4, r4, #2
 8000412:	2500      	movs	r5, #0
 8000414:	42a5      	cmp	r5, r4
 8000416:	d109      	bne.n	800042c <__libc_init_array+0x24>
 8000418:	4e0b      	ldr	r6, [pc, #44]	; (8000448 <__libc_init_array+0x40>)
 800041a:	4c0c      	ldr	r4, [pc, #48]	; (800044c <__libc_init_array+0x44>)
 800041c:	f000 f81a 	bl	8000454 <_init>
 8000420:	1ba4      	subs	r4, r4, r6
 8000422:	10a4      	asrs	r4, r4, #2
 8000424:	2500      	movs	r5, #0
 8000426:	42a5      	cmp	r5, r4
 8000428:	d105      	bne.n	8000436 <__libc_init_array+0x2e>
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000430:	4798      	blx	r3
 8000432:	3501      	adds	r5, #1
 8000434:	e7ee      	b.n	8000414 <__libc_init_array+0xc>
 8000436:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800043a:	4798      	blx	r3
 800043c:	3501      	adds	r5, #1
 800043e:	e7f2      	b.n	8000426 <__libc_init_array+0x1e>
 8000440:	08000484 	.word	0x08000484
 8000444:	08000484 	.word	0x08000484
 8000448:	08000484 	.word	0x08000484
 800044c:	08000488 	.word	0x08000488

08000450 <__EH_FRAME_BEGIN__>:
 8000450:	00000000                                ....

08000454 <_init>:
 8000454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000456:	bf00      	nop
 8000458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800045a:	bc08      	pop	{r3}
 800045c:	469e      	mov	lr, r3
 800045e:	4770      	bx	lr

08000460 <_fini>:
 8000460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000462:	bf00      	nop
 8000464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000466:	bc08      	pop	{r3}
 8000468:	469e      	mov	lr, r3
 800046a:	4770      	bx	lr
