INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab_9/lab_9.srcs/sources_1/new/block_carry_lookahead_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_carry_lookahead_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab_9/lab_9.srcs/sources_1/new/carry_lookahead_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab_9/lab_9.srcs/sources_1/new/carry_lookahead_unit_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab_9/lab_9.srcs/sources_1/new/generate_propogate_unit_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_propagate_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab_9/lab_9.srcs/sources_1/new/summation_unit_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module summation_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/Downloads/248NeededFiles/248NeededFiles/cla_16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16bit_tb
