head	1.1;
branch	1.1.1;
access;
symbols
	OPENBSD_6_2:1.1.1.1.0.6
	OPENBSD_6_2_BASE:1.1.1.1
	OPENBSD_6_1:1.1.1.1.0.4
	OPENBSD_6_1_BASE:1.1.1.1
	LLVM_4_0_0:1.1.1.1
	LLVM_4_0_0_RC1:1.1.1.1
	LLVM_3_9_1:1.1.1.1
	LLVM_3_8_1:1.1.1.1
	LLVM:1.1.1;
locks; strict;
comment	@ * @;


1.1
date	2016.09.03.22.47.01;	author pascal;	state Exp;
branches
	1.1.1.1;
next	;
commitid	piLU3CHugy63NlaI;

1.1.1.1
date	2016.09.03.22.47.01;	author pascal;	state Exp;
branches;
next	;
commitid	piLU3CHugy63NlaI;


desc
@@


1.1
log
@Initial revision
@
text
@//===-- AArch64FixupKinds.h - AArch64 Specific Fixup Entries ----*- C++ -*-===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//

#ifndef LLVM_LIB_TARGET_AARCH64_MCTARGETDESC_AARCH64FIXUPKINDS_H
#define LLVM_LIB_TARGET_AARCH64_MCTARGETDESC_AARCH64FIXUPKINDS_H

#include "llvm/MC/MCFixup.h"

namespace llvm {
namespace AArch64 {

enum Fixups {
  // fixup_aarch64_pcrel_adr_imm21 - A 21-bit pc-relative immediate inserted into
  // an ADR instruction.
  fixup_aarch64_pcrel_adr_imm21 = FirstTargetFixupKind,

  // fixup_aarch64_pcrel_adrp_imm21 - A 21-bit pc-relative immediate inserted into
  // an ADRP instruction.
  fixup_aarch64_pcrel_adrp_imm21,

  // fixup_aarch64_imm12 - 12-bit fixup for add/sub instructions.
  //     No alignment adjustment. All value bits are encoded.
  fixup_aarch64_add_imm12,

  // fixup_aarch64_ldst_imm12_* - unsigned 12-bit fixups for load and
  // store instructions.
  fixup_aarch64_ldst_imm12_scale1,
  fixup_aarch64_ldst_imm12_scale2,
  fixup_aarch64_ldst_imm12_scale4,
  fixup_aarch64_ldst_imm12_scale8,
  fixup_aarch64_ldst_imm12_scale16,

  // fixup_aarch64_ldr_pcrel_imm19 - The high 19 bits of a 21-bit pc-relative
  // immediate. Same encoding as fixup_aarch64_pcrel_adrhi, except this is used by
  // pc-relative loads and generates relocations directly when necessary.
  fixup_aarch64_ldr_pcrel_imm19,

  // FIXME: comment
  fixup_aarch64_movw,

  // fixup_aarch64_pcrel_imm14 - The high 14 bits of a 21-bit pc-relative
  // immediate.
  fixup_aarch64_pcrel_branch14,

  // fixup_aarch64_pcrel_branch19 - The high 19 bits of a 21-bit pc-relative
  // immediate. Same encoding as fixup_aarch64_pcrel_adrhi, except this is use by
  // b.cc and generates relocations directly when necessary.
  fixup_aarch64_pcrel_branch19,

  // fixup_aarch64_pcrel_branch26 - The high 26 bits of a 28-bit pc-relative
  // immediate.
  fixup_aarch64_pcrel_branch26,

  // fixup_aarch64_pcrel_call26 - The high 26 bits of a 28-bit pc-relative
  // immediate. Distinguished from branch26 only on ELF.
  fixup_aarch64_pcrel_call26,

  // fixup_aarch64_tlsdesc_call - zero-space placeholder for the ELF
  // R_AARCH64_TLSDESC_CALL relocation.
  fixup_aarch64_tlsdesc_call,

  // Marker
  LastTargetFixupKind,
  NumTargetFixupKinds = LastTargetFixupKind - FirstTargetFixupKind
};

} // end namespace AArch64
} // end namespace llvm

#endif
@


1.1.1.1
log
@Use the space freed up by sparc and zaurus to import LLVM.

ok hackroom@@
@
text
@@
