{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699043977913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699043977924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 15:39:37 2023 " "Processing started: Fri Nov 03 15:39:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699043977924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043977924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043977924 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1699043978429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upCOUNTER " "Found entity 1: SC_upCOUNTER" {  } { { "rtl/SC_upCOUNTER.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/SC_upCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043986861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043986861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinepoint.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinepoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEPOINT " "Found entity 1: SC_STATEMACHINEPOINT" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINEPOINT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043986861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043986861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER " "Found entity 1: SC_RegSHIFTER" {  } { { "rtl/SC_RegSHIFTER.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/SC_RegSHIFTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043986861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043986861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_sidecomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_sidecomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SIDECOMPARATOR " "Found entity 1: CC_SIDECOMPARATOR" {  } { { "rtl/CC_SIDECOMPARATOR.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/CC_SIDECOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043986867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043986867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_sevenseg1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_sevenseg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SEVENSEG1 " "Found entity 1: CC_SEVENSEG1" {  } { { "rtl/CC_SEVENSEG1.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/CC_SEVENSEG1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043986882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043986882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_bin2bcd1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_bin2bcd1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BIN2BCD1 " "Found entity 1: CC_BIN2BCD1" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/CC_BIN2BCD1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043986899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043986899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043986903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043986903 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699043986915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699043986915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043986915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043986915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043986915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043986915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043986915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043986915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699043986963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_DEBOUNCE1 SC_DEBOUNCE1:SC_DEBOUNCE1_u0 " "Elaborating entity \"SC_DEBOUNCE1\" for hierarchy \"SC_DEBOUNCE1:SC_DEBOUNCE1_u0\"" {  } { { "BB_SYSTEM.v" "SC_DEBOUNCE1_u0" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043986979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SC_DEBOUNCE1.v(70) " "Verilog HDL assignment warning at SC_DEBOUNCE1.v(70): truncated value with size 32 to match size of target (11)" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699043986995 "|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegSHIFTER SC_RegSHIFTER:SC_RegPOINTTYPE_u0 " "Elaborating entity \"SC_RegSHIFTER\" for hierarchy \"SC_RegSHIFTER:SC_RegPOINTTYPE_u0\"" {  } { { "BB_SYSTEM.v" "SC_RegPOINTTYPE_u0" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043986995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINEPOINT SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0 " "Elaborating entity \"SC_STATEMACHINEPOINT\" for hierarchy \"SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINEPOINT_u0" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043987011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SIDECOMPARATOR CC_SIDECOMPARATOR:CC_SIDECOMPARATOR_u0 " "Elaborating entity \"CC_SIDECOMPARATOR\" for hierarchy \"CC_SIDECOMPARATOR:CC_SIDECOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_SIDECOMPARATOR_u0" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043987011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "BB_SYSTEM.v" "matrix_ctrl_unit_0" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043987027 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Trig_SignalNEG max7219_ctrl.v(58) " "Verilog HDL or VHDL warning at max7219_ctrl.v(58): object \"Trig_SignalNEG\" assigned a value but never read" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699043987043 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(50) " "Verilog HDL assignment warning at max7219_ctrl.v(50): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699043987043 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(51) " "Verilog HDL assignment warning at max7219_ctrl.v(51): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699043987043 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(260) " "Verilog HDL assignment warning at max7219_ctrl.v(260): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699043987043 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr max7219_ctrl.v(154) " "Verilog HDL Always Construct warning at max7219_ctrl.v(154): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699043987043 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 max7219_ctrl.v(278) " "Verilog HDL assignment warning at max7219_ctrl.v(278): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699043987043 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[0\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043987043 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[1\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043987043 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/max7219_ctrl.v" "shift_reg_start_done_unit_0" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043987043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(69) " "Verilog HDL assignment warning at shift_reg_start_done.v(69): truncated value with size 32 to match size of target (16)" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699043987059 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_BIN2BCD1 CC_BIN2BCD1:CC_BIN2BCD1_u0 " "Elaborating entity \"CC_BIN2BCD1\" for hierarchy \"CC_BIN2BCD1:CC_BIN2BCD1_u0\"" {  } { { "BB_SYSTEM.v" "CC_BIN2BCD1_u0" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043987059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(36) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(36): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/CC_BIN2BCD1.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699043987075 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(42) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(42): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/CC_BIN2BCD1.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699043987075 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(44) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(44): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/rtl/CC_BIN2BCD1.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699043987075 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SEVENSEG1 CC_SEVENSEG1:CC_SEVENSEG1_u0 " "Elaborating entity \"CC_SEVENSEG1\" for hierarchy \"CC_SEVENSEG1:CC_SEVENSEG1_u0\"" {  } { { "BB_SYSTEM.v" "CC_SEVENSEG1_u0" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043987075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upCOUNTER SC_upCOUNTER:SC_upCOUNTER_u0 " "Elaborating entity \"SC_upCOUNTER\" for hierarchy \"SC_upCOUNTER:SC_upCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upCOUNTER_u0" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043987086 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_display_OutBUS\[7\] GND " "Pin \"BB_SYSTEM_display_OutBUS\[7\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699043988154 "|BB_SYSTEM|BB_SYSTEM_display_OutBUS[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699043988154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699043988234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699043988668 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg " "Generated suppressed messages file C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043988716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699043988843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043988843 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_leftButton2_InLow " "No output dependent on input pin \"BB_SYSTEM_leftButton2_InLow\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699043988900 "|BB_SYSTEM|BB_SYSTEM_leftButton2_InLow"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_rightButton2_InLow " "No output dependent on input pin \"BB_SYSTEM_rightButton2_InLow\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/PROYECTO DE SED/FPGA-RoadFighter/PRJ0_BASE_1/2010-PRJ0_BASE_1/BB_SYSTEM.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699043988900 "|BB_SYSTEM|BB_SYSTEM_rightButton2_InLow"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699043988900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "278 " "Implemented 278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699043988900 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699043988900 ""} { "Info" "ICUT_CUT_TM_LCELLS" "256 " "Implemented 256 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699043988900 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699043988900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699043988923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 15:39:48 2023 " "Processing ended: Fri Nov 03 15:39:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699043988923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699043988923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699043988923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043988923 ""}
