0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/wty02/adder/adder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/wty02/adder/labfiles/adder.v,1625897768,verilog,,C:/Users/wty02/adder/labfiles/testbench.v,,adder,,,,,,,,
C:/Users/wty02/adder/labfiles/testbench.v,1625897770,verilog,,,,testbench,,,,,,,,
