// Seed: 2381468924
module module_0 (
    output tri0 id_0,
    output tri id_1,
    input wand id_2,
    output supply0 id_3
);
  assign id_1 = (1'b0) | 1'b0 == 1 | -1 !== 1 | -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd2
) (
    output tri1 id_0,
    input tri1 _id_1,
    output wor id_2,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    output logic id_6,
    output wand id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wand id_10
);
  wire [id_1 : -1 'b0] id_12;
  always_comb @* id_6 <= id_12;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
