
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `read_verilog -sv -noblackbox ice40/ice40hx8k.sv src/top.sv src/top1.sv src/mux.sv src/fpgaModule.sv src/keysync.sv src/ssdec.sv src/signExtender.sv src/alu.sv src/register_file.sv src/memory_control.sv src/control.sv src/pc.sv src/writeToReg.sv src/edgeDetector.sv src/request.sv src/ram.sv src/request_unit.sv ice40/uart/uart.v ice40/uart/uart_tx.v ice40/uart/uart_rx.v; synth_ice40 -top ice40hx8k -json ./ice40/build/ice40.json' --

1. Executing Verilog-2005 frontend: ice40/ice40hx8k.sv
Parsing SystemVerilog input from `ice40/ice40hx8k.sv' to AST representation.
Generating RTLIL representation for module `\ice40hx8k'.
Generating RTLIL representation for module `\reset_on_start'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: src/top.sv
Parsing SystemVerilog input from `src/top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: src/top1.sv
Parsing SystemVerilog input from `src/top1.sv' to AST representation.
Generating RTLIL representation for module `\top1'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: src/mux.sv
Parsing SystemVerilog input from `src/mux.sv' to AST representation.
Generating RTLIL representation for module `\mux'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: src/fpgaModule.sv
Parsing SystemVerilog input from `src/fpgaModule.sv' to AST representation.
Generating RTLIL representation for module `\fpgaModule'.
Generating RTLIL representation for module `\bcd'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: src/keysync.sv
Parsing SystemVerilog input from `src/keysync.sv' to AST representation.
Generating RTLIL representation for module `\keysync'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: src/ssdec.sv
Parsing SystemVerilog input from `src/ssdec.sv' to AST representation.
Generating RTLIL representation for module `\ssdec'.
Warning: Replacing memory \seg7 with list of registers. See src/ssdec.sv:9
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: src/signExtender.sv
Parsing SystemVerilog input from `src/signExtender.sv' to AST representation.
Generating RTLIL representation for module `\signExtender'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: src/alu.sv
Parsing SystemVerilog input from `src/alu.sv' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: src/register_file.sv
Parsing SystemVerilog input from `src/register_file.sv' to AST representation.
Generating RTLIL representation for module `\register_file'.
Warning: Replacing memory \nxt_register with list of registers. See src/register_file.sv:60
Warning: Replacing memory \register with list of registers. See src/register_file.sv:47
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: src/memory_control.sv
Parsing SystemVerilog input from `src/memory_control.sv' to AST representation.
Generating RTLIL representation for module `\memory_control'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: src/control.sv
Parsing SystemVerilog input from `src/control.sv' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: src/pc.sv
Parsing SystemVerilog input from `src/pc.sv' to AST representation.
Generating RTLIL representation for module `\pc'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: src/writeToReg.sv
Parsing SystemVerilog input from `src/writeToReg.sv' to AST representation.
Generating RTLIL representation for module `\writeToReg'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: src/edgeDetector.sv
Parsing SystemVerilog input from `src/edgeDetector.sv' to AST representation.
Generating RTLIL representation for module `\edgeDetector'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: src/request.sv
Parsing SystemVerilog input from `src/request.sv' to AST representation.
Generating RTLIL representation for module `\request'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: src/ram.sv
Parsing SystemVerilog input from `src/ram.sv' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: src/request_unit.sv
Parsing SystemVerilog input from `src/request_unit.sv' to AST representation.
Generating RTLIL representation for module `\request_unit'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: ice40/uart/uart.v
Parsing SystemVerilog input from `ice40/uart/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: ice40/uart/uart_tx.v
Parsing SystemVerilog input from `ice40/uart/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: ice40/uart/uart_rx.v
Parsing SystemVerilog input from `ice40/uart/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

22. Executing SYNTH_ICE40 pass.

22.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

22.2. Executing HIERARCHY pass (managing design hierarchy).

22.2.1. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \top1
Used module:             \ram
Used module:             \signExtender
Used module:             \writeToReg
Used module:             \pc
Used module:             \control
Used module:             \register_file
Used module:             \alu
Used module:             \mux
Used module:             \fpgaModule
Used module:                 \ssdec
Used module:                 \bcd
Used module:                 \keysync
Used module:                 \edgeDetector
Used module:     \reset_on_start
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Parameter \DATA_WIDTH = 8

22.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8

22.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000'.

22.2.4. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \top1
Used module:             \ram
Used module:             \signExtender
Used module:             \writeToReg
Used module:             \pc
Used module:             \control
Used module:             \register_file
Used module:             \alu
Used module:             \mux
Used module:             \fpgaModule
Used module:                 \ssdec
Used module:                 \bcd
Used module:                 \keysync
Used module:                 \edgeDetector
Used module:     \reset_on_start
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000

22.2.5. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \top1
Used module:             \ram
Used module:             \signExtender
Used module:             \writeToReg
Used module:             \pc
Used module:             \control
Used module:             \register_file
Used module:             \alu
Used module:             \mux
Used module:             \fpgaModule
Used module:                 \ssdec
Used module:                 \bcd
Used module:                 \keysync
Used module:                 \edgeDetector
Used module:     \reset_on_start
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000
Removing unused module `\uart_rx'.
Removing unused module `\uart_tx'.
Removing unused module `\request_unit'.
Removing unused module `\request'.
Removing unused module `\memory_control'.
Removed 5 unused modules.
Mapping positional arguments of cell ice40hx8k.top_inst (top).
Mapping positional arguments of cell ice40hx8k.ros (reset_on_start).
Warning: Resizing cell port top1.rram.read_enable from 32 bits to 1 bits.
Warning: Resizing cell port ice40hx8k.uart_inst.prescale from 32 bits to 16 bits.
Warning: Resizing cell port ice40hx8k.uart_inst.rst from 32 bits to 1 bits.

22.3. Executing PROC pass (convert processes to netlists).

22.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ram.$proc$src/ram.sv:0$309'.
Cleaned up 0 empty switches.

22.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$615 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$608 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$604 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$597 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$594 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$591 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$588 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$585 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$577 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$570 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$566 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$559 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$556 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$553 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$550 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$547 in module SB_DFFSR.
Marked 4 switch rules as full_case in process $proc$ice40/uart/uart_tx.v:78$783 in module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 7 switch rules as full_case in process $proc$ice40/uart/uart_rx.v:86$755 in module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$src/ram.sv:51$296 in module ram.
Removed 1 dead cases from process $proc$src/ram.sv:0$294 in module ram.
Marked 2 switch rules as full_case in process $proc$src/ram.sv:0$294 in module ram.
Marked 1 switch rules as full_case in process $proc$src/ram.sv:18$292 in module ram.
Marked 1 switch rules as full_case in process $proc$src/edgeDetector.sv:9$286 in module edgeDetector.
Marked 1 switch rules as full_case in process $proc$src/writeToReg.sv:0$282 in module writeToReg.
Marked 2 switch rules as full_case in process $proc$src/pc.sv:0$247 in module pc.
Marked 1 switch rules as full_case in process $proc$src/pc.sv:32$245 in module pc.
Removed 2 dead cases from process $proc$src/control.sv:0$240 in module control.
Marked 9 switch rules as full_case in process $proc$src/control.sv:0$240 in module control.
Removed 1 dead cases from process $proc$src/register_file.sv:0$229 in module register_file.
Marked 1 switch rules as full_case in process $proc$src/register_file.sv:0$229 in module register_file.
Removed 1 dead cases from process $proc$src/register_file.sv:0$226 in module register_file.
Marked 1 switch rules as full_case in process $proc$src/register_file.sv:0$226 in module register_file.
Removed 1 dead cases from process $proc$src/register_file.sv:0$218 in module register_file.
Marked 2 switch rules as full_case in process $proc$src/register_file.sv:0$218 in module register_file.
Marked 1 switch rules as full_case in process $proc$src/register_file.sv:43$148 in module register_file.
Marked 11 switch rules as full_case in process $proc$src/alu.sv:0$118 in module alu.
Marked 4 switch rules as full_case in process $proc$src/signExtender.sv:0$93 in module signExtender.
Removed 1 dead cases from process $proc$src/ssdec.sv:0$90 in module ssdec.
Marked 1 switch rules as full_case in process $proc$src/ssdec.sv:0$90 in module ssdec.
Marked 1 switch rules as full_case in process $proc$src/keysync.sv:15$84 in module keysync.
Marked 4 switch rules as full_case in process $proc$src/fpgaModule.sv:0$43 in module fpgaModule.
Marked 3 switch rules as full_case in process $proc$src/fpgaModule.sv:0$33 in module fpgaModule.
Marked 1 switch rules as full_case in process $proc$src/fpgaModule.sv:52$31 in module fpgaModule.
Marked 1 switch rules as full_case in process $proc$src/fpgaModule.sv:44$29 in module fpgaModule.
Marked 1 switch rules as full_case in process $proc$src/fpgaModule.sv:35$27 in module fpgaModule.
Marked 1 switch rules as full_case in process $proc$src/mux.sv:0$26 in module mux.
Marked 5 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:131$16 in module reset_on_start.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:104$9 in module ice40hx8k.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:98$7 in module ice40hx8k.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:14$1 in module ice40hx8k.
Removed a total of 7 dead cases.

22.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 52 redundant assignments.
Promoted 160 assignments to connections.

22.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$618'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$614'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$607'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$603'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$596'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$593'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$590'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$587'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$584'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$582'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$580'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$576'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$569'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$565'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$558'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$555'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$552'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$549'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$546'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$544'.
  Set init value: \Q = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$802'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$801'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$800'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$799'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$798'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$797'.
  Set init value: \input_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$782'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$781'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$780'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$779'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$778'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$777'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$776'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$775'.
  Set init value: \output_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$774'.
  Set init value: \output_axis_tdata_reg = 8'00000000
Found init rule in `\reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
  Set init value: \startup = 3'000
Found init rule in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
  Set init value: \hz100 = 1'0
Found init rule in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
  Set init value: \ctr = 16'0000000000000000

22.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$615'.
Found async reset \R in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$604'.
Found async reset \S in `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$594'.
Found async reset \R in `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$588'.
Found async reset \S in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$577'.
Found async reset \R in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$566'.
Found async reset \S in `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$556'.
Found async reset \R in `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$550'.
Found async reset \nRst in `\ram.$proc$src/ram.sv:18$292'.
Found async reset \nRst_i in `\edgeDetector.$proc$src/edgeDetector.sv:9$286'.
Found async reset \nRST in `\pc.$proc$src/pc.sv:32$245'.
Found async reset \nRST in `\register_file.$proc$src/register_file.sv:43$148'.
Found async reset \rst in `\keysync.$proc$src/keysync.sv:15$84'.
Found async reset \nrst in `\fpgaModule.$proc$src/fpgaModule.sv:52$31'.
Found async reset \nrst in `\fpgaModule.$proc$src/fpgaModule.sv:44$29'.
Found async reset \nrst in `\fpgaModule.$proc$src/fpgaModule.sv:35$27'.
Found async reset \manual in `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Found async reset \rxready in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
Found async reset \txready in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.

22.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~85 debug messages>

22.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$618'.
Creating decoders for process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$615'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$614'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$608'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$607'.
Creating decoders for process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$604'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$603'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$597'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$596'.
Creating decoders for process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$594'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$593'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$591'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$590'.
Creating decoders for process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$588'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$587'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$585'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$584'.
Creating decoders for process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$583'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$582'.
Creating decoders for process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$581'.
Creating decoders for process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$580'.
Creating decoders for process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$577'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$576'.
Creating decoders for process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$570'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$569'.
Creating decoders for process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$566'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$565'.
Creating decoders for process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$559'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$558'.
Creating decoders for process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$556'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$555'.
Creating decoders for process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$553'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$552'.
Creating decoders for process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$550'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$549'.
Creating decoders for process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$547'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$546'.
Creating decoders for process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$545'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$544'.
Creating decoders for process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$543'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$802'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$801'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$800'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$799'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$798'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$797'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$783'.
     1/6: $0\data_reg[8:0]
     2/6: $0\prescale_reg[18:0]
     3/6: $0\txd_reg[0:0]
     4/6: $0\busy_reg[0:0]
     5/6: $0\bit_cnt[3:0]
     6/6: $0\input_axis_tready_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$782'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$781'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$780'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$779'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$778'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$777'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$776'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$775'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$774'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$755'.
     1/9: $0\frame_error_reg[0:0]
     2/9: $0\overrun_error_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\output_axis_tvalid_reg[0:0]
     5/9: $0\output_axis_tdata_reg[7:0]
     6/9: $0\bit_cnt[3:0]
     7/9: $0\prescale_reg[18:0]
     8/9: $0\data_reg[7:0]
     9/9: $0\busy_reg[0:0]
Creating decoders for process `\ram.$proc$src/ram.sv:51$296'.
     1/3: $1$memwr$\memory$src/ram.sv:53$291_EN[31:0]$302
     2/3: $1$memwr$\memory$src/ram.sv:53$291_DATA[31:0]$301
     3/3: $1$memwr$\memory$src/ram.sv:53$291_ADDR[11:0]$300
Creating decoders for process `\ram.$proc$src/ram.sv:0$294'.
     1/4: $2\next_state[0:0]
     2/4: $2\pc_enable[0:0]
     3/4: $1\next_state[0:0]
     4/4: $1\pc_enable[0:0]
Creating decoders for process `\ram.$proc$src/ram.sv:18$292'.
     1/1: $0\state[0:0]
Creating decoders for process `\edgeDetector.$proc$src/edgeDetector.sv:0$288'.
Creating decoders for process `\edgeDetector.$proc$src/edgeDetector.sv:9$286'.
     1/2: $0\flip1[0:0]
     2/2: $0\flip2[0:0]
Creating decoders for process `\writeToReg.$proc$src/writeToReg.sv:0$282'.
     1/1: $1\writeData[31:0]
Creating decoders for process `\pc.$proc$src/pc.sv:0$247'.
     1/2: $2\next_pc[31:0]
     2/2: $1\next_pc[31:0]
Creating decoders for process `\pc.$proc$src/pc.sv:32$245'.
     1/1: $0\PC[31:0]
Creating decoders for process `\control.$proc$src/control.sv:0$240'.
     1/23: $9\cuOP[5:0]
     2/23: $6\aluOP[3:0]
     3/23: $8\cuOP[5:0]
     4/23: $5\aluOP[3:0]
     5/23: $7\cuOP[5:0]
     6/23: $4\aluOP[3:0]
     7/23: $6\cuOP[5:0]
     8/23: $3\aluOP[3:0]
     9/23: $5\cuOP[5:0]
    10/23: $2\aluOP[3:0]
    11/23: $4\cuOP[5:0]
    12/23: $3\cuOP[5:0]
    13/23: $2\cuOP[5:0]
    14/23: $1\regWrite[0:0]
    15/23: $1\rd[4:0]
    16/23: $1\imm[19:0]
    17/23: $1\cuOP[5:0]
    18/23: $1\reg_2[4:0]
    19/23: $1\reg_1[4:0]
    20/23: $1\aluOP[3:0]
    21/23: $1\memRead[0:0]
    22/23: $1\memWrite[0:0]
    23/23: $1\aluSrc[0:0]
Creating decoders for process `\register_file.$proc$src/register_file.sv:0$229'.
     1/1: $1$mem2reg_rd$\register$src/register_file.sv:69$147_DATA[31:0]$231
Creating decoders for process `\register_file.$proc$src/register_file.sv:0$226'.
     1/1: $1$mem2reg_rd$\register$src/register_file.sv:68$146_DATA[31:0]$228
Creating decoders for process `\register_file.$proc$src/register_file.sv:0$218'.
     1/66: $2\nxt_register[0][31:0]
     2/66: $2\nxt_register[31][31:0]
     3/66: $2\nxt_register[30][31:0]
     4/66: $2\nxt_register[29][31:0]
     5/66: $2\nxt_register[28][31:0]
     6/66: $2\nxt_register[27][31:0]
     7/66: $2\nxt_register[26][31:0]
     8/66: $2\nxt_register[25][31:0]
     9/66: $2\nxt_register[24][31:0]
    10/66: $2\nxt_register[23][31:0]
    11/66: $2\nxt_register[22][31:0]
    12/66: $2\nxt_register[21][31:0]
    13/66: $2\nxt_register[20][31:0]
    14/66: $2\nxt_register[19][31:0]
    15/66: $2\nxt_register[18][31:0]
    16/66: $2\nxt_register[17][31:0]
    17/66: $2\nxt_register[16][31:0]
    18/66: $2\nxt_register[15][31:0]
    19/66: $2\nxt_register[14][31:0]
    20/66: $2\nxt_register[13][31:0]
    21/66: $2\nxt_register[12][31:0]
    22/66: $2\nxt_register[11][31:0]
    23/66: $2\nxt_register[10][31:0]
    24/66: $2\nxt_register[9][31:0]
    25/66: $2\nxt_register[8][31:0]
    26/66: $2\nxt_register[7][31:0]
    27/66: $2\nxt_register[6][31:0]
    28/66: $2\nxt_register[5][31:0]
    29/66: $2\nxt_register[4][31:0]
    30/66: $2\nxt_register[3][31:0]
    31/66: $2\nxt_register[2][31:0]
    32/66: $2\nxt_register[1][31:0]
    33/66: $1\nxt_register[31][31:0]
    34/66: $1\nxt_register[30][31:0]
    35/66: $1\nxt_register[29][31:0]
    36/66: $1\nxt_register[28][31:0]
    37/66: $1\nxt_register[27][31:0]
    38/66: $1\nxt_register[26][31:0]
    39/66: $1\nxt_register[25][31:0]
    40/66: $1\nxt_register[24][31:0]
    41/66: $1\nxt_register[23][31:0]
    42/66: $1\nxt_register[22][31:0]
    43/66: $1\nxt_register[21][31:0]
    44/66: $1\nxt_register[20][31:0]
    45/66: $1\nxt_register[19][31:0]
    46/66: $1\nxt_register[18][31:0]
    47/66: $1\nxt_register[17][31:0]
    48/66: $1\nxt_register[16][31:0]
    49/66: $1\nxt_register[15][31:0]
    50/66: $1\nxt_register[14][31:0]
    51/66: $1\nxt_register[13][31:0]
    52/66: $1\nxt_register[12][31:0]
    53/66: $1\nxt_register[11][31:0]
    54/66: $1\nxt_register[10][31:0]
    55/66: $1\nxt_register[9][31:0]
    56/66: $1\nxt_register[8][31:0]
    57/66: $1\nxt_register[7][31:0]
    58/66: $1\nxt_register[6][31:0]
    59/66: $1\nxt_register[5][31:0]
    60/66: $1\nxt_register[4][31:0]
    61/66: $1\nxt_register[3][31:0]
    62/66: $1\nxt_register[2][31:0]
    63/66: $1\nxt_register[1][31:0]
    64/66: $1\nxt_register[0][31:0]
    65/66: $1$mem2reg_wr$\nxt_register$src/register_file.sv:64$145_ADDR[4:0]$224
    66/66: $1$mem2reg_wr$\nxt_register$src/register_file.sv:64$145_DATA[31:0]$225
Creating decoders for process `\register_file.$proc$src/register_file.sv:43$148'.
     1/66: $1$fordecl_block$141.i[31:0]$217
     2/66: $0\register[31][31:0]
     3/66: $0\register[30][31:0]
     4/66: $0\register[29][31:0]
     5/66: $0\register[28][31:0]
     6/66: $0\register[27][31:0]
     7/66: $0\register[26][31:0]
     8/66: $0\register[25][31:0]
     9/66: $0\register[24][31:0]
    10/66: $0\register[23][31:0]
    11/66: $0\register[22][31:0]
    12/66: $0\register[21][31:0]
    13/66: $0\register[20][31:0]
    14/66: $0\register[19][31:0]
    15/66: $0\register[18][31:0]
    16/66: $0\register[17][31:0]
    17/66: $0\register[16][31:0]
    18/66: $0\register[15][31:0]
    19/66: $0\register[14][31:0]
    20/66: $0\register[13][31:0]
    21/66: $0\register[12][31:0]
    22/66: $0\register[11][31:0]
    23/66: $0\register[10][31:0]
    24/66: $0\register[9][31:0]
    25/66: $0\register[8][31:0]
    26/66: $0\register[7][31:0]
    27/66: $0\register[6][31:0]
    28/66: $0\register[5][31:0]
    29/66: $0\register[4][31:0]
    30/66: $0\register[3][31:0]
    31/66: $0\register[2][31:0]
    32/66: $0\register[1][31:0]
    33/66: $1$fordecl_block$137.$for_loop$138[31].$fordecl_block$139.j[31:0]$216
    34/66: $1$fordecl_block$137.$for_loop$138[30].$fordecl_block$139.j[31:0]$215
    35/66: $1$fordecl_block$137.$for_loop$138[29].$fordecl_block$139.j[31:0]$214
    36/66: $1$fordecl_block$137.$for_loop$138[28].$fordecl_block$139.j[31:0]$213
    37/66: $1$fordecl_block$137.$for_loop$138[27].$fordecl_block$139.j[31:0]$212
    38/66: $1$fordecl_block$137.$for_loop$138[26].$fordecl_block$139.j[31:0]$211
    39/66: $1$fordecl_block$137.$for_loop$138[25].$fordecl_block$139.j[31:0]$210
    40/66: $1$fordecl_block$137.$for_loop$138[24].$fordecl_block$139.j[31:0]$209
    41/66: $1$fordecl_block$137.$for_loop$138[23].$fordecl_block$139.j[31:0]$208
    42/66: $1$fordecl_block$137.$for_loop$138[22].$fordecl_block$139.j[31:0]$207
    43/66: $1$fordecl_block$137.$for_loop$138[21].$fordecl_block$139.j[31:0]$206
    44/66: $1$fordecl_block$137.$for_loop$138[20].$fordecl_block$139.j[31:0]$205
    45/66: $1$fordecl_block$137.$for_loop$138[19].$fordecl_block$139.j[31:0]$204
    46/66: $1$fordecl_block$137.$for_loop$138[18].$fordecl_block$139.j[31:0]$203
    47/66: $1$fordecl_block$137.$for_loop$138[17].$fordecl_block$139.j[31:0]$202
    48/66: $1$fordecl_block$137.$for_loop$138[16].$fordecl_block$139.j[31:0]$201
    49/66: $1$fordecl_block$137.$for_loop$138[15].$fordecl_block$139.j[31:0]$200
    50/66: $1$fordecl_block$137.$for_loop$138[14].$fordecl_block$139.j[31:0]$199
    51/66: $1$fordecl_block$137.$for_loop$138[13].$fordecl_block$139.j[31:0]$198
    52/66: $1$fordecl_block$137.$for_loop$138[12].$fordecl_block$139.j[31:0]$197
    53/66: $1$fordecl_block$137.$for_loop$138[11].$fordecl_block$139.j[31:0]$196
    54/66: $1$fordecl_block$137.$for_loop$138[10].$fordecl_block$139.j[31:0]$195
    55/66: $1$fordecl_block$137.$for_loop$138[9].$fordecl_block$139.j[31:0]$194
    56/66: $1$fordecl_block$137.$for_loop$138[8].$fordecl_block$139.j[31:0]$193
    57/66: $1$fordecl_block$137.$for_loop$138[7].$fordecl_block$139.j[31:0]$192
    58/66: $1$fordecl_block$137.$for_loop$138[6].$fordecl_block$139.j[31:0]$191
    59/66: $1$fordecl_block$137.$for_loop$138[5].$fordecl_block$139.j[31:0]$190
    60/66: $1$fordecl_block$137.$for_loop$138[4].$fordecl_block$139.j[31:0]$189
    61/66: $1$fordecl_block$137.$for_loop$138[3].$fordecl_block$139.j[31:0]$188
    62/66: $1$fordecl_block$137.$for_loop$138[2].$fordecl_block$139.j[31:0]$187
    63/66: $1$fordecl_block$137.$for_loop$138[1].$fordecl_block$139.j[31:0]$186
    64/66: $1$fordecl_block$137.$for_loop$138[0].$fordecl_block$139.j[31:0]$185
    65/66: $1$fordecl_block$137.i[31:0]$184
    66/66: $0\register[0][31:0]
Creating decoders for process `\alu.$proc$src/alu.sv:0$118'.
     1/13: $3\ALUResult[31:0]
     2/13: $2\ALUResult[31:0]
     3/13: $9\zero[0:0]
     4/13: $8\zero[0:0]
     5/13: $7\zero[0:0]
     6/13: $6\zero[0:0]
     7/13: $5\zero[0:0]
     8/13: $4\zero[0:0]
     9/13: $3\zero[0:0]
    10/13: $2\zero[0:0]
    11/13: $1\zero[0:0]
    12/13: $1\negative[0:0]
    13/13: $1\ALUResult[31:0]
Creating decoders for process `\signExtender.$proc$src/signExtender.sv:0$93'.
     1/4: $4\immOut[31:0]
     2/4: $3\immOut[31:0]
     3/4: $2\immOut[31:0]
     4/4: $1\immOut[31:0]
Creating decoders for process `\ssdec.$proc$src/ssdec.sv:0$90'.
     1/1: $1$mem2reg_rd$\seg7$src/ssdec.sv:26$87_DATA[6:0]$92
Creating decoders for process `\ssdec.$proc$src/ssdec.sv:0$89'.
Creating decoders for process `\keysync.$proc$src/keysync.sv:15$84'.
     1/2: $0\delay[0:0]
     2/2: $0\keyclk[0:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:0$43'.
     1/11: $4\address[31:0]
     2/11: $4\nextData[7:0]
     3/11: $3\address[31:0]
     4/11: $3\nextData[7:0]
     5/11: $2\address[31:0]
     6/11: $2\nextData[7:0]
     7/11: $1\nextData[7:0]
     8/11: $1\address[31:0]
     9/11: $1\currFPGAWrite[0:0]
    10/11: $1\currFPGAEnable[0:0]
    11/11: $1\currCPUEnable[0:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:0$33'.
     1/3: $2\nextState[2:0]
     2/3: $1\nextState[2:0]
     3/3: $1\nextTrue[0:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:52$31'.
     1/1: $0\instructionTrue[0:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:44$29'.
     1/1: $0\data[7:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:35$27'.
     1/1: $0\state[2:0]
Creating decoders for process `\mux.$proc$src/mux.sv:0$26'.
     1/1: $1\out[31:0]
Creating decoders for process `\reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
Creating decoders for process `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
     1/1: $0\startup[2:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
     1/1: $0\recv[0:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
     1/1: $0\xmit[0:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
     1/2: $0\ctr[15:0]
     2/2: $0\hz100[0:0]

22.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ram.\pc_enable' from process `\ram.$proc$src/ram.sv:0$294'.
No latch inferred for signal `\ram.\next_state' from process `\ram.$proc$src/ram.sv:0$294'.
No latch inferred for signal `\edgeDetector.\button_p' from process `\edgeDetector.$proc$src/edgeDetector.sv:0$288'.
No latch inferred for signal `\writeToReg.\writeData' from process `\writeToReg.$proc$src/writeToReg.sv:0$282'.
No latch inferred for signal `\pc.\next_pc' from process `\pc.$proc$src/pc.sv:0$247'.
No latch inferred for signal `\control.\regWrite' from process `\control.$proc$src/control.sv:0$240'.
No latch inferred for signal `\control.\aluSrc' from process `\control.$proc$src/control.sv:0$240'.
No latch inferred for signal `\control.\memWrite' from process `\control.$proc$src/control.sv:0$240'.
No latch inferred for signal `\control.\memRead' from process `\control.$proc$src/control.sv:0$240'.
No latch inferred for signal `\control.\aluOP' from process `\control.$proc$src/control.sv:0$240'.
No latch inferred for signal `\control.\cuOP' from process `\control.$proc$src/control.sv:0$240'.
No latch inferred for signal `\control.\imm' from process `\control.$proc$src/control.sv:0$240'.
No latch inferred for signal `\control.\reg_1' from process `\control.$proc$src/control.sv:0$240'.
No latch inferred for signal `\control.\reg_2' from process `\control.$proc$src/control.sv:0$240'.
No latch inferred for signal `\control.\rd' from process `\control.$proc$src/control.sv:0$240'.
No latch inferred for signal `\register_file.$mem2reg_rd$\register$src/register_file.sv:69$147_DATA' from process `\register_file.$proc$src/register_file.sv:0$229'.
No latch inferred for signal `\register_file.$mem2reg_rd$\register$src/register_file.sv:68$146_DATA' from process `\register_file.$proc$src/register_file.sv:0$226'.
No latch inferred for signal `\register_file.$fordecl_block$143.i' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[0]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[1]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[2]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[3]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[4]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[5]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[6]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[7]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[8]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[9]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[10]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[11]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[12]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[13]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[14]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[15]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[16]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[17]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[18]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[19]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[20]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[21]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[22]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[23]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[24]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[25]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[26]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[27]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[28]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[29]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[30]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.\nxt_register[31]' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.$mem2reg_wr$\nxt_register$src/register_file.sv:64$145_ADDR' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\register_file.$mem2reg_wr$\nxt_register$src/register_file.sv:64$145_DATA' from process `\register_file.$proc$src/register_file.sv:0$218'.
No latch inferred for signal `\alu.\zero' from process `\alu.$proc$src/alu.sv:0$118'.
No latch inferred for signal `\alu.\negative' from process `\alu.$proc$src/alu.sv:0$118'.
No latch inferred for signal `\alu.\ALUResult' from process `\alu.$proc$src/alu.sv:0$118'.
No latch inferred for signal `\signExtender.\immOut' from process `\signExtender.$proc$src/signExtender.sv:0$93'.
No latch inferred for signal `\ssdec.$mem2reg_rd$\seg7$src/ssdec.sv:26$87_DATA' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[0]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[1]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[2]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[3]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[4]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[5]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[6]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[7]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[8]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[9]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[10]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[11]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[12]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[13]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[14]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\ssdec.\seg7[15]' from process `\ssdec.$proc$src/ssdec.sv:0$89'.
No latch inferred for signal `\fpgaModule.\address' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$43'.
No latch inferred for signal `\fpgaModule.\currCPUEnable' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$43'.
No latch inferred for signal `\fpgaModule.\currFPGAEnable' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$43'.
No latch inferred for signal `\fpgaModule.\currFPGAWrite' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$43'.
No latch inferred for signal `\fpgaModule.\nextData' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$43'.
No latch inferred for signal `\fpgaModule.\nextState' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$33'.
No latch inferred for signal `\fpgaModule.\nextTrue' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$33'.
No latch inferred for signal `\mux.\out' from process `\mux.$proc$src/mux.sv:0$26'.

22.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$615'.
  created $adff cell `$procdff$2997' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$608'.
  created $dff cell `$procdff$2998' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$604'.
  created $adff cell `$procdff$2999' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$597'.
  created $dff cell `$procdff$3000' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$594'.
  created $adff cell `$procdff$3001' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$591'.
  created $dff cell `$procdff$3002' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$588'.
  created $adff cell `$procdff$3003' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$585'.
  created $dff cell `$procdff$3004' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$583'.
  created $dff cell `$procdff$3005' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$581'.
  created $dff cell `$procdff$3006' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$577'.
  created $adff cell `$procdff$3007' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$570'.
  created $dff cell `$procdff$3008' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$566'.
  created $adff cell `$procdff$3009' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$559'.
  created $dff cell `$procdff$3010' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$556'.
  created $adff cell `$procdff$3011' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$553'.
  created $dff cell `$procdff$3012' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$550'.
  created $adff cell `$procdff$3013' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$547'.
  created $dff cell `$procdff$3014' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$545'.
  created $dff cell `$procdff$3015' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$543'.
  created $dff cell `$procdff$3016' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\input_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$783'.
  created $dff cell `$procdff$3017' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$783'.
  created $dff cell `$procdff$3018' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$783'.
  created $dff cell `$procdff$3019' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$783'.
  created $dff cell `$procdff$3020' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$783'.
  created $dff cell `$procdff$3021' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$783'.
  created $dff cell `$procdff$3022' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$755'.
  created $dff cell `$procdff$3023' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$755'.
  created $dff cell `$procdff$3024' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$755'.
  created $dff cell `$procdff$3025' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$755'.
  created $dff cell `$procdff$3026' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\output_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$755'.
  created $dff cell `$procdff$3027' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\output_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$755'.
  created $dff cell `$procdff$3028' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$755'.
  created $dff cell `$procdff$3029' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$755'.
  created $dff cell `$procdff$3030' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$755'.
  created $dff cell `$procdff$3031' with positive edge clock.
Creating register for signal `\ram.\data_out' using process `\ram.$proc$src/ram.sv:51$296'.
  created $dff cell `$procdff$3032' with positive edge clock.
Creating register for signal `\ram.\instr_out' using process `\ram.$proc$src/ram.sv:51$296'.
  created $dff cell `$procdff$3033' with positive edge clock.
Creating register for signal `\ram.$memwr$\memory$src/ram.sv:53$291_ADDR' using process `\ram.$proc$src/ram.sv:51$296'.
  created $dff cell `$procdff$3034' with positive edge clock.
Creating register for signal `\ram.$memwr$\memory$src/ram.sv:53$291_DATA' using process `\ram.$proc$src/ram.sv:51$296'.
  created $dff cell `$procdff$3035' with positive edge clock.
Creating register for signal `\ram.$memwr$\memory$src/ram.sv:53$291_EN' using process `\ram.$proc$src/ram.sv:51$296'.
  created $dff cell `$procdff$3036' with positive edge clock.
Creating register for signal `\ram.\state' using process `\ram.$proc$src/ram.sv:18$292'.
  created $adff cell `$procdff$3037' with positive edge clock and negative level reset.
Creating register for signal `\edgeDetector.\flip1' using process `\edgeDetector.$proc$src/edgeDetector.sv:9$286'.
  created $adff cell `$procdff$3038' with positive edge clock and negative level reset.
Creating register for signal `\edgeDetector.\flip2' using process `\edgeDetector.$proc$src/edgeDetector.sv:9$286'.
  created $adff cell `$procdff$3039' with positive edge clock and negative level reset.
Creating register for signal `\pc.\PC' using process `\pc.$proc$src/pc.sv:32$245'.
  created $adff cell `$procdff$3040' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.i' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3041' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[0].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3042' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[1].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3043' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[2].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3044' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[3].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3045' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[4].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3046' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[5].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3047' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[6].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3048' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[7].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3049' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[8].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3050' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[9].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3051' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[10].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3052' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[11].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3053' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[12].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3054' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[13].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3055' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[14].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3056' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[15].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3057' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[16].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3058' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[17].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3059' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[18].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3060' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[19].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3061' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[20].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3062' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[21].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3063' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[22].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3064' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[23].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3065' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[24].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3066' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[25].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3067' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[26].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3068' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[27].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3069' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[28].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3070' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[29].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3071' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[30].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3072' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$137.$for_loop$138[31].$fordecl_block$139.j' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3073' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$141.i' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $dff cell `$procdff$3076' with positive edge clock.
Creating register for signal `\register_file.\register[0]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3077' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[1]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3078' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[2]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3079' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[3]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3080' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[4]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3081' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[5]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3082' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[6]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3083' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[7]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3084' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[8]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3085' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[9]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3086' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[10]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3087' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[11]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3088' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[12]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3089' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[13]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3090' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[14]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3091' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[15]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3092' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[16]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3093' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[17]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3094' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[18]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3095' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[19]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3096' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[20]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3097' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[21]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3098' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[22]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3099' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[23]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3100' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[24]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3101' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[25]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3102' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[26]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3103' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[27]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3104' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[28]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3105' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[29]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3106' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[30]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3107' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[31]' using process `\register_file.$proc$src/register_file.sv:43$148'.
  created $adff cell `$procdff$3108' with positive edge clock and negative level reset.
Creating register for signal `\keysync.\keyclk' using process `\keysync.$proc$src/keysync.sv:15$84'.
  created $adff cell `$procdff$3109' with positive edge clock and negative level reset.
Creating register for signal `\keysync.\delay' using process `\keysync.$proc$src/keysync.sv:15$84'.
  created $adff cell `$procdff$3110' with positive edge clock and negative level reset.
Creating register for signal `\fpgaModule.\instructionTrue' using process `\fpgaModule.$proc$src/fpgaModule.sv:52$31'.
  created $adff cell `$procdff$3111' with positive edge clock and negative level reset.
Creating register for signal `\fpgaModule.\data' using process `\fpgaModule.$proc$src/fpgaModule.sv:44$29'.
  created $adff cell `$procdff$3112' with positive edge clock and negative level reset.
Creating register for signal `\fpgaModule.\state' using process `\fpgaModule.$proc$src/fpgaModule.sv:35$27'.
  created $adff cell `$procdff$3113' with positive edge clock and negative level reset.
Creating register for signal `\reset_on_start.\startup' using process `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
  created $adff cell `$procdff$3114' with positive edge clock and positive level reset.
Creating register for signal `\ice40hx8k.\recv' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
  created $adff cell `$procdff$3115' with positive edge clock and negative level reset.
Creating register for signal `\ice40hx8k.\xmit' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
  created $adff cell `$procdff$3116' with positive edge clock and negative level reset.
Creating register for signal `\ice40hx8k.\ctr' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
  created $dff cell `$procdff$3117' with positive edge clock.
Creating register for signal `\ice40hx8k.\hz100' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
  created $dff cell `$procdff$3118' with positive edge clock.

22.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

22.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$618'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$615'.
Removing empty process `SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$615'.
Removing empty process `SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$614'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$608'.
Removing empty process `SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$608'.
Removing empty process `SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$607'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$604'.
Removing empty process `SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$604'.
Removing empty process `SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$603'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$597'.
Removing empty process `SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$597'.
Removing empty process `SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$596'.
Removing empty process `SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$594'.
Removing empty process `SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$593'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$591'.
Removing empty process `SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$591'.
Removing empty process `SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$590'.
Removing empty process `SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$588'.
Removing empty process `SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$587'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$585'.
Removing empty process `SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$585'.
Removing empty process `SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$584'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$583'.
Removing empty process `SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$583'.
Removing empty process `SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$582'.
Removing empty process `SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$581'.
Removing empty process `SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$580'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$577'.
Removing empty process `SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$577'.
Removing empty process `SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$576'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$570'.
Removing empty process `SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$570'.
Removing empty process `SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$569'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$566'.
Removing empty process `SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$566'.
Removing empty process `SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$565'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$559'.
Removing empty process `SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$559'.
Removing empty process `SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$558'.
Removing empty process `SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$556'.
Removing empty process `SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$555'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$553'.
Removing empty process `SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$553'.
Removing empty process `SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$552'.
Removing empty process `SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$550'.
Removing empty process `SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$549'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$547'.
Removing empty process `SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$547'.
Removing empty process `SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$546'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$545'.
Removing empty process `SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$545'.
Removing empty process `SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$544'.
Removing empty process `SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$543'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$802'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$801'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$800'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$799'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$798'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$797'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$783'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$783'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$782'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$781'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$780'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$779'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$778'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$777'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$776'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$775'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$774'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$755'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$755'.
Found and cleaned up 1 empty switch in `\ram.$proc$src/ram.sv:51$296'.
Removing empty process `ram.$proc$src/ram.sv:51$296'.
Found and cleaned up 2 empty switches in `\ram.$proc$src/ram.sv:0$294'.
Removing empty process `ram.$proc$src/ram.sv:0$294'.
Removing empty process `ram.$proc$src/ram.sv:18$292'.
Removing empty process `edgeDetector.$proc$src/edgeDetector.sv:0$288'.
Removing empty process `edgeDetector.$proc$src/edgeDetector.sv:9$286'.
Found and cleaned up 1 empty switch in `\writeToReg.$proc$src/writeToReg.sv:0$282'.
Removing empty process `writeToReg.$proc$src/writeToReg.sv:0$282'.
Found and cleaned up 2 empty switches in `\pc.$proc$src/pc.sv:0$247'.
Removing empty process `pc.$proc$src/pc.sv:0$247'.
Removing empty process `pc.$proc$src/pc.sv:32$245'.
Found and cleaned up 9 empty switches in `\control.$proc$src/control.sv:0$240'.
Removing empty process `control.$proc$src/control.sv:0$240'.
Found and cleaned up 1 empty switch in `\register_file.$proc$src/register_file.sv:0$229'.
Removing empty process `register_file.$proc$src/register_file.sv:0$229'.
Found and cleaned up 1 empty switch in `\register_file.$proc$src/register_file.sv:0$226'.
Removing empty process `register_file.$proc$src/register_file.sv:0$226'.
Found and cleaned up 2 empty switches in `\register_file.$proc$src/register_file.sv:0$218'.
Removing empty process `register_file.$proc$src/register_file.sv:0$218'.
Removing empty process `register_file.$proc$src/register_file.sv:43$148'.
Found and cleaned up 11 empty switches in `\alu.$proc$src/alu.sv:0$118'.
Removing empty process `alu.$proc$src/alu.sv:0$118'.
Found and cleaned up 4 empty switches in `\signExtender.$proc$src/signExtender.sv:0$93'.
Removing empty process `signExtender.$proc$src/signExtender.sv:0$93'.
Found and cleaned up 1 empty switch in `\ssdec.$proc$src/ssdec.sv:0$90'.
Removing empty process `ssdec.$proc$src/ssdec.sv:0$90'.
Removing empty process `ssdec.$proc$src/ssdec.sv:0$89'.
Removing empty process `keysync.$proc$src/keysync.sv:15$84'.
Found and cleaned up 4 empty switches in `\fpgaModule.$proc$src/fpgaModule.sv:0$43'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:0$43'.
Found and cleaned up 3 empty switches in `\fpgaModule.$proc$src/fpgaModule.sv:0$33'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:0$33'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:52$31'.
Found and cleaned up 1 empty switch in `\fpgaModule.$proc$src/fpgaModule.sv:44$29'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:44$29'.
Found and cleaned up 1 empty switch in `\fpgaModule.$proc$src/fpgaModule.sv:35$27'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:35$27'.
Found and cleaned up 1 empty switch in `\mux.$proc$src/mux.sv:0$26'.
Removing empty process `mux.$proc$src/mux.sv:0$26'.
Removing empty process `reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
Found and cleaned up 5 empty switches in `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Removing empty process `reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
Found and cleaned up 1 empty switch in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
Cleaned up 85 empty switches.

22.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~4 debug messages>
Optimizing module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~9 debug messages>
Optimizing module uart.
Optimizing module ram.
<suppressed ~11 debug messages>
Optimizing module edgeDetector.
<suppressed ~1 debug messages>
Optimizing module writeToReg.
<suppressed ~1 debug messages>
Optimizing module pc.
<suppressed ~8 debug messages>
Optimizing module control.
<suppressed ~11 debug messages>
Optimizing module register_file.
<suppressed ~35 debug messages>
Optimizing module alu.
<suppressed ~12 debug messages>
Optimizing module signExtender.
<suppressed ~1 debug messages>
Optimizing module ssdec.
<suppressed ~1 debug messages>
Optimizing module keysync.
Optimizing module bcd.
Optimizing module fpgaModule.
<suppressed ~6 debug messages>
Optimizing module mux.
Optimizing module top1.
Optimizing module top.
Optimizing module reset_on_start.
<suppressed ~2 debug messages>
Optimizing module ice40hx8k.

22.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module uart.
Deleting now unused module ram.
Deleting now unused module edgeDetector.
Deleting now unused module writeToReg.
Deleting now unused module pc.
Deleting now unused module control.
Deleting now unused module register_file.
Deleting now unused module alu.
Deleting now unused module signExtender.
Deleting now unused module ssdec.
Deleting now unused module keysync.
Deleting now unused module bcd.
Deleting now unused module fpgaModule.
Deleting now unused module mux.
Deleting now unused module top1.
Deleting now unused module top.
Deleting now unused module reset_on_start.
<suppressed ~29 debug messages>

22.5. Executing TRIBUF pass.

22.6. Executing DEMINOUT pass (demote inout ports to input or output).

22.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~110 debug messages>

22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 157 unused cells and 1042 unused wires.
<suppressed ~188 debug messages>

22.9. Executing CHECK pass (checking for obvious problems).
Checking module ice40hx8k...
Warning: Wire ice40hx8k.\ss7 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [7] is used but has no driver.
Warning: Wire ice40hx8k.\red is used but has no driver.
Warning: Wire ice40hx8k.\green is used but has no driver.
Warning: Wire ice40hx8k.\blue is used but has no driver.
Warning: Wire ice40hx8k.\txclk is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [7] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [6] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [5] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [4] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [3] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [2] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [1] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [0] is used but has no driver.
Found and reported 20 problems.

22.10. Executing OPT pass (performing simple optimizations).

22.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~3711 debug messages>
Removed a total of 1237 cells.

22.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1791.
    dead port 2/3 on $pmux $flatten\top_inst.\f1.\a1.$procmux$2942.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2958.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2187.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2403.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2007.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1647.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1827.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2223.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2439.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1503.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2043.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1683.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1863.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2259.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2475.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1539.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2691.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2698.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2706.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2715.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2725.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2736.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2748.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2761.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2775.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2790.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2079.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1719.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1899.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2295.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2511.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1144.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1146.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1152.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1154.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1167.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1169.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1182.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1184.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1196.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2115.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1208.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1215.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1575.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1217.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1224.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1226.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2547.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2331.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1239.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1935.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1755.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1252.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1262.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1275.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2151.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1290.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2583.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2367.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\rram.$procmux$1099.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\rram.$procmux$1105.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2832.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2835.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2838.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2844.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2847.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2853.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2881.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2889.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2898.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2907.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1611.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2917.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$2927.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\testpc.$procmux$1135.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1971.
Removed 77 multiplexer ports.
<suppressed ~77 debug messages>

22.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2190: { $flatten\top_inst.\f1.\DUT.$procmux$1491_CMP $auto$opt_reduce.cc:134:opt_pmux$3150 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1470: { $auto$opt_reduce.cc:134:opt_pmux$3152 $flatten\top_inst.\f1.\DUT.$procmux$1471_CMP }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2406: { $flatten\top_inst.\f1.\DUT.$procmux$1497_CMP $auto$opt_reduce.cc:134:opt_pmux$3154 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2010: { $flatten\top_inst.\f1.\DUT.$procmux$1486_CMP $auto$opt_reduce.cc:134:opt_pmux$3156 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1650: { $flatten\top_inst.\f1.\DUT.$procmux$1476_CMP $auto$opt_reduce.cc:134:opt_pmux$3158 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1830: { $flatten\top_inst.\f1.\DUT.$procmux$1481_CMP $auto$opt_reduce.cc:134:opt_pmux$3160 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2226: { $flatten\top_inst.\f1.\DUT.$procmux$1492_CMP $auto$opt_reduce.cc:134:opt_pmux$3162 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2442: { $flatten\top_inst.\f1.\DUT.$procmux$1498_CMP $auto$opt_reduce.cc:134:opt_pmux$3164 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1794: { $flatten\top_inst.\f1.\DUT.$procmux$1480_CMP $auto$opt_reduce.cc:134:opt_pmux$3166 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1506: { $flatten\top_inst.\f1.\DUT.$procmux$1472_CMP $auto$opt_reduce.cc:134:opt_pmux$3168 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2046: { $flatten\top_inst.\f1.\DUT.$procmux$1487_CMP $auto$opt_reduce.cc:134:opt_pmux$3170 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1686: { $flatten\top_inst.\f1.\DUT.$procmux$1477_CMP $auto$opt_reduce.cc:134:opt_pmux$3172 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1866: { $flatten\top_inst.\f1.\DUT.$procmux$1482_CMP $auto$opt_reduce.cc:134:opt_pmux$3174 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2262: { $flatten\top_inst.\f1.\DUT.$procmux$1493_CMP $auto$opt_reduce.cc:134:opt_pmux$3176 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2478: { $flatten\top_inst.\f1.\DUT.$procmux$1499_CMP $auto$opt_reduce.cc:134:opt_pmux$3178 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1542: { $flatten\top_inst.\f1.\DUT.$procmux$1473_CMP $auto$opt_reduce.cc:134:opt_pmux$3180 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2082: { $flatten\top_inst.\f1.\DUT.$procmux$1488_CMP $auto$opt_reduce.cc:134:opt_pmux$3182 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1902: { $flatten\top_inst.\f1.\DUT.$procmux$1483_CMP $auto$opt_reduce.cc:134:opt_pmux$3184 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2514: { $flatten\top_inst.\f1.\DUT.$procmux$1500_CMP $auto$opt_reduce.cc:134:opt_pmux$3186 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2298: { $flatten\top_inst.\f1.\DUT.$procmux$1494_CMP $auto$opt_reduce.cc:134:opt_pmux$3188 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1722: { $flatten\top_inst.\f1.\DUT.$procmux$1478_CMP $auto$opt_reduce.cc:134:opt_pmux$3190 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2118: { $flatten\top_inst.\f1.\DUT.$procmux$1489_CMP $auto$opt_reduce.cc:134:opt_pmux$3192 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1578: { $flatten\top_inst.\f1.\DUT.$procmux$1474_CMP $auto$opt_reduce.cc:134:opt_pmux$3194 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2550: { $flatten\top_inst.\f1.\DUT.$procmux$1501_CMP $auto$opt_reduce.cc:134:opt_pmux$3196 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2334: { $flatten\top_inst.\f1.\DUT.$procmux$1495_CMP $auto$opt_reduce.cc:134:opt_pmux$3198 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1938: { $flatten\top_inst.\f1.\DUT.$procmux$1484_CMP $auto$opt_reduce.cc:134:opt_pmux$3200 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1758: { $flatten\top_inst.\f1.\DUT.$procmux$1479_CMP $auto$opt_reduce.cc:134:opt_pmux$3202 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2154: { $flatten\top_inst.\f1.\DUT.$procmux$1490_CMP $auto$opt_reduce.cc:134:opt_pmux$3204 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1293: $auto$opt_reduce.cc:134:opt_pmux$3206
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1302: $auto$opt_reduce.cc:134:opt_pmux$3208
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1312: { $auto$opt_reduce.cc:134:opt_pmux$3214 $auto$opt_reduce.cc:134:opt_pmux$3212 $auto$opt_reduce.cc:134:opt_pmux$3210 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1333: $auto$opt_reduce.cc:134:opt_pmux$3216
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1338: $auto$opt_reduce.cc:134:opt_pmux$3218
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1363: $auto$opt_reduce.cc:134:opt_pmux$3220
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\rram.$procmux$1087:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299
      New ports: A=1'0, B=1'1, Y=$flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0]
      New connections: $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [31:1] = { $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\memory$src/ram.sv:53$291_EN[31:0]$299 [0] }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2370: { $flatten\top_inst.\f1.\DUT.$procmux$1496_CMP $auto$opt_reduce.cc:134:opt_pmux$3222 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1614: { $flatten\top_inst.\f1.\DUT.$procmux$1475_CMP $auto$opt_reduce.cc:134:opt_pmux$3224 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\write.$procmux$1114: { $flatten\top_inst.\f1.\write.$procmux$1123_CMP $flatten\top_inst.\f1.\write.$procmux$1122_CMP $flatten\top_inst.\f1.\write.$procmux$1121_CMP $flatten\top_inst.\f1.\write.$procmux$1120_CMP $flatten\top_inst.\f1.\write.$procmux$1119_CMP $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$116_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$115_Y $auto$opt_reduce.cc:134:opt_pmux$3226 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1974: { $flatten\top_inst.\f1.\DUT.$procmux$1485_CMP $auto$opt_reduce.cc:134:opt_pmux$3228 }
  Optimizing cells in module \ice40hx8k.
Performed a total of 39 changes.

22.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

22.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($adff) from module ice40hx8k (removing D path).
Setting constant 0-bit at position 0 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 1 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 2 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 3 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 4 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 5 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 6 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 7 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 8 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 9 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 10 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 11 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 12 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 13 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 14 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 15 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 16 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 17 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 18 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 19 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 20 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 21 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 22 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 23 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 24 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 25 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 26 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 27 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 28 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 29 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 30 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 31 on $flatten\top_inst.\f1.\DUT.$procdff$3077 ($dlatch) from module ice40hx8k.

22.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 1348 unused wires.
<suppressed ~29 debug messages>

22.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.10.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

22.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\a1.$procmux$2930: { \top_inst.f1.a1.f5.enable $auto$opt_reduce.cc:134:opt_pmux$3230 \top_inst.f1.a1.f10.enable }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\testpc.$procmux$1126: { $flatten\top_inst.\f1.\testpc.$procmux$1134_CMP $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:20$94_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$95_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$96_Y $auto$opt_reduce.cc:134:opt_pmux$3234 $auto$opt_reduce.cc:134:opt_pmux$3232 }
  Optimizing cells in module \ice40hx8k.
Performed a total of 2 changes.

22.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.10.13. Executing OPT_DFF pass (perform DFF optimizations).

22.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.10.16. Rerunning OPT passes. (Maybe there is more to do..)

22.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

22.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.10.20. Executing OPT_DFF pass (perform DFF optimizations).

22.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.10.23. Finished OPT passes. (There is nothing left to do.)

22.11. Executing FSM pass (extract and optimize FSM).

22.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ice40hx8k.ros.startup as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking ice40hx8k.top_inst.f1.a1.state as FSM state register:
    Users of register don't seem to benefit from recoding.

22.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

22.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

22.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

22.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

22.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

22.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

22.12. Executing OPT pass (performing simple optimizations).

22.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

22.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$3118 ($dff) from module ice40hx8k (D = $not$ice40/ice40hx8k.sv:18$3_Y, Q = \hz100).
Adding SRST signal on $procdff$3117 ($dff) from module ice40hx8k (D = $add$ice40/ice40hx8k.sv:21$4_Y [15:0], Q = \ctr, rval = 16'0000000000000000).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3022 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$912_Y, Q = \uart_inst.uart_tx_inst.bit_cnt).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3021 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$0\prescale_reg[18:0], Q = \uart_inst.uart_tx_inst.prescale_reg).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3020 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$853_Y, Q = \uart_inst.uart_tx_inst.data_reg).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3018 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$885_Y, Q = \uart_inst.uart_tx_inst.txd_reg).
Adding SRST signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3017 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$923_Y, Q = \uart_inst.uart_tx_inst.input_axis_tready_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3271 ($sdff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$921_Y, Q = \uart_inst.uart_tx_inst.input_axis_tready_reg).
Adding EN signal on $flatten\top_inst.\f1.\testpc.$procdff$3040 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\testpc.$2\next_pc[31:0], Q = \top_inst.f1.testpc.PC).
Adding EN signal on $flatten\top_inst.\f1.\a1.$procdff$3113 ($adff) from module ice40hx8k (D = \top_inst.f1.a1.nextState, Q = \top_inst.f1.a1.state).
Adding EN signal on $flatten\top_inst.\f1.\a1.$procdff$3112 ($adff) from module ice40hx8k (D = \top_inst.f1.a1.nextData, Q = \top_inst.f1.a1.data).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3108 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[31][31:0], Q = \top_inst.f1.DUT.register[31]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3107 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[30][31:0], Q = \top_inst.f1.DUT.register[30]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3106 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[29][31:0], Q = \top_inst.f1.DUT.register[29]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3105 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[28][31:0], Q = \top_inst.f1.DUT.register[28]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3104 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[27][31:0], Q = \top_inst.f1.DUT.register[27]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3103 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[26][31:0], Q = \top_inst.f1.DUT.register[26]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3102 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[25][31:0], Q = \top_inst.f1.DUT.register[25]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3101 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[24][31:0], Q = \top_inst.f1.DUT.register[24]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3100 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[23][31:0], Q = \top_inst.f1.DUT.register[23]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3099 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[22][31:0], Q = \top_inst.f1.DUT.register[22]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3098 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[21][31:0], Q = \top_inst.f1.DUT.register[21]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3097 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[20][31:0], Q = \top_inst.f1.DUT.register[20]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3096 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[19][31:0], Q = \top_inst.f1.DUT.register[19]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3095 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[18][31:0], Q = \top_inst.f1.DUT.register[18]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3094 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[17][31:0], Q = \top_inst.f1.DUT.register[17]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3093 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[16][31:0], Q = \top_inst.f1.DUT.register[16]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3092 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[15][31:0], Q = \top_inst.f1.DUT.register[15]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3091 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[14][31:0], Q = \top_inst.f1.DUT.register[14]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3090 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[13][31:0], Q = \top_inst.f1.DUT.register[13]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3089 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[12][31:0], Q = \top_inst.f1.DUT.register[12]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3088 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[11][31:0], Q = \top_inst.f1.DUT.register[11]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3087 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[10][31:0], Q = \top_inst.f1.DUT.register[10]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3086 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[9][31:0], Q = \top_inst.f1.DUT.register[9]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3085 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[8][31:0], Q = \top_inst.f1.DUT.register[8]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3084 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[7][31:0], Q = \top_inst.f1.DUT.register[7]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3083 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[6][31:0], Q = \top_inst.f1.DUT.register[6]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3082 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[5][31:0], Q = \top_inst.f1.DUT.register[5]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3081 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[4][31:0], Q = \top_inst.f1.DUT.register[4]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3080 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[3][31:0], Q = \top_inst.f1.DUT.register[3]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3079 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[2][31:0], Q = \top_inst.f1.DUT.register[2]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3078 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[1][31:0], Q = \top_inst.f1.DUT.register[1]).
Adding EN signal on $flatten\ros.$procdff$3114 ($adff) from module ice40hx8k (D = $flatten\ros.$0\startup[2:0], Q = \ros.startup).

22.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 41 unused cells and 41 unused wires.
<suppressed ~74 debug messages>

22.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~38 debug messages>

22.12.9. Rerunning OPT passes. (Maybe there is more to do..)

22.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

22.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1470: $flatten\top_inst.\f1.\DUT.$procmux$1471_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1506: $flatten\top_inst.\f1.\DUT.$procmux$1472_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1542: $flatten\top_inst.\f1.\DUT.$procmux$1473_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1578: $flatten\top_inst.\f1.\DUT.$procmux$1474_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1614: $flatten\top_inst.\f1.\DUT.$procmux$1475_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1650: $flatten\top_inst.\f1.\DUT.$procmux$1476_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1686: $flatten\top_inst.\f1.\DUT.$procmux$1477_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1722: $flatten\top_inst.\f1.\DUT.$procmux$1478_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1758: $flatten\top_inst.\f1.\DUT.$procmux$1479_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1794: $flatten\top_inst.\f1.\DUT.$procmux$1480_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1830: $flatten\top_inst.\f1.\DUT.$procmux$1481_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1866: $flatten\top_inst.\f1.\DUT.$procmux$1482_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1902: $flatten\top_inst.\f1.\DUT.$procmux$1483_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1938: $flatten\top_inst.\f1.\DUT.$procmux$1484_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1974: $flatten\top_inst.\f1.\DUT.$procmux$1485_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2010: $flatten\top_inst.\f1.\DUT.$procmux$1486_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2046: $flatten\top_inst.\f1.\DUT.$procmux$1487_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2082: $flatten\top_inst.\f1.\DUT.$procmux$1488_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2118: $flatten\top_inst.\f1.\DUT.$procmux$1489_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2154: $flatten\top_inst.\f1.\DUT.$procmux$1490_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2190: $flatten\top_inst.\f1.\DUT.$procmux$1491_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2226: $flatten\top_inst.\f1.\DUT.$procmux$1492_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2262: $flatten\top_inst.\f1.\DUT.$procmux$1493_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2298: $flatten\top_inst.\f1.\DUT.$procmux$1494_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2334: $flatten\top_inst.\f1.\DUT.$procmux$1495_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2370: $flatten\top_inst.\f1.\DUT.$procmux$1496_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2406: $flatten\top_inst.\f1.\DUT.$procmux$1497_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2442: $flatten\top_inst.\f1.\DUT.$procmux$1498_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2478: $flatten\top_inst.\f1.\DUT.$procmux$1499_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2514: $flatten\top_inst.\f1.\DUT.$procmux$1500_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2550: $flatten\top_inst.\f1.\DUT.$procmux$1501_CMP
  Optimizing cells in module \ice40hx8k.
Performed a total of 31 changes.

22.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

22.12.13. Executing OPT_DFF pass (perform DFF optimizations).

22.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

22.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.12.16. Rerunning OPT passes. (Maybe there is more to do..)

22.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

22.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.12.20. Executing OPT_DFF pass (perform DFF optimizations).

22.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.12.23. Finished OPT passes. (There is nothing left to do.)

22.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 20 address bits (of 32) from memory init port ice40hx8k.$flatten\top_inst.\f1.\rram.$meminit$\memory$src/ram.sv:0$308 (top_inst.f1.rram.memory).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$add$ice40/ice40hx8k.sv:21$4 ($add).
Removed top 16 bits (of 32) from port Y of cell ice40hx8k.$add$ice40/ice40hx8k.sv:21$4 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$785 ($sub).
Removed top 13 bits (of 32) from port Y of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$785 ($sub).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:102$790 ($gt).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$791 ($sub).
Removed top 28 bits (of 32) from port Y of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$791 ($sub).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$eq$ice40/uart/uart_tx.v:106$794 ($eq).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$784 ($gt).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$3283 ($ne).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\enableWrite.$procmux$2975 ($mux).
Removed top 20 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\enableFpgaAddress.$procmux$2975 ($mux).
Removed top 4 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:20$94 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2867_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2868_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2869_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2870_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2871_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2872_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2873_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2867_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2868_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2869_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2870_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2871_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2872_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2873_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f2.$add$src/fpgaModule.sv:158$48 ($add).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2966_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2965_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2964_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2944_CMP0 ($eq).
Removed top 20 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2936 ($pmux).
Removed top 23 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2915 ($mux).
Removed top 25 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2896 ($mux).
Removed top 23 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$2879 ($mux).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$eq$src/fpgaModule.sv:85$37 ($eq).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$eq$src/fpgaModule.sv:83$35 ($eq).
Removed top 28 bits (of 31) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f2.$mul$src/fpgaModule.sv:158$47 ($mul).
Removed top 24 bits (of 31) from port Y of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f2.$mul$src/fpgaModule.sv:158$47 ($mul).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2791_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2776_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2737_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2726_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2716_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2707_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2696 ($mux).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2692_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2689 ($mux).
Removed top 4 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1501_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1500_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1499_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1498_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1497_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1496_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1495_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1494_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1493_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1492_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1491_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1490_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1489_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1488_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1487_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1431_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1430_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1429_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1428_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1427_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1426_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1425_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1424_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1423_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1422_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1421_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1420_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1419_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1418_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1417_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1398_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1397_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1396_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1395_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1394_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1393_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1392_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1391_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1390_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1389_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1388_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1387_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1386_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1385_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1384_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1300_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1299_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1276_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1263_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1218_CMP0 ($eq).
Removed top 5 bits (of 6) from mux cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1213 ($mux).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1194_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1193_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1189_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1180 ($mux).
Removed top 5 bits (of 6) from mux cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1165 ($mux).
Removed top 1 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1147_CMP0 ($eq).
Removed top 5 bits (of 6) from mux cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1142 ($mux).
Removed top 4 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\testpc.$procmux$1134_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$254 ($add).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\write.$procmux$1123_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\write.$procmux$1122_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\write.$procmux$1121_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\write.$procmux$1120_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\write.$procmux$1119_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$116 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$113 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$111 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$109 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$107 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$106 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$104 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$102 ($eq).
Removed top 3 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$100 ($eq).
Removed top 3 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$98 ($eq).
Removed top 3 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$96 ($eq).
Removed top 3 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$95 ($eq).
Removed top 16 bits (of 32) from wire ice40hx8k.$add$ice40/ice40hx8k.sv:21$4_Y.
Removed top 23 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.$2\address[31:0].
Removed top 25 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.$3\address[31:0].
Removed top 23 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.$4\address[31:0].
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\a1.\f2.$mul$src/fpgaModule.sv:158$47_Y.
Removed top 31 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\arith.$2\ALUResult[31:0].
Removed top 31 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\arith.$3\ALUResult[31:0].
Removed top 3 bits (of 4) from wire ice40hx8k.$flatten\top_inst.\f1.\controller.$5\aluOP[3:0].
Removed top 5 bits (of 6) from wire ice40hx8k.$flatten\top_inst.\f1.\controller.$6\cuOP[5:0].
Removed top 5 bits (of 6) from wire ice40hx8k.$flatten\top_inst.\f1.\controller.$8\cuOP[5:0].
Removed top 5 bits (of 6) from wire ice40hx8k.$flatten\top_inst.\f1.\controller.$9\cuOP[5:0].
Removed top 28 bits (of 32) from wire ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$791_Y.
Removed top 13 bits (of 32) from wire ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$785_Y.

22.14. Executing PEEPOPT pass (run peephole optimizers).

22.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

22.16. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module ice40hx8k that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\top_inst.\f1.\arith.$sshr$src/alu.sv:37$121 ($sshr):
    Found 36 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$3226 $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$95_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$96_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$115_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$116_Y $flatten\top_inst.\f1.\write.$procmux$1119_CMP $flatten\top_inst.\f1.\write.$procmux$1120_CMP $flatten\top_inst.\f1.\write.$procmux$1121_CMP $flatten\top_inst.\f1.\write.$procmux$1122_CMP $flatten\top_inst.\f1.\write.$procmux$1123_CMP $flatten\top_inst.\f1.\DUT.$procmux$1471_CMP $flatten\top_inst.\f1.\DUT.$procmux$1472_CMP $flatten\top_inst.\f1.\DUT.$procmux$1473_CMP $flatten\top_inst.\f1.\DUT.$procmux$1474_CMP $flatten\top_inst.\f1.\DUT.$procmux$1475_CMP $flatten\top_inst.\f1.\DUT.$procmux$1476_CMP $flatten\top_inst.\f1.\DUT.$procmux$1477_CMP $flatten\top_inst.\f1.\DUT.$procmux$1478_CMP $flatten\top_inst.\f1.\DUT.$procmux$1479_CMP $flatten\top_inst.\f1.\DUT.$procmux$1480_CMP $flatten\top_inst.\f1.\DUT.$procmux$1481_CMP $flatten\top_inst.\f1.\DUT.$procmux$1482_CMP $flatten\top_inst.\f1.\DUT.$procmux$1483_CMP $flatten\top_inst.\f1.\DUT.$procmux$1484_CMP $flatten\top_inst.\f1.\DUT.$procmux$1485_CMP $flatten\top_inst.\f1.\DUT.$procmux$1486_CMP $flatten\top_inst.\f1.\DUT.$procmux$1487_CMP $flatten\top_inst.\f1.\DUT.$procmux$1488_CMP $flatten\top_inst.\f1.\DUT.$procmux$1489_CMP $flatten\top_inst.\f1.\DUT.$procmux$1490_CMP $flatten\top_inst.\f1.\DUT.$procmux$1491_CMP $flatten\top_inst.\f1.\DUT.$procmux$1492_CMP $flatten\top_inst.\f1.\DUT.$procmux$1493_CMP $flatten\top_inst.\f1.\DUT.$procmux$1494_CMP $flatten\top_inst.\f1.\DUT.$procmux$1495_CMP $flatten\top_inst.\f1.\DUT.$procmux$1496_CMP $flatten\top_inst.\f1.\DUT.$procmux$1497_CMP $flatten\top_inst.\f1.\DUT.$procmux$1498_CMP $flatten\top_inst.\f1.\DUT.$procmux$1499_CMP $flatten\top_inst.\f1.\DUT.$procmux$1500_CMP $flatten\top_inst.\f1.\DUT.$procmux$1501_CMP $flatten\top_inst.\f1.\arith.$procmux$2776_CMP $auto$opt_reduce.cc:134:opt_pmux$3234 $flatten\top_inst.\f1.\a1.$procmux$2944_CMP $auto$opt_reduce.cc:134:opt_pmux$3232 }.
    No candidates found.
  Analyzing resource sharing options for $flatten\top_inst.\f1.\arith.$shr$src/alu.sv:45$123 ($shr):
    Found 36 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$3226 $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$95_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$96_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$115_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$116_Y $flatten\top_inst.\f1.\write.$procmux$1119_CMP $flatten\top_inst.\f1.\write.$procmux$1120_CMP $flatten\top_inst.\f1.\write.$procmux$1121_CMP $flatten\top_inst.\f1.\write.$procmux$1122_CMP $flatten\top_inst.\f1.\write.$procmux$1123_CMP $flatten\top_inst.\f1.\DUT.$procmux$1471_CMP $flatten\top_inst.\f1.\DUT.$procmux$1472_CMP $flatten\top_inst.\f1.\DUT.$procmux$1473_CMP $flatten\top_inst.\f1.\DUT.$procmux$1474_CMP $flatten\top_inst.\f1.\DUT.$procmux$1475_CMP $flatten\top_inst.\f1.\DUT.$procmux$1476_CMP $flatten\top_inst.\f1.\DUT.$procmux$1477_CMP $flatten\top_inst.\f1.\DUT.$procmux$1478_CMP $flatten\top_inst.\f1.\DUT.$procmux$1479_CMP $flatten\top_inst.\f1.\DUT.$procmux$1480_CMP $flatten\top_inst.\f1.\DUT.$procmux$1481_CMP $flatten\top_inst.\f1.\DUT.$procmux$1482_CMP $flatten\top_inst.\f1.\DUT.$procmux$1483_CMP $flatten\top_inst.\f1.\DUT.$procmux$1484_CMP $flatten\top_inst.\f1.\DUT.$procmux$1485_CMP $flatten\top_inst.\f1.\DUT.$procmux$1486_CMP $flatten\top_inst.\f1.\DUT.$procmux$1487_CMP $flatten\top_inst.\f1.\DUT.$procmux$1488_CMP $flatten\top_inst.\f1.\DUT.$procmux$1489_CMP $flatten\top_inst.\f1.\DUT.$procmux$1490_CMP $flatten\top_inst.\f1.\DUT.$procmux$1491_CMP $flatten\top_inst.\f1.\DUT.$procmux$1492_CMP $flatten\top_inst.\f1.\DUT.$procmux$1493_CMP $flatten\top_inst.\f1.\DUT.$procmux$1494_CMP $flatten\top_inst.\f1.\DUT.$procmux$1495_CMP $flatten\top_inst.\f1.\DUT.$procmux$1496_CMP $flatten\top_inst.\f1.\DUT.$procmux$1497_CMP $flatten\top_inst.\f1.\DUT.$procmux$1498_CMP $flatten\top_inst.\f1.\DUT.$procmux$1499_CMP $flatten\top_inst.\f1.\DUT.$procmux$1500_CMP $flatten\top_inst.\f1.\DUT.$procmux$1501_CMP $flatten\top_inst.\f1.\arith.$procmux$2762_CMP $auto$opt_reduce.cc:134:opt_pmux$3234 $flatten\top_inst.\f1.\a1.$procmux$2944_CMP $auto$opt_reduce.cc:134:opt_pmux$3232 }.
    No candidates found.
  Analyzing resource sharing options for $flatten\top_inst.\f1.\arith.$shl$src/alu.sv:29$119 ($shl):
    Found 36 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$3226 $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$95_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$96_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$115_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$116_Y $flatten\top_inst.\f1.\write.$procmux$1119_CMP $flatten\top_inst.\f1.\write.$procmux$1120_CMP $flatten\top_inst.\f1.\write.$procmux$1121_CMP $flatten\top_inst.\f1.\write.$procmux$1122_CMP $flatten\top_inst.\f1.\write.$procmux$1123_CMP $flatten\top_inst.\f1.\DUT.$procmux$1471_CMP $flatten\top_inst.\f1.\DUT.$procmux$1472_CMP $flatten\top_inst.\f1.\DUT.$procmux$1473_CMP $flatten\top_inst.\f1.\DUT.$procmux$1474_CMP $flatten\top_inst.\f1.\DUT.$procmux$1475_CMP $flatten\top_inst.\f1.\DUT.$procmux$1476_CMP $flatten\top_inst.\f1.\DUT.$procmux$1477_CMP $flatten\top_inst.\f1.\DUT.$procmux$1478_CMP $flatten\top_inst.\f1.\DUT.$procmux$1479_CMP $flatten\top_inst.\f1.\DUT.$procmux$1480_CMP $flatten\top_inst.\f1.\DUT.$procmux$1481_CMP $flatten\top_inst.\f1.\DUT.$procmux$1482_CMP $flatten\top_inst.\f1.\DUT.$procmux$1483_CMP $flatten\top_inst.\f1.\DUT.$procmux$1484_CMP $flatten\top_inst.\f1.\DUT.$procmux$1485_CMP $flatten\top_inst.\f1.\DUT.$procmux$1486_CMP $flatten\top_inst.\f1.\DUT.$procmux$1487_CMP $flatten\top_inst.\f1.\DUT.$procmux$1488_CMP $flatten\top_inst.\f1.\DUT.$procmux$1489_CMP $flatten\top_inst.\f1.\DUT.$procmux$1490_CMP $flatten\top_inst.\f1.\DUT.$procmux$1491_CMP $flatten\top_inst.\f1.\DUT.$procmux$1492_CMP $flatten\top_inst.\f1.\DUT.$procmux$1493_CMP $flatten\top_inst.\f1.\DUT.$procmux$1494_CMP $flatten\top_inst.\f1.\DUT.$procmux$1495_CMP $flatten\top_inst.\f1.\DUT.$procmux$1496_CMP $flatten\top_inst.\f1.\DUT.$procmux$1497_CMP $flatten\top_inst.\f1.\DUT.$procmux$1498_CMP $flatten\top_inst.\f1.\DUT.$procmux$1499_CMP $flatten\top_inst.\f1.\DUT.$procmux$1500_CMP $flatten\top_inst.\f1.\DUT.$procmux$1501_CMP $flatten\top_inst.\f1.\arith.$procmux$2791_CMP $auto$opt_reduce.cc:134:opt_pmux$3234 $flatten\top_inst.\f1.\a1.$procmux$2944_CMP $auto$opt_reduce.cc:134:opt_pmux$3232 }.
    No candidates found.

22.17. Executing TECHMAP pass (map to technology primitives).

22.17.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

22.17.2. Continuing TECHMAP pass.
Using template $paramod$106e7676feb63f00b8f79ebab3ff16b0f4c109cb\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~118 debug messages>

22.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

22.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ice40hx8k:
  creating $macc model for $add$ice40/ice40hx8k.sv:21$4 ($add).
  creating $macc model for $flatten\top_inst.\f1.\a1.\f2.$add$src/fpgaModule.sv:158$48 ($add).
  creating $macc model for $flatten\top_inst.\f1.\a1.\f2.$mul$src/fpgaModule.sv:158$47 ($mul).
  creating $macc model for $flatten\top_inst.\f1.\arith.$add$src/alu.sv:53$125 ($add).
  creating $macc model for $flatten\top_inst.\f1.\arith.$sub$src/alu.sv:61$127 ($sub).
  creating $macc model for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:42$249 ($add).
  creating $macc model for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$251 ($add).
  creating $macc model for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$254 ($add).
  creating $macc model for $flatten\top_inst.\f1.\write.$add$src/writeToReg.sv:24$283 ($add).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$791 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$785 ($sub).
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$785.
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$791.
  creating $alu model for $macc $flatten\top_inst.\f1.\write.$add$src/writeToReg.sv:24$283.
  creating $alu model for $macc $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$254.
  creating $alu model for $macc $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$251.
  creating $alu model for $macc $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:42$249.
  creating $alu model for $macc $flatten\top_inst.\f1.\arith.$sub$src/alu.sv:61$127.
  creating $alu model for $macc $flatten\top_inst.\f1.\arith.$add$src/alu.sv:53$125.
  creating $alu model for $macc $flatten\top_inst.\f1.\a1.\f2.$add$src/fpgaModule.sv:158$48.
  creating $alu model for $macc $add$ice40/ice40hx8k.sv:21$4.
  creating $macc cell for $flatten\top_inst.\f1.\a1.\f2.$mul$src/fpgaModule.sv:158$47: $auto$alumacc.cc:365:replace_macc$3462
  creating $alu model for $flatten\top_inst.\f1.\arith.$lt$src/alu.sv:100$136 ($lt): new $alu
  creating $alu model for $flatten\top_inst.\f1.\arith.$lt$src/alu.sv:93$135 ($lt): merged with $flatten\top_inst.\f1.\arith.$sub$src/alu.sv:61$127.
  creating $alu model for $flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$784 ($gt): new $alu
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$784: $auto$alumacc.cc:485:replace_alu$3465
  creating $alu cell for $add$ice40/ice40hx8k.sv:21$4: $auto$alumacc.cc:485:replace_alu$3470
  creating $alu cell for $flatten\top_inst.\f1.\a1.\f2.$add$src/fpgaModule.sv:158$48: $auto$alumacc.cc:485:replace_alu$3473
  creating $alu cell for $flatten\top_inst.\f1.\arith.$lt$src/alu.sv:100$136: $auto$alumacc.cc:485:replace_alu$3476
  creating $alu cell for $flatten\top_inst.\f1.\arith.$add$src/alu.sv:53$125: $auto$alumacc.cc:485:replace_alu$3481
  creating $alu cell for $flatten\top_inst.\f1.\arith.$sub$src/alu.sv:61$127, $flatten\top_inst.\f1.\arith.$lt$src/alu.sv:93$135: $auto$alumacc.cc:485:replace_alu$3484
  creating $alu cell for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:42$249: $auto$alumacc.cc:485:replace_alu$3491
  creating $alu cell for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$251: $auto$alumacc.cc:485:replace_alu$3494
  creating $alu cell for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$254: $auto$alumacc.cc:485:replace_alu$3497
  creating $alu cell for $flatten\top_inst.\f1.\write.$add$src/writeToReg.sv:24$283: $auto$alumacc.cc:485:replace_alu$3500
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$791: $auto$alumacc.cc:485:replace_alu$3503
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$785: $auto$alumacc.cc:485:replace_alu$3506
  created 12 $alu and 1 $macc cells.

22.21. Executing OPT pass (performing simple optimizations).

22.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~4 debug messages>

22.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

22.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\arith.$procmux$2805: { $flatten\top_inst.\f1.\arith.$procmux$2791_CMP $flatten\top_inst.\f1.\arith.$procmux$2776_CMP $flatten\top_inst.\f1.\arith.$procmux$2762_CMP $flatten\top_inst.\f1.\arith.$procmux$2749_CMP $flatten\top_inst.\f1.\arith.$procmux$2737_CMP $flatten\top_inst.\f1.\arith.$procmux$2726_CMP $flatten\top_inst.\f1.\arith.$procmux$2716_CMP $flatten\top_inst.\f1.\arith.$procmux$2707_CMP }
  Optimizing cells in module \ice40hx8k.
Performed a total of 1 changes.

22.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

22.21.6. Executing OPT_DFF pass (perform DFF optimizations).

22.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 1 unused cells and 7 unused wires.
<suppressed ~2 debug messages>

22.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.21.9. Rerunning OPT passes. (Maybe there is more to do..)

22.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

22.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.21.13. Executing OPT_DFF pass (perform DFF optimizations).

22.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.21.16. Finished OPT passes. (There is nothing left to do.)

22.22. Executing MEMORY pass.

22.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

22.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

22.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing ice40hx8k.top_inst.f1.rram.memory write port 0.

22.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

22.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\top_inst.f1.rram.memory'[0] in module `\ice40hx8k': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\top_inst.f1.rram.memory'[1] in module `\ice40hx8k': merging output FF to cell.
    Write port 0: non-transparent.

22.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 2 unused cells and 66 unused wires.
<suppressed ~3 debug messages>

22.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory ice40hx8k.top_inst.f1.rram.memory by address:

22.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

22.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

22.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory ice40hx8k.top_inst.f1.rram.memory via $__ICE40_RAM4K_
<suppressed ~81 debug messages>

22.25. Executing TECHMAP pass (map to technology primitives).

22.25.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

22.25.2. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

22.25.3. Continuing TECHMAP pass.
Using template $paramod$14f3ae77ff1994b59f02d085858f48b2e81447f9\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$9ead2d60aa7e2bb544911774aa33b2b6bc653ef1\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$952e7e044ecb9d2ce8b4c7c18cb99c1b9a42b1bc\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$295b7b0448c368dc1e63094d4f7fa7fe9045aedc\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$0197607a6576bbe5db35ec7ea600051da82692db\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$bbc337e23cba422d34c7235c0f66b3ebaa273773\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$14a0c1ed50f7189b0ff96411a19535e2d1f6ebc0\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$cca925c0e1b39f6881dd2c3ae2fcb0315a4019cb\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$3331ac9f2c7fcf4c178875cac314a7c9a5501159\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$cd6d61850236ca6f13a362717cb8db8c29d7d03f\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$b4aa841b598d48dd641accb2c8163942d2a79a5a\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$e9ce038bab584a6271420ce64973ae25d2bd1c65\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$5cf3dde05a044c192d5d524558f33274f6509f7e\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$39871e48608e7b8f2717e1b2a5953a879dceef41\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$8cf3be625d703eb98fd10609136c434534bac68b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$bd14f85a3d0c48e95cc4a0ce0cdc2bd8080bbea1\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$99829fd1369827005f832c55fd5154e0c7571807\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~425 debug messages>

22.26. Executing ICE40_BRAMINIT pass.

22.27. Executing OPT pass (performing simple optimizations).

22.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~481 debug messages>

22.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

22.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $procdff$3116 ($adff) from module ice40hx8k (removing D path).
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$3604 ($dffe) from module ice40hx8k.
Adding EN signal on $auto$ff.cc:266:slice$3273 ($adffe) from module ice40hx8k (D = $flatten\top_inst.\f1.\testpc.$2\next_pc[31:0] [0], Q = \top_inst.f1.testpc.PC [0]).
Adding EN signal on $auto$ff.cc:266:slice$3273 ($adffe) from module ice40hx8k (D = $flatten\top_inst.\f1.\testpc.$2\next_pc[31:0] [1], Q = \top_inst.f1.testpc.PC [1]).
Adding SRST signal on $auto$ff.cc:266:slice$3262 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$880_Y, Q = \uart_inst.uart_tx_inst.txd_reg, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3253 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$848_Y [8], Q = \uart_inst.uart_tx_inst.data_reg [8], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3237 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$907_Y, Q = \uart_inst.uart_tx_inst.bit_cnt, rval = 4'1001).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$3592 ($dffe) from module ice40hx8k.
Setting constant 0-bit at position 0 on $auto$memory_libmap.cc:1668:generate_mux$3604 ($dff) from module ice40hx8k.
Setting constant 0-bit at position 0 on $procdff$3116 ($dlatch) from module ice40hx8k.

22.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 10 unused cells and 998 unused wires.
<suppressed ~16 debug messages>

22.27.5. Rerunning OPT passes. (Removed registers in this run.)

22.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~4 debug messages>

22.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

22.27.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1623:emulate_read_first$3578 ($dff) from module ice40hx8k (D = \top_inst.f1.aluMux.in2 [31:9], Q = $auto$mem.cc:1619:emulate_read_first$3575 [31:9], rval = 23'00000000000000000000000).
Setting constant 0-bit at position 10 on $auto$mem.cc:1624:emulate_read_first$3579 ($dff) from module ice40hx8k.
Setting constant 0-bit at position 11 on $auto$mem.cc:1624:emulate_read_first$3579 ($dff) from module ice40hx8k.

22.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

22.27.10. Rerunning OPT passes. (Removed registers in this run.)

22.27.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.27.13. Executing OPT_DFF pass (perform DFF optimizations).

22.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.27.15. Finished fast OPT passes.

22.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

22.29. Executing OPT pass (performing simple optimizations).

22.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

22.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $demux cell $auto$memory_libmap.cc:1641:generate_demux$3640: { }
    Consolidated identical input bits for $mux cell $flatten\ros.$procmux$2980:
      Old ports: A=3'001, B=3'111, Y=$flatten\ros.$procmux$2980_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ros.$procmux$2980_Y [1]
      New connections: { $flatten\ros.$procmux$2980_Y [2] $flatten\ros.$procmux$2980_Y [0] } = { $flatten\ros.$procmux$2980_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\a1.$procmux$2879:
      Old ports: A=9'101000000, B=9'011110000, Y=$auto$wreduce.cc:461:run$3449 [8:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:461:run$3449 [8] $auto$wreduce.cc:461:run$3449 [4] }
      New connections: { $auto$wreduce.cc:461:run$3449 [7:5] $auto$wreduce.cc:461:run$3449 [3:0] } = { $auto$wreduce.cc:461:run$3449 [4] 1'1 $auto$wreduce.cc:461:run$3449 [4] 4'0000 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\a1.$procmux$2896:
      Old ports: A=7'1000000, B=7'0000100, Y=$auto$wreduce.cc:461:run$3448 [6:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:461:run$3448 [6] $auto$wreduce.cc:461:run$3448 [2] }
      New connections: { $auto$wreduce.cc:461:run$3448 [5:3] $auto$wreduce.cc:461:run$3448 [1:0] } = 5'00000
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\a1.$procmux$2915:
      Old ports: A=9'101000000, B=9'011011100, Y=$auto$wreduce.cc:461:run$3447 [8:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:461:run$3447 [8] $auto$wreduce.cc:461:run$3447 [2] }
      New connections: { $auto$wreduce.cc:461:run$3447 [7:3] $auto$wreduce.cc:461:run$3447 [1:0] } = { $auto$wreduce.cc:461:run$3447 [2] 2'10 $auto$wreduce.cc:461:run$3447 [2] $auto$wreduce.cc:461:run$3447 [2] 2'00 }
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\a1.$procmux$2936:
      Old ports: A=12'000101000000, B={ 3'000 $auto$wreduce.cc:461:run$3447 [8:0] 5'00010 $auto$wreduce.cc:461:run$3448 [6:0] 3'000 $auto$wreduce.cc:461:run$3449 [8:0] 12'000100011000 }, Y=\top_inst.f1.enableFpgaAddress.in1 [11:0]
      New ports: A=9'101000000, B={ $auto$wreduce.cc:461:run$3447 [8:0] 2'10 $auto$wreduce.cc:461:run$3448 [6:0] $auto$wreduce.cc:461:run$3449 [8:0] 9'100011000 }, Y=\top_inst.f1.enableFpgaAddress.in1 [8:0]
      New connections: \top_inst.f1.enableFpgaAddress.in1 [11:9] = 3'000
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\a1.$procmux$2956:
      Old ports: A=3'011, B=3'100, Y=$flatten\top_inst.\f1.\a1.$2\nextState[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\top_inst.\f1.\a1.$2\nextState[2:0] [2] $flatten\top_inst.\f1.\a1.$2\nextState[2:0] [0] }
      New connections: $flatten\top_inst.\f1.\a1.$2\nextState[2:0] [1] = $flatten\top_inst.\f1.\a1.$2\nextState[2:0] [0]
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\controller.$procmux$1150:
      Old ports: A=4'0110, B=4'1001, Y=$flatten\top_inst.\f1.\controller.$3\aluOP[3:0]
      New ports: A=2'10, B=2'01, Y=$flatten\top_inst.\f1.\controller.$3\aluOP[3:0] [1:0]
      New connections: $flatten\top_inst.\f1.\controller.$3\aluOP[3:0] [3:2] = { $flatten\top_inst.\f1.\controller.$3\aluOP[3:0] [0] $flatten\top_inst.\f1.\controller.$3\aluOP[3:0] [1] }
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1187:
      Old ports: A={ 5'01110 $auto$wreduce.cc:461:run$3453 [0] }, B={ 41'01111110000010000110010010010101111010001 $auto$wreduce.cc:461:run$3454 [0] }, Y=$flatten\top_inst.\f1.\controller.$7\cuOP[5:0]
      New ports: A={ 4'0110 $auto$wreduce.cc:461:run$3453 [0] }, B={ 34'0111110000100011010010101011101001 $auto$wreduce.cc:461:run$3454 [0] }, Y={ $flatten\top_inst.\f1.\controller.$7\cuOP[5:0] [5] $flatten\top_inst.\f1.\controller.$7\cuOP[5:0] [3:0] }
      New connections: $flatten\top_inst.\f1.\controller.$7\cuOP[5:0] [4] = $flatten\top_inst.\f1.\controller.$7\cuOP[5:0] [3]
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1230:
      Old ports: A=6'010010, B={ 41'01001101010001011001011101100001100101101 $auto$wreduce.cc:461:run$3454 [0] }, Y=$flatten\top_inst.\f1.\controller.$5\cuOP[5:0]
      New ports: A=4'0010, B={ 27'001101000110011110001001101 $auto$wreduce.cc:461:run$3454 [0] }, Y=$flatten\top_inst.\f1.\controller.$5\cuOP[5:0] [3:0]
      New connections: $flatten\top_inst.\f1.\controller.$5\cuOP[5:0] [5:4] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1258:
      Old ports: A=6'100110, B=18'001111010000010001, Y=$flatten\top_inst.\f1.\controller.$4\cuOP[5:0]
      New ports: A=5'10010, B=15'001110100001001, Y={ $flatten\top_inst.\f1.\controller.$4\cuOP[5:0] [5:3] $flatten\top_inst.\f1.\controller.$4\cuOP[5:0] [1:0] }
      New connections: $flatten\top_inst.\f1.\controller.$4\cuOP[5:0] [2] = $flatten\top_inst.\f1.\controller.$4\cuOP[5:0] [1]
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1269:
      Old ports: A=6'100110, B=30'001010001011001100001101001110, Y=$flatten\top_inst.\f1.\controller.$3\cuOP[5:0]
      New ports: A=5'10110, B=25'0101001011011000110101110, Y={ $flatten\top_inst.\f1.\controller.$3\cuOP[5:0] [5] $flatten\top_inst.\f1.\controller.$3\cuOP[5:0] [3:0] }
      New connections: $flatten\top_inst.\f1.\controller.$3\cuOP[5:0] [4] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1283:
      Old ports: A=6'100110, B=36'000100000101000110000111001000001001, Y=$flatten\top_inst.\f1.\controller.$2\cuOP[5:0]
      New ports: A=5'10110, B=30'001000010100110001110100001001, Y={ $flatten\top_inst.\f1.\controller.$2\cuOP[5:0] [5] $flatten\top_inst.\f1.\controller.$2\cuOP[5:0] [3:0] }
      New connections: $flatten\top_inst.\f1.\controller.$2\cuOP[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\signex.$procmux$2829:
      Old ports: A={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11:0] }, B={ \top_inst.f1.signex.imm 12'000000000000 }, Y=$flatten\top_inst.\f1.\signex.$4\immOut[31:0]
      New ports: A={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11:0] }, B={ \top_inst.f1.signex.imm [19:12] \top_inst.f1.signex.imm [10:0] 12'000000000000 }, Y={ $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [22:0] }
      New connections: $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [23] = \top_inst.f1.signex.imm [11]
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:44$255:
      Old ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$254_Y [31:2] 2'x }, B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$251_Y [31:1] 1'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:44$255_Y
      New ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$254_Y [31:2] 1'x }, B=$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$251_Y [31:1], Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:44$255_Y [31:1]
      New connections: $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:44$255_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:45$260:
      Old ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$251_Y [31:1] 1'x }, B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$254_Y [31:2] 2'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:45$260_Y
      New ports: A=$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$251_Y [31:1], B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$254_Y [31:2] 1'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:45$260_Y [31:1]
      New connections: $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:45$260_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:46$264:
      Old ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$254_Y [31:2] 2'x }, B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$251_Y [31:1] 1'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:46$264_Y
      New ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$254_Y [31:2] 1'x }, B=$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$251_Y [31:1], Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:46$264_Y [31:1]
      New connections: $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:46$264_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:47$270:
      Old ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$254_Y [31:2] 2'x }, B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$251_Y [31:1] 1'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:47$270_Y
      New ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$254_Y [31:2] 1'x }, B=$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$251_Y [31:1], Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:47$270_Y [31:1]
      New connections: $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:47$270_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$864:
      Old ports: A=19'0000000000000100000, B=19'0000000000000011111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$864_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$864_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$864_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$864_Y [18:6] $flatten\uart_inst.\uart_tx_inst.$procmux$864_Y [4:1] } = { 13'0000000000000 $flatten\uart_inst.\uart_tx_inst.$procmux$864_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$864_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$864_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$864_Y [0] }
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\ros.$procmux$2983:
      Old ports: A=$flatten\ros.$procmux$2980_Y, B=3'110, Y=$flatten\ros.$procmux$2983_Y
      New ports: A={ $flatten\ros.$procmux$2980_Y [1] 1'1 }, B=2'10, Y=$flatten\ros.$procmux$2983_Y [1:0]
      New connections: $flatten\ros.$procmux$2983_Y [2] = $flatten\ros.$procmux$2983_Y [1]
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\a1.$procmux$2936:
      Old ports: A=9'101000000, B={ $auto$wreduce.cc:461:run$3447 [8:0] 2'10 $auto$wreduce.cc:461:run$3448 [6:0] $auto$wreduce.cc:461:run$3449 [8:0] 9'100011000 }, Y=\top_inst.f1.enableFpgaAddress.in1 [8:0]
      New ports: A=7'1010000, B={ $auto$wreduce.cc:461:run$3447 [8] $auto$wreduce.cc:461:run$3447 [2] 2'10 $auto$wreduce.cc:461:run$3447 [2] $auto$wreduce.cc:461:run$3447 [2] $auto$wreduce.cc:461:run$3447 [2] 2'10 $auto$wreduce.cc:461:run$3448 [6] 3'000 $auto$wreduce.cc:461:run$3448 [2] $auto$wreduce.cc:461:run$3449 [8] $auto$wreduce.cc:461:run$3449 [4] 1'1 $auto$wreduce.cc:461:run$3449 [4] $auto$wreduce.cc:461:run$3449 [4] 9'001000110 }, Y=\top_inst.f1.enableFpgaAddress.in1 [8:2]
      New connections: \top_inst.f1.enableFpgaAddress.in1 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\signex.$procmux$2841:
      Old ports: A=$flatten\top_inst.\f1.\signex.$4\immOut[31:0], B={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11:0] }, Y=$flatten\top_inst.\f1.\signex.$3\immOut[31:0]
      New ports: A={ $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [22:0] }, B={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11:0] }, Y={ $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [22:0] }
      New connections: $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [23] = \top_inst.f1.signex.imm [11]
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$869:
      Old ports: A=$flatten\uart_inst.\uart_tx_inst.$procmux$864_Y, B=19'0000000000000011111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$869_Y
      New ports: A={ $flatten\uart_inst.\uart_tx_inst.$procmux$864_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$864_Y [0] }, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$869_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$869_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$869_Y [18:6] $flatten\uart_inst.\uart_tx_inst.$procmux$869_Y [4:1] } = { 13'0000000000000 $flatten\uart_inst.\uart_tx_inst.$procmux$869_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$869_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$869_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$869_Y [0] }
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\signex.$procmux$2850:
      Old ports: A=$flatten\top_inst.\f1.\signex.$3\immOut[31:0], B={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [0] \top_inst.f1.signex.imm [10:1] }, Y=$flatten\top_inst.\f1.\signex.$2\immOut[31:0]
      New ports: A={ $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [22:0] }, B={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [0] \top_inst.f1.signex.imm [10:1] }, Y={ $flatten\top_inst.\f1.\signex.$2\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$2\immOut[31:0] [22:0] }
      New connections: $flatten\top_inst.\f1.\signex.$2\immOut[31:0] [23] = \top_inst.f1.signex.imm [11]
  Optimizing cells in module \ice40hx8k.
Performed a total of 26 changes.

22.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

22.29.6. Executing OPT_DFF pass (perform DFF optimizations).

22.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 32 unused cells and 38 unused wires.
<suppressed ~33 debug messages>

22.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.29.9. Rerunning OPT passes. (Maybe there is more to do..)

22.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

22.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3246 ($dffe) from module ice40hx8k (D = $auto$wreduce.cc:461:run$3458 [18:6], Q = \uart_inst.uart_tx_inst.prescale_reg [18:6], rval = 13'0000000000000).

22.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.29.16. Rerunning OPT passes. (Maybe there is more to do..)

22.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

22.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.29.20. Executing OPT_DFF pass (perform DFF optimizations).

22.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.29.23. Finished OPT passes. (There is nothing left to do.)

22.30. Executing ICE40_WRAPCARRY pass (wrap carries).

22.31. Executing TECHMAP pass (map to technology primitives).

22.31.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.31.2. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

22.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$20b1d0597707d55efcb9664e40f63985956d7680\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$3826c06832e910ed7e3a5e37dc9a6adea7917f5a\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper maccmap for cells of type $macc.
  add \top_inst.f1.a1.data [7:4] * 3'101 (4x3 bits, unsigned)
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$c83925f608704c3fa34790ddcfce9302bdcd7533\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$ccbcf9cf459c8d68b04688a9a5245ee9d295a0be\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$bf9a6aad4c9603c218b6b0be41de41e6ed43614c\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$1aae2e481057835cbb335f7135d1019c7cf8d22d\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$b8fb36dbb218c8f6b30171c756a8f8357614d906\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$104d3d1e82b09b030a785dad8a5e608a6d4401f7\_90_pmux for cells of type $pmux.
Using template $paramod$aa21a8cfcdb2d038c61c16c25c37cdf209d597be\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$8e2cd9e836d46c40867c8d0d57053a4e1c3bcdbc\_90_pmux for cells of type $pmux.
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using template $paramod$ae63dc3b50d8e8327f3f28c91126b1f0b8c3a12c\_90_pmux for cells of type $pmux.
Using template $paramod$a2dfbfccaf255934df30ecabbf39af44cb16e7a1\_90_pmux for cells of type $pmux.
Using template $paramod$d7d291546b4dfc9bc743ff469017e2c721a2385d\_90_pmux for cells of type $pmux.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ice40_alu for cells of type $alu.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$6fc37af1c109ae54e8aed83fcd995c12d378ce93\_80_ice40_alu for cells of type $alu.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
No more expansions possible.
<suppressed ~2837 debug messages>

22.32. Executing OPT pass (performing simple optimizations).

22.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~2550 debug messages>

22.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~6243 debug messages>
Removed a total of 2081 cells.

22.32.3. Executing OPT_DFF pass (perform DFF optimizations).

22.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 242 unused cells and 2732 unused wires.
<suppressed ~243 debug messages>

22.32.5. Finished fast OPT passes.

22.33. Executing ICE40_OPT pass (performing simple optimizations).

22.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$3465.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$3465.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$3470.slice[0].carry: CO=\ctr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$3497.slice[0].carry: CO=\top_inst.f1.testpc.PC [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$3503.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$3506.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$maccmap.cc:240:synth$4492.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$maccmap.cc:240:synth$4492.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$opt_expr.cc:1948:replace_const_cells$4069.slice[7].carry: CO=1'0

22.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~36 debug messages>

22.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.33.4. Executing OPT_DFF pass (perform DFF optimizations).

22.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

22.33.6. Rerunning OPT passes. (Removed registers in this run.)

22.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$maccmap.cc:240:synth$4492.slice[1].carry: CO=1'0

22.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.33.10. Executing OPT_DFF pass (perform DFF optimizations).

22.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.33.12. Rerunning OPT passes. (Removed registers in this run.)

22.33.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$maccmap.cc:240:synth$4492.slice[2].carry: CO=1'0

22.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.33.16. Executing OPT_DFF pass (perform DFF optimizations).

22.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.33.18. Rerunning OPT passes. (Removed registers in this run.)

22.33.19. Running ICE40 specific optimizations.

22.33.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.33.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.33.22. Executing OPT_DFF pass (perform DFF optimizations).

22.33.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.33.24. Finished OPT passes. (There is nothing left to do.)

22.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

22.35. Executing TECHMAP pass (map to technology primitives).

22.35.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

22.35.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~1193 debug messages>

22.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$3470.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$3497.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$3503.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$3506.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$maccmap.cc:240:synth$4492.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$maccmap.cc:240:synth$4492.slice[1].carry ($lut).
Mapping ice40hx8k.$auto$maccmap.cc:240:synth$4492.slice[2].carry ($lut).
Mapping ice40hx8k.$auto$maccmap.cc:240:synth$4492.slice[6].carry ($lut).
Mapping ice40hx8k.$auto$opt_expr.cc:1948:replace_const_cells$4069.slice[7].carry ($lut).

22.38. Executing ICE40_OPT pass (performing simple optimizations).

22.38.1. Running ICE40 specific optimizations.

22.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~298 debug messages>

22.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

22.38.4. Executing OPT_DFF pass (perform DFF optimizations).

22.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 1 unused cells and 6917 unused wires.
<suppressed ~2 debug messages>

22.38.6. Rerunning OPT passes. (Removed registers in this run.)

22.38.7. Running ICE40 specific optimizations.

22.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.38.10. Executing OPT_DFF pass (perform DFF optimizations).

22.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.38.12. Finished OPT passes. (There is nothing left to do.)

22.39. Executing TECHMAP pass (map to technology primitives).

22.39.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

22.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

22.40. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

22.41. Executing ABC9 pass.

22.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

22.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

22.41.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module ice40hx8k.
Found 0 SCCs.

22.41.4. Executing ABC9_OPS pass (helper functions for ABC9).

22.41.5. Executing PROC pass (convert processes to netlists).

22.41.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

22.41.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

22.41.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

22.41.5.4. Executing PROC_INIT pass (extract init attributes).

22.41.5.5. Executing PROC_ARST pass (detect async resets in processes).

22.41.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

22.41.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

22.41.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

22.41.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

22.41.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

22.41.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

22.41.5.12. Executing OPT_EXPR pass (perform const folding).

22.41.6. Executing TECHMAP pass (map to technology primitives).

22.41.6.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.41.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~144 debug messages>

22.41.7. Executing OPT pass (performing simple optimizations).

22.41.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.

22.41.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Removed a total of 0 cells.

22.41.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFFER..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.41.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFFER.
  Optimizing cells in module \SB_DFFR.
Performed a total of 0 changes.

22.41.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Removed a total of 0 cells.

22.41.7.6. Executing OPT_DFF pass (perform DFF optimizations).

22.41.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFER..
Finding unused cells or wires in module \SB_DFFR..

22.41.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.

22.41.7.9. Finished OPT passes. (There is nothing left to do.)

22.41.8. Executing TECHMAP pass (map to technology primitives).

22.41.8.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

22.41.8.2. Continuing TECHMAP pass.
Using template SB_DFFER for cells of type SB_DFFER.
Using template SB_DFFR for cells of type SB_DFFR.
No more expansions possible.
<suppressed ~1048 debug messages>

22.41.9. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

22.41.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2043 debug messages>

22.41.11. Executing ABC9_OPS pass (helper functions for ABC9).

22.41.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

22.41.13. Executing TECHMAP pass (map to technology primitives).

22.41.13.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.41.13.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~171 debug messages>

22.41.14. Executing OPT pass (performing simple optimizations).

22.41.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~4 debug messages>

22.41.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

22.41.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.41.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.41.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.41.14.6. Executing OPT_DFF pass (perform DFF optimizations).

22.41.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

22.41.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.41.14.9. Rerunning OPT passes. (Maybe there is more to do..)

22.41.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.41.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.41.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.41.14.13. Executing OPT_DFF pass (perform DFF optimizations).

22.41.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.41.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.41.14.16. Finished OPT passes. (There is nothing left to do.)

22.41.15. Executing AIGMAP pass (map logic to AIG).
Module ice40hx8k: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

22.41.16. Executing AIGMAP pass (map logic to AIG).
Module ice40hx8k: replaced 4709 cells with 21692 new cells, skipped 7941 cells.
  replaced 3 cell types:
    3757 $_OR_
      56 $_XOR_
     896 $_MUX_
  not replaced 38 cell types:
      29 $scopeinfo
     384 $_NOT_
    2967 $_AND_
       1 SB_PLL40_CORE
       2 $paramod$19cf94f266aba1064aec5fa55e3922ab207f6b9c\SB_RAM40_4K
       2 $paramod$cc8ed014fd3d32ade8f7ad5113ce4345f9b1ca16\SB_RAM40_4K
      54 SB_DFF
      15 SB_DFFE
      39 SB_DFFSR
       6 SB_DFFR
      15 SB_DFFESR
    1038 SB_DFFER
       4 SB_DFFESS
     272 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1
    1038 SB_DFFER_$abc9_byp
       2 $paramod$b20908b5f3e3287dac447e4c3e905952c1e01911\SB_RAM40_4K
       2 $paramod$53225f8a34bb52a758d9170e140d13054da15638\SB_RAM40_4K
       2 $paramod$38f3c49e08fedaaf3e15d5bfec934df35c2e7283\SB_RAM40_4K
       2 $paramod$91c8cfa1be949b73d14cbdc7a5bca65e840ff089\SB_RAM40_4K
       2 $paramod$9cd7afb4e5da675c305594a4c86a6152164be73e\SB_RAM40_4K
       2 $paramod$72928bff5f6034cc225249b5efd191192b5b1eec\SB_RAM40_4K
       2 $paramod$56cc47d056461c5bbd8657db8233a02aa5c0d708\SB_RAM40_4K
       2 $paramod$28536d176d87038ba83fbec55a33d93664933d71\SB_RAM40_4K
       2 $paramod$007b32df21c95567ed8b46fbf4ef8775b3481ab9\SB_RAM40_4K
       6 SB_DFFR_$abc9_byp
       2 $paramod$c8a71790567fe0932f980b7ce9128f2548695c34\SB_RAM40_4K
     127 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
     410 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
      32 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010000101
     512 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010100001
       2 $paramod$d290aada7e1acdd315cedc6a8230927ff0f2e388\SB_RAM40_4K
     512 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100010010
       2 $paramod$5517bf24d7f6da20ff47e9ae7ab8885e8dde3808\SB_RAM40_4K
      64 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001011
      32 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000001100010
     352 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011100000
       2 $paramod$b8961e3db3a153b5dc2d7156f9fb078fd80acd29\SB_RAM40_4K
       2 $paramod$280aa1ac1fe7c6c97b88c185098b3a8de243741c\SB_RAM40_4K

22.41.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

22.41.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

22.41.16.3. Executing XAIGER backend.
<suppressed ~1694 debug messages>
Extracted 9580 AND gates and 30278 wires from module `ice40hx8k' to a netlist network with 1259 inputs and 2256 outputs.

22.41.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

22.41.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1259/   2256  and =    9016  lev =   60 (3.19)  mem = 0.30 MB  box = 3357  bb = 3085
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 175 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1259/   2256  and =   14225  lev =   45 (2.42)  mem = 0.36 MB  ch =  848  box = 3356  bb = 3085
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 174 carries.
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =   14225.  Ch =   716.  Total mem =    3.69 MB. Peak cut mem =    0.21 MB.
ABC: P:  Del = 15921.00.  Ar =    4902.0.  Edge =    18648.  Cut =    93159.  T =     0.01 sec
ABC: P:  Del = 15872.00.  Ar =    4743.0.  Edge =    18370.  Cut =    90619.  T =     0.02 sec
ABC: P:  Del = 15872.00.  Ar =    3859.0.  Edge =    12401.  Cut =    97620.  T =     0.02 sec
ABC: F:  Del = 15872.00.  Ar =    3244.0.  Edge =    11417.  Cut =    84098.  T =     0.01 sec
ABC: A:  Del = 15872.00.  Ar =    3136.0.  Edge =    10931.  Cut =    80276.  T =     0.02 sec
ABC: A:  Del = 15872.00.  Ar =    3102.0.  Edge =    10865.  Cut =    80175.  T =     0.02 sec
ABC: Total time =     0.11 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1259/   2256  and =    8297  lev =   44 (2.41)  mem = 0.29 MB  box = 3356  bb = 3085
ABC: Mapping (K=4)  :  lut =   3085  edge =   10764  lev =   23 (1.30)  levB =   47  mem = 0.14 MB
ABC: LUT = 3085 : 2=446 14.5 %  3=684 22.2 %  4=1955 63.4 %  Ave = 3.49
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 174 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 3.44 seconds, total: 3.44 seconds

22.41.16.6. Executing AIGER frontend.
<suppressed ~7043 debug messages>
Removed 9953 unused cells and 22738 unused wires.

22.41.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     3109
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      271
ABC RESULTS:   \SB_DFFER_$abc9_byp cells:     1038
ABC RESULTS:   \SB_DFFR_$abc9_byp cells:        6
ABC RESULTS:           input signals:     1062
ABC RESULTS:          output signals:     2114
Removing temp directory.

22.41.17. Executing TECHMAP pass (map to technology primitives).

22.41.17.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

22.41.17.2. Continuing TECHMAP pass.
Using template SB_DFFER_$abc9_byp for cells of type SB_DFFER_$abc9_byp.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_DFFR_$abc9_byp for cells of type SB_DFFR_$abc9_byp.
Using template $paramod$c8a71790567fe0932f980b7ce9128f2548695c34\SB_RAM40_4K for cells of type $paramod$c8a71790567fe0932f980b7ce9128f2548695c34\SB_RAM40_4K.
Using template $paramod$72928bff5f6034cc225249b5efd191192b5b1eec\SB_RAM40_4K for cells of type $paramod$72928bff5f6034cc225249b5efd191192b5b1eec\SB_RAM40_4K.
Using template $paramod$5517bf24d7f6da20ff47e9ae7ab8885e8dde3808\SB_RAM40_4K for cells of type $paramod$5517bf24d7f6da20ff47e9ae7ab8885e8dde3808\SB_RAM40_4K.
Using template $paramod$28536d176d87038ba83fbec55a33d93664933d71\SB_RAM40_4K for cells of type $paramod$28536d176d87038ba83fbec55a33d93664933d71\SB_RAM40_4K.
Using template $paramod$53225f8a34bb52a758d9170e140d13054da15638\SB_RAM40_4K for cells of type $paramod$53225f8a34bb52a758d9170e140d13054da15638\SB_RAM40_4K.
Using template $paramod$b20908b5f3e3287dac447e4c3e905952c1e01911\SB_RAM40_4K for cells of type $paramod$b20908b5f3e3287dac447e4c3e905952c1e01911\SB_RAM40_4K.
Using template $paramod$56cc47d056461c5bbd8657db8233a02aa5c0d708\SB_RAM40_4K for cells of type $paramod$56cc47d056461c5bbd8657db8233a02aa5c0d708\SB_RAM40_4K.
Using template $paramod$91c8cfa1be949b73d14cbdc7a5bca65e840ff089\SB_RAM40_4K for cells of type $paramod$91c8cfa1be949b73d14cbdc7a5bca65e840ff089\SB_RAM40_4K.
Using template $paramod$9cd7afb4e5da675c305594a4c86a6152164be73e\SB_RAM40_4K for cells of type $paramod$9cd7afb4e5da675c305594a4c86a6152164be73e\SB_RAM40_4K.
Using template $paramod$cc8ed014fd3d32ade8f7ad5113ce4345f9b1ca16\SB_RAM40_4K for cells of type $paramod$cc8ed014fd3d32ade8f7ad5113ce4345f9b1ca16\SB_RAM40_4K.
Using template $paramod$b8961e3db3a153b5dc2d7156f9fb078fd80acd29\SB_RAM40_4K for cells of type $paramod$b8961e3db3a153b5dc2d7156f9fb078fd80acd29\SB_RAM40_4K.
Using template $paramod$19cf94f266aba1064aec5fa55e3922ab207f6b9c\SB_RAM40_4K for cells of type $paramod$19cf94f266aba1064aec5fa55e3922ab207f6b9c\SB_RAM40_4K.
Using template $paramod$38f3c49e08fedaaf3e15d5bfec934df35c2e7283\SB_RAM40_4K for cells of type $paramod$38f3c49e08fedaaf3e15d5bfec934df35c2e7283\SB_RAM40_4K.
Using template $paramod$280aa1ac1fe7c6c97b88c185098b3a8de243741c\SB_RAM40_4K for cells of type $paramod$280aa1ac1fe7c6c97b88c185098b3a8de243741c\SB_RAM40_4K.
Using template $paramod$d290aada7e1acdd315cedc6a8230927ff0f2e388\SB_RAM40_4K for cells of type $paramod$d290aada7e1acdd315cedc6a8230927ff0f2e388\SB_RAM40_4K.
Using template $paramod$007b32df21c95567ed8b46fbf4ef8775b3481ab9\SB_RAM40_4K for cells of type $paramod$007b32df21c95567ed8b46fbf4ef8775b3481ab9\SB_RAM40_4K.
No more expansions possible.
<suppressed ~1371 debug messages>

22.42. Executing ICE40_WRAPCARRY pass (wrap carries).

22.43. Executing TECHMAP pass (map to technology primitives).

22.43.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

22.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 208 unused cells and 43656 unused wires.

22.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3392
  1-LUT               24
  2-LUT              451
  3-LUT              960
  4-LUT             1957
  with \SB_CARRY    (#0)  213
  with \SB_CARRY    (#1)  213

Eliminating LUTs.
Number of LUTs:     3392
  1-LUT               24
  2-LUT              451
  3-LUT              960
  4-LUT             1957
  with \SB_CARRY    (#0)  213
  with \SB_CARRY    (#1)  213

Combining LUTs.
Number of LUTs:     3390
  1-LUT               24
  2-LUT              449
  3-LUT              958
  4-LUT             1959
  with \SB_CARRY    (#0)  213
  with \SB_CARRY    (#1)  213

Eliminated 0 LUTs.
Combined 2 LUTs.
<suppressed ~23228 debug messages>

22.45. Executing TECHMAP pass (map to technology primitives).

22.45.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

22.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$7ccb46ee9b56c39e0a7d82a185b08cb026e04fbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001000 for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$41cf3e7f9a592734c11550fc575af1ecb816015d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$a50983bc2d916c31a7d4beac5feb90028d16502d\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$6e424bd4a747f8421ac946af3d9bb3a47fd0b233\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$57ae3a623ef331de1f279633747a291db51b146a\$lut for cells of type $lut.
Using template $paramod$8c9d35083b636222f67664b47a2d18c9378a689e\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod$498daa9936ffa1c0b12d774cacc95a35d14b818e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$2d75a5bcbfdae0b5c7b27bc805406602bd65a67e\$lut for cells of type $lut.
Using template $paramod$17fd36fab32bce162e5828682c2ba9fa7f9e273b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$037be5c00d8a02858cdb1ab049b58a0133287ff1\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$045dfb283e189b7f82307f417ee14e356a42e8ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$28c616faf5f033f157ae11b466e19ab28d454f1e\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$e57bcb018bfe8170bc04f13a73befe2def28cdf3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$9225a1e7171a31391d3103e59bac04fd4b7aa6c1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$3ccc23db184ad4ca7ed34ebe2511de41d5d97e78\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$ff2af82b1ffeb96974682ef5543fdafb7a85c4e5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$cf93df6a751c015d454aef52e32716809f254f3e\$lut for cells of type $lut.
Using template $paramod$a8372e175876cbb66e220516f0b094622c6ad591\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$a7d9b4ab0321c8125e5b895183ee6b84cdb4a31b\$lut for cells of type $lut.
Using template $paramod$6c22e4c9acd607e1249c5e3017b6703f378da140\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$1114d560ed98e9182fe073c9893577168d869f6b\$lut for cells of type $lut.
Using template $paramod$7c3833e617307006af30409ed68b65a011a1121e\$lut for cells of type $lut.
Using template $paramod$a06aa83841491819ea0cf939b57a7ccfb595b114\$lut for cells of type $lut.
Using template $paramod$250e9ed6c15020113b6b30a5ef7c8f11f208ca8e\$lut for cells of type $lut.
Using template $paramod$a6ef2a845efd4ff0d96bc4fd2f06cc3516fa63ff\$lut for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$af0c0e3aea5daa768aac0697b02a2a49301800b1\$lut for cells of type $lut.
Using template $paramod$6d937d8a77a6356f2f9cc89d5646fb948bb8225e\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$77268019239d7d46332da9cb6aa01cbf3ba29ee3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod$bea08a495d16293f8cc454a45845d26cde0762b6\$lut for cells of type $lut.
Using template $paramod$23b135911b7c14b5b19b5329e5903bcf58b44188\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$7e8d331d1e06632d29fbdf6c3afc2de1856d3c67\$lut for cells of type $lut.
Using template $paramod$609ff53b8e25fddda2f58be8d19c2d47b81baf45\$lut for cells of type $lut.
Using template $paramod$181733d3e31dcdcea8c52d0a4fc252b3aa453564\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod$1f9991b7d220a1444c81118371531284fe6401b3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$34b1f7b459d102c0882dcbac0fbb3f7b1a5a2df4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod$cc2c73b4a486d6847dcd620841ed542a241d8998\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$526e4703e3f9e5bf75da836fd3d4410dd76747a6\$lut for cells of type $lut.
Using template $paramod$f55f4b90ec8e3e648d5c29eab1fa5ddd64b3f973\$lut for cells of type $lut.
Using template $paramod$31f0a66a4b242b524303bfb4ac95c05ad74158f8\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$aab54572d5ffecd31253b36e73e9cb718d05be34\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod$fe0977701b8bdf4fefe979a9c12e84d2dcaa2920\$lut for cells of type $lut.
Using template $paramod$4fd3428c4b8b1accf8f8fb4bb88555a2b5fa688d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$849d013d096d73269ca4beb768f8e399745d37f2\$lut for cells of type $lut.
Using template $paramod$e3d9d09dc79e0ff17e42d3a3f34cb2c26617403f\$lut for cells of type $lut.
Using template $paramod$dcf464990597ed9f574b5d75638c55d2a4e121f4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$54ef21ccddfa27629768f219f304bb4163ac6894\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$8a10a67809a4c226e7b6ed397585f1b2ade29b11\$lut for cells of type $lut.
Using template $paramod$3258fabf91107b4a007ae89b2246a16c31e8ae28\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$440c55e9b86a4d19d2d9af4513ac1f3c626292af\$lut for cells of type $lut.
Using template $paramod$5e96c51e862795fcf5123ad90ed33b3bddf109cb\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$95647f061a452a57330090c74bbb5ab75f7ee34a\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$622f15e1486e14083b8aad1ca2a797d1b21b4f3f\$lut for cells of type $lut.
Using template $paramod$1da7671d5a831182fa319b389380f67221c32724\$lut for cells of type $lut.
Using template $paramod$18085fe4c0c6485495a847949cd87d0e8f3957d3\$lut for cells of type $lut.
Using template $paramod$96d53f88d39d623034cb89e2cf9731fefe78d1ce\$lut for cells of type $lut.
Using template $paramod$f671b3f3b0498606c282f75758f0d20cff9551f9\$lut for cells of type $lut.
Using template $paramod$17501b83e92414784378d9e96f0093d9409cae7a\$lut for cells of type $lut.
Using template $paramod$33d7922ffd97406108ae816f19dd91e9813a2ec2\$lut for cells of type $lut.
Using template $paramod$7bdafbcc070ca3a98b9a76179d525bdc1c294233\$lut for cells of type $lut.
Using template $paramod$f969aefcb5fdd29444244ce17e4806b1ebc6f568\$lut for cells of type $lut.
Using template $paramod$c2590929527069bd4b69a5a273443516f7b9d04a\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$33362e839f197ff57c23ae62ea5ee326c6991985\$lut for cells of type $lut.
Using template $paramod$9dd298ae76fb41ac94779a83c068607fbc09ce4f\$lut for cells of type $lut.
Using template $paramod$abf5bd48c31109317e8e8c25b718320bfa5ca6d2\$lut for cells of type $lut.
Using template $paramod$f03902c6767e06d0070a298346a9bd1d7e6b6c8b\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$b7685cb0c8a6753256bc84bc31d36a443c15fab7\$lut for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod$889dc7b17c448030eaa05f5eb6c645a7ac00212c\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$44322768708ea1617c4f8f4845eb883e6765da22\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$ab5c02e04aac2a755a7077d4a47f25280e3bc179\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$5183b4454493323aca6310872659274580528fcf\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$1644affdabe7f65febd25ca1c4d1e050be54e54f\$lut for cells of type $lut.
Using template $paramod$aea6b93923bb1c2b26a058abe32d075fd832807f\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$5d16e795d6c582b27c818459b159f81a7f4525c4\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~6344 debug messages>
Removed 0 unused cells and 9010 unused wires.

22.46. Executing AUTONAME pass.
Renamed 312981 objects in module ice40hx8k (287 iterations).
<suppressed ~7217 debug messages>

22.47. Executing HIERARCHY pass (managing design hierarchy).

22.47.1. Analyzing design hierarchy..
Top module:  \ice40hx8k

22.47.2. Analyzing design hierarchy..
Top module:  \ice40hx8k
Removed 0 unused modules.

22.48. Printing statistics.

=== ice40hx8k ===

   Number of wires:               2681
   Number of wire bits:          10489
   Number of public wires:        2681
   Number of public wire bits:   10489
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4885
     $scopeinfo                     29
     SB_CARRY                      262
     SB_DFF                         54
     SB_DFFE                        15
     SB_DFFER                     1038
     SB_DFFESR                      15
     SB_DFFESS                       4
     SB_DFFR                         6
     SB_DFFSR                       39
     SB_LUT4                      3390
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    32

22.49. Executing CHECK pass (checking for obvious problems).
Checking module ice40hx8k...
Found and reported 0 problems.

22.50. Executing JSON backend.

Warnings: 26 unique messages, 26 total
End of script. Logfile hash: 0a76120516, CPU: user 9.84s system 0.04s, MEM: 141.80 MB peak
Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 28% 11x techmap (3 sec), 25% 1x abc9_exe (3 sec), ...
