# system info top_emif_0 on 2019.08.13.13:30:34
system_info:
name,value
DEVICE,10AX115S2F45I1SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,0
#
#
# Files generated for top_emif_0 on 2019.08.13.13:30:34
files:
filepath,kind,attributes,module,is_top
sim/top_emif_0.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,top_emif_0,true
altera_emif_1910/sim/top_emif_0_altera_emif_1910_d3ribzq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,top_emif_0_altera_emif_1910_d3ribzq,false
altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_top.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_io_aux.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_oct.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_df_o.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_bdir_df.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_bdir_se.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_cp_i.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_df_i.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_se_i.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_se_o.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_core_clks_rsts.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles_abphy.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/twentynm_io_12_lane_abphy.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/twentynm_io_12_lane_encrypted_abphy.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/twentynm_io_12_lane_nf5es_encrypted_abphy.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_bufs.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_unused.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_cal_counter.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll_fast_sim.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll_extra_clks.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hps_clks_rsts.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles_wrap.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_abphy_mux.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_avl_if.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_sideband_if.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_mmr_if.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_amm_data_if.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_ast_data_if.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_afi_if.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_seq_if.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_regs.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_oct.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_oct_um_fsm.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/altera_std_synchronizer_nocut.v,VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/mem_array_abphy.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/io_12_lane_bcm__nf5es_abphy.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/io_12_lane__nf5es_abphy.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_seq_params_sim.hex,HEX,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_seq_params_sim.txt,OTHER,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_seq_params_synth.hex,HEX,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_seq_params_synth.txt,OTHER,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_seq_cal.hex,HEX,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_readme.txt,OTHER,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany.sv,SYSTEM_VERILOG,,top_emif_0_altera_emif_arch_nf_191_bclhany,false
altera_ip_col_if_191/sim/top_emif_0_altera_ip_col_if_191_ksrpnai.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,top_emif_0_altera_ip_col_if_191_ksrpnai,false
altera_emif_cal_slave_nf_191/sim/top_emif_0_altera_emif_cal_slave_nf_191_rmzieji.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,top_emif_0_altera_emif_cal_slave_nf_191_rmzieji,false
altera_mm_interconnect_191/sim/top_emif_0_altera_mm_interconnect_191_monheay.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,top_emif_0_altera_mm_interconnect_191_monheay,false
altera_avalon_mm_bridge_191/sim/top_emif_0_altera_avalon_mm_bridge_191_x6qdesi.v,VERILOG,,top_emif_0_altera_avalon_mm_bridge_191_x6qdesi,false
alt_mem_if_jtag_master_191/sim/top_emif_0_alt_mem_if_jtag_master_191_rksoe3i.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,top_emif_0_alt_mem_if_jtag_master_191_rksoe3i,false
altera_mm_interconnect_191/sim/top_emif_0_altera_mm_interconnect_191_3yb4cia.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,top_emif_0_altera_mm_interconnect_191_3yb4cia,false
altera_avalon_onchip_memory2_191/sim/top_emif_0_altera_avalon_onchip_memory2_191_qdw5d3q.v,VERILOG,,top_emif_0_altera_avalon_onchip_memory2_191_qdw5d3q,false
altera_avalon_onchip_memory2_191/sim/seq_cal_soft_m20k.hex,HEX,,top_emif_0_altera_avalon_onchip_memory2_191_qdw5d3q,false
altera_mm_interconnect_191/sim/top_emif_0_altera_mm_interconnect_191_dexdb4a.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,top_emif_0_altera_mm_interconnect_191_dexdb4a,false
altera_reset_controller_191/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_191/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_191/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_191/sim/top_emif_0_altera_merlin_master_translator_191_g7h47bq.sv,SYSTEM_VERILOG,,top_emif_0_altera_merlin_master_translator_191_g7h47bq,false
altera_merlin_slave_translator_191/sim/top_emif_0_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,top_emif_0_altera_merlin_slave_translator_191_x56fcki,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_avalon_st_jtag_interface,false
timing_adapter_191/sim/top_emif_0_timing_adapter_191_rrgemwi.sv,SYSTEM_VERILOG,,top_emif_0_timing_adapter_191_rrgemwi,false
altera_avalon_sc_fifo_191/sim/top_emif_0_altera_avalon_sc_fifo_191_e5eqkcq.v,VERILOG,,top_emif_0_altera_avalon_sc_fifo_191_e5eqkcq,false
altera_avalon_st_bytes_to_packets_191/sim/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
altera_avalon_st_packets_to_bytes_191/sim/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
altera_avalon_packets_to_master_191/sim/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
channel_adapter_191/sim/top_emif_0_channel_adapter_191_uc27kqq.sv,SYSTEM_VERILOG,,top_emif_0_channel_adapter_191_uc27kqq,false
channel_adapter_191/sim/top_emif_0_channel_adapter_191_cco4x3a.sv,SYSTEM_VERILOG,,top_emif_0_channel_adapter_191_cco4x3a,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
top_emif_0.emif_0,top_emif_0_altera_emif_1910_d3ribzq
top_emif_0.emif_0.arch,top_emif_0_altera_emif_arch_nf_191_bclhany
top_emif_0.emif_0.col_if,top_emif_0_altera_ip_col_if_191_ksrpnai
top_emif_0.emif_0.col_if.avl_bridge_out,top_emif_0_altera_avalon_mm_bridge_191_x6qdesi
top_emif_0.emif_0.col_if.colmaster,top_emif_0_alt_mem_if_jtag_master_191_rksoe3i
top_emif_0.emif_0.col_if.colmaster.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
top_emif_0.emif_0.col_if.colmaster.timing_adt,top_emif_0_timing_adapter_191_rrgemwi
top_emif_0.emif_0.col_if.colmaster.fifo,top_emif_0_altera_avalon_sc_fifo_191_e5eqkcq
top_emif_0.emif_0.col_if.colmaster.b2p,altera_avalon_st_bytes_to_packets
top_emif_0.emif_0.col_if.colmaster.p2b,altera_avalon_st_packets_to_bytes
top_emif_0.emif_0.col_if.colmaster.transacto,altera_avalon_packets_to_master
top_emif_0.emif_0.col_if.colmaster.b2p_adapter,top_emif_0_channel_adapter_191_uc27kqq
top_emif_0.emif_0.col_if.colmaster.p2b_adapter,top_emif_0_channel_adapter_191_cco4x3a
top_emif_0.emif_0.col_if.colmaster.rst_controller,altera_reset_controller
top_emif_0.emif_0.col_if.mm_interconnect_0,top_emif_0_altera_mm_interconnect_191_3yb4cia
top_emif_0.emif_0.col_if.mm_interconnect_0.colmaster_master_translator,top_emif_0_altera_merlin_master_translator_191_g7h47bq
top_emif_0.emif_0.col_if.mm_interconnect_0.avl_bridge_out_s0_translator,top_emif_0_altera_merlin_slave_translator_191_x56fcki
top_emif_0.emif_0.cal_slave_component,top_emif_0_altera_emif_cal_slave_nf_191_rmzieji
top_emif_0.emif_0.cal_slave_component.ioaux_master_bridge,top_emif_0_altera_avalon_mm_bridge_191_x6qdesi
top_emif_0.emif_0.cal_slave_component.ioaux_soft_ram,top_emif_0_altera_avalon_onchip_memory2_191_qdw5d3q
top_emif_0.emif_0.cal_slave_component.mm_interconnect_0,top_emif_0_altera_mm_interconnect_191_dexdb4a
top_emif_0.emif_0.cal_slave_component.mm_interconnect_0.ioaux_master_bridge_m0_translator,top_emif_0_altera_merlin_master_translator_191_g7h47bq
top_emif_0.emif_0.cal_slave_component.mm_interconnect_0.ioaux_soft_ram_s1_translator,top_emif_0_altera_merlin_slave_translator_191_x56fcki
top_emif_0.emif_0.cal_slave_component.rst_controller,altera_reset_controller
top_emif_0.emif_0.mm_interconnect_0,top_emif_0_altera_mm_interconnect_191_monheay
top_emif_0.emif_0.mm_interconnect_0.col_if_to_ioaux_translator,top_emif_0_altera_merlin_master_translator_191_g7h47bq
top_emif_0.emif_0.mm_interconnect_0.arch_cal_debug_translator,top_emif_0_altera_merlin_slave_translator_191_x56fcki
