# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 208
set MemName dut_threshold1_V_0
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 209
set MemName dut_threshold1_V_1
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 210
set MemName dut_threshold1_V_2
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 211
set MemName dut_threshold1_V_3
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 212
set MemName dut_threshold1_V_4
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 213
set MemName dut_threshold1_V_5
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 214
set MemName dut_threshold1_V_6
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "11111101" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 215
set MemName dut_threshold1_V_7
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 216
set MemName dut_threshold1_V_8
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 217
set MemName dut_threshold1_V_9
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 218
set MemName dut_threshold1_V_10
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000100" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 219
set MemName dut_threshold1_V_11
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111110" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 220
set MemName dut_threshold1_V_12
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 221
set MemName dut_threshold2_V_0
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "11111100" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000010" "00000010" "00000010" "00000010" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 222
set MemName dut_threshold2_V_1
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "11111111" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 223
set MemName dut_threshold2_V_2
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000111" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 224
set MemName dut_threshold2_V_3
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001001" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 225
set MemName dut_threshold2_V_4
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000001" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001010" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00001000" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 226
set MemName dut_threshold2_V_5
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "11111001" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000110" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000101" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 227
set MemName dut_threshold2_V_6
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 8
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set IsROM 1
set ROMData { "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000010" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000011" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" "00000000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.71
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 228
set MemName dut_mem_conv1_0
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 1
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.39
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 229
set MemName dut_input_0
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 1
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.39
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 230
set MemName dut_input_1
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 1
set AddrRange 324
set AddrWd 9
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.39
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name strm_in_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_strm_in_V_V \
    op interface \
    ports { strm_in_V_V_dout { I 32 vector } strm_in_V_V_empty_n { I 1 bit } strm_in_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name strm_out_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_strm_out_V_V \
    op interface \
    ports { strm_out_V_V_din { O 32 vector } strm_out_V_V_full_n { I 1 bit } strm_out_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


