module mux_4x1(input wire [3:0] i, input wire [1:0] s, output wire z);
    // Preserve the original lab ordering: 00 -> i[3].
    assign z = i[s];
endmodule