

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Thu May  9 15:36:32 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_42 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|       63|  0.630 us|  0.630 us|   64|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_279      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3486|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   142|    2184|    3061|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     392|    -|
|Register         |        -|     -|    2108|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   142|    4292|    6939|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     5|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|  296|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|  331|   73|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_279      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   34|  127|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1  |        0|   4|  551|  375|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7  |        0|  16|  262|  829|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|  694|    0|
    |mul_32ns_32ns_63_1_1_U85                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U86                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U87                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U88                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U89                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U90                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U91                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U92                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U93                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U94                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U95                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U96                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U97                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U98                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U99                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U100                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U101                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U102                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U103                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U104                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U105                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U106                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U107                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U108                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U109                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U110                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U111                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U112                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U115                                      |mul_32s_6ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U113                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U114                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U116                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_39ns_6ns_44_1_1_U117                                     |mul_39ns_6ns_44_1_1                               |        0|   2|    0|   27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                        |                                                  |        4| 142| 2184| 3061|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln102_10_fu_921_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln102_11_fu_909_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln102_12_fu_915_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln102_13_fu_1160_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln102_14_fu_993_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln102_15_fu_1212_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln102_16_fu_1217_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln102_17_fu_1223_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln102_18_fu_1275_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln102_19_fu_1280_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln102_1_fu_1229_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln102_20_fu_1332_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln102_21_fu_1337_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln102_22_fu_1597_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln102_2_fu_1286_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln102_3_fu_1343_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln102_4_fu_1455_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln102_5_fu_1489_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln102_6_fu_1523_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln102_7_fu_1563_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln102_8_fu_1601_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln102_9_fu_903_p2    |         +|   0|  0|  26|          26|          26|
    |add_ln102_fu_1165_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln103_1_fu_1369_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln103_2_fu_1374_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln103_3_fu_1097_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln103_fu_1673_p2     |         +|   0|  0|  51|          44|          44|
    |add_ln104_1_fu_1396_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln104_2_fu_1379_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln104_3_fu_1384_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln104_4_fu_1390_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln104_fu_1706_p2     |         +|   0|  0|  33|          26|          26|
    |add_ln105_1_fu_1407_p2   |         +|   0|  0|  32|          25|          25|
    |add_ln105_fu_1402_p2     |         +|   0|  0|  25|          25|          25|
    |add_ln106_1_fu_1424_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln106_fu_1419_p2     |         +|   0|  0|  26|          26|          26|
    |add_ln60_1_fu_1077_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln60_2_fu_1083_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln60_fu_1071_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln79_1_fu_1023_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln79_fu_1029_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln83_1_fu_999_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln83_fu_1005_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln88_1_fu_941_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln88_fu_963_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln89_fu_973_p2       |         +|   0|  0|  25|          25|          25|
    |add_ln95_1_fu_865_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln95_2_fu_871_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln95_fu_859_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln98_1_fu_1039_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln98_2_fu_1045_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln98_fu_1059_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln99_fu_1065_p2      |         +|   0|  0|  33|          26|          26|
    |arr_10_fu_608_p2         |         +|   0|  0|  71|          64|          64|
    |arr_14_fu_877_p2         |         +|   0|  0|  64|          64|          64|
    |arr_16_fu_809_p2         |         +|   0|  0|  71|          64|          64|
    |arr_17_fu_1583_p2        |         +|   0|  0|  64|          64|          64|
    |arr_18_fu_1543_p2        |         +|   0|  0|  71|          64|          64|
    |arr_fu_572_p2            |         +|   0|  0|  71|          64|          64|
    |out1_w_1_fu_1697_p2      |         +|   0|  0|  32|          25|          25|
    |out1_w_2_fu_1727_p2      |         +|   0|  0|  34|          27|          27|
    |out1_w_3_fu_1413_p2      |         +|   0|  0|  25|          25|          25|
    |out1_w_4_fu_1430_p2      |         +|   0|  0|  26|          26|          26|
    |out1_w_5_fu_1617_p2      |         +|   0|  0|  32|          25|          25|
    |out1_w_6_fu_1622_p2      |         +|   0|  0|  33|          26|          26|
    |out1_w_7_fu_1628_p2      |         +|   0|  0|  32|          25|          25|
    |out1_w_8_fu_1634_p2      |         +|   0|  0|  33|          26|          26|
    |out1_w_9_fu_1640_p2      |         +|   0|  0|  25|          25|          25|
    |out1_w_fu_1664_p2        |         +|   0|  0|  33|          26|          26|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|3486|        3283|        3283|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  125|         25|    1|         25|
    |grp_fu_296_p0  |   14|          3|   32|         96|
    |grp_fu_296_p1  |   14|          3|   32|         96|
    |grp_fu_300_p0  |   14|          3|   32|         96|
    |grp_fu_300_p1  |   14|          3|   32|         96|
    |grp_fu_328_p0  |   20|          4|   32|        128|
    |grp_fu_328_p1  |   20|          4|   32|        128|
    |grp_fu_408_p0  |   14|          3|   32|         96|
    |grp_fu_408_p1  |   14|          3|    7|         21|
    |mem_ARADDR     |   14|          3|   64|        192|
    |mem_ARLEN      |   14|          3|   32|         96|
    |mem_ARVALID    |   14|          3|    1|          3|
    |mem_AWADDR     |   14|          3|   64|        192|
    |mem_AWLEN      |   14|          3|   32|         96|
    |mem_AWVALID    |   14|          3|    1|          3|
    |mem_BREADY     |   14|          3|    1|          3|
    |mem_RREADY     |    9|          2|    1|          2|
    |mem_WVALID     |    9|          2|    1|          2|
    |mem_blk_n_AR   |    9|          2|    1|          2|
    |mem_blk_n_AW   |    9|          2|    1|          2|
    |mem_blk_n_B    |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  392|         82|  432|       1377|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln102_10_reg_2015                                                     |  26|   0|   26|          0|
    |add_ln102_14_reg_2036                                                     |  64|   0|   64|          0|
    |add_ln103_2_reg_2116                                                      |  25|   0|   25|          0|
    |add_ln103_3_reg_2101                                                      |  25|   0|   25|          0|
    |add_ln104_1_reg_2122                                                      |  26|   0|   26|          0|
    |add_ln60_2_reg_2086                                                       |  64|   0|   64|          0|
    |add_ln60_reg_2081                                                         |  64|   0|   64|          0|
    |add_ln79_reg_2061                                                         |  64|   0|   64|          0|
    |add_ln83_reg_2041                                                         |  64|   0|   64|          0|
    |add_ln88_reg_2021                                                         |  64|   0|   64|          0|
    |add_ln98_reg_2071                                                         |  64|   0|   64|          0|
    |add_ln99_reg_2076                                                         |  26|   0|   26|          0|
    |ap_CS_fsm                                                                 |  24|   0|   24|          0|
    |arr_10_reg_1984                                                           |  64|   0|   64|          0|
    |arr_15_reg_1945                                                           |  64|   0|   64|          0|
    |arr_reg_1973                                                              |  64|   0|   64|          0|
    |empty_23_reg_1910                                                         |  31|   0|   31|          0|
    |empty_24_reg_1915                                                         |  31|   0|   31|          0|
    |empty_25_reg_1920                                                         |  31|   0|   31|          0|
    |empty_26_reg_1925                                                         |  31|   0|   31|          0|
    |empty_27_reg_1930                                                         |  31|   0|   31|          0|
    |empty_28_reg_1935                                                         |  31|   0|   31|          0|
    |empty_29_reg_1940                                                         |  31|   0|   31|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_279_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln102_4_reg_2106                                                     |  38|   0|   38|          0|
    |mul_ln50_2_reg_2000                                                       |  63|   0|   63|          0|
    |mul_ln50_4_reg_2005                                                       |  63|   0|   63|          0|
    |mul_ln79_reg_1950                                                         |  32|   0|   32|          0|
    |mul_ln83_reg_1956                                                         |  32|   0|   32|          0|
    |mul_ln86_reg_2010                                                         |  63|   0|   63|          0|
    |mul_ln93_reg_1962                                                         |  32|   0|   32|          0|
    |out1_w_1_reg_2177                                                         |  25|   0|   25|          0|
    |out1_w_2_reg_2182                                                         |  27|   0|   27|          0|
    |out1_w_3_reg_2127                                                         |  25|   0|   25|          0|
    |out1_w_4_reg_2132                                                         |  26|   0|   26|          0|
    |out1_w_5_reg_2142                                                         |  25|   0|   25|          0|
    |out1_w_6_reg_2147                                                         |  26|   0|   26|          0|
    |out1_w_7_reg_2152                                                         |  25|   0|   25|          0|
    |out1_w_8_reg_2157                                                         |  26|   0|   26|          0|
    |out1_w_9_reg_2162                                                         |  25|   0|   25|          0|
    |out1_w_reg_2172                                                           |  26|   0|   26|          0|
    |reg_434                                                                   |  32|   0|   32|          0|
    |trunc_ln102_11_reg_2137                                                   |  39|   0|   39|          0|
    |trunc_ln102_5_reg_2111                                                    |  25|   0|   25|          0|
    |trunc_ln115_1_reg_1872                                                    |  62|   0|   62|          0|
    |trunc_ln22_1_reg_1866                                                     |  62|   0|   62|          0|
    |trunc_ln60_1_reg_2096                                                     |  25|   0|   25|          0|
    |trunc_ln60_reg_2091                                                       |  25|   0|   25|          0|
    |trunc_ln80_1_reg_2066                                                     |  25|   0|   25|          0|
    |trunc_ln84_1_reg_2051                                                     |  26|   0|   26|          0|
    |trunc_ln84_reg_2046                                                       |  25|   0|   25|          0|
    |trunc_ln85_reg_2056                                                       |  25|   0|   25|          0|
    |trunc_ln89_reg_2026                                                       |  24|   0|   24|          0|
    |trunc_ln90_reg_2031                                                       |  25|   0|   25|          0|
    |zext_ln50_5_reg_1994                                                      |  32|   0|   64|         32|
    |zext_ln50_6_reg_1978                                                      |  32|   0|   63|         31|
    |zext_ln50_8_reg_1989                                                      |  32|   0|   63|         31|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |2108|   0| 2202|         94|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

