GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\cmos_8_16bit.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\ddr3_memory_interface\DDR3MI.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\fifo_hs\video_fifo.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\gowin_clkdiv\gowin_clkdiv.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\gowin_clkdiv\gowin_clkdiv2.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\gowin_pll\gowin_pll_memory.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\gowin_pll\gowin_pll_tmds.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_config.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v'
Analyzing included file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_defines.v'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":141)
Back to file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":141)
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v'
Analyzing included file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_defines.v'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":73)
Back to file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":73)
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_defines.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_top.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\timescale.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\lut_ov5640_rgb565_480_272.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\sdram_controller_hs\sdram_controller_hs.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\SDRAM_controller_top_SIP\SDRAM_controller_top_SIP.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v'
Undeclared symbol 'hdmi_hpd', assumed default net type 'wire'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":115)
Undeclared symbol 'cmos_clk', assumed default net type 'wire'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":126)
Undeclared symbol 'cmos_16bit_wr', assumed default net type 'wire'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":175)
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\vga_timing.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\video_frame_buffer\video_frame_buffer.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\src\video_frame_buffer\video_frame_buffer_sdram.v'
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'H:\git\TangPrimer20K_LUT-Network\primer25k\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
WARN  (EX3073) : Port 'active_x' remains unconnected for this instance("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":269)
Compiling module 'top'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":1)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":121)
Compiling module 'Gowin_PLL_memory'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\gowin_pll\gowin_pll_memory.v":10)
Compiling module 'i2c_config'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_config.v":1)
Compiling module 'i2c_master_top'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_top.v":1)
Compiling module 'i2c_master_byte_ctrl'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":75)
Compiling module 'i2c_master_bit_ctrl'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":143)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":194)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":211)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":212)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":216)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":217)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":221)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":222)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":226)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":227)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":238)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":239)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":243)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":244)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":258)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":283)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":284)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":286)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":287)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":291)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":292)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":294)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":295)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":299)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":300)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":302)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":303)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":313)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":314)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":318)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":319)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":323)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":324)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":330)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":331)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":332)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":342)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":344)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":346)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":350)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":352)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":354)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":359)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":387)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":388)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":389)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":390)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":391)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":395)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":396)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":397)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":398)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":399)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":403)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":411)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":412)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":413)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":414)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":415)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":418)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":419)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":420)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":426)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":427)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":428)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":429)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":434)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":435)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":436)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":437)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":442)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":443)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":444)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":445)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":450)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":451)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":452)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":453)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":458)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":459)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":460)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":461)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":462)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":468)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":469)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":470)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":471)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":476)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":477)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":478)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":479)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":484)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":485)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":486)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":487)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":492)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":493)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":494)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":495)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":496)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":502)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":503)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":504)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":505)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":510)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":511)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":512)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":513)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":518)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":519)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":520)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":521)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":526)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":527)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":528)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":529)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":530)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":536)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":537)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":538)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":539)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":544)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":545)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":546)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":547)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":553)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":554)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":555)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":556)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":561)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":562)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":563)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":564)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":565)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v":406)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":175)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":177)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":179)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":181)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":186)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":188)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":190)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":192)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":204)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":205)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":206)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":207)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":208)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":209)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":210)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":214)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":215)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":216)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":217)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":218)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":219)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":220)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":225)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":226)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":227)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":228)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":236)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":237)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":241)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":242)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":246)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":247)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":251)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":252)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":255)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":263)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":264)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":268)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":269)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":272)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":279)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":280)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":284)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":285)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":286)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":294)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":295)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":299)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":300)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":303)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":304)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":312)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":313)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":317)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":318)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":321)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":325)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":327)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":330)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":335)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":336)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":339)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v":230)
WARN  (EX1998) : Net 'i2c_read_req' does not have a driver("H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_config.v":28)
Compiling module 'lut_ov5640_rgb565_480_272'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\lut_ov5640_rgb565_480_272.v":1)
Compiling module 'cmos_8_16bit'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\cmos_8_16bit.v":1)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":199)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":210)
Compiling module 'MnistLutSimple(USE_REG=0)'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":5)
Compiling module 'MnistLutSimple_sub0(USE_REG=0)'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":194)
Compiling module 'MnistLutSimple_sub0_base(USE_REG=0)'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":262)
Compiling module 'MnistLutSimple_sub1(USE_REG=0)'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":16153)
Compiling module 'MnistLutSimple_sub1_base(USE_REG=0)'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":16221)
Compiling module 'MnistLutSimple_sub2(USE_REG=1'b1)'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":24176)
Compiling module 'MnistLutSimple_sub2_base(USE_REG=1'b1)'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":24244)
Compiling module 'MnistLutSimple_sub3(USE_REG=0)'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":26247)
Compiling module 'MnistLutSimple_sub3_base(USE_REG=0)'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":26315)
Compiling module 'MnistLutSimple_sub4(USE_REG=0)'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":31294)
Compiling module 'MnistLutSimple_sub4_base(USE_REG=0)'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":31362)
Compiling module 'MnistLutSimple_sub5(USE_REG=1'b1)'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":32621)
Compiling module 'MnistLutSimple_sub5_base(USE_REG=1'b1)'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":32689)
Compiling module 'vga_timing'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\vga_timing.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("H:\git\TangPrimer20K_LUT-Network\primer25k\src\vga_timing.v":79)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("H:\git\TangPrimer20K_LUT-Network\primer25k\src\vga_timing.v":87)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("H:\git\TangPrimer20K_LUT-Network\primer25k\src\vga_timing.v":100)
Compiling module 'Video_Frame_Buffer_SDRAM'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\video_frame_buffer\video_frame_buffer_sdram.v":2956)
Compiling module '**'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\video_frame_buffer\video_frame_buffer_sdram.v":2955)
Compiling module 'SDRAM_controller_top_SIP'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\SDRAM_controller_top_SIP\SDRAM_controller_top_SIP.v":2794)
Compiling module '**'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\SDRAM_controller_top_SIP\SDRAM_controller_top_SIP.v":2793)
WARN  (EX3670) : Actual bit length 2 differs from formal bit length 1 for port 'O_sdram_ba'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":427)
WARN  (EX3670) : Actual bit length 23 differs from formal bit length 22 for port 'I_sdrc_addr'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":436)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":510)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":518)
Compiling module 'Gowin_PLL_tmds'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\gowin_pll\gowin_pll_tmds.v":10)
Compiling module 'Gowin_CLKDIV'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\gowin_clkdiv\gowin_clkdiv.v":10)
Compiling module 'Gowin_CLKDIV2'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\gowin_clkdiv\gowin_clkdiv2.v":10)
Compiling module 'DVI_TX_Top'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\dvi_tx\dvi_tx.v":1089)
Compiling module '**'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\dvi_tx\dvi_tx.v":1088)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 8 for port 'I_rgb_r'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":600)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 8 for port 'I_rgb_g'("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":601)
Compiling module 'gw_gao'("H:\git\TangPrimer20K_LUT-Network\primer25k\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "lut_ov5640_rgb565_480_272" instantiated to "lut_ov5640_rgb565_480_272_m0" is swept in optimizing("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":164)
WARN  (NL0002) : The module "MnistLutSimple_sub0" instantiated to "i_MnistLutSimple_sub0" is swept in optimizing("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":53)
WARN  (NL0002) : The module "MnistLutSimple_sub0_base" instantiated to "i_MnistLutSimple_sub0_base" is swept in optimizing("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":231)
WARN  (NL0002) : The module "MnistLutSimple_sub3" instantiated to "i_MnistLutSimple_sub3" is swept in optimizing("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":131)
WARN  (NL0002) : The module "MnistLutSimple_sub3_base" instantiated to "i_MnistLutSimple_sub3_base" is swept in optimizing("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":26284)
WARN  (NL0002) : The module "MnistLutSimple_sub4" instantiated to "i_MnistLutSimple_sub4" is swept in optimizing("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":157)
WARN  (NL0002) : The module "MnistLutSimple_sub4_base" instantiated to "i_MnistLutSimple_sub4_base" is swept in optimizing("H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v":31331)
WARN  (NL0002) : The module "Gowin_CLKDIV2" instantiated to "your_instance_name" is swept in optimizing("H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v":589)
[95%] Generate netlist file "H:\git\TangPrimer20K_LUT-Network\primer25k\impl\gwsynthesis\top.vg" completed
[100%] Generate report file "H:\git\TangPrimer20K_LUT-Network\primer25k\impl\gwsynthesis\top_syn.rpt.html" completed
GowinSynthesis finish
