Analysis & Elaboration report for DataPath
Mon Feb 26 11:49:16 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |DataPath
  5. Parameter Settings for User Entity Instance: register:R0
  6. Parameter Settings for User Entity Instance: register:R1
  7. Parameter Settings for User Entity Instance: register:R2
  8. Parameter Settings for User Entity Instance: register:R3
  9. Parameter Settings for User Entity Instance: register:R4
 10. Parameter Settings for User Entity Instance: register:R5
 11. Parameter Settings for User Entity Instance: register:R6
 12. Parameter Settings for User Entity Instance: register:R7
 13. Parameter Settings for User Entity Instance: register:R8
 14. Parameter Settings for User Entity Instance: register:R9
 15. Parameter Settings for User Entity Instance: register:R10
 16. Parameter Settings for User Entity Instance: register:R11
 17. Parameter Settings for User Entity Instance: register:R12
 18. Parameter Settings for User Entity Instance: register:R13
 19. Parameter Settings for User Entity Instance: register:R14
 20. Parameter Settings for User Entity Instance: register:R15
 21. Parameter Settings for User Entity Instance: register:IR
 22. Parameter Settings for User Entity Instance: register:PC
 23. Parameter Settings for User Entity Instance: register:RY
 24. Parameter Settings for User Entity Instance: register:RZ_HI
 25. Parameter Settings for User Entity Instance: register:RZ_LO
 26. Parameter Settings for User Entity Instance: register:MAR
 27. Parameter Settings for User Entity Instance: MDR2:MDR_reg
 28. Parameter Settings for User Entity Instance: MDR2:MDR_reg|register:mdr_register
 29. Parameter Settings for User Entity Instance: register:HI
 30. Parameter Settings for User Entity Instance: register:LO
 31. Parameter Settings for User Entity Instance: register:Inport
 32. Parameter Settings for User Entity Instance: register:Outport
 33. Parameter Settings for User Entity Instance: ALU:alu
 34. Parameter Settings for User Entity Instance: ALU:alu|and_or:and_instance
 35. Parameter Settings for User Entity Instance: ALU:alu|and_or:or_instance
 36. Parameter Settings for User Entity Instance: ALU:alu|rol:rol_instance
 37. Parameter Settings for User Entity Instance: ALU:alu|ror:ror_instance
 38. Parameter Settings for User Entity Instance: ALU:alu|booth_mul_combinational:mul_instance
 39. Parameter Settings for User Entity Instance: ALU:alu|div_combinational:division_instance
 40. Analysis & Elaboration Settings
 41. Port Connectivity Checks: "ALU:alu|add_sub:add_unsigned_instance"
 42. Port Connectivity Checks: "ALU:alu|add_sub:sub_instance"
 43. Port Connectivity Checks: "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31"
 44. Port Connectivity Checks: "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits12_15"
 45. Port Connectivity Checks: "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits8_11"
 46. Port Connectivity Checks: "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits4_7"
 47. Port Connectivity Checks: "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits0_3"
 48. Port Connectivity Checks: "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15"
 49. Port Connectivity Checks: "ALU:alu|add_sub:add_instance"
 50. Port Connectivity Checks: "ALU:alu|and_or:or_instance"
 51. Port Connectivity Checks: "ALU:alu|and_or:and_instance"
 52. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Feb 26 11:49:16 2024           ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                 ; DataPath                                        ;
; Top-level Entity Name         ; DataPath                                        ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DataPath ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R0            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R1            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R2            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R3            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R4            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R5            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R6            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R7            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R8            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R9            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R10           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R11           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R12           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R13           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R14           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R15           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:IR            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:PC            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:RY            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:RZ_HI         ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:RZ_LO         ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:MAR           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: MDR2:MDR_reg ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MDR2:MDR_reg|register:mdr_register ;
+----------------+----------------------------------+-----------------------------+
; Parameter Name ; Value                            ; Type                        ;
+----------------+----------------------------------+-----------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer              ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer              ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary             ;
+----------------+----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:HI            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:LO            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Inport        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Outport       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu|and_or:and_instance ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu|and_or:or_instance ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu|rol:rol_instance ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu|ror:ror_instance ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu|booth_mul_combinational:mul_instance ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu|div_combinational:division_instance ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; DataPath           ; DataPath           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|add_sub:add_unsigned_instance" ;
+-----------------+-------+----------+------------------------------+
; Port            ; Type  ; Severity ; Details                      ;
+-----------------+-------+----------+------------------------------+
; signed_flag     ; Input ; Info     ; Stuck at GND                 ;
; subtract_enable ; Input ; Info     ; Stuck at GND                 ;
+-----------------+-------+----------+------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|add_sub:sub_instance" ;
+-----------------+-------+----------+---------------------+
; Port            ; Type  ; Severity ; Details             ;
+-----------------+-------+----------+---------------------+
; signed_flag     ; Input ; Info     ; Stuck at VCC        ;
; subtract_enable ; Input ; Info     ; Stuck at VCC        ;
+-----------------+-------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31"        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; C_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits12_15" ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                              ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------+
; C_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits8_11" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                             ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------+
; C_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits4_7" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------+
; C_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits0_3" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------+
; C_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15"         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; C_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|add_sub:add_instance"                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; signed_flag     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; subtract_enable ; Input  ; Info     ; Stuck at GND                                                                        ;
; C_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|and_or:or_instance" ;
+-----------+-------+----------+-------------------------+
; Port      ; Type  ; Severity ; Details                 ;
+-----------+-------+----------+-------------------------+
; selection ; Input ; Info     ; Stuck at GND            ;
+-----------+-------+----------+-------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|and_or:and_instance" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; selection ; Input ; Info     ; Stuck at VCC             ;
+-----------+-------+----------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Feb 26 11:49:04 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c DataPath --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file registers/register.v
    Info (12023): Found entity 1: register File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/Registers/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registers/mdr2.v
    Info (12023): Found entity 1: MDR2 File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/Registers/MDR2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registers/mdr.v
    Info (12023): Found entity 1: MDR File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/Registers/MDR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/multiply/booth_mul_combinational.v
    Info (12023): Found entity 1: booth_mul_combinational File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Multiply/booth_mul_combinational.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus_files/bus_mux.v
    Info (12023): Found entity 1: Bus_MUX File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/Bus_files/Bus_MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus_files/bus_encoder.v
    Info (12023): Found entity 1: Bus_Encoder File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/Bus_files/Bus_Encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/logical_operations/shra.v
    Info (12023): Found entity 1: shra File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Logical_Operations/shra.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/logical_operations/shr.v
    Info (12023): Found entity 1: shr File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Logical_Operations/shr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/logical_operations/shla.v
    Info (12023): Found entity 1: shla File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Logical_Operations/shla.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/logical_operations/shl.v
    Info (12023): Found entity 1: shl File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Logical_Operations/shl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/logical_operations/ror.v
    Info (12023): Found entity 1: ror File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Logical_Operations/ror.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/logical_operations/rol.v
    Info (12023): Found entity 1: rol File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Logical_Operations/rol.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/logical_operations/not_module.v
    Info (12023): Found entity 1: not_module File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Logical_Operations/not_module.v Line: 1
Warning (12019): Can't analyze file -- file ALU_files/Logical_Operations/not.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/logical_operations/neg.v
    Info (12023): Found entity 1: neg File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Logical_Operations/neg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/logical_operations/and_or.v
    Info (12023): Found entity 1: and_or File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Logical_Operations/and_or.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/division/div_combinational.v
    Info (12023): Found entity 1: div_combinational File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Division/div_combinational.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/addition_and_subtraction/cla_b_cell.v
    Info (12023): Found entity 1: CLA_b_cell File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_b_cell.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/addition_and_subtraction/cla_32bit_adder.v
    Info (12023): Found entity 1: CLA_32bit_adder File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/addition_and_subtraction/cla_16bit_adder.v
    Info (12023): Found entity 1: CLA_16bit_adder File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/addition_and_subtraction/cla_4bit_adder.v
    Info (12023): Found entity 1: CLA_4bit_adder File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/addition_and_subtraction/add_sub.v
    Info (12023): Found entity 1: add_sub File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Addition_and_Subtraction/add_sub.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_files/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/ALU.v Line: 1
Warning (12019): Can't analyze file -- file tb_phase1.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: DataPath File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/DataPath.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at ALU.v(18): Parameter Declaration in module "ALU" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/ALU.v Line: 18
Info (12127): Elaborating entity "DataPath" for the top level hierarchy
Info (12128): Elaborating entity "register" for hierarchy "register:R0" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/DataPath.v Line: 107
Info (12128): Elaborating entity "MDR2" for hierarchy "MDR2:MDR_reg" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/DataPath.v Line: 137
Info (12128): Elaborating entity "Bus_MUX" for hierarchy "Bus_MUX:Bus" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/DataPath.v Line: 166
Info (12128): Elaborating entity "Bus_Encoder" for hierarchy "Bus_MUX:Bus|Bus_Encoder:encoder_32_to_5" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/Bus_files/Bus_MUX.v Line: 23
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/DataPath.v Line: 170
Info (12128): Elaborating entity "and_or" for hierarchy "ALU:alu|and_or:and_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/ALU.v Line: 25
Info (12128): Elaborating entity "neg" for hierarchy "ALU:alu|neg:neg_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/ALU.v Line: 27
Info (12128): Elaborating entity "not_module" for hierarchy "ALU:alu|not_module:not_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/ALU.v Line: 28
Info (12128): Elaborating entity "rol" for hierarchy "ALU:alu|rol:rol_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/ALU.v Line: 29
Info (12128): Elaborating entity "ror" for hierarchy "ALU:alu|ror:ror_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/ALU.v Line: 30
Info (12128): Elaborating entity "shl" for hierarchy "ALU:alu|shl:shl_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/ALU.v Line: 31
Info (12128): Elaborating entity "shra" for hierarchy "ALU:alu|shra:shra_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/ALU.v Line: 32
Info (12128): Elaborating entity "shr" for hierarchy "ALU:alu|shr:shr_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/ALU.v Line: 33
Info (12128): Elaborating entity "add_sub" for hierarchy "ALU:alu|add_sub:add_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/ALU.v Line: 36
Info (12128): Elaborating entity "CLA_32bit_adder" for hierarchy "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Addition_and_Subtraction/add_sub.v Line: 17
Info (12128): Elaborating entity "CLA_16bit_adder" for hierarchy "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v Line: 11
Info (12128): Elaborating entity "CLA_4bit_adder" for hierarchy "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits0_3" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v Line: 12
Info (12128): Elaborating entity "CLA_b_cell" for hierarchy "ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits0_3|CLA_b_cell:bit0" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v Line: 12
Info (12128): Elaborating entity "booth_mul_combinational" for hierarchy "ALU:alu|booth_mul_combinational:mul_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/ALU.v Line: 41
Warning (10199): Verilog HDL Case Statement warning at booth_mul_combinational.v(28): case item expression never matches the case expression File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Multiply/booth_mul_combinational.v Line: 28
Info (10264): Verilog HDL Case Statement information at booth_mul_combinational.v(27): all case item expressions in this case statement are onehot File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Multiply/booth_mul_combinational.v Line: 27
Info (12128): Elaborating entity "div_combinational" for hierarchy "ALU:alu|div_combinational:division_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/ALU.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable "temp_quotient", which holds its previous value in one or more paths through the always construct File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Division/div_combinational.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable "temp_remainder", which holds its previous value in one or more paths through the always construct File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Division/div_combinational.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable "abs_dividend", which holds its previous value in one or more paths through the always construct File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Division/div_combinational.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable "abs_divisor", which holds its previous value in one or more paths through the always construct File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Division/div_combinational.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/20lfr/Desktop/ELEC_374_project/374_LAB_system/ALU_files/Division/div_combinational.v Line: 17
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4796 megabytes
    Info: Processing ended: Mon Feb 26 11:49:16 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


