// Seed: 3909578079
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
  wire id_3, id_4;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_1[1'b0] = id_4 - 1;
  uwire id_5;
  tri id_6, id_7;
  assign id_7 = id_3 | id_4;
  assign #1 id_5 = 1'h0;
  module_0 modCall_1 (id_4);
endmodule
