{
    "fileIDs": {
        "1": "/home/users/najeeb.afzal/Desktop/work/RS_work/Raptor_bashing/bashing_0/EDA-JI2/./rtl/core/neorv32_top.vhd",
        "10": "/home/users/najeeb.afzal/Desktop/work/RS_work/Raptor_bashing/bashing_0/EDA-JI2/./rtl/core/neorv32_sysinfo.vhd",
        "2": "/home/users/najeeb.afzal/Desktop/work/RS_work/Raptor_bashing/bashing_0/EDA-JI2/./rtl/core/neorv32_cpu.vhd",
        "3": "/home/users/najeeb.afzal/Desktop/work/RS_work/Raptor_bashing/bashing_0/EDA-JI2/./rtl/core/neorv32_cpu_control.vhd",
        "4": "/home/users/najeeb.afzal/Desktop/work/RS_work/Raptor_bashing/bashing_0/EDA-JI2/./rtl/core/neorv32_cpu_regfile.vhd",
        "5": "/home/users/najeeb.afzal/Desktop/work/RS_work/Raptor_bashing/bashing_0/EDA-JI2/./rtl/core/neorv32_cpu_alu.vhd",
        "6": "/home/users/najeeb.afzal/Desktop/work/RS_work/Raptor_bashing/bashing_0/EDA-JI2/./rtl/core/neorv32_cpu_cp_shifter.vhd",
        "7": "/home/users/najeeb.afzal/Desktop/work/RS_work/Raptor_bashing/bashing_0/EDA-JI2/./rtl/core/neorv32_cpu_bus.vhd",
        "8": "/home/users/najeeb.afzal/Desktop/work/RS_work/Raptor_bashing/bashing_0/EDA-JI2/./rtl/core/neorv32_busswitch.vhd",
        "9": "/home/users/najeeb.afzal/Desktop/work/RS_work/Raptor_bashing/bashing_0/EDA-JI2/./rtl/core/neorv32_bus_keeper.vhd"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "rstn_ext_sreg",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "rstn_int_sreg",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "rstn_ext",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "rstn_int",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "rstn_wdt",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "clk_div",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "clk_div_ff",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "clk_gen",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "clk_gen_en",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "clk_gen_en_ff",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "wdt_cg_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "uart0_cg_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "uart1_cg_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "spi_cg_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "twi_cg_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "pwm_cg_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "cfs_cg_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "neoled_cg_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "gptmr_cg_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "xip_cg_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "onewire_cg_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "cpu_debug",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "cpu_sleep",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "i_fence",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "d_fence",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "dmi",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "dmi_t"
                },
                {
                    "name": "dci_ndmrstn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "dci_halt_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "cpu_i_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "name": "cpu_d_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "name": "cpu_i_rsp",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                },
                {
                    "name": "cpu_d_rsp",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                },
                {
                    "name": "icache_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "name": "dcache_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "name": "icache_rsp",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                },
                {
                    "name": "dcache_rsp",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                },
                {
                    "name": "core_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "name": "core_rsp",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                },
                {
                    "name": "main_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "name": "dma_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "name": "main_rsp",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                },
                {
                    "name": "dma_rsp",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                },
                {
                    "name": "soc_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "name": "soc_rsp",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                },
                {
                    "name": "io_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "name": "rsp_bus",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "response_bus_t"
                },
                {
                    "name": "bus_error",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "fast_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "mtime_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "wdt_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "uart0_rx_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "uart0_tx_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "uart1_rx_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "uart1_tx_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "spi_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "sdi_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "twi_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "cfs_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "neoled_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "xirq_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "gptmr_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "onewire_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "dma_irq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "io_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "ext_timeout",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "ext_access",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "xip_access",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "xip_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "xip_page",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "std_ulogic_vector"
                }
            ],
            "language": "VHDL_93",
            "line": 237,
            "moduleInsts": [
                {
                    "file": "1",
                    "instName": "neorv32_cpu_inst",
                    "line": 531,
                    "module": "neorv32_cpu_HART_ID#0_VENDOR_ID#0_CPU_BOOT_ADDR#0_CPU_DEBUG_PARK_ADDR#0_CPU_DEBUG_EXC_ADDR#0_CPU_EXTENSION_RISCV_B#0_CPU_EXTENSION_RISCV_C#0_CPU_EXTENSION_RISCV_E#0_CPU_EXTENSION_RISCV_M#0_CPU_EXTENSION_RISCV_U#0_CPU_EXTENSION_RISCV_Zfinx#0_CPU_EXTENSION_RISCV_Zicntr#0_CPU_EXTENSION_RISCV_Zicond#0_CPU_EXTENSION_RISCV_Zihpm#0_CPU_EXTENSION_RISCV_Zifencei#0_CPU_EXTENSION_RISCV_Zmmul#0_CPU_EXTENSION_RISCV_Zxcfu#0_CPU_EXTENSION_RISCV_Sdext#0_CPU_EXTENSION_RISCV_Sdtrig#0_FAST_MUL_EN#0_FAST_SHIFT_EN#0_CPU_IPB_ENTRIES#0_PMP_NUM_REGIONS#0_PMP_MIN_GRANULARITY#0_HPM_NUM_CNTS#0_HPM_CNT_WIDTH#0",
                    "parameters": [
                        {
                            "name": "HART_ID",
                            "value": "0"
                        },
                        {
                            "name": "VENDOR_ID",
                            "value": "0"
                        },
                        {
                            "name": "CPU_BOOT_ADDR",
                            "value": "0"
                        },
                        {
                            "name": "CPU_DEBUG_PARK_ADDR",
                            "value": "0"
                        },
                        {
                            "name": "CPU_DEBUG_EXC_ADDR",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_B",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_C",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_E",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_M",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_U",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zfinx",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zicntr",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zicond",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zihpm",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zifencei",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zmmul",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zxcfu",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Sdext",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Sdtrig",
                            "value": "0"
                        },
                        {
                            "name": "FAST_MUL_EN",
                            "value": "0"
                        },
                        {
                            "name": "FAST_SHIFT_EN",
                            "value": "0"
                        },
                        {
                            "name": "CPU_IPB_ENTRIES",
                            "value": "0"
                        },
                        {
                            "name": "PMP_NUM_REGIONS",
                            "value": "0"
                        },
                        {
                            "name": "PMP_MIN_GRANULARITY",
                            "value": "0"
                        },
                        {
                            "name": "HPM_NUM_CNTS",
                            "value": "0"
                        },
                        {
                            "name": "HPM_CNT_WIDTH",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "neorv32_core_busswitch_inst",
                    "line": 628,
                    "module": "neorv32_busswitch_PORT_A_READ_ONLY#0_PORT_B_READ_ONLY#0",
                    "parameters": [
                        {
                            "name": "PORT_A_READ_ONLY",
                            "value": "0"
                        },
                        {
                            "name": "PORT_B_READ_ONLY",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "neorv32_bus_keeper_inst",
                    "line": 699,
                    "module": "neorv32_bus_keeper",
                    "parameters": []
                },
                {
                    "file": "1",
                    "instName": "neorv32_sysinfo_inst",
                    "line": 1389,
                    "module": "neorv32_sysinfo_CLOCK_FREQUENCY#0_CUSTOM_ID#0_INT_BOOTLOADER_EN#0_PMP_NUM_REGIONS#0_MEM_INT_IMEM_EN#0_MEM_INT_IMEM_SIZE#0_MEM_INT_DMEM_EN#0_MEM_INT_DMEM_SIZE#0_ICACHE_EN#0_ICACHE_NUM_BLOCKS#0_ICACHE_BLOCK_SIZE#0_ICACHE_ASSOCIATIVITY#0_DCACHE_EN#0_DCACHE_NUM_BLOCKS#0_DCACHE_BLOCK_SIZE#0_MEM_EXT_EN#0_MEM_EXT_BIG_ENDIAN#0_ON_CHIP_DEBUGGER_EN#0_IO_GPIO_NUM#0_IO_MTIME_EN#0_IO_UART0_EN#0_IO_UART1_EN#0_IO_SPI_EN#0_IO_SDI_EN#0_IO_TWI_EN#0_IO_PWM_NUM_CH#0_IO_WDT_EN#0_IO_TRNG_EN#0_IO_CFS_EN#0_IO_NEOLED_EN#0_IO_XIRQ_NUM_CH#0_IO_GPTMR_EN#0_IO_XIP_EN#0_IO_ONEWIRE_EN#0_IO_DMA_EN#0",
                    "parameters": [
                        {
                            "name": "CLOCK_FREQUENCY",
                            "value": "0"
                        },
                        {
                            "name": "CUSTOM_ID",
                            "value": "0"
                        },
                        {
                            "name": "INT_BOOTLOADER_EN",
                            "value": "0"
                        },
                        {
                            "name": "PMP_NUM_REGIONS",
                            "value": "0"
                        },
                        {
                            "name": "MEM_INT_IMEM_EN",
                            "value": "0"
                        },
                        {
                            "name": "MEM_INT_IMEM_SIZE",
                            "value": "0"
                        },
                        {
                            "name": "MEM_INT_DMEM_EN",
                            "value": "0"
                        },
                        {
                            "name": "MEM_INT_DMEM_SIZE",
                            "value": "0"
                        },
                        {
                            "name": "ICACHE_EN",
                            "value": "0"
                        },
                        {
                            "name": "ICACHE_NUM_BLOCKS",
                            "value": "0"
                        },
                        {
                            "name": "ICACHE_BLOCK_SIZE",
                            "value": "0"
                        },
                        {
                            "name": "ICACHE_ASSOCIATIVITY",
                            "value": "0"
                        },
                        {
                            "name": "DCACHE_EN",
                            "value": "0"
                        },
                        {
                            "name": "DCACHE_NUM_BLOCKS",
                            "value": "0"
                        },
                        {
                            "name": "DCACHE_BLOCK_SIZE",
                            "value": "0"
                        },
                        {
                            "name": "MEM_EXT_EN",
                            "value": "0"
                        },
                        {
                            "name": "MEM_EXT_BIG_ENDIAN",
                            "value": "0"
                        },
                        {
                            "name": "ON_CHIP_DEBUGGER_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_GPIO_NUM",
                            "value": "0"
                        },
                        {
                            "name": "IO_MTIME_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_UART0_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_UART1_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_SPI_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_SDI_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_TWI_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_PWM_NUM_CH",
                            "value": "0"
                        },
                        {
                            "name": "IO_WDT_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_TRNG_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_CFS_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_NEOLED_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_XIRQ_NUM_CH",
                            "value": "0"
                        },
                        {
                            "name": "IO_GPTMR_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_XIP_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_ONEWIRE_EN",
                            "value": "0"
                        },
                        {
                            "name": "IO_DMA_EN",
                            "value": "0"
                        }
                    ]
                }
            ],
            "parameters": [
                {
                    "name": "CLOCK_FREQUENCY",
                    "value": 100000000
                },
                {
                    "name": "HART_ID",
                    "value": 0
                },
                {
                    "name": "VENDOR_ID",
                    "value": 0
                },
                {
                    "name": "CUSTOM_ID",
                    "value": 0
                },
                {
                    "name": "INT_BOOTLOADER_EN",
                    "value": 0
                },
                {
                    "name": "ON_CHIP_DEBUGGER_EN",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_B",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_C",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_E",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_M",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_U",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zfinx",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zicntr",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zicond",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zihpm",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zifencei",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zmmul",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zxcfu",
                    "value": 0
                },
                {
                    "name": "FAST_MUL_EN",
                    "value": 0
                },
                {
                    "name": "FAST_SHIFT_EN",
                    "value": 0
                },
                {
                    "name": "CPU_IPB_ENTRIES",
                    "value": 1
                },
                {
                    "name": "PMP_NUM_REGIONS",
                    "value": 0
                },
                {
                    "name": "PMP_MIN_GRANULARITY",
                    "value": 4
                },
                {
                    "name": "HPM_NUM_CNTS",
                    "value": 0
                },
                {
                    "name": "HPM_CNT_WIDTH",
                    "value": 40
                },
                {
                    "name": "MEM_INT_IMEM_EN",
                    "value": 0
                },
                {
                    "name": "MEM_INT_IMEM_SIZE",
                    "value": 16384
                },
                {
                    "name": "MEM_INT_DMEM_EN",
                    "value": 0
                },
                {
                    "name": "MEM_INT_DMEM_SIZE",
                    "value": 8192
                },
                {
                    "name": "ICACHE_EN",
                    "value": 0
                },
                {
                    "name": "ICACHE_NUM_BLOCKS",
                    "value": 4
                },
                {
                    "name": "ICACHE_BLOCK_SIZE",
                    "value": 64
                },
                {
                    "name": "ICACHE_ASSOCIATIVITY",
                    "value": 1
                },
                {
                    "name": "DCACHE_EN",
                    "value": 0
                },
                {
                    "name": "DCACHE_NUM_BLOCKS",
                    "value": 4
                },
                {
                    "name": "DCACHE_BLOCK_SIZE",
                    "value": 64
                },
                {
                    "name": "MEM_EXT_EN",
                    "value": 0
                },
                {
                    "name": "MEM_EXT_TIMEOUT",
                    "value": 255
                },
                {
                    "name": "MEM_EXT_PIPE_MODE",
                    "value": 0
                },
                {
                    "name": "MEM_EXT_BIG_ENDIAN",
                    "value": 0
                },
                {
                    "name": "MEM_EXT_ASYNC_RX",
                    "value": 0
                },
                {
                    "name": "MEM_EXT_ASYNC_TX",
                    "value": 0
                },
                {
                    "name": "XIRQ_NUM_CH",
                    "value": 0
                },
                {
                    "name": "XIRQ_TRIGGER_TYPE",
                    "value": 0
                },
                {
                    "name": "XIRQ_TRIGGER_POLARITY",
                    "value": 0
                },
                {
                    "name": "IO_GPIO_NUM",
                    "value": 0
                },
                {
                    "name": "IO_MTIME_EN",
                    "value": 0
                },
                {
                    "name": "IO_UART0_EN",
                    "value": 0
                },
                {
                    "name": "IO_UART0_RX_FIFO",
                    "value": 1
                },
                {
                    "name": "IO_UART0_TX_FIFO",
                    "value": 1
                },
                {
                    "name": "IO_UART1_EN",
                    "value": 0
                },
                {
                    "name": "IO_UART1_RX_FIFO",
                    "value": 1
                },
                {
                    "name": "IO_UART1_TX_FIFO",
                    "value": 1
                },
                {
                    "name": "IO_SPI_EN",
                    "value": 0
                },
                {
                    "name": "IO_SPI_FIFO",
                    "value": 1
                },
                {
                    "name": "IO_SDI_EN",
                    "value": 0
                },
                {
                    "name": "IO_SDI_FIFO",
                    "value": 0
                },
                {
                    "name": "IO_TWI_EN",
                    "value": 0
                },
                {
                    "name": "IO_PWM_NUM_CH",
                    "value": 0
                },
                {
                    "name": "IO_WDT_EN",
                    "value": 0
                },
                {
                    "name": "IO_TRNG_EN",
                    "value": 0
                },
                {
                    "name": "IO_TRNG_FIFO",
                    "value": 1
                },
                {
                    "name": "IO_CFS_EN",
                    "value": 0
                },
                {
                    "name": "IO_CFS_CONFIG",
                    "value": 0
                },
                {
                    "name": "IO_CFS_IN_SIZE",
                    "value": 32
                },
                {
                    "name": "IO_CFS_OUT_SIZE",
                    "value": 32
                },
                {
                    "name": "IO_NEOLED_EN",
                    "value": 0
                },
                {
                    "name": "IO_NEOLED_TX_FIFO",
                    "value": 1
                },
                {
                    "name": "IO_GPTMR_EN",
                    "value": 0
                },
                {
                    "name": "IO_XIP_EN",
                    "value": 0
                },
                {
                    "name": "IO_ONEWIRE_EN",
                    "value": 0
                },
                {
                    "name": "IO_DMA_EN",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "rstn_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "jtag_trst_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "jtag_tck_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "jtag_tdi_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "jtag_tdo_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "jtag_tms_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "wb_tag_o",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "wb_adr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "wb_dat_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "wb_dat_o",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "wb_we_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "wb_sel_o",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "wb_stb_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "wb_cyc_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "wb_ack_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "wb_err_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "fence_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "fencei_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "xip_csn_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "xip_clk_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "xip_dat_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "xip_dat_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "gpio_o",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "gpio_i",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "uart0_txd_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "uart0_rxd_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "uart0_rts_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "uart0_cts_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "uart1_txd_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "uart1_rxd_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "uart1_rts_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "uart1_cts_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "spi_clk_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "spi_dat_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "spi_dat_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "spi_csn_o",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "sdi_clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "sdi_dat_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "sdi_dat_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "sdi_csn_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "twi_sda_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "twi_sda_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "twi_scl_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "twi_scl_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "onewire_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "onewire_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "pwm_o",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "cfs_in_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "cfs_out_o",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "neoled_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "xirq_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "mtime_irq_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "msw_irq_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "mext_irq_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                }
            ],
            "topModule": "neorv32_top"
        }
    ],
    "modules": {
        "neorv32_bus_keeper": {
            "file": "9",
            "internalSignals": [
                {
                    "name": "err_flag",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "err_type",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "acc_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "wren",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "rden",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "ctrl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "ctrl_t"
                }
            ],
            "language": "VHDL_93",
            "line": 59,
            "module": "neorv32_bus_keeper",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "rstn_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "cpu_req_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "direction": "Output",
                    "name": "cpu_rsp_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                },
                {
                    "direction": "Input",
                    "name": "bus_req_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "direction": "Input",
                    "name": "bus_rsp_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                },
                {
                    "direction": "Output",
                    "name": "bus_err_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "bus_tmo_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "bus_ext_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "bus_xip_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                }
            ]
        },
        "neorv32_busswitch_PORT_A_READ_ONLY#0_PORT_B_READ_ONLY#0": {
            "file": "8",
            "internalSignals": [
                {
                    "name": "a_rd_req_buf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "a_wr_req_buf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "b_rd_req_buf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "b_wr_req_buf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "a_req_current",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "a_req_pending",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "b_req_current",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "b_req_pending",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "a_bus_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "b_bus_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "a_bus_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "b_bus_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "x_bus_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "x_bus_re",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "arbiter",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "arbiter_t"
                }
            ],
            "language": "VHDL_93",
            "line": 60,
            "module": "neorv32_busswitch",
            "parameters": [
                {
                    "name": "PORT_A_READ_ONLY",
                    "value": 0
                },
                {
                    "name": "PORT_B_READ_ONLY",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "rstn_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "a_req_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "direction": "Output",
                    "name": "a_rsp_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                },
                {
                    "direction": "Input",
                    "name": "b_req_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "direction": "Output",
                    "name": "b_rsp_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                },
                {
                    "direction": "Output",
                    "name": "x_req_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "direction": "Input",
                    "name": "x_rsp_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                }
            ]
        },
        "neorv32_cpu_HART_ID#0_VENDOR_ID#0_CPU_BOOT_ADDR#0_CPU_DEBUG_PARK_ADDR#0_CPU_DEBUG_EXC_ADDR#0_CPU_EXTENSION_RISCV_B#0_CPU_EXTENSION_RISCV_C#0_CPU_EXTENSION_RISCV_E#0_CPU_EXTENSION_RISCV_M#0_CPU_EXTENSION_RISCV_U#0_CPU_EXTENSION_RISCV_Zfinx#0_CPU_EXTENSION_RISCV_Zicntr#0_CPU_EXTENSION_RISCV_Zicond#0_CPU_EXTENSION_RISCV_Zihpm#0_CPU_EXTENSION_RISCV_Zifencei#0_CPU_EXTENSION_RISCV_Zmmul#0_CPU_EXTENSION_RISCV_Zxcfu#0_CPU_EXTENSION_RISCV_Sdext#0_CPU_EXTENSION_RISCV_Sdtrig#0_FAST_MUL_EN#0_FAST_SHIFT_EN#0_CPU_IPB_ENTRIES#0_PMP_NUM_REGIONS#0_PMP_MIN_GRANULARITY#0_HPM_NUM_CNTS#0_HPM_CNT_WIDTH#0": {
            "file": "2",
            "internalSignals": [
                {
                    "name": "ctrl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "ctrl_bus_t"
                },
                {
                    "name": "imm",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "rs1",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "rs2",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "rs3",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "rs4",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "alu_res",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "alu_add",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "alu_cmp",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "mem_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "cp_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "alu_exc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "bus_d_wait",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "csr_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "mar",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "ma_load",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "ma_store",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "be_load",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "be_store",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "fetch_pc",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "curr_pc",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "next_pc",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "fpu_flags",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "i_pmp_fault",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "pmp_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "pmp_addr_if_t"
                },
                {
                    "name": "pmp_ctrl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "pmp_ctrl_if_t"
                }
            ],
            "language": "VHDL_93",
            "line": 97,
            "module": "neorv32_cpu",
            "moduleInsts": [
                {
                    "file": "2",
                    "instName": "neorv32_cpu_control_inst",
                    "line": 289,
                    "module": "neorv32_cpu_control_HART_ID#0_VENDOR_ID#0_CPU_BOOT_ADDR#0_CPU_DEBUG_PARK_ADDR#0_CPU_DEBUG_EXC_ADDR#0_CPU_EXTENSION_RISCV_B#0_CPU_EXTENSION_RISCV_C#0_CPU_EXTENSION_RISCV_E#0_CPU_EXTENSION_RISCV_M#0_CPU_EXTENSION_RISCV_U#0_CPU_EXTENSION_RISCV_Zfinx#0_CPU_EXTENSION_RISCV_Zicntr#0_CPU_EXTENSION_RISCV_Zicond#0_CPU_EXTENSION_RISCV_Zihpm#0_CPU_EXTENSION_RISCV_Zifencei#0_CPU_EXTENSION_RISCV_Zmmul#0_CPU_EXTENSION_RISCV_Zxcfu#0_CPU_EXTENSION_RISCV_Sdext#0_CPU_EXTENSION_RISCV_Sdtrig#0_FAST_MUL_EN#0_FAST_SHIFT_EN#0_CPU_IPB_ENTRIES#0_PMP_NUM_REGIONS#0_PMP_MIN_GRANULARITY#0_HPM_NUM_CNTS#0_HPM_CNT_WIDTH#0",
                    "parameters": [
                        {
                            "name": "HART_ID",
                            "value": "0"
                        },
                        {
                            "name": "VENDOR_ID",
                            "value": "0"
                        },
                        {
                            "name": "CPU_BOOT_ADDR",
                            "value": "0"
                        },
                        {
                            "name": "CPU_DEBUG_PARK_ADDR",
                            "value": "0"
                        },
                        {
                            "name": "CPU_DEBUG_EXC_ADDR",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_B",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_C",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_E",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_M",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_U",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zfinx",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zicntr",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zicond",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zihpm",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zifencei",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zmmul",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zxcfu",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Sdext",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Sdtrig",
                            "value": "0"
                        },
                        {
                            "name": "FAST_MUL_EN",
                            "value": "0"
                        },
                        {
                            "name": "FAST_SHIFT_EN",
                            "value": "0"
                        },
                        {
                            "name": "CPU_IPB_ENTRIES",
                            "value": "0"
                        },
                        {
                            "name": "PMP_NUM_REGIONS",
                            "value": "0"
                        },
                        {
                            "name": "PMP_MIN_GRANULARITY",
                            "value": "0"
                        },
                        {
                            "name": "HPM_NUM_CNTS",
                            "value": "0"
                        },
                        {
                            "name": "HPM_CNT_WIDTH",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "2",
                    "instName": "neorv32_cpu_regfile_inst",
                    "line": 330,
                    "module": "neorv32_cpu_regfile_RVE#0_RS3_EN#0_RS4_EN#0",
                    "parameters": [
                        {
                            "name": "RVE",
                            "value": "0"
                        },
                        {
                            "name": "RS3_EN",
                            "value": "0"
                        },
                        {
                            "name": "RS4_EN",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "2",
                    "instName": "neorv32_cpu_alu_inst",
                    "line": 368,
                    "module": "neorv32_cpu_alu_CPU_EXTENSION_RISCV_B#0_CPU_EXTENSION_RISCV_M#0_CPU_EXTENSION_RISCV_Zmmul#0_CPU_EXTENSION_RISCV_Zfinx#0_CPU_EXTENSION_RISCV_Zxcfu#0_CPU_EXTENSION_RISCV_Zicond#0_FAST_MUL_EN#0_FAST_SHIFT_EN#0",
                    "parameters": [
                        {
                            "name": "CPU_EXTENSION_RISCV_B",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_M",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zmmul",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zfinx",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zxcfu",
                            "value": "0"
                        },
                        {
                            "name": "CPU_EXTENSION_RISCV_Zicond",
                            "value": "0"
                        },
                        {
                            "name": "FAST_MUL_EN",
                            "value": "0"
                        },
                        {
                            "name": "FAST_SHIFT_EN",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "2",
                    "instName": "neorv32_cpu_bus_inst",
                    "line": 408,
                    "module": "neorv32_cpu_bus_PMP_NUM_REGIONS#0_PMP_MIN_GRANULARITY#0",
                    "parameters": [
                        {
                            "name": "PMP_NUM_REGIONS",
                            "value": "0"
                        },
                        {
                            "name": "PMP_MIN_GRANULARITY",
                            "value": "0"
                        }
                    ]
                }
            ],
            "parameters": [
                {
                    "name": "HART_ID",
                    "value": 0
                },
                {
                    "name": "VENDOR_ID",
                    "value": 0
                },
                {
                    "name": "CPU_BOOT_ADDR",
                    "value": 0
                },
                {
                    "name": "CPU_DEBUG_PARK_ADDR",
                    "value": 0
                },
                {
                    "name": "CPU_DEBUG_EXC_ADDR",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_B",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_C",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_E",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_M",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_U",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zfinx",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zicntr",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zicond",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zihpm",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zifencei",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zmmul",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zxcfu",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Sdext",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Sdtrig",
                    "value": 0
                },
                {
                    "name": "FAST_MUL_EN",
                    "value": 0
                },
                {
                    "name": "FAST_SHIFT_EN",
                    "value": 0
                },
                {
                    "name": "CPU_IPB_ENTRIES",
                    "value": 0
                },
                {
                    "name": "PMP_NUM_REGIONS",
                    "value": 0
                },
                {
                    "name": "PMP_MIN_GRANULARITY",
                    "value": 0
                },
                {
                    "name": "HPM_NUM_CNTS",
                    "value": 0
                },
                {
                    "name": "HPM_CNT_WIDTH",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "rstn_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "sleep_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "debug_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "ifence_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "dfence_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "msi_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "mei_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "mti_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "firq_i",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "dbi_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "ibus_req_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "direction": "Input",
                    "name": "ibus_rsp_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                },
                {
                    "direction": "Output",
                    "name": "dbus_req_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "direction": "Input",
                    "name": "dbus_rsp_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                }
            ]
        },
        "neorv32_cpu_alu_CPU_EXTENSION_RISCV_B#0_CPU_EXTENSION_RISCV_M#0_CPU_EXTENSION_RISCV_Zmmul#0_CPU_EXTENSION_RISCV_Zfinx#0_CPU_EXTENSION_RISCV_Zxcfu#0_CPU_EXTENSION_RISCV_Zicond#0_FAST_MUL_EN#0_FAST_SHIFT_EN#0": {
            "file": "5",
            "internalSignals": [
                {
                    "name": "cmp_rs1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "cmp_rs2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "cmp",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "opa",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "opb",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "opa_x",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "opb_x",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "addsub_res",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "cp_res",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "cp_monitor",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "cp_monitor_t"
                },
                {
                    "name": "cp_result",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "cp_data_t"
                },
                {
                    "name": "cp_start",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "cp_valid",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "std_ulogic_vector"
                }
            ],
            "language": "VHDL_93",
            "line": 78,
            "module": "neorv32_cpu_alu",
            "moduleInsts": [
                {
                    "file": "5",
                    "instName": "neorv32_cpu_cp_shifter_inst",
                    "line": 224,
                    "module": "neorv32_cpu_cp_shifter_FAST_SHIFT_EN#0",
                    "parameters": [
                        {
                            "name": "FAST_SHIFT_EN",
                            "value": "0"
                        }
                    ]
                }
            ],
            "parameters": [
                {
                    "name": "CPU_EXTENSION_RISCV_B",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_M",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zmmul",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zfinx",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zxcfu",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zicond",
                    "value": 0
                },
                {
                    "name": "FAST_MUL_EN",
                    "value": 0
                },
                {
                    "name": "FAST_SHIFT_EN",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "rstn_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "ctrl_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "ctrl_bus_t"
                },
                {
                    "direction": "Input",
                    "name": "rs1_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "rs2_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "rs3_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "rs4_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "pc_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "imm_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "cmp_o",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "res_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "add_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "fpu_flags_o",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "exc_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "cp_done_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                }
            ]
        },
        "neorv32_cpu_bus_PMP_NUM_REGIONS#0_PMP_MIN_GRANULARITY#0": {
            "file": "7",
            "internalSignals": [
                {
                    "name": "mar",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "misaligned",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "arbiter",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_arbiter_t"
                },
                {
                    "name": "pmp_mask",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "pmp_mask_t"
                },
                {
                    "name": "pmp",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "pmp_t"
                },
                {
                    "name": "if_pmp_fault",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "ld_pmp_fault",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "st_pmp_fault",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                }
            ],
            "language": "VHDL_93",
            "line": 80,
            "module": "neorv32_cpu_bus",
            "parameters": [
                {
                    "name": "PMP_NUM_REGIONS",
                    "value": 0
                },
                {
                    "name": "PMP_MIN_GRANULARITY",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "rstn_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "ctrl_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "ctrl_bus_t"
                },
                {
                    "direction": "Input",
                    "name": "fetch_pc_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "i_pmp_fault_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "addr_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "wdata_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "rdata_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "mar_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "d_wait_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "ma_load_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "ma_store_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "be_load_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "be_store_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "pmp_addr_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "pmp_addr_if_t"
                },
                {
                    "direction": "Input",
                    "name": "pmp_ctrl_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "pmp_ctrl_if_t"
                },
                {
                    "direction": "Output",
                    "name": "d_bus_addr_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "d_bus_rdata_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "d_bus_wdata_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "d_bus_ben_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "d_bus_we_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "d_bus_re_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "d_bus_ack_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "d_bus_err_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                }
            ]
        },
        "neorv32_cpu_control_HART_ID#0_VENDOR_ID#0_CPU_BOOT_ADDR#0_CPU_DEBUG_PARK_ADDR#0_CPU_DEBUG_EXC_ADDR#0_CPU_EXTENSION_RISCV_B#0_CPU_EXTENSION_RISCV_C#0_CPU_EXTENSION_RISCV_E#0_CPU_EXTENSION_RISCV_M#0_CPU_EXTENSION_RISCV_U#0_CPU_EXTENSION_RISCV_Zfinx#0_CPU_EXTENSION_RISCV_Zicntr#0_CPU_EXTENSION_RISCV_Zicond#0_CPU_EXTENSION_RISCV_Zihpm#0_CPU_EXTENSION_RISCV_Zifencei#0_CPU_EXTENSION_RISCV_Zmmul#0_CPU_EXTENSION_RISCV_Zxcfu#0_CPU_EXTENSION_RISCV_Sdext#0_CPU_EXTENSION_RISCV_Sdtrig#0_FAST_MUL_EN#0_FAST_SHIFT_EN#0_CPU_IPB_ENTRIES#0_PMP_NUM_REGIONS#0_PMP_MIN_GRANULARITY#0_HPM_NUM_CNTS#0_HPM_CNT_WIDTH#0": {
            "file": "3",
            "internalSignals": [
                {
                    "name": "fetch_engine",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "fetch_engine_t"
                },
                {
                    "name": "ipb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "ipb_t"
                },
                {
                    "name": "issue_engine",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "issue_engine_t"
                },
                {
                    "name": "decode_aux",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "decode_aux_t"
                },
                {
                    "name": "execute_engine",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "execute_engine_t"
                },
                {
                    "name": "trap_ctrl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "trap_ctrl_t"
                },
                {
                    "name": "ctrl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "ctrl_bus_t"
                },
                {
                    "name": "ctrl_nxt",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "ctrl_bus_t"
                },
                {
                    "name": "csr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "csr_t"
                },
                {
                    "name": "hpmevent",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "hpmevent_t"
                },
                {
                    "name": "hpmevent_rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "hpmevent_rd_t"
                },
                {
                    "name": "pmp",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "pmp_t"
                },
                {
                    "name": "pmp_cfg_rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "pmp_cfg_rd_t"
                },
                {
                    "name": "pmp_addr_rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "pmp_addr_rd_t"
                },
                {
                    "name": "cnt",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "cnt_t"
                },
                {
                    "name": "cnt_lo_rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "cnt_dat_t"
                },
                {
                    "name": "cnt_hi_rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "cnt_dat_t"
                },
                {
                    "name": "cnt_event",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "debug_ctrl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "debug_ctrl_t"
                },
                {
                    "name": "illegal_cmd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "csr_reg_valid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "csr_rw_valid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "csr_priv_valid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "hw_trigger_fire",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "imm_opcode",
                    "range": {
                        "lsb": 0,
                        "msb": 6
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "csr_raddr",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "std_ulogic_vector"
                }
            ],
            "language": "VHDL_93",
            "line": 131,
            "module": "neorv32_cpu_control",
            "parameters": [
                {
                    "name": "HART_ID",
                    "value": 0
                },
                {
                    "name": "VENDOR_ID",
                    "value": 0
                },
                {
                    "name": "CPU_BOOT_ADDR",
                    "value": 0
                },
                {
                    "name": "CPU_DEBUG_PARK_ADDR",
                    "value": 0
                },
                {
                    "name": "CPU_DEBUG_EXC_ADDR",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_B",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_C",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_E",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_M",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_U",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zfinx",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zicntr",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zihpm",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zifencei",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zmmul",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zxcfu",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Zicond",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Sdext",
                    "value": 0
                },
                {
                    "name": "CPU_EXTENSION_RISCV_Sdtrig",
                    "value": 0
                },
                {
                    "name": "FAST_MUL_EN",
                    "value": 0
                },
                {
                    "name": "FAST_SHIFT_EN",
                    "value": 0
                },
                {
                    "name": "CPU_IPB_ENTRIES",
                    "value": 0
                },
                {
                    "name": "PMP_NUM_REGIONS",
                    "value": 0
                },
                {
                    "name": "PMP_MIN_GRANULARITY",
                    "value": 0
                },
                {
                    "name": "HPM_NUM_CNTS",
                    "value": 0
                },
                {
                    "name": "HPM_CNT_WIDTH",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "rstn_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Output",
                    "name": "ctrl_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "ctrl_bus_t"
                },
                {
                    "direction": "Output",
                    "name": "i_bus_addr_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "i_bus_rdata_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "i_bus_re_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "i_bus_ack_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "i_bus_err_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "i_pmp_fault_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "alu_cp_done_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "alu_exc_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "bus_d_wait_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "cmp_i",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "alu_add_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "rs1_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "imm_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "curr_pc_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "next_pc_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "csr_rdata_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "fpu_flags_i",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "db_halt_req_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "msi_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "mei_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "mti_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "firq_i",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "pmp_addr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "pmp_addr_if_t"
                },
                {
                    "direction": "Output",
                    "name": "pmp_ctrl_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "pmp_ctrl_if_t"
                },
                {
                    "direction": "Input",
                    "name": "mar_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "ma_load_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "ma_store_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "be_load_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "be_store_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                }
            ]
        },
        "neorv32_cpu_cp_shifter_FAST_SHIFT_EN#0": {
            "file": "6",
            "internalSignals": [
                {
                    "name": "shifter",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "shifter_t"
                },
                {
                    "name": "bs_level",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bs_level_t"
                },
                {
                    "name": "bs_start",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "bs_result",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                }
            ],
            "language": "VHDL_93",
            "line": 62,
            "module": "neorv32_cpu_cp_shifter",
            "parameters": [
                {
                    "name": "FAST_SHIFT_EN",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "rstn_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "ctrl_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "ctrl_bus_t"
                },
                {
                    "direction": "Input",
                    "name": "start_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "rs1_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "shamt_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "res_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "valid_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                }
            ]
        },
        "neorv32_cpu_regfile_RVE#0_RS3_EN#0_RS4_EN#0": {
            "file": "4",
            "internalSignals": [
                {
                    "name": "reg_file",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "reg_file_t"
                },
                {
                    "name": "reg_file_emb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "reg_file_emb_t"
                },
                {
                    "name": "rf_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "rf_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "rd_zero",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "opa_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "opb_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "opc_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "opd_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "std_ulogic_vector"
                }
            ],
            "language": "VHDL_93",
            "line": 75,
            "module": "neorv32_cpu_regfile",
            "parameters": [
                {
                    "name": "RVE",
                    "value": 0
                },
                {
                    "name": "RS3_EN",
                    "value": 0
                },
                {
                    "name": "RS4_EN",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "ctrl_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "ctrl_bus_t"
                },
                {
                    "direction": "Input",
                    "name": "alu_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "mem_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "csr_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Input",
                    "name": "pc2_i",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "rs1_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "rs2_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "rs3_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "direction": "Output",
                    "name": "rs4_o",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "std_ulogic_vector"
                }
            ]
        },
        "neorv32_sysinfo_CLOCK_FREQUENCY#0_CUSTOM_ID#0_INT_BOOTLOADER_EN#0_PMP_NUM_REGIONS#0_MEM_INT_IMEM_EN#0_MEM_INT_IMEM_SIZE#0_MEM_INT_DMEM_EN#0_MEM_INT_DMEM_SIZE#0_ICACHE_EN#0_ICACHE_NUM_BLOCKS#0_ICACHE_BLOCK_SIZE#0_ICACHE_ASSOCIATIVITY#0_DCACHE_EN#0_DCACHE_NUM_BLOCKS#0_DCACHE_BLOCK_SIZE#0_MEM_EXT_EN#0_MEM_EXT_BIG_ENDIAN#0_ON_CHIP_DEBUGGER_EN#0_IO_GPIO_NUM#0_IO_MTIME_EN#0_IO_UART0_EN#0_IO_UART1_EN#0_IO_SPI_EN#0_IO_SDI_EN#0_IO_TWI_EN#0_IO_PWM_NUM_CH#0_IO_WDT_EN#0_IO_TRNG_EN#0_IO_CFS_EN#0_IO_NEOLED_EN#0_IO_XIRQ_NUM_CH#0_IO_GPTMR_EN#0_IO_XIP_EN#0_IO_ONEWIRE_EN#0_IO_DMA_EN#0": {
            "file": "10",
            "internalSignals": [
                {
                    "name": "acc_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "rden",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "wren",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "name": "addr",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "std_ulogic_vector"
                },
                {
                    "name": "sysinfo",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "info_mem_t"
                }
            ],
            "language": "VHDL_93",
            "line": 97,
            "module": "neorv32_sysinfo",
            "parameters": [
                {
                    "name": "CLOCK_FREQUENCY",
                    "value": 0
                },
                {
                    "name": "CUSTOM_ID",
                    "value": 0
                },
                {
                    "name": "INT_BOOTLOADER_EN",
                    "value": 0
                },
                {
                    "name": "PMP_NUM_REGIONS",
                    "value": 0
                },
                {
                    "name": "MEM_INT_IMEM_EN",
                    "value": 0
                },
                {
                    "name": "MEM_INT_IMEM_SIZE",
                    "value": 0
                },
                {
                    "name": "MEM_INT_DMEM_EN",
                    "value": 0
                },
                {
                    "name": "MEM_INT_DMEM_SIZE",
                    "value": 0
                },
                {
                    "name": "ICACHE_EN",
                    "value": 0
                },
                {
                    "name": "ICACHE_NUM_BLOCKS",
                    "value": 0
                },
                {
                    "name": "ICACHE_BLOCK_SIZE",
                    "value": 0
                },
                {
                    "name": "ICACHE_ASSOCIATIVITY",
                    "value": 0
                },
                {
                    "name": "DCACHE_EN",
                    "value": 0
                },
                {
                    "name": "DCACHE_NUM_BLOCKS",
                    "value": 0
                },
                {
                    "name": "DCACHE_BLOCK_SIZE",
                    "value": 0
                },
                {
                    "name": "MEM_EXT_EN",
                    "value": 0
                },
                {
                    "name": "MEM_EXT_BIG_ENDIAN",
                    "value": 0
                },
                {
                    "name": "ON_CHIP_DEBUGGER_EN",
                    "value": 0
                },
                {
                    "name": "IO_GPIO_NUM",
                    "value": 0
                },
                {
                    "name": "IO_MTIME_EN",
                    "value": 0
                },
                {
                    "name": "IO_UART0_EN",
                    "value": 0
                },
                {
                    "name": "IO_UART1_EN",
                    "value": 0
                },
                {
                    "name": "IO_SPI_EN",
                    "value": 0
                },
                {
                    "name": "IO_SDI_EN",
                    "value": 0
                },
                {
                    "name": "IO_TWI_EN",
                    "value": 0
                },
                {
                    "name": "IO_PWM_NUM_CH",
                    "value": 0
                },
                {
                    "name": "IO_WDT_EN",
                    "value": 0
                },
                {
                    "name": "IO_TRNG_EN",
                    "value": 0
                },
                {
                    "name": "IO_CFS_EN",
                    "value": 0
                },
                {
                    "name": "IO_NEOLED_EN",
                    "value": 0
                },
                {
                    "name": "IO_XIRQ_NUM_CH",
                    "value": 0
                },
                {
                    "name": "IO_GPTMR_EN",
                    "value": 0
                },
                {
                    "name": "IO_XIP_EN",
                    "value": 0
                },
                {
                    "name": "IO_ONEWIRE_EN",
                    "value": 0
                },
                {
                    "name": "IO_DMA_EN",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_ulogic"
                },
                {
                    "direction": "Input",
                    "name": "bus_req_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_req_t"
                },
                {
                    "direction": "Output",
                    "name": "bus_rsp_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bus_rsp_t"
                }
            ]
        }
    }
}
