/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 216 240)
	(text "reg_file" (rect 5 0 42 11)(font "Arial" ))
	(text "inst" (rect 8 160 26 171)(font "Arial" ))
	(port
		(pt 72 0)
		(input)
		(text "clk" (rect 0 0 15 11)(font "Arial" ))
		(text "clk" (rect 64 24 75 39)(font "Arial" )(vertical))
		(line (pt 72 0)(pt 72 17))
	)
	(port
		(pt 104 0)
		(input)
		(text "wr_en" (rect 0 0 31 11)(font "Arial" ))
		(text "wr_en" (rect 96 24 107 55)(font "Arial" )(vertical))
		(line (pt 104 0)(pt 104 17))
	)
	(port
		(pt 0 48)
		(input)
		(text "rd_addr1" (rect 0 0 46 11)(font "Arial" ))
		(text "rd_addr1" (rect 24 40 70 51)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "rd_addr2" (rect 0 0 46 11)(font "Arial" ))
		(text "rd_addr2" (rect 24 56 70 67)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "wr_addr" (rect 0 0 41 11)(font "Arial" ))
		(text "wr_addr" (rect 24 72 65 83)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 120)
		(input)
		(text "wr_data" (rect 0 0 42 11)(font "Arial" ))
		(text "wr_data" (rect 24 112 66 123)(font "Arial" ))
		(line (pt 0 120)(pt 16 120)(line_width 3))
	)
	(port
		(pt 152 96)
		(output)
		(text "rd_data2" (rect -152 0 -108 11)(font "Arial" ))
		(text "rd_data2" (rect 80 88 124 99)(font "Arial" ))
		(line (pt 152 96)(pt 136 96)(line_width 3))
	)
	(port
		(pt 152 80)
		(output)
		(text "rd_data1" (rect -152 0 -108 11)(font "Arial" ))
		(text "rd_data1" (rect 80 72 124 83)(font "Arial" ))
		(line (pt 152 80)(pt 136 80)(line_width 3))
	)
	(parameter
		"WORD"
		"8"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDR_SIZE"
		"2"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(line (pt 64 16)(pt 72 24))
		(line (pt 72 24)(pt 80 16))
		(rectangle (rect 16 16 136 160))
	)
	(annotation_block (parameter)(rect 216 16 392 64))
)
