{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765723831285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765723831285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 14 22:50:31 2025 " "Processing started: Sun Dec 14 22:50:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765723831285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1765723831285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1765723831285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1765723831565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1765723831565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "design/MUL.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/MUL.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765723835085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/div.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "design/DIV.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/DIV.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765723835085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "design/RAM.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/RAM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765723835085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mylsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mylsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mylsu " "Found entity 1: mylsu" {  } { { "design/mylsu.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mylsu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765723835092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_segment_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_segment_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "design/seven_segment_display.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/seven_segment_display.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765723835092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_file " "Found entity 1: Reg_file" {  } { { "design/Reg_file.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/Reg_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765723835094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/program_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/program_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "design/Program_Rom.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/Program_Rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765723835094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mydefine.sv 0 0 " "Found 0 design units, including 0 entities, in source file design/mydefine.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mycpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mycpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mycpu " "Found entity 1: mycpu" {  } { { "design/mycpu.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mycpu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765723835095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/myalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/myalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myalu " "Found entity 1: myalu" {  } { { "design/myalu.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/myalu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765723835095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/inst_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/inst_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INST_DEC " "Found entity 1: INST_DEC" {  } { { "design/INST_DEC.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/INST_DEC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765723835095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/DE0_CV.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765723835095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "design/controller.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765723835102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "design/clock_divider.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765723835102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765723835102 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_or_flush_IFID_r mycpu.sv(40) " "Verilog HDL Implicit Net warning at mycpu.sv(40): created implicit net for \"rst_or_flush_IFID_r\"" {  } { { "design/mycpu.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mycpu.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1765723835102 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_or_flush_IDEX_r mycpu.sv(122) " "Verilog HDL Implicit Net warning at mycpu.sv(122): created implicit net for \"rst_or_flush_IDEX_r\"" {  } { { "design/mycpu.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mycpu.sv" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1765723835102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mycpu " "Elaborating entity \"mycpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1765723835125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mycpu.sv(122) " "Verilog HDL assignment warning at mycpu.sv(122): truncated value with size 32 to match size of target (1)" {  } { { "design/mycpu.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mycpu.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1765723835125 "|mycpu"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "mycpu.sv(172) " "SystemVerilog warning at mycpu.sv(172): unique or priority keyword makes case statement complete" {  } { { "design/mycpu.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mycpu.sv" 172 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1765723835125 "|mycpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom Program_Rom:myprogram_rom " "Elaborating entity \"Program_Rom\" for hierarchy \"Program_Rom:myprogram_rom\"" {  } { { "design/mycpu.sv" "myprogram_rom" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mycpu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765723835142 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Program_Rom.sv(7) " "Verilog HDL Case Statement warning at Program_Rom.sv(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "design/Program_Rom.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/Program_Rom.sv" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1765723835142 "|mycpu|Program_Rom:myprogram_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_DEC INST_DEC:myinst_dec " "Elaborating entity \"INST_DEC\" for hierarchy \"INST_DEC:myinst_dec\"" {  } { { "design/mycpu.sv" "myinst_dec" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mycpu.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765723835145 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "INST_DEC.sv(28) " "SystemVerilog warning at INST_DEC.sv(28): unique or priority keyword makes case statement complete" {  } { { "design/INST_DEC.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/INST_DEC.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1765723835145 "|mycpu|INST_DEC:myinst_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_file Reg_file:myreg " "Elaborating entity \"Reg_file\" for hierarchy \"Reg_file:myreg\"" {  } { { "design/mycpu.sv" "myreg" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mycpu.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765723835157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:mycontroller " "Elaborating entity \"controller\" for hierarchy \"controller:mycontroller\"" {  } { { "design/mycpu.sv" "mycontroller" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mycpu.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765723835162 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "controller.sv(97) " "SystemVerilog warning at controller.sv(97): unique or priority keyword makes case statement complete" {  } { { "design/controller.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/controller.sv" 97 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1765723835162 "|mycpu|controller:mycontroller"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "controller.sv(149) " "SystemVerilog warning at controller.sv(149): unique or priority keyword makes case statement complete" {  } { { "design/controller.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/controller.sv" 149 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1765723835162 "|mycpu|controller:mycontroller"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "controller.sv(204) " "SystemVerilog warning at controller.sv(204): unique or priority keyword makes case statement complete" {  } { { "design/controller.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/controller.sv" 204 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1765723835162 "|mycpu|controller:mycontroller"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "controller.sv(226) " "SystemVerilog warning at controller.sv(226): unique or priority keyword makes case statement complete" {  } { { "design/controller.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/controller.sv" 226 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1765723835162 "|mycpu|controller:mycontroller"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "controller.sv(303) " "SystemVerilog warning at controller.sv(303): unique or priority keyword makes case statement complete" {  } { { "design/controller.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/controller.sv" 303 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1765723835162 "|mycpu|controller:mycontroller"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "controller.sv(332) " "SystemVerilog warning at controller.sv(332): unique or priority keyword makes case statement complete" {  } { { "design/controller.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/controller.sv" 332 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1765723835162 "|mycpu|controller:mycontroller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.sv(65) " "Verilog HDL Case Statement warning at controller.sv(65): incomplete case statement has no default case item" {  } { { "design/controller.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/controller.sv" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1765723835162 "|mycpu|controller:mycontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myalu myalu:alu_1 " "Elaborating entity \"myalu\" for hierarchy \"myalu:alu_1\"" {  } { { "design/mycpu.sv" "alu_1" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mycpu.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765723835173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL MUL:myMul " "Elaborating entity \"MUL\" for hierarchy \"MUL:myMul\"" {  } { { "design/mycpu.sv" "myMul" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mycpu.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765723835178 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "MUL.sv(12) " "SystemVerilog warning at MUL.sv(12): unique or priority keyword makes case statement complete" {  } { { "design/MUL.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/MUL.sv" 12 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1765723835178 "|mycpu|MUL:myMul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV DIV:myDiv " "Elaborating entity \"DIV\" for hierarchy \"DIV:myDiv\"" {  } { { "design/mycpu.sv" "myDiv" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mycpu.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765723835182 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "DIV.sv(11) " "SystemVerilog warning at DIV.sv(11): unique or priority keyword makes case statement complete" {  } { { "design/DIV.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/DIV.sv" 11 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1765723835182 "|mycpu|DIV:myDiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mylsu mylsu:lsu1 " "Elaborating entity \"mylsu\" for hierarchy \"mylsu:lsu1\"" {  } { { "design/mycpu.sv" "lsu1" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mycpu.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765723835182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 mylsu.sv(40) " "Verilog HDL assignment warning at mylsu.sv(40): truncated value with size 32 to match size of target (30)" {  } { { "design/mylsu.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mylsu.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1765723835182 "|mycpu|mylsu:lsu1"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "mylsu.sv(100) " "SystemVerilog warning at mylsu.sv(100): unique or priority keyword makes case statement complete" {  } { { "design/mylsu.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mylsu.sv" 100 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1765723835182 "|mycpu|mylsu:lsu1"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "mylsu.sv(176) " "SystemVerilog warning at mylsu.sv(176): unique or priority keyword makes case statement complete" {  } { { "design/mylsu.sv" "" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mylsu.sv" 176 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1765723835189 "|mycpu|mylsu:lsu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM mylsu:lsu1\|RAM:ram_0 " "Elaborating entity \"RAM\" for hierarchy \"mylsu:lsu1\|RAM:ram_0\"" {  } { { "design/mylsu.sv" "ram_0" { Text "C:/Users/Magician/Desktop/RISC-V/DE0_CV/design/mylsu.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765723835192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765723835300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 14 22:50:35 2025 " "Processing ended: Sun Dec 14 22:50:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765723835300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765723835300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765723835300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1765723835300 ""}
