Fitter report for soc_system
Thu Mar 14 17:40:14 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Mar 14 17:40:13 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; soc_system                                  ;
; Top-level Entity Name           ; ghrd_top                                    ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 5,942 / 32,070 ( 19 % )                     ;
; Total registers                 ; 8102                                        ;
; Total pins                      ; 155 / 457 ( 34 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 691,233 / 4,065,280 ( 17 % )                ;
; Total RAM Blocks                ; 99 / 397 ( 25 % )                           ;
; Total DSP Blocks                ; 21 / 87 ( 24 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.5%      ;
;     Processor 3            ;   9.8%      ;
;     Processor 4            ;   9.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]     ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]     ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]     ; CLKOUT                   ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|A_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|B_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|C_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|D_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|A_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|B_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|C_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|D_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|A_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|B_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|C_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|D_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|A_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|B_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|C_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|D_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|A_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; BX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|B_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det2[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det2[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det2[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det2[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det2[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det2[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det2[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det2[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det2[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det2[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det2[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; AY                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|C_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det1[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det1[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det1[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det1[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det1[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det1[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det1[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det1[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det1[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det1[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det1[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det3[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det3[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det3[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det3[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det3[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det3[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det3[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det3[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det3[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det3[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det3[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[0]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[1]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[2]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[3]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[4]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[4]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[5]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[5]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[6]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[6]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[7]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[7]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[8]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[8]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[9]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[9]~SCLR_LUT                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[10]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; AX                       ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|D_det4[10]~SCLR_LUT                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det1[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det1[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det2[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det2[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det3[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det3[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|wire_det4[0]                                                                                                                                                ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[1]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[2]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[3]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[4]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[5]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[6]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[7]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[8]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[9]                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[10]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[11]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[12]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[13]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[14]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[15]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[16]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[17]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[24]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[25]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[26]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[27]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[28]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[29]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[30]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[31]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|det4[0]                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_fefifo_c9c:write_state|b_full                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_fefifo_c9c:write_state|b_full~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_au6:rdptr_g|counter5a1                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_au6:rdptr_g|counter5a1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_au6:rdptr_g|counter5a2                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_au6:rdptr_g|counter5a2~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_f56:wrptr_g|counter8a[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_f56:wrptr_g|counter8a[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_f56:wrptr_g|counter8a[1]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_f56:wrptr_g|counter8a[1]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_f56:wrptr_g|counter8a[2]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_f56:wrptr_g|counter8a[2]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|xraddr[1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|xraddr[1]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|xraddr[2]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|xraddr[2]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|xraddr[3]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|xraddr[3]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_au6:rdptr_g|counter5a0                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_au6:rdptr_g|counter5a0~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_au6:rdptr_g|counter5a3                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_au6:rdptr_g|counter5a3~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_f56:wrptr_g|counter8a[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_f56:wrptr_g|counter8a[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|ControlUnit_aux:ControlUnit_aux_inst|state.REFRESH_OUT                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|ControlUnit_aux:ControlUnit_aux_inst|state.REFRESH_OUT~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|addr_block[3]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|addr_block[3]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|addr_block[9]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|addr_block[9]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[0]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[5]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[5]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[6]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[6]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[7]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[7]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[8]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[8]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|state.RESET                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|state.RESET~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|state.WAIT_NEW_LINE                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|state.WAIT_NEW_LINE~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_x[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_x[2]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[2]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[4]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[5]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[6]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[7]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[8]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|out_result[11]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|out_result[11]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|out_result[21]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|out_result[21]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[3]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[3]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[5]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[5]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[6]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[6]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[8]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[8]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[19]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[19]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[21]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[21]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[22]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[22]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[24]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[24]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[25]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[25]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[26]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[26]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[28]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[28]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|controlUnit:controlUnit_inst|state.INIT                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|controlUnit:controlUnit_inst|state.INIT~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|decorderInstruction:decorderInstruction_inst|out_opcode[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|decorderInstruction:decorderInstruction_inst|out_opcode[1]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|decorderInstruction:decorderInstruction_inst|out_register[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|decorderInstruction:decorderInstruction_inst|out_register[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[1]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[1]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[0]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[1]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[1]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|state.READ_MEMORY                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|state.READ_MEMORY~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[7]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[7]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|bubble                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|bubble~DUPLICATE                                                                                                                                            ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|table_size:table_size_inst|out_ref_point_x[3]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|table_size:table_size_inst|out_ref_point_x[3]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|table_size:table_size_inst|out_size[3]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|table_size:table_size_inst|out_size[3]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|v3_y[5]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|v3_y[5]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|v4_x[1]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|v4_x[1]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|v4_x[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|v4_x[2]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|v4_y[6]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|v4_y[6]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|v4_y[8]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|v4_y[8]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst|out_ref_point_x[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst|out_ref_point_x[4]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst|out_ref_point_x[5]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst|out_ref_point_x[5]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst|out_ref_point_x[7]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst|out_ref_point_x[7]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst|out_size[0]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst|out_size[0]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst|out_size[3]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst|out_size[3]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst|out_size[6]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst|out_size[6]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[0]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[0]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[1]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[1]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[3]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[3]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[4]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[4]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[5]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[5]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[6]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[6]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[7]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_x[7]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_y[0]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_y[0]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_y[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_y[2]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_y[3]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_y[3]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_y[9]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|v4_y[9]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|table_size:table_size_inst|out_size[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|table_size:table_size_inst|out_size[1]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|table_size:table_size_inst|out_size[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|table_size:table_size_inst|out_size[2]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|table_size:table_size_inst|out_size[4]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|table_size:table_size_inst|out_size[4]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|table_size:table_size_inst|out_size[6]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|table_size:table_size_inst|out_size[6]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|out_form                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|out_form~DUPLICATE                                                                                                                              ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v1_x[4]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v1_x[4]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v3_y[6]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v3_y[6]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v4_x[0]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v4_x[0]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v4_x[4]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v4_x[4]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v4_x[7]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v4_x[7]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v4_x[9]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v4_x[9]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v4_y[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|v4_y[2]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[0]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[0]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[1]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[2]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[3]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[3]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[4]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[4]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[5]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[5]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[6]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_size[6]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst|out_st2_pixel_x[0]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst|out_st2_pixel_x[0]~DUPLICATE                                                                                                                    ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst|v3_y[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst|v3_y[2]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst|v4_y[0]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst|v4_y[0]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst|v4_y[1]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst|v4_y[1]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst|v4_y[9]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst|v4_y[9]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|bubble                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|bubble~DUPLICATE                                                                                                                                            ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_1vu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_1vu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]~DUPLICATE                                                     ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_1vu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_1vu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1]~DUPLICATE                                                     ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_1vu:auto_generated|dffe3a[2]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_1vu:auto_generated|dffe3a[2]~DUPLICATE                                                                             ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|out_size[0]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|out_size[0]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|vertice_calculator:vertice_calculator_inst|out_form                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|vertice_calculator:vertice_calculator_inst|out_form~DUPLICATE                                                                                                                              ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|vertice_calculator:vertice_calculator_inst|v4_x[7]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|vertice_calculator:vertice_calculator_inst|v4_x[7]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|vertice_calculator:vertice_calculator_inst|v4_x[9]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|vertice_calculator:vertice_calculator_inst|v4_x[9]~DUPLICATE                                                                                                                               ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|w_memory                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|w_memory~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg1[16]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg1[16]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg1[22]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg1[22]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg1[23]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg1[23]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg1[24]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg1[24]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg2[20]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg2[20]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg2[21]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg2[21]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg2[25]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg2[25]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg3[12]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg3[12]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg3[17]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg3[17]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg4[15]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg4[15]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg4[19]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg4[19]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg4[26]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg4[26]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg4[27]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg4[27]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg4[28]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg4[28]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg5[21]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg5[21]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg6[9]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg6[9]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg6[13]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg6[13]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg6[15]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg6[15]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg6[23]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg6[23]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg7[11]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg7[11]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg7[13]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg7[13]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg8[15]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg8[15]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg8[16]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg8[16]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg10[9]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg10[9]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg10[13]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg10[13]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg10[23]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg10[23]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg11[18]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg11[18]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg11[19]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg11[19]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg11[21]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg11[21]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg11[22]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg11[22]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg12[14]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg12[14]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg12[20]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg12[20]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg12[25]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg12[25]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg12[26]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg12[26]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg12[28]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg12[28]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg13[10]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg13[10]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg13[14]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg13[14]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg13[15]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg13[15]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg13[21]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg13[21]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg13[25]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg13[25]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg13[27]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg13[27]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg14[9]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg14[9]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg14[11]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg14[11]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg14[17]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg14[17]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg14[20]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg14[20]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg14[21]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg14[21]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg14[25]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg14[25]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg15[11]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg15[11]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg16[11]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg16[11]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg16[13]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg16[13]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg17[11]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg17[11]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg17[20]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg17[20]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg17[23]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg17[23]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg17[24]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg17[24]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg17[25]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg17[25]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg17[26]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg17[26]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg18[9]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg18[9]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg19[17]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg19[17]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg19[18]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg19[18]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[11]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[11]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[18]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[18]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[19]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[19]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[23]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[23]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[24]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[24]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[26]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[26]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[27]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[27]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg21[13]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg21[13]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg21[16]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg21[16]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg21[22]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg21[22]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg22[9]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg22[9]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg22[11]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg22[11]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg22[17]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg22[17]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg22[20]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg22[20]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg22[22]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg22[22]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg22[27]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg22[27]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg23[20]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg23[20]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg23[24]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg23[24]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg23[26]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg23[26]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg23[27]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg23[27]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg24[13]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg24[13]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg24[14]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg24[14]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg24[20]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg24[20]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg24[24]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg24[24]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg24[28]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg24[28]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg25[23]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg25[23]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg26[12]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg26[12]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg26[18]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg26[18]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg26[23]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg26[23]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg26[26]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg26[26]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[10]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[10]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[13]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[13]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[14]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[14]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[16]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[16]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[20]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[20]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[23]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[23]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[25]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[25]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg28[10]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg28[10]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg28[16]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg28[16]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg28[19]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg28[19]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg28[22]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg28[22]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg29[14]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg29[14]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg29[20]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg29[20]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg29[22]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg29[22]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg30[9]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg30[9]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg30[11]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg30[11]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg30[14]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg30[14]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg31[13]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg31[13]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg31[20]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg31[20]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|success                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|success~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|sprite_memory:sprite_memory_inst|out_data[6]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|sprite_memory:sprite_memory_inst|out_data[6]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[25]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[25]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]~DUPLICATE                                                                                                                     ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~DUPLICATE                                                                                                                     ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]~DUPLICATE                                                                                                                     ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~DUPLICATE ;                          ;                       ;
; soc_system:u0|soc_system_data_A:data_a|data_out[0]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_data_A:data_a|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_data_A:data_a|data_out[13]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_data_A:data_a|data_out[13]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]~DUPLICATE                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]~DUPLICATE                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]~DUPLICATE                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~DUPLICATE                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~DUPLICATE                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]~DUPLICATE                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]~DUPLICATE                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]~DUPLICATE                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~DUPLICATE                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]~DUPLICATE                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]~DUPLICATE                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_channel~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]~DUPLICATE                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~DUPLICATE                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]~DUPLICATE                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~DUPLICATE                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]~DUPLICATE                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]~DUPLICATE                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2~DUPLICATE                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][79]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][131]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][131]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][80]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrreg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrreg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrreg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrreg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrreg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrreg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[3]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[13]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_007|saved_grant[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_007|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][68]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][69]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][70]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][70]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][68]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][70]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][70]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                  ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; PLL Compensation Mode       ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 19067 ) ; 0.00 % ( 0 / 19067 )       ; 0.00 % ( 0 / 19067 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 19067 ) ; 0.00 % ( 0 / 19067 )       ; 0.00 % ( 0 / 19067 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                           ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                          ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 17935 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                      ; 0.00 % ( 0 / 258 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 842 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 32 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/output_files/soc_system.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,942 / 32,070        ; 19 %  ;
; ALMs needed [=A-B+C]                                        ; 5,942                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,105 / 32,070        ; 22 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,981                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,437                 ;       ;
;         [c] ALMs used for registers                         ; 1,687                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,239 / 32,070        ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 76 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 15                    ;       ;
;         [c] Due to LAB input limits                         ; 61                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,050 / 3,207         ; 33 %  ;
;     -- Logic LABs                                           ; 1,050                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 9,145                 ;       ;
;     -- 7 input functions                                    ; 71                    ;       ;
;     -- 6 input functions                                    ; 1,988                 ;       ;
;     -- 5 input functions                                    ; 1,352                 ;       ;
;     -- 4 input functions                                    ; 1,463                 ;       ;
;     -- <=3 input functions                                  ; 4,271                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,701                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 7,876                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 7,335 / 64,140        ; 11 %  ;
;         -- Secondary logic registers                        ; 541 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 7,426                 ;       ;
;         -- Routing optimization registers                   ; 450                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 155 / 457             ; 34 %  ;
;     -- Clock pins                                           ; 3 / 8                 ; 38 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 1 / 1 ( 100 % )       ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 99 / 397              ; 25 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 691,233 / 4,065,280   ; 17 %  ;
; Total block memory implementation bits                      ; 1,013,760 / 4,065,280 ; 25 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 21 / 87               ; 24 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 5                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 7.0% / 7.0% / 6.8%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 32.4% / 32.5% / 32.3% ;       ;
; Maximum fan-out                                             ; 4299                  ;       ;
; Highest non-global fan-out                                  ; 1969                  ;       ;
; Total fan-out                                               ; 70856                 ;       ;
; Average fan-out                                             ; 3.57                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                          ;
+-------------------------------------------------------------+-----------------------+-----------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub      ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5849 / 32070 ( 18 % ) ; 93 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 5849                  ; 93                    ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7002 / 32070 ( 22 % ) ; 103 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1944                  ; 37                    ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3386                  ; 51                    ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 1672                  ; 15                    ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1229 / 32070 ( 4 % )  ; 10 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 76 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 15                    ; 0                     ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 61                    ; 0                     ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                                   ; Low                            ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 1044 / 3207 ( 33 % )  ; 17 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )                      ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 1044                  ; 17                    ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 8991                  ; 154                   ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 69                    ; 2                     ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 1955                  ; 33                    ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 1324                  ; 28                    ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 1446                  ; 17                    ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 4197                  ; 74                    ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1693                  ; 8                     ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                       ;                                ;
;         -- Primary logic registers                          ; 7232 / 64140 ( 11 % ) ; 103 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 533 / 64140 ( < 1 % ) ; 8 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                       ;                                ;
;         -- Design implementation registers                  ; 7322                  ; 104                   ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 443                   ; 7                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                     ; 0                                     ; 0                              ;
; I/O pins                                                    ; 77                    ; 0                     ; 76                                    ; 2                              ;
; I/O registers                                               ; 50                    ; 0                     ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 691233                ; 0                     ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 1013760               ; 0                     ; 0                                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 99 / 397 ( 24 % )     ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 21 / 87 ( 24 % )      ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                        ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                       ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                   ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                     ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                     ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS STM event interface                                     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                        ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Connections                                                 ;                       ;                       ;                                       ;                                ;
;     -- Input Connections                                    ; 9795                  ; 177                   ; 81                                    ; 297                            ;
;     -- Registered Input Connections                         ; 7906                  ; 119                   ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 330                   ; 598                   ; 108                                   ; 9314                           ;
;     -- Registered Output Connections                        ; 85                    ; 593                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Internal Connections                                        ;                       ;                       ;                                       ;                                ;
;     -- Total Connections                                    ; 71830                 ; 1587                  ; 5230                                  ; 9673                           ;
;     -- Registered Connections                               ; 40081                 ; 1254                  ; 100                                   ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; External Connections                                        ;                       ;                       ;                                       ;                                ;
;     -- Top                                                  ; 2                     ; 616                   ; 51                                    ; 9456                           ;
;     -- sld_hub:auto_hub                                     ; 616                   ; 4                     ; 0                                     ; 155                            ;
;     -- soc_system_hps_0_hps_io_border:border                ; 51                    ; 0                     ; 138                                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 9456                  ; 155                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Partition Interface                                         ;                       ;                       ;                                       ;                                ;
;     -- Input Ports                                          ; 92                    ; 120                   ; 12                                    ; 301                            ;
;     -- Output Ports                                         ; 88                    ; 137                   ; 46                                    ; 355                            ;
;     -- Bidir Ports                                          ; 70                    ; 0                     ; 69                                    ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Registered Ports                                            ;                       ;                       ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                     ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 84                    ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 14                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 33                    ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 93                    ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 98                    ; 0                                     ; 42                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 94                    ; 0                                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 4300                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_B[0]            ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_B[1]            ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_B[2]            ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_B[3]            ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_B[4]            ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_B[5]            ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_B[6]            ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_B[7]            ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_G[0]            ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_G[1]            ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_G[2]            ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_G[3]            ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_G[4]            ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_G[5]            ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_G[6]            ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_G[7]            ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_R[0]            ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_R[1]            ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_R[2]            ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_R[3]            ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_R[4]            ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_R[5]            ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_R[6]            ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_R[7]            ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_vga_clk         ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_vga_hsync       ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; out_vga_vsync       ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HPS_CONV_USB_N    ; B15   ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[1] ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[2] ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[3] ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; B22   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[55] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C1_SCLK     ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SCLK     ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SDAT     ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ;
; HPS_I2C_CONTROL   ; B26   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; HPS_KEY           ; G21   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[53] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO      ; H17   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; D24   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 48 ( 2 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 0 / 80 ( 0 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 14 / 19 ( 74 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 21 / 22 ( 95 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 27 / 80 ( 34 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; out_vga_clk                     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; out_R[0]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; HPS_FLASH_NCSO                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B             ; HPS_FLASH_DATA[2]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; out_vga_hsync                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; out_R[3]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; out_B[0]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; out_R[4]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; out_R[1]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B             ; HPS_FLASH_DATA[0]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; out_vga_vsync                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; out_R[5]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; HPS_FLASH_DCLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; out_G[7]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; out_R[6]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; out_R[2]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; HPS_FLASH_DATA[3]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; out_G[6]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; out_R[7]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; out_B[3]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; out_B[5]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; out_G[3]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; out_G[4]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; out_G[5]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; out_B[1]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; out_B[6]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; out_G[2]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; out_B[2]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; out_B[4]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H18      ; 422        ; 7B             ; HPS_FLASH_DATA[1]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; out_G[0]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; out_G[1]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; out_B[7]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; out_R[0]            ; Missing drive strength and slew rate ;
; out_R[1]            ; Missing drive strength and slew rate ;
; out_R[2]            ; Missing drive strength and slew rate ;
; out_R[3]            ; Missing drive strength and slew rate ;
; out_R[4]            ; Missing drive strength and slew rate ;
; out_vga_vsync       ; Missing drive strength and slew rate ;
; out_vga_hsync       ; Missing drive strength and slew rate ;
; out_vga_clk         ; Missing drive strength and slew rate ;
; out_R[5]            ; Missing drive strength and slew rate ;
; out_R[6]            ; Missing drive strength and slew rate ;
; out_R[7]            ; Missing drive strength and slew rate ;
; out_G[0]            ; Missing drive strength and slew rate ;
; out_G[1]            ; Missing drive strength and slew rate ;
; out_G[2]            ; Missing drive strength and slew rate ;
; out_G[3]            ; Missing drive strength and slew rate ;
; out_G[4]            ; Missing drive strength and slew rate ;
; out_G[5]            ; Missing drive strength and slew rate ;
; out_G[6]            ; Missing drive strength and slew rate ;
; out_G[7]            ; Missing drive strength and slew rate ;
; out_B[0]            ; Missing drive strength and slew rate ;
; out_B[1]            ; Missing drive strength and slew rate ;
; out_B[2]            ; Missing drive strength and slew rate ;
; out_B[3]            ; Missing drive strength and slew rate ;
; out_B[4]            ; Missing drive strength and slew rate ;
; out_B[5]            ; Missing drive strength and slew rate ;
; out_B[6]            ; Missing drive strength and slew rate ;
; out_B[7]            ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                     ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                                                     ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                 ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                                      ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                                                ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                      ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                    ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                   ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                            ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                           ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                                            ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                            ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                   ; On                         ;
;     -- PLL Fractional Division                                                                                                                                      ; N/A                        ;
;     -- M Counter                                                                                                                                                    ; 12                         ;
;     -- N Counter                                                                                                                                                    ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                            ;                            ;
;             -- PLL Refclk Select Location                                                                                                                           ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                   ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                   ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                      ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                     ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                   ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                    ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                     ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                      ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                                      ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                      ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                      ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                           ;                            ;
;         -- ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|generic_pll1~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                               ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                               ; On                         ;
;             -- Duty Cycle                                                                                                                                           ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                          ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                            ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                                                ; 0                          ;
;             -- C Counter PRST                                                                                                                                       ; 1                          ;
;         -- ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|generic_pll2~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                               ; 25.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                               ; Off                        ;
;             -- Duty Cycle                                                                                                                                           ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                          ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                            ; 12                         ;
;             -- C Counter PH Mux PRST                                                                                                                                ; 0                          ;
;             -- C Counter PRST                                                                                                                                       ; 1                          ;
;                                                                                                                                                                     ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |ghrd_top                                                                                                                               ; 5941.5 (11.3)        ; 7104.5 (11.3)                    ; 1239.0 (0.0)                                      ; 76.0 (0.0)                       ; 0.0 (0.0)            ; 9145 (23)           ; 7876 (0)                  ; 226 (226)     ; 691233            ; 99    ; 21         ; 155  ; 0            ; |ghrd_top                                                                                                                                                                                                                                                                                                                                                    ; ghrd_top                                          ; work         ;
;    |ColendaArchitecture:ColendaArchitecture_inst|                                                                                       ; 3006.0 (0.0)         ; 3829.0 (0.0)                     ; 872.5 (0.0)                                       ; 49.5 (0.0)                       ; 0.0 (0.0)            ; 4567 (0)            ; 3873 (0)                  ; 0 (0)         ; 164897            ; 31    ; 21         ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst                                                                                                                                                                                                                                                                                                       ; ColendaArchitecture                               ; work         ;
;       |FIFO:fifo_dataA|                                                                                                                 ; 119.8 (0.0)          ; 249.2 (0.0)                      ; 130.0 (0.0)                                       ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 147 (0)             ; 397 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA                                                                                                                                                                                                                                                                                       ; FIFO                                              ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 119.8 (0.0)          ; 249.2 (0.0)                      ; 130.0 (0.0)                                       ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 147 (0)             ; 397 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component                                                                                                                                                                                                                                                               ; dcfifo                                            ; work         ;
;             |dcfifo_tuo1:auto_generated|                                                                                                ; 119.8 (2.6)          ; 249.2 (6.3)                      ; 130.0 (3.8)                                       ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 147 (11)            ; 397 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated                                                                                                                                                                                                                                    ; dcfifo_tuo1                                       ; work         ;
;                |a_fefifo_3dc:read_state|                                                                                                ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_fefifo_3dc:read_state                                                                                                                                                                                                            ; a_fefifo_3dc                                      ; work         ;
;                |a_fefifo_c9c:write_state|                                                                                               ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_fefifo_c9c:write_state                                                                                                                                                                                                           ; a_fefifo_c9c                                      ; work         ;
;                |a_gray2bin_b9b:gray2bin_rs_nbwp|                                                                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_gray2bin_b9b:gray2bin_rs_nbwp                                                                                                                                                                                                    ; a_gray2bin_b9b                                    ; work         ;
;                |a_gray2bin_b9b:gray2bin_ws_nbrp|                                                                                        ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_gray2bin_b9b:gray2bin_ws_nbrp                                                                                                                                                                                                    ; a_gray2bin_b9b                                    ; work         ;
;                |a_graycounter_au6:rdptr_g|                                                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_au6:rdptr_g                                                                                                                                                                                                          ; a_graycounter_au6                                 ; work         ;
;                |a_graycounter_f56:wrptr_g|                                                                                              ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_f56:wrptr_g                                                                                                                                                                                                          ; a_graycounter_f56                                 ; work         ;
;                |alt_synch_pipe_kc8:dffpipe_rs_dgwp|                                                                                     ; -0.4 (0.0)           ; 5.3 (0.0)                        ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp                                                                                                                                                                                                 ; alt_synch_pipe_kc8                                ; work         ;
;                   |dffpipe_ed9:dffpipe10|                                                                                               ; -0.4 (-0.4)          ; 5.3 (5.3)                        ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10                                                                                                                                                                           ; dffpipe_ed9                                       ; work         ;
;                |alt_synch_pipe_kc8:dffpipe_ws_dgrp|                                                                                     ; 0.2 (0.0)            ; 7.6 (0.0)                        ; 7.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp                                                                                                                                                                                                 ; alt_synch_pipe_kc8                                ; work         ;
;                   |dffpipe_ed9:dffpipe10|                                                                                               ; 0.2 (0.2)            ; 7.6 (7.6)                        ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10                                                                                                                                                                           ; dffpipe_ed9                                       ; work         ;
;                |altdpram:fiforam|                                                                                                       ; 99.8 (29.0)          ; 211.7 (139.0)                    ; 112.6 (110.3)                                     ; 0.6 (0.3)                        ; 0.0 (0.0)            ; 107 (1)             ; 313 (313)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam                                                                                                                                                                                                                   ; altdpram                                          ; work         ;
;                   |lpm_decode:wdecoder|                                                                                                 ; 8.2 (0.0)            ; 8.4 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                                                                               ; lpm_decode                                        ; work         ;
;                      |decode_npf:auto_generated|                                                                                        ; 8.2 (8.2)            ; 8.4 (8.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated                                                                                                                                                                     ; decode_npf                                        ; work         ;
;                   |lpm_mux:mux|                                                                                                         ; 62.6 (0.0)           ; 64.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_mux:mux                                                                                                                                                                                                       ; lpm_mux                                           ; work         ;
;                      |mux_5nc:auto_generated|                                                                                           ; 62.6 (62.6)          ; 64.3 (64.3)                      ; 2.0 (2.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 90 (90)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_mux:mux|mux_5nc:auto_generated                                                                                                                                                                                ; mux_5nc                                           ; work         ;
;                |cntr_t1b:rdptr_b|                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|cntr_t1b:rdptr_b                                                                                                                                                                                                                   ; cntr_t1b                                          ; work         ;
;                |cntr_t1b:wrptr_b|                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|cntr_t1b:wrptr_b                                                                                                                                                                                                                   ; cntr_t1b                                          ; work         ;
;                |dffpipe_bd9:dffpipe_rdbuw|                                                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|dffpipe_bd9:dffpipe_rdbuw                                                                                                                                                                                                          ; dffpipe_bd9                                       ; work         ;
;                |dffpipe_bd9:dffpipe_rs_dbwp|                                                                                            ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp                                                                                                                                                                                                        ; dffpipe_bd9                                       ; work         ;
;                |dffpipe_bd9:dffpipe_wr_dbuw|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|dffpipe_bd9:dffpipe_wr_dbuw                                                                                                                                                                                                        ; dffpipe_bd9                                       ; work         ;
;                |dffpipe_bd9:dffpipe_ws_nbrp|                                                                                            ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp                                                                                                                                                                                                        ; dffpipe_bd9                                       ; work         ;
;       |FIFO:fifo_dataB|                                                                                                                 ; 189.2 (0.0)          ; 395.8 (0.0)                      ; 206.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 217 (0)             ; 629 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB                                                                                                                                                                                                                                                                                       ; FIFO                                              ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 189.2 (0.0)          ; 395.8 (0.0)                      ; 206.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 217 (0)             ; 629 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component                                                                                                                                                                                                                                                               ; dcfifo                                            ; work         ;
;             |dcfifo_tuo1:auto_generated|                                                                                                ; 189.2 (3.7)          ; 395.8 (6.2)                      ; 206.5 (2.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 217 (11)            ; 629 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated                                                                                                                                                                                                                                    ; dcfifo_tuo1                                       ; work         ;
;                |a_fefifo_3dc:read_state|                                                                                                ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_fefifo_3dc:read_state                                                                                                                                                                                                            ; a_fefifo_3dc                                      ; work         ;
;                |a_fefifo_c9c:write_state|                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_fefifo_c9c:write_state                                                                                                                                                                                                           ; a_fefifo_c9c                                      ; work         ;
;                |a_gray2bin_b9b:gray2bin_rs_nbwp|                                                                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_gray2bin_b9b:gray2bin_rs_nbwp                                                                                                                                                                                                    ; a_gray2bin_b9b                                    ; work         ;
;                |a_gray2bin_b9b:gray2bin_ws_nbrp|                                                                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_gray2bin_b9b:gray2bin_ws_nbrp                                                                                                                                                                                                    ; a_gray2bin_b9b                                    ; work         ;
;                |a_graycounter_au6:rdptr_g|                                                                                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_au6:rdptr_g                                                                                                                                                                                                          ; a_graycounter_au6                                 ; work         ;
;                |a_graycounter_f56:wrptr_g|                                                                                              ; 2.6 (2.6)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|a_graycounter_f56:wrptr_g                                                                                                                                                                                                          ; a_graycounter_f56                                 ; work         ;
;                |alt_synch_pipe_kc8:dffpipe_rs_dgwp|                                                                                     ; 0.1 (0.0)            ; 6.9 (0.0)                        ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp                                                                                                                                                                                                 ; alt_synch_pipe_kc8                                ; work         ;
;                   |dffpipe_ed9:dffpipe10|                                                                                               ; 0.1 (0.1)            ; 6.9 (6.9)                        ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10                                                                                                                                                                           ; dffpipe_ed9                                       ; work         ;
;                |alt_synch_pipe_kc8:dffpipe_ws_dgrp|                                                                                     ; -0.6 (0.0)           ; 7.4 (0.0)                        ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp                                                                                                                                                                                                 ; alt_synch_pipe_kc8                                ; work         ;
;                   |dffpipe_ed9:dffpipe10|                                                                                               ; -0.6 (-0.6)          ; 7.4 (7.4)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10                                                                                                                                                                           ; dffpipe_ed9                                       ; work         ;
;                |altdpram:fiforam|                                                                                                       ; 168.5 (50.2)         ; 357.5 (235.3)                    ; 189.0 (185.2)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 177 (1)             ; 548 (548)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam                                                                                                                                                                                                                   ; altdpram                                          ; work         ;
;                   |lpm_decode:wdecoder|                                                                                                 ; 8.3 (0.0)            ; 8.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                                                                               ; lpm_decode                                        ; work         ;
;                      |decode_npf:auto_generated|                                                                                        ; 8.3 (8.3)            ; 8.7 (8.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated                                                                                                                                                                     ; decode_npf                                        ; work         ;
;                   |lpm_mux:mux|                                                                                                         ; 110.0 (0.0)          ; 113.5 (0.0)                      ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 160 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_mux:mux                                                                                                                                                                                                       ; lpm_mux                                           ; work         ;
;                      |mux_5nc:auto_generated|                                                                                           ; 110.0 (110.0)        ; 113.5 (113.5)                    ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 160 (160)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_mux:mux|mux_5nc:auto_generated                                                                                                                                                                                ; mux_5nc                                           ; work         ;
;                |cntr_t1b:rdptr_b|                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|cntr_t1b:rdptr_b                                                                                                                                                                                                                   ; cntr_t1b                                          ; work         ;
;                |cntr_t1b:wrptr_b|                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|cntr_t1b:wrptr_b                                                                                                                                                                                                                   ; cntr_t1b                                          ; work         ;
;                |dffpipe_bd9:dffpipe_rdbuw|                                                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|dffpipe_bd9:dffpipe_rdbuw                                                                                                                                                                                                          ; dffpipe_bd9                                       ; work         ;
;                |dffpipe_bd9:dffpipe_rs_dbwp|                                                                                            ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp                                                                                                                                                                                                        ; dffpipe_bd9                                       ; work         ;
;                |dffpipe_bd9:dffpipe_wr_dbuw|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|dffpipe_bd9:dffpipe_wr_dbuw                                                                                                                                                                                                        ; dffpipe_bd9                                       ; work         ;
;                |dffpipe_bd9:dffpipe_ws_nbrp|                                                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp                                                                                                                                                                                                        ; dffpipe_bd9                                       ; work         ;
;       |clock_pll:b2v_inst2|                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2                                                                                                                                                                                                                                                                                   ; clock_pll                                         ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component                                                                                                                                                                                                                                                           ; altpll                                            ; work         ;
;             |clock_pll_altpll:auto_generated|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated                                                                                                                                                                                                                           ; clock_pll_altpll                                  ; work         ;
;       |video_processor:b2v_inst5|                                                                                                       ; 2695.9 (14.3)        ; 3183.0 (18.1)                    ; 536.0 (3.8)                                       ; 48.9 (0.0)                       ; 0.0 (0.0)            ; 4201 (32)           ; 2845 (0)                  ; 0 (0)         ; 164897            ; 31    ; 21         ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5                                                                                                                                                                                                                                                                             ; video_processor                                   ; work         ;
;          |ControlUnit_aux:ControlUnit_aux_inst|                                                                                         ; 6.5 (6.5)            ; 7.0 (7.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|ControlUnit_aux:ControlUnit_aux_inst                                                                                                                                                                                                                                        ; ControlUnit_aux                                   ; work         ;
;          |DrawingModule:DrawingModule_inst|                                                                                             ; 98.8 (4.9)           ; 100.5 (4.8)                      ; 4.1 (0.2)                                         ; 2.4 (0.3)                        ; 0.0 (0.0)            ; 162 (2)             ; 71 (11)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst                                                                                                                                                                                                                                            ; DrawingModule                                     ; work         ;
;             |BlockModule:BlockModule_inst|                                                                                              ; 37.5 (6.7)           ; 39.4 (6.7)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (14)             ; 46 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst                                                                                                                                                                                                               ; BlockModule                                       ; work         ;
;                |background_block:background_block_inst|                                                                                 ; 30.8 (30.8)          ; 32.7 (32.7)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst                                                                                                                                                                        ; background_block                                  ; work         ;
;             |calculo_address_memory:calculo_address_memory_inst|                                                                        ; 49.7 (49.7)          ; 48.2 (48.2)                      ; 0.4 (0.4)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 85 (85)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|calculo_address_memory:calculo_address_memory_inst                                                                                                                                                                                         ; calculo_address_memory                            ; work         ;
;             |stateMachine_1:stateMachine_1_inst|                                                                                        ; 4.7 (4.7)            ; 5.7 (5.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst                                                                                                                                                                                                         ; stateMachine_1                                    ; work         ;
;             |stateMachine_2:stateMachine_2_inst|                                                                                        ; 1.9 (1.9)            ; 2.3 (2.3)                        ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|stateMachine_2:stateMachine_2_inst                                                                                                                                                                                                         ; stateMachine_2                                    ; work         ;
;          |VGA_sync:VGA_sync_inst|                                                                                                       ; 19.0 (19.0)          ; 20.3 (20.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst                                                                                                                                                                                                                                                      ; VGA_sync                                          ; work         ;
;          |back_memory:back_memory_inst|                                                                                                 ; 3.0 (3.0)            ; 4.3 (4.3)                        ; 1.4 (1.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 43200             ; 9     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|back_memory:back_memory_inst                                                                                                                                                                                                                                                ; back_memory                                       ; work         ;
;             |background_memory:background_memory_inst|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 43200             ; 9     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|back_memory:back_memory_inst|background_memory:background_memory_inst                                                                                                                                                                                                       ; background_memory                                 ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 43200             ; 9     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|back_memory:back_memory_inst|background_memory:background_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                   |altsyncram_ukq1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 43200             ; 9     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|back_memory:back_memory_inst|background_memory:background_memory_inst|altsyncram:altsyncram_component|altsyncram_ukq1:auto_generated                                                                                                                                        ; altsyncram_ukq1                                   ; work         ;
;          |comparator_module:comparator_module_inst|                                                                                     ; 1135.5 (22.8)        ; 1185.6 (22.7)                    ; 86.1 (1.8)                                        ; 36.0 (2.0)                       ; 0.0 (0.0)            ; 1875 (19)           ; 76 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst                                                                                                                                                                                                                                    ; comparator_module                                 ; work         ;
;             |data_select:data_select_inst|                                                                                              ; 273.9 (273.9)        ; 260.3 (260.3)                    ; 0.0 (0.0)                                         ; 13.5 (13.5)                      ; 0.0 (0.0)            ; 337 (337)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|data_select:data_select_inst                                                                                                                                                                                                       ; data_select                                       ; work         ;
;             |mod_comparator:mod_comparator_inst|                                                                                        ; 833.0 (16.0)         ; 902.6 (10.7)                     ; 90.1 (0.3)                                        ; 20.5 (5.6)                       ; 0.0 (0.0)            ; 1519 (0)            ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst                                                                                                                                                                                                 ; mod_comparator                                    ; work         ;
;                |comparator:comparator_inst_1|                                                                                           ; 24.7 (24.7)          ; 26.8 (26.8)                      ; 2.5 (2.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_1                                                                                                                                                                    ; comparator                                        ; work         ;
;                |comparator:comparator_inst_10|                                                                                          ; 26.5 (26.5)          ; 28.8 (28.8)                      ; 3.2 (3.2)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_10                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_11|                                                                                          ; 25.7 (25.7)          ; 28.0 (28.0)                      ; 2.3 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_11                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_12|                                                                                          ; 25.8 (25.8)          ; 27.7 (27.7)                      ; 2.3 (2.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_12                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_13|                                                                                          ; 23.8 (23.8)          ; 26.3 (26.3)                      ; 2.6 (2.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_13                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_14|                                                                                          ; 27.3 (27.3)          ; 29.0 (29.0)                      ; 2.3 (2.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_14                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_15|                                                                                          ; 23.2 (23.2)          ; 27.8 (27.8)                      ; 4.6 (4.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_15                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_16|                                                                                          ; 25.3 (25.3)          ; 27.9 (27.9)                      ; 3.0 (3.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_16                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_17|                                                                                          ; 27.1 (27.1)          ; 30.0 (30.0)                      ; 3.8 (3.8)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_17                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_18|                                                                                          ; 25.4 (25.4)          ; 29.8 (29.8)                      ; 4.5 (4.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_18                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_19|                                                                                          ; 27.4 (27.4)          ; 30.3 (30.3)                      ; 3.0 (3.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_19                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_2|                                                                                           ; 25.7 (25.7)          ; 26.3 (26.3)                      ; 1.8 (1.8)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_2                                                                                                                                                                    ; comparator                                        ; work         ;
;                |comparator:comparator_inst_20|                                                                                          ; 28.4 (28.4)          ; 31.4 (31.4)                      ; 3.5 (3.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_20                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_21|                                                                                          ; 27.8 (27.8)          ; 27.9 (27.9)                      ; 1.4 (1.4)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_21                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_22|                                                                                          ; 29.6 (29.6)          ; 31.3 (31.3)                      ; 2.0 (2.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_22                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_23|                                                                                          ; 27.9 (27.9)          ; 28.0 (28.0)                      ; 0.3 (0.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_23                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_24|                                                                                          ; 24.8 (24.8)          ; 31.6 (31.6)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_24                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_25|                                                                                          ; 27.3 (27.3)          ; 30.3 (30.3)                      ; 3.8 (3.8)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_25                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_26|                                                                                          ; 28.4 (28.4)          ; 30.6 (30.6)                      ; 3.3 (3.3)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_26                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_27|                                                                                          ; 27.1 (27.1)          ; 29.4 (29.4)                      ; 2.6 (2.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_27                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_28|                                                                                          ; 26.8 (26.8)          ; 31.3 (31.3)                      ; 4.8 (4.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_28                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_29|                                                                                          ; 27.7 (27.7)          ; 27.5 (27.5)                      ; 0.7 (0.7)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_29                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_3|                                                                                           ; 25.0 (25.0)          ; 27.1 (27.1)                      ; 2.8 (2.8)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_3                                                                                                                                                                    ; comparator                                        ; work         ;
;                |comparator:comparator_inst_30|                                                                                          ; 29.5 (29.5)          ; 29.2 (29.2)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_30                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_31|                                                                                          ; 26.6 (26.6)          ; 27.8 (27.8)                      ; 1.4 (1.4)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_31                                                                                                                                                                   ; comparator                                        ; work         ;
;                |comparator:comparator_inst_4|                                                                                           ; 24.5 (24.5)          ; 29.9 (29.9)                      ; 5.9 (5.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_4                                                                                                                                                                    ; comparator                                        ; work         ;
;                |comparator:comparator_inst_5|                                                                                           ; 26.1 (26.1)          ; 27.8 (27.8)                      ; 1.9 (1.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_5                                                                                                                                                                    ; comparator                                        ; work         ;
;                |comparator:comparator_inst_6|                                                                                           ; 25.7 (25.7)          ; 27.4 (27.4)                      ; 2.4 (2.4)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_6                                                                                                                                                                    ; comparator                                        ; work         ;
;                |comparator:comparator_inst_7|                                                                                           ; 26.0 (26.0)          ; 29.8 (29.8)                      ; 4.8 (4.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_7                                                                                                                                                                    ; comparator                                        ; work         ;
;                |comparator:comparator_inst_8|                                                                                           ; 23.8 (23.8)          ; 27.5 (27.5)                      ; 3.8 (3.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_8                                                                                                                                                                    ; comparator                                        ; work         ;
;                |comparator:comparator_inst_9|                                                                                           ; 24.6 (24.6)          ; 27.3 (27.3)                      ; 2.8 (2.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_9                                                                                                                                                                    ; comparator                                        ; work         ;
;          |controlUnit:controlUnit_inst|                                                                                                 ; 17.3 (17.3)          ; 18.1 (18.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|controlUnit:controlUnit_inst                                                                                                                                                                                                                                                ; controlUnit                                       ; work         ;
;          |decorderInstruction:decorderInstruction_inst|                                                                                 ; 25.8 (25.8)          ; 35.7 (35.7)                      ; 10.2 (10.2)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 16 (16)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|decorderInstruction:decorderInstruction_inst                                                                                                                                                                                                                                ; decorderInstruction                               ; work         ;
;          |geometric_Forms_Processor:geometric_Forms_Processor_inst|                                                                     ; 1048.3 (13.9)        ; 1368.4 (14.2)                    ; 327.6 (0.3)                                       ; 7.5 (0.0)                        ; 0.0 (0.0)            ; 1957 (24)           ; 1418 (33)                 ; 0 (0)         ; 6497              ; 4     ; 20         ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst                                                                                                                                                                                                                    ; geometric_Forms_Processor                         ; work         ;
;             |color_comparator:color_comparator_inst|                                                                                    ; 13.1 (13.1)          ; 16.2 (16.2)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst                                                                                                                                                                             ; color_comparator                                  ; work         ;
;             |controls_pipeline:controls_pipeline_inst|                                                                                  ; 12.8 (12.8)          ; 14.8 (14.8)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst                                                                                                                                                                           ; controls_pipeline                                 ; work         ;
;             |memory_fg:memory_fg_inst|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|memory_fg:memory_fg_inst                                                                                                                                                                                           ; memory_fg                                         ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|memory_fg:memory_fg_inst|altsyncram:altsyncram_component                                                                                                                                                           ; altsyncram                                        ; work         ;
;                   |altsyncram_5842:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|memory_fg:memory_fg_inst|altsyncram:altsyncram_component|altsyncram_5842:auto_generated                                                                                                                            ; altsyncram_5842                                   ; work         ;
;             |pipeline_geometricForms:core_pipeline_1|                                                                                   ; 180.0 (0.0)          ; 194.7 (0.0)                      ; 15.3 (0.0)                                        ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 337 (0)             ; 128 (0)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1                                                                                                                                                                            ; pipeline_geometricForms                           ; work         ;
;                |determinants:determinants_inst|                                                                                         ; 139.8 (139.8)        ; 143.7 (143.7)                    ; 4.5 (4.5)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 257 (257)           ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst                                                                                                                                             ; determinants                                      ; work         ;
;                |table_size:table_size_inst|                                                                                             ; 3.3 (3.3)            ; 13.3 (13.3)                      ; 10.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|table_size:table_size_inst                                                                                                                                                 ; table_size                                        ; work         ;
;                |vertice_calculator:vertice_calculator_inst|                                                                             ; 36.8 (36.8)          ; 37.7 (37.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst                                                                                                                                 ; vertice_calculator                                ; work         ;
;             |pipeline_geometricForms:core_pipeline_2|                                                                                   ; 179.1 (0.0)          ; 194.6 (0.0)                      ; 16.5 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 337 (0)             ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2                                                                                                                                                                            ; pipeline_geometricForms                           ; work         ;
;                |determinants:determinants_inst|                                                                                         ; 139.4 (139.4)        ; 143.6 (143.6)                    ; 5.0 (5.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 257 (257)           ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst                                                                                                                                             ; determinants                                      ; work         ;
;                |table_size:table_size_inst|                                                                                             ; 3.3 (3.3)            ; 14.0 (14.0)                      ; 10.8 (10.8)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst                                                                                                                                                 ; table_size                                        ; work         ;
;                |vertice_calculator:vertice_calculator_inst|                                                                             ; 36.3 (36.3)          ; 37.0 (37.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 83 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst                                                                                                                                 ; vertice_calculator                                ; work         ;
;             |pipeline_geometricForms:core_pipeline_3|                                                                                   ; 177.7 (0.0)          ; 189.3 (0.0)                      ; 13.0 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 337 (0)             ; 132 (0)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3                                                                                                                                                                            ; pipeline_geometricForms                           ; work         ;
;                |determinants:determinants_inst|                                                                                         ; 137.3 (137.3)        ; 138.7 (138.7)                    ; 2.7 (2.7)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 257 (257)           ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst                                                                                                                                             ; determinants                                      ; work         ;
;                |table_size:table_size_inst|                                                                                             ; 4.1 (4.1)            ; 13.5 (13.5)                      ; 9.4 (9.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|table_size:table_size_inst                                                                                                                                                 ; table_size                                        ; work         ;
;                |vertice_calculator:vertice_calculator_inst|                                                                             ; 36.3 (36.3)          ; 37.2 (37.2)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst                                                                                                                                 ; vertice_calculator                                ; work         ;
;             |pipeline_geometricForms:core_pipeline_4|                                                                                   ; 188.1 (0.0)          ; 198.7 (0.0)                      ; 11.1 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 337 (0)             ; 152 (0)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4                                                                                                                                                                            ; pipeline_geometricForms                           ; work         ;
;                |determinants:determinants_inst|                                                                                         ; 141.9 (141.9)        ; 143.2 (143.2)                    ; 1.7 (1.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 257 (257)           ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst                                                                                                                                             ; determinants                                      ; work         ;
;                |table_size:table_size_inst|                                                                                             ; 4.2 (4.2)            ; 13.1 (13.1)                      ; 8.9 (8.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst                                                                                                                                                 ; table_size                                        ; work         ;
;                |vertice_calculator:vertice_calculator_inst|                                                                             ; 42.0 (42.0)          ; 42.4 (42.4)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst                                                                                                                                 ; vertice_calculator                                ; work         ;
;             |pipeline_geometricForms:core_pipeline_5|                                                                                   ; 192.1 (0.0)          ; 208.9 (0.0)                      ; 20.8 (0.0)                                        ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 351 (0)             ; 154 (0)                   ; 0 (0)         ; 225               ; 2     ; 4          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5                                                                                                                                                                            ; pipeline_geometricForms                           ; work         ;
;                |determinants:determinants_inst|                                                                                         ; 145.1 (145.1)        ; 144.2 (144.2)                    ; 3.2 (3.2)                                         ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 257 (257)           ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst                                                                                                                                             ; determinants                                      ; work         ;
;                |table_size:table_size_inst|                                                                                             ; 10.5 (4.0)           ; 27.9 (20.4)                      ; 17.4 (16.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (8)              ; 57 (48)                   ; 0 (0)         ; 225               ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst                                                                                                                                                 ; table_size                                        ; work         ;
;                   |altshift_taps:out_st1_color_rtl_0|                                                                                   ; 6.5 (0.0)            ; 7.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 9 (0)                     ; 0 (0)         ; 225               ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0                                                                                                               ; altshift_taps                                     ; work         ;
;                      |shift_taps_1vu:auto_generated|                                                                                    ; 6.5 (2.8)            ; 7.5 (3.5)                        ; 1.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 9 (4)                     ; 0 (0)         ; 225               ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_1vu:auto_generated                                                                                 ; shift_taps_1vu                                    ; work         ;
;                         |altsyncram_tr91:altsyncram5|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 225               ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_1vu:auto_generated|altsyncram_tr91:altsyncram5                                                     ; altsyncram_tr91                                   ; work         ;
;                         |cntr_rhf:cntr1|                                                                                                ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_1vu:auto_generated|cntr_rhf:cntr1                                                                  ; cntr_rhf                                          ; work         ;
;                |vertice_calculator:vertice_calculator_inst|                                                                             ; 36.5 (36.5)          ; 36.8 (36.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|vertice_calculator:vertice_calculator_inst                                                                                                                                 ; vertice_calculator                                ; work         ;
;             |pixels_memory:pixels_memory_inst|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5760              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst                                                                                                                                                                                   ; pixels_memory                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5760              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                                        ; work         ;
;                   |altsyncram_jq32:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5760              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_jq32:auto_generated                                                                                                                    ; altsyncram_jq32                                   ; work         ;
;             |register_file:register_file_inst_1|                                                                                        ; 17.0 (17.0)          ; 69.5 (69.5)                      ; 52.5 (52.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1                                                                                                                                                                                 ; register_file                                     ; work         ;
;             |register_file:register_file_inst_2|                                                                                        ; 16.5 (16.5)          ; 63.5 (63.5)                      ; 47.0 (47.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_2                                                                                                                                                                                 ; register_file                                     ; work         ;
;             |register_file:register_file_inst_3|                                                                                        ; 17.3 (17.3)          ; 66.3 (66.3)                      ; 49.0 (49.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3                                                                                                                                                                                 ; register_file                                     ; work         ;
;             |register_file:register_file_inst_4|                                                                                        ; 16.5 (16.5)          ; 63.5 (63.5)                      ; 47.0 (47.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4                                                                                                                                                                                 ; register_file                                     ; work         ;
;             |register_file:register_file_inst_5|                                                                                        ; 24.3 (24.3)          ; 74.3 (74.3)                      ; 50.1 (50.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5                                                                                                                                                                                 ; register_file                                     ; work         ;
;          |multiplexador:multiplexador_background_inst|                                                                                  ; 3.3 (3.3)            ; 3.6 (3.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|multiplexador:multiplexador_background_inst                                                                                                                                                                                                                                 ; multiplexador                                     ; work         ;
;          |multiplexador:multiplexador_inst|                                                                                             ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|multiplexador:multiplexador_inst                                                                                                                                                                                                                                            ; multiplexador                                     ; work         ;
;          |registerFile:registerFile_inst|                                                                                               ; 299.9 (299.9)        ; 395.9 (395.9)                    ; 98.6 (98.6)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 32 (32)             ; 1111 (1111)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst                                                                                                                                                                                                                                              ; registerFile                                      ; work         ;
;          |rgb_out_generator:rgb_out_generator_inst|                                                                                     ; 14.0 (14.0)          ; 14.2 (14.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|rgb_out_generator:rgb_out_generator_inst                                                                                                                                                                                                                                    ; rgb_out_generator                                 ; work         ;
;          |sprite_memory:sprite_memory_inst|                                                                                             ; 6.1 (2.5)            ; 7.3 (2.7)                        ; 1.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (11)                   ; 0 (0)         ; 115200            ; 18    ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|sprite_memory:sprite_memory_inst                                                                                                                                                                                                                                            ; sprite_memory                                     ; work         ;
;             |memory:memory_inst|                                                                                                        ; 3.6 (0.0)            ; 4.7 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 2 (0)                     ; 0 (0)         ; 115200            ; 18    ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|sprite_memory:sprite_memory_inst|memory:memory_inst                                                                                                                                                                                                                         ; memory                                            ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 3.6 (0.0)            ; 4.7 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 2 (0)                     ; 0 (0)         ; 115200            ; 18    ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                   |altsyncram_stp1:auto_generated|                                                                                      ; 3.6 (0.0)            ; 4.7 (0.5)                        ; 1.1 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 2 (2)                     ; 0 (0)         ; 115200            ; 18    ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_stp1:auto_generated                                                                                                                                                          ; altsyncram_stp1                                   ; work         ;
;                      |decode_5la:decode3|                                                                                               ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_stp1:auto_generated|decode_5la:decode3                                                                                                                                       ; decode_5la                                        ; work         ;
;                      |mux_mfb:mux2|                                                                                                     ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_stp1:auto_generated|mux_mfb:mux2                                                                                                                                             ; mux_mfb                                           ; work         ;
;       |written_pulse:b2v_inst7|                                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|ColendaArchitecture:ColendaArchitecture_inst|written_pulse:b2v_inst7                                                                                                                                                                                                                                                                               ; written_pulse                                     ; work         ;
;    |altera_edge_detector:pulse_cold_reset|                                                                                              ; 2.5 (2.5)            ; 4.5 (4.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                                                              ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:pulse_debug_reset|                                                                                             ; 6.5 (6.5)            ; 18.8 (18.8)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|altera_edge_detector:pulse_debug_reset                                                                                                                                                                                                                                                                                                             ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:pulse_warm_reset|                                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                                                              ; altera_edge_detector                              ; work         ;
;    |hps_reset:hps_reset_inst|                                                                                                           ; 14.5 (0.0)           ; 23.8 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                                                           ; hps_reset                                         ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 14.5 (0.0)           ; 23.8 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                                 ; altsource_probe                                   ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 14.5 (0.8)           ; 23.8 (0.8)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                  ; altsource_probe_body                              ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                  ; 13.7 (6.7)           ; 23.0 (13.3)                      ; 9.3 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (11)             ; 24 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                         ; altsource_probe_impl                              ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 7.0 (7.0)            ; 9.7 (9.7)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                               ; sld_rom_sr                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93.0 (0.5)           ; 102.5 (0.5)                      ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 154 (1)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92.5 (0.0)           ; 102.0 (0.0)                      ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 153 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92.5 (0.0)           ; 102.0 (0.0)                      ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 153 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92.5 (2.5)           ; 102.0 (3.3)                      ; 9.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 153 (1)             ; 111 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                            ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90.0 (0.0)           ; 98.7 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90.0 (66.9)          ; 98.7 (74.9)                      ; 8.7 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (112)           ; 103 (73)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                   ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg           ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.7 (10.7)          ; 11.7 (11.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm         ; sld_shadow_jsm                                    ; altera_sld   ;
;    |soc_system:u0|                                                                                                                      ; 2805.7 (0.0)         ; 3112.2 (0.0)                     ; 333.0 (0.0)                                       ; 26.5 (0.0)                       ; 0.0 (0.0)            ; 4357 (0)            ; 3821 (0)                  ; 0 (0)         ; 526336            ; 68    ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.0 (2.7)            ; 8.5 (5.2)                        ; 5.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.3 (0.0)            ; 1.2 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |intr_capturer:intr_capturer_0|                                                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|intr_capturer:intr_capturer_0                                                                                                                                                                                                                                                                                                        ; intr_capturer                                     ; soc_system   ;
;       |soc_system_data_A:data_a|                                                                                                        ; 9.6 (9.6)            ; 22.1 (22.1)                      ; 12.5 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_data_A:data_a                                                                                                                                                                                                                                                                                                             ; soc_system_data_A                                 ; soc_system   ;
;       |soc_system_data_A:data_b|                                                                                                        ; 8.8 (8.8)            ; 18.7 (18.7)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_data_A:data_b                                                                                                                                                                                                                                                                                                             ; soc_system_data_A                                 ; soc_system   ;
;       |soc_system_fpga_only_master:fpga_only_master|                                                                                    ; 366.7 (0.0)          ; 445.7 (0.0)                      ; 80.3 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 579 (0)             ; 501 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master                                                                                                                                                                                                                                                                                         ; soc_system_fpga_only_master                       ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 143.5 (0.0)          ; 163.9 (0.0)                      ; 21.7 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 229 (0)             ; 159 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                               ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 143.5 (143.5)        ; 163.9 (163.9)                    ; 21.7 (21.7)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 229 (229)           ; 159 (159)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                         ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.3 (14.3)          ; 15.0 (15.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 19 (19)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                          ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 9.7 (9.7)            ; 10.9 (10.9)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                   ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 186.5 (0.0)          ; 240.5 (0.0)                      ; 54.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 292 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                        ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 185.2 (0.0)          ; 239.2 (0.0)                      ; 54.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 292 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                      ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 10.3 (3.0)           ; 23.9 (8.6)                       ; 13.7 (5.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 50 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                          ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 6.5 (6.5)            ; 10.3 (10.3)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                              ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                     ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 4.0 (4.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                     ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 0.9 (0.8)            ; 12.9 (8.4)                       ; 12.0 (7.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                               ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.2 (0.2)            ; 4.5 (0.7)                        ; 4.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                    ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                               ; altera_std_synchronizer                           ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 174.0 (167.2)        ; 200.9 (187.2)                    ; 26.9 (19.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 272 (262)           ; 212 (193)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                 ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                    ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 1.8 (1.8)            ; 3.2 (3.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                      ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                        ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                               ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                       ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                            ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                 ; altera_std_synchronizer                           ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                              ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                            ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 12.7 (12.7)          ; 13.8 (13.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                   ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_fpga_only_master:hps_only_master|                                                                                     ; 378.5 (0.0)          ; 464.6 (0.0)                      ; 92.6 (0.0)                                        ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 581 (0)             ; 514 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master                                                                                                                                                                                                                                                                                          ; soc_system_fpga_only_master                       ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 155.2 (0.0)          ; 171.2 (0.0)                      ; 18.6 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 232 (0)             ; 173 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 155.2 (155.2)        ; 171.2 (171.2)                    ; 18.6 (18.6)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 232 (232)           ; 173 (173)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                          ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.2 (14.2)          ; 14.7 (14.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                          ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                           ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.0 (7.0)            ; 10.5 (10.5)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                    ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 186.3 (0.0)          ; 253.3 (0.0)                      ; 67.8 (0.0)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 290 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                         ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 185.2 (0.0)          ; 252.0 (0.0)                      ; 67.7 (0.0)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 290 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                       ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 11.2 (4.7)           ; 25.3 (9.1)                       ; 14.9 (5.2)                                        ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 7 (4)               ; 50 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                           ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 6.2 (6.2)            ; 10.9 (10.9)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                               ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                      ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 3.8 (3.8)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                      ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 0.9 (0.8)            ; 13.2 (8.7)                       ; 12.3 (7.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.2 (0.2)            ; 4.5 (0.7)                        ; 4.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                     ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                ; altera_std_synchronizer                           ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 173.0 (166.2)        ; 212.0 (197.3)                    ; 39.0 (31.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 272 (262)           ; 210 (191)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                  ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                     ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 1.8 (1.8)            ; 3.2 (3.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                       ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                         ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                        ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                             ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                  ; altera_std_synchronizer                           ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                               ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                             ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 15.8 (15.8)          ; 13.3 (13.3)                      ; 0.7 (0.7)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 25 (25)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                    ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                   ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                        ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system_hps_0_fpga_interfaces                  ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_jtag_uart:jtag_uart|                                                                                                  ; 59.5 (15.2)          ; 78.0 (17.9)                      ; 18.5 (2.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (33)            ; 111 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                       ; soc_system_jtag_uart                              ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|                                                                     ; 20.7 (20.7)          ; 36.0 (36.0)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                              ; alt_jtag_atlantic                                 ; work         ;
;          |soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|                                                              ; 11.6 (0.0)           ; 11.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                       ; soc_system_jtag_uart_scfifo_r                     ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 11.6 (0.0)           ; 11.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                          ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 11.6 (0.0)           ; 11.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 11.6 (0.0)           ; 11.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 5.6 (2.6)            ; 5.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                          ; work         ;
;          |soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|                                                              ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                       ; soc_system_jtag_uart_scfifo_w                     ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                          ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                          ; work         ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 1604.2 (0.0)         ; 1660.5 (0.0)                     ; 62.5 (0.0)                                        ; 6.2 (0.0)                        ; 0.0 (0.0)            ; 2693 (0)            ; 1898 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_avalon_sc_fifo:data_a_s1_agent_rdata_fifo|                                                                             ; 27.3 (27.3)          ; 27.3 (27.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|                                                                               ; 20.2 (20.2)          ; 21.3 (21.3)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:data_b_s1_agent_rdata_fifo|                                                                             ; 27.0 (27.0)          ; 27.6 (27.6)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|                                                                               ; 21.7 (21.7)          ; 22.4 (22.4)                      ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 27 (27)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|                                                          ; 9.2 (9.2)            ; 9.7 (9.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|                                                           ; 19.9 (19.9)          ; 20.2 (20.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 27.0 (27.0)          ; 27.7 (27.7)                      ; 0.9 (0.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 33 (33)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                                                                   ; 67.7 (67.7)          ; 67.7 (67.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 132 (132)           ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 30.0 (30.0)          ; 31.1 (31.1)                      ; 1.3 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 38 (38)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rdata_fifo|                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rdata_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|                                                                   ; 20.5 (20.5)          ; 21.7 (21.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:screen_s1_agent_rdata_fifo|                                                                             ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|                                                                               ; 16.4 (16.4)          ; 17.4 (17.4)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|                                                              ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 24.2 (24.2)          ; 25.8 (25.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:wrfull_s1_agent_rdata_fifo|                                                                             ; 2.1 (2.1)            ; 2.6 (2.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|                                                                               ; 14.2 (14.2)          ; 20.3 (20.3)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:wrreg_s1_agent_rdata_fifo|                                                                              ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rdata_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|                                                                                ; 20.5 (20.5)          ; 21.6 (21.6)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                       ; 62.4 (27.8)          ; 60.2 (27.8)                      ; 0.2 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 100 (51)            ; 28 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 34.4 (34.4)          ; 32.3 (32.3)                      ; 0.3 (0.3)                                         ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 49 (49)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                          ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 59.2 (30.3)          ; 60.5 (30.3)                      ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (55)            ; 30 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 28.3 (28.3)          ; 30.2 (30.2)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:data_a_s1_burst_adapter|                                                                          ; 61.9 (0.0)           ; 65.7 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_a_s1_burst_adapter                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 61.9 (61.7)          ; 65.7 (65.5)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (74)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                             ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:data_b_s1_burst_adapter|                                                                          ; 64.2 (0.0)           ; 66.1 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 64.2 (63.9)          ; 66.1 (65.8)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (76)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                             ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|                                                        ; 56.0 (0.0)           ; 58.2 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 56.0 (55.7)          ; 58.2 (57.9)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (80)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                           ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|                                                                ; 124.9 (0.0)          ; 127.1 (0.0)                      ; 2.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 151 (0)             ; 166 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 124.9 (124.2)        ; 127.1 (126.4)                    ; 2.7 (2.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 151 (150)           ; 166 (166)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                   ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter|                                                              ; 53.5 (0.0)           ; 56.4 (0.0)                       ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 53.5 (53.5)          ; 56.4 (56.1)                      ; 2.9 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (72)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                 ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:screen_s1_burst_adapter|                                                                          ; 26.4 (0.0)           ; 26.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:screen_s1_burst_adapter                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 26.4 (26.4)          ; 26.8 (26.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:screen_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;          |altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|                                                           ; 54.7 (0.0)           ; 56.8 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 59 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 54.7 (54.3)          ; 56.8 (56.4)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (75)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:wrfull_s1_burst_adapter|                                                                          ; 41.8 (0.0)           ; 43.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 41.8 (40.6)          ; 43.3 (42.0)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (64)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                             ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:wrreg_s1_burst_adapter|                                                                           ; 54.1 (0.0)           ; 54.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrreg_s1_burst_adapter                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 54.1 (53.8)          ; 54.2 (54.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (75)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrreg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrreg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                              ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_master_agent:fpga_only_master_master_agent|                                                                     ; 3.6 (3.6)            ; 3.7 (3.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                                                                                                                                              ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_slave_agent:data_a_s1_agent|                                                                                    ; 16.3 (4.2)           ; 16.9 (4.8)                       ; 0.6 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 12.1 (12.1)          ; 12.1 (12.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:data_b_s1_agent|                                                                                    ; 15.3 (3.6)           ; 15.3 (3.6)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (8)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.5 (11.5)          ; 11.7 (11.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|                                                               ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 14.4 (2.6)           ; 14.6 (2.9)                       ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (7)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.7 (11.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 18.3 (5.8)           ; 19.3 (7.2)                       ; 1.0 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 12.2 (12.2)          ; 12.2 (12.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:reset_pulsecounter_s1_agent|                                                                        ; 16.6 (4.5)           ; 16.9 (4.5)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.7 (11.7)          ; 12.4 (12.4)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:screen_s1_agent|                                                                                    ; 14.0 (1.3)           ; 14.5 (1.3)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (2)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 12.7 (12.7)          ; 13.2 (13.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 15.2 (3.3)           ; 15.2 (3.5)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (7)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.7 (11.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:wrfull_s1_agent|                                                                                    ; 12.8 (1.2)           ; 14.3 (1.2)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (2)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.5 (11.5)          ; 13.2 (13.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:wrreg_s1_agent|                                                                                     ; 16.4 (4.7)           ; 17.1 (4.8)                       ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (10)             ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.7 (11.7)          ; 12.3 (12.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:data_a_s1_translator|                                                                          ; 10.3 (10.3)          ; 11.0 (11.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:data_b_s1_translator|                                                                          ; 10.3 (10.3)          ; 11.0 (11.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 7.4 (7.4)            ; 7.7 (7.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:reset_pulsecounter_s1_translator|                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:screen_s1_translator|                                                                          ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:wrfull_s1_translator|                                                                          ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:wrreg_s1_translator|                                                                           ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:fpga_only_master_master_limiter|                                                                ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                             ; 11.9 (11.9)          ; 11.9 (11.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                             ; 9.1 (9.1)            ; 9.1 (9.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                     ; 6.8 (6.8)            ; 7.2 (7.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_demux_002        ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                                                     ; 6.3 (6.3)            ; 7.3 (7.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_demux_003        ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_004|                                                                     ; 15.0 (15.0)          ; 15.9 (15.9)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_004                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_demux_003        ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 51.8 (46.4)          ; 55.7 (50.3)                      ; 4.0 (4.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 144 (136)           ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5.3 (4.5)            ; 5.3 (4.7)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                               ; altera_merlin_arb_adder                           ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                         ; 22.7 (18.5)          ; 24.7 (20.6)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (49)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_mux_001          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                         ; 15.8 (13.1)          ; 15.8 (13.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (37)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_mux_001          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                         ; 16.7 (13.4)          ; 17.2 (13.6)                      ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (38)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_mux_004          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|                                                                         ; 13.3 (11.3)          ; 13.6 (11.6)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (27)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_mux_004          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|                                                                         ; 8.2 (7.0)            ; 8.2 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (20)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_mux_004          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_007|                                                                         ; 15.3 (12.7)          ; 16.2 (13.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (36)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_007                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_mux_004          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|                                                                         ; 25.4 (21.9)          ; 25.4 (21.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (69)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_mux_004          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|                                                                         ; 23.2 (21.0)          ; 24.2 (22.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (69)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_mux_004          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_002:router_002|                                                                           ; 6.0 (6.0)            ; 6.5 (6.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                    ; soc_system_mm_interconnect_0_router_002           ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_003:router_003|                                                                           ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                    ; soc_system_mm_interconnect_0_router_003           ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_003:router_004|                                                                           ; 9.7 (9.7)            ; 11.3 (11.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                                    ; soc_system_mm_interconnect_0_router_003           ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                     ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_demux_001        ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                     ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_demux_001        ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_demux_004        ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_007|                                                                     ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_007                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_demux_004        ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_008|                                                                     ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_008                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_demux_004        ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_009|                                                                     ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_009                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_demux_004        ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                         ; 16.7 (16.7)          ; 19.7 (19.7)                      ; 3.9 (3.9)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_mux_002          ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003|                                                                         ; 16.3 (16.3)          ; 16.8 (16.8)                      ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_mux_003          ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_004|                                                                         ; 72.1 (72.1)          ; 74.7 (74.7)                      ; 3.9 (3.9)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 155 (155)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_004                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_mux_003          ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 371.7 (0.0)          ; 409.6 (0.0)                      ; 50.4 (0.0)                                        ; 12.5 (0.0)                       ; 0.0 (0.0)            ; 308 (0)             ; 707 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_1                      ; soc_system   ;
;          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                                                                         ; 307.4 (3.8)          ; 341.8 (5.0)                      ; 44.4 (1.2)                                        ; 10.0 (0.0)                       ; 0.0 (0.0)            ; 140 (8)             ; 697 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                  ; altera_merlin_axi_slave_ni                        ; soc_system   ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 43.2 (43.2)          ; 49.8 (49.8)                      ; 6.9 (6.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 35 (35)             ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 260.3 (260.3)        ; 287.0 (287.0)                    ; 36.3 (36.3)                                       ; 9.7 (9.7)                        ; 0.0 (0.0)            ; 97 (97)             ; 604 (604)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_master_agent:hps_only_master_master_agent|                                                                      ; 6.5 (6.5)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:hps_only_master_master_agent                                                                                                                                                                                                                               ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_only_master_master_limiter|                                                                 ; 8.0 (8.0)            ; 9.2 (9.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_only_master_master_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|                                                         ; 18.3 (18.3)          ; 21.8 (21.8)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                 ; 30.5 (30.5)          ; 29.4 (29.4)                      ; 1.2 (1.2)                                         ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_1_rsp_mux              ; soc_system   ;
;       |soc_system_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                         ; soc_system_onchip_memory2_0                       ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;             |altsyncram_5nn1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated                                                                                                                                                                                                                                ; altsyncram_5nn1                                   ; work         ;
;       |soc_system_reset_pulseCounter:reset_pulsecounter|                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_reset_pulseCounter:reset_pulsecounter                                                                                                                                                                                                                                                                                     ; soc_system_reset_pulseCounter                     ; soc_system   ;
;       |soc_system_reset_pulseCounter:wrreg|                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_reset_pulseCounter:wrreg                                                                                                                                                                                                                                                                                                  ; soc_system_reset_pulseCounter                     ; soc_system   ;
;       |soc_system_screen:wrfull|                                                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_screen:wrfull                                                                                                                                                                                                                                                                                                             ; soc_system_screen                                 ; soc_system   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; out_R[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_R[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_R[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_R[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_R[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_vga_vsync       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_vga_hsync       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_vga_clk         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_R[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_R[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_R[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_G[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_G[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_G[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_G[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_G[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_G[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_G[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_G[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_B[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_B[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_B[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_B[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_B[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_B[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_B[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; out_B[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                        ; Location                                     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                    ; PIN_AF14                                     ; 4297    ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode108w[3]                                                                                                                                                                               ; LABCELL_X22_Y37_N36                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode119w[3]                                                                                                                                                                               ; LABCELL_X22_Y37_N48                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode129w[3]                                                                                                                                                                               ; LABCELL_X22_Y37_N12                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode12w[3]                                                                                                                                                                                ; LABCELL_X22_Y37_N33                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode139w[3]                                                                                                                                                                               ; LABCELL_X22_Y37_N21                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode149w[3]                                                                                                                                                                               ; LABCELL_X24_Y36_N54                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode159w[3]                                                                                                                                                                               ; LABCELL_X22_Y37_N51                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode169w[3]                                                                                                                                                                               ; LABCELL_X22_Y37_N15                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode179w[3]                                                                                                                                                                               ; LABCELL_X22_Y37_N0                           ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode29w[3]                                                                                                                                                                                ; LABCELL_X22_Y37_N54                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode39w[3]                                                                                                                                                                                ; LABCELL_X22_Y37_N6                           ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode49w[3]                                                                                                                                                                                ; LABCELL_X22_Y37_N18                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode59w[3]                                                                                                                                                                                ; LABCELL_X22_Y37_N24                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode69w[3]                                                                                                                                                                                ; LABCELL_X22_Y37_N57                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode79w[3]                                                                                                                                                                                ; LABCELL_X22_Y37_N9                           ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode89w[3]                                                                                                                                                                                ; LABCELL_X22_Y37_N30                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|valid_rreq~0                                                                                                                                                                                                                                                ; MLABCELL_X25_Y35_N42                         ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|valid_wreq~0                                                                                                                                                                                                                                                ; LABCELL_X31_Y36_N45                          ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode108w[3]                                                                                                                                                                               ; LABCELL_X19_Y41_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode119w[3]                                                                                                                                                                               ; LABCELL_X19_Y41_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode129w[3]                                                                                                                                                                               ; LABCELL_X19_Y41_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode12w[3]                                                                                                                                                                                ; LABCELL_X19_Y41_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode139w[3]                                                                                                                                                                               ; LABCELL_X19_Y41_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode149w[3]                                                                                                                                                                               ; LABCELL_X19_Y41_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode159w[3]                                                                                                                                                                               ; LABCELL_X19_Y41_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode169w[3]                                                                                                                                                                               ; LABCELL_X19_Y41_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode179w[3]                                                                                                                                                                               ; LABCELL_X19_Y41_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode29w[3]                                                                                                                                                                                ; LABCELL_X19_Y41_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode39w[3]                                                                                                                                                                                ; LABCELL_X19_Y41_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode49w[3]                                                                                                                                                                                ; LABCELL_X19_Y41_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode59w[3]                                                                                                                                                                                ; LABCELL_X19_Y41_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode69w[3]                                                                                                                                                                                ; LABCELL_X19_Y41_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode79w[3]                                                                                                                                                                                ; LABCELL_X19_Y41_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_npf:auto_generated|w_anode89w[3]                                                                                                                                                                                ; LABCELL_X19_Y41_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|valid_rreq~0                                                                                                                                                                                                                                                ; MLABCELL_X15_Y39_N45                         ; 51      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|valid_wreq~0                                                                                                                                                                                                                                                ; MLABCELL_X34_Y38_N39                         ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_generic_pll1_outclk                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y20_N1                   ; 3010    ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_generic_pll2_outclk                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y21_N1                   ; 33      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|ControlUnit_aux:ControlUnit_aux_inst|en_refresh_decode                                                                                                                                                                                                                                               ; MLABCELL_X25_Y33_N0                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|addr_block[5]~0                                                                                                                                                                                                                        ; LABCELL_X27_Y32_N51                          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|reset_address                                                                                                                                                                                   ; FF_X25_Y32_N38                               ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|state.A1                                                                                                                                                                                                                         ; FF_X22_Y31_N26                               ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|state.C1                                                                                                                                                                                                                         ; FF_X25_Y30_N17                               ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|stateMachine_2:stateMachine_2_inst|refresh_data_out                                                                                                                                                                                                                 ; LABCELL_X23_Y29_N42                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|Equal5~1                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y33_N6                           ; 30      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|always1~0                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y33_N24                          ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|video_enable~0                                                                                                                                                                                                                                                                ; LABCELL_X24_Y33_N3                           ; 10      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|comparator_module:comparator_module_inst|readData[31]~17                                                                                                                                                                                                                                             ; MLABCELL_X25_Y28_N0                          ; 42      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                                                                                                                                                                                                             ; FF_X24_Y31_N20                               ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                                                                                                                                                                                                            ; FF_X24_Y31_N38                               ; 10      ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                                                                                                                                                                                                            ; FF_X24_Y31_N22                               ; 21      ; Read enable                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|controlUnit:controlUnit_inst|reset_modules                                                                                                                                                                                                                                                           ; FF_X24_Y30_N53                               ; 266     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|controlUnit:controlUnit_inst|reset_rsd                                                                                                                                                                                                                                                               ; FF_X24_Y30_N50                               ; 1193    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|decorderInstruction:decorderInstruction_inst|data~0                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y33_N3                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|decorderInstruction:decorderInstruction_inst|out_background_address[12]~1                                                                                                                                                                                                                            ; MLABCELL_X25_Y33_N24                         ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[4]~0                                                                                                                                                                                                                                    ; MLABCELL_X25_Y33_N15                         ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|decorderInstruction:decorderInstruction_inst|out_sprite_address[1]~1                                                                                                                                                                                                                                 ; MLABCELL_X25_Y33_N45                         ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|Equal2~2                                                                                                                                                                                                                                    ; LABCELL_X24_Y33_N27                          ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_wr                                                                                                                                                                                               ; FF_X39_Y21_N50                               ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset                                                                                                                                                                                    ; FF_X31_Y21_N38                               ; 650     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x                                                                                                                                                                                    ; FF_X25_Y25_N53                               ; 31      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|wr_register                                                                                                                                                                                        ; FF_X28_Y21_N8                                ; 180     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|out_reg[0]~0                                                                                                                                                         ; LABCELL_X37_Y21_N57                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|table_size:table_size_inst|out_table_form                                                                                                                                                           ; FF_X25_Y17_N23                               ; 37      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|Equal0~1                                                                                                                                                 ; LABCELL_X18_Y18_N45                          ; 71      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|out_reg[1]~0                                                                                                                                                         ; LABCELL_X36_Y21_N51                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|table_size:table_size_inst|out_table_form                                                                                                                                                           ; FF_X24_Y13_N53                               ; 44      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|vertice_calculator:vertice_calculator_inst|Equal0~1                                                                                                                                                 ; LABCELL_X27_Y14_N21                          ; 70      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|out_st3_color[0]~0                                                                                                                                                   ; MLABCELL_X39_Y20_N0                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|table_size:table_size_inst|out_table_form                                                                                                                                                           ; FF_X34_Y17_N47                               ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|vertice_calculator:vertice_calculator_inst|Equal0~1                                                                                                                                                 ; LABCELL_X35_Y18_N45                          ; 72      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|out_reg[3]~1                                                                                                                                                         ; LABCELL_X36_Y20_N21                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|table_size:table_size_inst|out_table_form                                                                                                                                                           ; FF_X30_Y20_N29                               ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst|Equal0~1                                                                                                                                                 ; LABCELL_X42_Y14_N45                          ; 71      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|out_reg[3]~1                                                                                                                                                         ; LABCELL_X35_Y20_N36                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|out_table_form                                                                                                                                                           ; FF_X29_Y9_N59                                ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|vertice_calculator:vertice_calculator_inst|Equal0~1                                                                                                                                                 ; LABCELL_X29_Y13_N45                          ; 70      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[30]~0                                                                                                                                                                                           ; LABCELL_X29_Y22_N45                          ; 171     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~0                                                                                                                                                                                               ; MLABCELL_X28_Y21_N51                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~1                                                                                                                                                                                               ; MLABCELL_X28_Y21_N48                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~10                                                                                                                                                                                              ; LABCELL_X27_Y21_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~11                                                                                                                                                                                              ; MLABCELL_X28_Y21_N57                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~12                                                                                                                                                                                              ; MLABCELL_X28_Y21_N30                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~13                                                                                                                                                                                              ; MLABCELL_X28_Y21_N21                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~14                                                                                                                                                                                              ; MLABCELL_X28_Y21_N0                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~2                                                                                                                                                                                               ; MLABCELL_X28_Y21_N39                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~3                                                                                                                                                                                               ; LABCELL_X27_Y21_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~4                                                                                                                                                                                               ; LABCELL_X27_Y21_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~5                                                                                                                                                                                               ; LABCELL_X29_Y21_N6                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~6                                                                                                                                                                                               ; MLABCELL_X28_Y21_N9                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~7                                                                                                                                                                                               ; MLABCELL_X28_Y21_N54                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~8                                                                                                                                                                                               ; MLABCELL_X28_Y21_N15                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|Decoder0~9                                                                                                                                                                                               ; LABCELL_X27_Y21_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|multiplexador:multiplexador_inst|out[13]~0                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y29_N24                         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg0[8]~0                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y31_N18                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg10[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X23_Y28_N48                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg11[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X27_Y32_N54                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg12[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X29_Y33_N57                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg13[31]~0                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y31_N36                         ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg14[31]~0                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y33_N12                         ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg15[31]~0                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y33_N3                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg16[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X22_Y30_N54                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg17[31]~0                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y29_N42                         ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg18[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X17_Y28_N3                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg19[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X16_Y29_N51                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg1[31]~0                                                                                                                                                                                                                                                            ; LABCELL_X30_Y31_N42                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg20[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X18_Y31_N24                          ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg21[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X12_Y30_N27                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg22[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X13_Y31_N12                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg23[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X13_Y31_N3                           ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg24[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X11_Y30_N12                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg25[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X18_Y31_N9                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg26[31]~0                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y33_N30                         ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg27[31]~0                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y35_N18                         ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg28[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X18_Y33_N18                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg29[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X19_Y35_N48                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg2[31]~0                                                                                                                                                                                                                                                            ; LABCELL_X27_Y31_N24                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg30[31]~0                                                                                                                                                                                                                                                           ; LABCELL_X16_Y33_N42                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg31[31]~0                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y33_N42                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg3[31]~0                                                                                                                                                                                                                                                            ; LABCELL_X30_Y31_N24                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg4[31]~0                                                                                                                                                                                                                                                            ; LABCELL_X27_Y29_N21                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg5[31]~0                                                                                                                                                                                                                                                            ; LABCELL_X33_Y30_N54                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg6[31]~0                                                                                                                                                                                                                                                            ; LABCELL_X30_Y29_N21                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg7[31]~0                                                                                                                                                                                                                                                            ; LABCELL_X31_Y29_N0                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg8[31]~0                                                                                                                                                                                                                                                            ; LABCELL_X27_Y29_N24                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|registerFile:registerFile_inst|reg9[31]~0                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y28_N24                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|rgb_out_generator:rgb_out_generator_inst|out_R[0]~1                                                                                                                                                                                                                                                  ; LABCELL_X23_Y29_N9                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_stp1:auto_generated|decode_5la:decode3|eq_node[0]                                                                                                                                                     ; MLABCELL_X25_Y30_N42                         ; 9       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_stp1:auto_generated|decode_5la:decode3|eq_node[1]                                                                                                                                                     ; MLABCELL_X25_Y29_N54                         ; 9       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_cold_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                          ; LABCELL_X50_Y63_N9                           ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_debug_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y67_N18                          ; 33      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_warm_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                          ; LABCELL_X50_Y63_N36                          ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y2_N3                                ; 660     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y2_N3                                ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]~4                                                                                                                                                                                   ; LABCELL_X50_Y31_N57                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]~2                                                                                                                                           ; MLABCELL_X8_Y2_N0                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]~1                                                                                                                                      ; MLABCELL_X8_Y2_N48                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                    ; FF_X6_Y2_N14                                 ; 80      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                                       ; MLABCELL_X8_Y2_N27                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                         ; LABCELL_X7_Y2_N39                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                            ; LABCELL_X4_Y6_N54                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                                            ; MLABCELL_X6_Y2_N24                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                            ; MLABCELL_X6_Y2_N27                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~20                                           ; MLABCELL_X6_Y2_N0                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                                              ; LABCELL_X4_Y6_N33                            ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~1                                              ; MLABCELL_X6_Y2_N15                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                               ; LABCELL_X1_Y3_N42                            ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                 ; MLABCELL_X3_Y1_N6                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4                                     ; MLABCELL_X6_Y2_N48                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8                                     ; MLABCELL_X3_Y1_N18                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~14                                    ; MLABCELL_X3_Y1_N21                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2                       ; LABCELL_X1_Y3_N12                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1                  ; LABCELL_X1_Y3_N15                            ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                         ; FF_X1_Y4_N35                                 ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell               ; LABCELL_X1_Y4_N33                            ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                        ; FF_X3_Y1_N37                                 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                         ; FF_X3_Y1_N29                                 ; 62      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                         ; FF_X6_Y2_N2                                  ; 169     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                  ; LABCELL_X1_Y4_N24                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                        ; FF_X1_Y3_N8                                  ; 159     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                      ; LABCELL_X1_Y3_N45                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X47_Y41_N11                               ; 780     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                            ; FF_X11_Y49_N46                               ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                             ; FF_X11_Y49_N26                               ; 1969    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_data_A:data_a|always0~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y38_N48                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_data_A:data_b|always0~0                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y36_N36                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]~1                                                                                                                                                                                                                                    ; LABCELL_X29_Y46_N30                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~5                                                                                                                                                                                                                                     ; LABCELL_X29_Y46_N36                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~9                                                                                                                                                                                                                                     ; LABCELL_X29_Y46_N6                           ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                        ; MLABCELL_X28_Y44_N24                         ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~1                                                                                                                                                                                                                                    ; LABCELL_X29_Y44_N42                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~0                                                                                                                                                                                                                                     ; LABCELL_X31_Y45_N0                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~3                                                                                                                                                                                                                                ; LABCELL_X29_Y46_N54                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]~3                                                                                                                                                                                                                                    ; LABCELL_X29_Y46_N57                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                       ; LABCELL_X29_Y45_N15                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                  ; FF_X31_Y45_N14                               ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                  ; FF_X31_Y45_N17                               ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                             ; FF_X29_Y45_N38                               ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]~1                                                                                                                                                                                                                        ; LABCELL_X27_Y46_N6                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                  ; MLABCELL_X25_Y48_N51                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                  ; MLABCELL_X25_Y48_N45                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                  ; MLABCELL_X25_Y48_N54                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                   ; MLABCELL_X25_Y48_N57                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y42_N36                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y42_N9                           ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y45_N0                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y45_N54                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                 ; FF_X6_Y3_N2                                  ; 22      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                               ; LABCELL_X7_Y3_N9                             ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                    ; MLABCELL_X6_Y3_N42                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                      ; LABCELL_X27_Y44_N9                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                       ; MLABCELL_X15_Y20_N18                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                ; LABCELL_X9_Y4_N24                            ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal21~0                                                                                                                                                ; LABCELL_X7_Y5_N42                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|always0~2                                                                                                   ; MLABCELL_X6_Y3_N57                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                     ; LABCELL_X4_Y5_N9                             ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                         ; FF_X9_Y2_N52                                 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]~1                                                                                                                                  ; LABCELL_X4_Y4_N21                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                     ; LABCELL_X2_Y6_N57                            ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                      ; FF_X7_Y5_N37                                 ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                          ; LABCELL_X9_Y4_N12                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                         ; LABCELL_X4_Y4_N48                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                            ; LABCELL_X7_Y5_N3                             ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~2                                                                                                                                             ; LABCELL_X9_Y4_N54                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                           ; LABCELL_X1_Y4_N9                             ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                               ; LABCELL_X9_Y4_N3                             ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                              ; MLABCELL_X3_Y2_N30                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                              ; MLABCELL_X3_Y2_N39                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                  ; FF_X3_Y2_N38                                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                              ; LABCELL_X7_Y2_N24                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                  ; LABCELL_X1_Y1_N30                            ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                  ; LABCELL_X1_Y1_N15                            ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                               ; MLABCELL_X3_Y2_N27                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~0                                                                                                                                         ; LABCELL_X4_Y2_N33                            ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]~11                                                                                                                          ; LABCELL_X7_Y5_N45                            ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~1                                                                                                                            ; MLABCELL_X8_Y4_N12                           ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                ; LABCELL_X10_Y4_N15                           ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                ; LABCELL_X7_Y2_N54                            ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                              ; MLABCELL_X3_Y2_N33                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                   ; LABCELL_X4_Y2_N21                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid~0                                                                                                                                       ; LABCELL_X10_Y4_N54                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                  ; FF_X4_Y3_N14                                 ; 44      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y44_N36                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                               ; FF_X27_Y44_N5                                ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y45_N15                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y45_N51                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; FF_X16_Y20_N14                               ; 246     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~2                                                                                                                                                                                                                                     ; LABCELL_X48_Y46_N57                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]~3                                                                                                                                                                                                                                     ; LABCELL_X48_Y46_N54                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]~4                                                                                                                                                                                                                                     ; LABCELL_X48_Y46_N36                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~1                                                                                                                                                                                                                                      ; LABCELL_X48_Y46_N39                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~1                                                                                                                                                                                                                                         ; LABCELL_X46_Y44_N54                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~0                                                                                                                                                                                                                                      ; LABCELL_X45_Y44_N27                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                                      ; LABCELL_X45_Y44_N48                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~2                                                                                                                                                                                                                                 ; LABCELL_X45_Y44_N18                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~4                                                                                                                                                                                                                                     ; LABCELL_X46_Y44_N30                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                                        ; LABCELL_X43_Y43_N33                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                   ; FF_X40_Y43_N17                               ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                   ; FF_X40_Y43_N44                               ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                   ; FF_X40_Y43_N53                               ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                              ; FF_X42_Y43_N14                               ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]~1                                                                                                                                                                                                                         ; LABCELL_X42_Y46_N33                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                   ; LABCELL_X40_Y47_N39                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                   ; LABCELL_X40_Y47_N57                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                   ; LABCELL_X40_Y47_N54                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                    ; LABCELL_X40_Y47_N24                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y45_N45                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y44_N57                          ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y45_N51                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                            ; LABCELL_X42_Y45_N30                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                  ; FF_X12_Y3_N56                                ; 21      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                ; MLABCELL_X8_Y6_N30                           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                     ; LABCELL_X12_Y3_N15                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                       ; LABCELL_X46_Y34_N39                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                        ; LABCELL_X11_Y16_N6                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                 ; LABCELL_X16_Y15_N24                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal21~0                                                                                                                                                 ; LABCELL_X16_Y15_N3                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|always0~2                                                                                                    ; LABCELL_X12_Y3_N33                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                      ; LABCELL_X2_Y8_N42                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                          ; FF_X9_Y11_N59                                ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]~1                                                                                                                                   ; MLABCELL_X8_Y3_N45                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                      ; LABCELL_X7_Y7_N24                            ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                       ; FF_X9_Y3_N46                                 ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                           ; LABCELL_X16_Y15_N15                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                          ; MLABCELL_X15_Y13_N51                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                             ; LABCELL_X11_Y11_N36                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~2                                                                                                                                              ; LABCELL_X16_Y15_N21                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                            ; MLABCELL_X3_Y7_N9                            ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                ; LABCELL_X7_Y7_N27                            ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                               ; LABCELL_X4_Y13_N27                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                               ; MLABCELL_X8_Y7_N36                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                   ; FF_X7_Y6_N20                                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                               ; LABCELL_X16_Y15_N48                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                   ; MLABCELL_X15_Y15_N42                         ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                   ; MLABCELL_X15_Y15_N45                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                ; MLABCELL_X6_Y12_N42                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~0                                                                                                                                          ; LABCELL_X4_Y9_N21                            ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]~11                                                                                                                           ; MLABCELL_X3_Y8_N48                           ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~1                                                                                                                             ; MLABCELL_X52_Y31_N54                         ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                 ; LABCELL_X4_Y7_N30                            ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                 ; LABCELL_X4_Y7_N36                            ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                               ; LABCELL_X4_Y7_N57                            ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                    ; MLABCELL_X3_Y7_N57                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid~0                                                                                                                                        ; LABCELL_X4_Y7_N21                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                   ; FF_X4_Y8_N38                                 ; 43      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y34_N45                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                ; FF_X43_Y42_N41                               ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~0                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y42_N21                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~0                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y42_N15                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; FF_X42_Y19_N41                               ; 262     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                        ; HPSINTERFACEHPS2FPGA_X52_Y47_N111            ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                     ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 35      ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[55]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                                             ; LABCELL_X51_Y31_N3                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                               ; LABCELL_X2_Y14_N24                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~3                                                                                                                                                                                                                                                         ; LABCELL_X51_Y31_N24                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y7_N12                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                            ; LABCELL_X17_Y2_N36                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_rd~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y40_N24                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y40_N6                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                        ; FF_X30_Y40_N14                               ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y40_N30                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                       ; LABCELL_X2_Y14_N45                           ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                         ; FF_X30_Y40_N38                               ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                       ; MLABCELL_X25_Y40_N57                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                       ; LABCELL_X19_Y37_N15                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|woverflow~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y40_N33                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                       ; LABCELL_X2_Y14_N12                           ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                     ; LABCELL_X31_Y41_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X36_Y37_N9                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y35_N30                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X42_Y34_N0                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X33_Y43_N45                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                   ; MLABCELL_X28_Y40_N12                         ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X35_Y40_N21                          ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X30_Y49_N12                          ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X33_Y49_N36                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                         ; LABCELL_X45_Y34_N3                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X45_Y34_N57                          ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y44_N15                         ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X36_Y42_N24                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; LABCELL_X36_Y42_N45                          ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y42_N3                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y44_N21                         ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X42_Y35_N45                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X42_Y35_N24                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|always6~0                                                                                                                                                                                                                                               ; LABCELL_X35_Y51_N30                          ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                         ; LABCELL_X37_Y38_N15                          ; 63      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                          ; MLABCELL_X34_Y41_N57                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                              ; FF_X35_Y37_N44                               ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                      ; FF_X35_Y38_N2                                ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                         ; LABCELL_X40_Y36_N42                          ; 63      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                          ; LABCELL_X46_Y36_N39                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                              ; FF_X39_Y36_N44                               ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                      ; FF_X40_Y35_N50                               ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                       ; LABCELL_X36_Y37_N18                          ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                        ; LABCELL_X35_Y39_N45                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                            ; FF_X40_Y41_N32                               ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                    ; FF_X36_Y40_N2                                ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                               ; LABCELL_X35_Y51_N48                          ; 104     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                ; LABCELL_X36_Y49_N9                           ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                             ; LABCELL_X46_Y33_N54                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                              ; MLABCELL_X47_Y33_N9                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; FF_X48_Y33_N44                               ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:reset_pulsecounter_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; FF_X47_Y33_N44                               ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:screen_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                         ; LABCELL_X45_Y41_N39                          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:screen_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                          ; LABCELL_X46_Y42_N39                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:screen_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                              ; FF_X46_Y41_N50                               ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:screen_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                      ; FF_X45_Y41_N59                               ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                          ; MLABCELL_X39_Y43_N24                         ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                           ; MLABCELL_X34_Y44_N48                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                               ; FF_X35_Y43_N38                               ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                       ; FF_X34_Y43_N2                                ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                         ; LABCELL_X45_Y43_N3                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                          ; LABCELL_X40_Y44_N57                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                              ; FF_X39_Y42_N2                                ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrfull_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                      ; FF_X39_Y44_N14                               ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrreg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                          ; LABCELL_X48_Y34_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrreg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                           ; LABCELL_X45_Y35_N42                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrreg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                               ; FF_X47_Y34_N50                               ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wrreg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                       ; FF_X48_Y34_N14                               ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                              ; LABCELL_X36_Y37_N6                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                              ; LABCELL_X42_Y34_N42                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                            ; LABCELL_X35_Y41_N48                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                    ; LABCELL_X33_Y49_N18                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|m0_write~1                                                                                                                                                                                                                                                 ; LABCELL_X29_Y49_N15                          ; 64      ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                  ; LABCELL_X45_Y34_N33                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                              ; MLABCELL_X47_Y44_N12                         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                               ; LABCELL_X36_Y42_N27                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                              ; MLABCELL_X47_Y44_N45                         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                               ; LABCELL_X42_Y35_N30                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|pending_response_count[1]~0                                                                                                                                                                                                                      ; LABCELL_X33_Y47_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|save_dest_id~0                                                                                                                                                                                                                                   ; LABCELL_X33_Y47_N15                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~1                                                                                                                                                                                                                              ; LABCELL_X46_Y39_N3                           ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; LABCELL_X46_Y39_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                              ; MLABCELL_X47_Y36_N24                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                      ; MLABCELL_X47_Y36_N45                         ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; MLABCELL_X47_Y36_N30                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                ; LABCELL_X35_Y51_N42                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                    ; LABCELL_X35_Y51_N27                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]~1                                                                                                                                                                                                        ; LABCELL_X35_Y36_N3                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X35_Y36_N30                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                        ; MLABCELL_X39_Y43_N0                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                            ; MLABCELL_X39_Y43_N30                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                        ; LABCELL_X50_Y38_N42                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X50_Y38_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                        ; MLABCELL_X39_Y40_N42                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                            ; MLABCELL_X39_Y40_N54                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                        ; LABCELL_X45_Y41_N6                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X45_Y41_N9                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                        ; LABCELL_X46_Y33_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X46_Y33_N57                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                        ; LABCELL_X37_Y38_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X37_Y38_N12                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                        ; LABCELL_X40_Y36_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X40_Y36_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                             ; LABCELL_X40_Y46_N0                           ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                             ; LABCELL_X40_Y46_N39                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                             ; LABCELL_X40_Y46_N54                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                             ; LABCELL_X40_Y46_N3                           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                             ; LABCELL_X37_Y46_N54                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                             ; LABCELL_X37_Y46_N57                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                             ; LABCELL_X40_Y46_N36                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; FF_X40_Y46_N17                               ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                         ; LABCELL_X40_Y46_N33                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                                           ; FF_X40_Y46_N14                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                                           ; FF_X40_Y46_N53                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                                           ; FF_X40_Y46_N47                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                                           ; FF_X40_Y46_N44                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                                           ; FF_X40_Y46_N50                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                                            ; LABCELL_X46_Y47_N39                          ; 77      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                                            ; LABCELL_X46_Y47_N9                           ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                                            ; LABCELL_X45_Y51_N21                          ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                                            ; LABCELL_X46_Y47_N12                          ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                                            ; LABCELL_X46_Y47_N15                          ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                                            ; LABCELL_X46_Y47_N42                          ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                                            ; LABCELL_X46_Y47_N45                          ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; FF_X47_Y47_N17                               ; 80      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                        ; MLABCELL_X47_Y47_N3                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                                          ; FF_X47_Y47_N2                                ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                                          ; FF_X47_Y47_N11                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                                          ; FF_X47_Y47_N8                                ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                                          ; FF_X47_Y47_N50                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                                          ; FF_X47_Y47_N53                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                       ; LABCELL_X46_Y45_N21                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_only_master_master_limiter|save_dest_id~0                                                                                                                                                                                                                                    ; LABCELL_X42_Y47_N33                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_reset_pulseCounter:reset_pulsecounter|always0~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y32_N0                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_reset_pulseCounter:wrreg|always0~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y35_N3                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                              ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                          ; PIN_AF14                              ; 4297    ; Global Clock         ; GCLK0            ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|fb_clkin                 ; FRACTIONALPLL_X0_Y15_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_generic_pll1_outclk ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 3010    ; Global Clock         ; GCLK7            ; --                        ;
; ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_generic_pll2_outclk ; PLLOUTPUTCOUNTER_X0_Y21_N1            ; 33      ; Global Clock         ; GCLK6            ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 35      ; Global Clock         ; GCLK8            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                     ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                          ; 1969    ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; 1193    ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                              ; 780     ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                             ; 660     ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; 650     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                    ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|back_memory:back_memory_inst|background_memory:background_memory_inst|altsyncram:altsyncram_component|altsyncram_ukq1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; Single Port      ; Single Clock ; 4800         ; 9            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 43200  ; 4800                        ; 9                           ; --                          ; --                          ; 43200               ; 9           ; 0     ; ./modulos/background_memory/background_bit_rom.mif     ; M10K_X38_Y31_N0, M10K_X38_Y33_N0, M10K_X41_Y33_N0, M10K_X41_Y31_N0, M10K_X41_Y28_N0, M10K_X41_Y32_N0, M10K_X38_Y32_N0, M10K_X41_Y30_N0, M10K_X38_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|memory_fg:memory_fg_inst|altsyncram:altsyncram_component|altsyncram_5842:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0     ; ./modulos/Co_Processor/memory_fg/memory_fg_rom.mif     ; M10K_X26_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_1vu:auto_generated|altsyncram_tr91:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 45           ; 5            ; 45           ; yes                    ; no                      ; yes                    ; yes                     ; 225    ; 5                           ; 45                          ; 5                           ; 45                          ; 225                 ; 2           ; 0     ; None                                                   ; M10K_X38_Y21_N0, M10K_X38_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_jq32:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 640          ; 9            ; 640          ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 5760   ; 640                         ; 9                           ; 640                         ; 9                           ; 5760                ; 1           ; 0     ; ./modulos/Co_Processor/pixels_memory/pixels_memory.mif ; M10K_X38_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_stp1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Single Port      ; Single Clock ; 12800        ; 9            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 115200 ; 12800                       ; 9                           ; --                          ; --                          ; 115200              ; 18          ; 0     ; ./modulos/sprite_memory/sprite_bit_rom.mif             ; M10K_X14_Y29_N0, M10K_X26_Y26_N0, M10K_X26_Y33_N0, M10K_X26_Y31_N0, M10K_X26_Y35_N0, M10K_X26_Y34_N0, M10K_X38_Y27_N0, M10K_X38_Y30_N0, M10K_X38_Y29_N0, M10K_X26_Y28_N0, M10K_X14_Y28_N0, M10K_X26_Y30_N0, M10K_X41_Y29_N0, M10K_X38_Y28_N0, M10K_X26_Y25_N0, M10K_X26_Y32_N0, M10K_X26_Y27_N0, M10K_X26_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                   ; M10K_X26_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                   ; M10K_X41_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                   ; M10K_X14_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                   ; M10K_X26_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated|ALTSYNCRAM                                                                                                                                                                            ; AUTO ; Single Port      ; Single Clock ; 8192         ; 64           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 524288 ; 8192                        ; 64                          ; --                          ; --                          ; 524288              ; 64          ; 0     ; soc_system_onchip_memory2_0.hex                        ; M10K_X14_Y49_N0, M10K_X14_Y56_N0, M10K_X14_Y54_N0, M10K_X26_Y56_N0, M10K_X26_Y54_N0, M10K_X26_Y57_N0, M10K_X5_Y49_N0, M10K_X14_Y50_N0, M10K_X38_Y53_N0, M10K_X49_Y53_N0, M10K_X49_Y55_N0, M10K_X26_Y48_N0, M10K_X26_Y53_N0, M10K_X26_Y49_N0, M10K_X26_Y51_N0, M10K_X49_Y52_N0, M10K_X41_Y53_N0, M10K_X38_Y58_N0, M10K_X41_Y56_N0, M10K_X41_Y59_N0, M10K_X41_Y47_N0, M10K_X41_Y46_N0, M10K_X14_Y58_N0, M10K_X38_Y46_N0, M10K_X38_Y52_N0, M10K_X38_Y48_N0, M10K_X41_Y48_N0, M10K_X41_Y58_N0, M10K_X26_Y59_N0, M10K_X14_Y55_N0, M10K_X41_Y50_N0, M10K_X14_Y48_N0, M10K_X14_Y51_N0, M10K_X14_Y53_N0, M10K_X5_Y50_N0, M10K_X38_Y54_N0, M10K_X26_Y52_N0, M10K_X5_Y54_N0, M10K_X14_Y52_N0, M10K_X5_Y51_N0, M10K_X26_Y58_N0, M10K_X38_Y56_N0, M10K_X41_Y54_N0, M10K_X38_Y49_N0, M10K_X14_Y57_N0, M10K_X26_Y55_N0, M10K_X26_Y47_N0, M10K_X38_Y57_N0, M10K_X41_Y55_N0, M10K_X38_Y55_N0, M10K_X41_Y52_N0, M10K_X49_Y54_N0, M10K_X41_Y51_N0, M10K_X38_Y51_N0, M10K_X49_Y49_N0, M10K_X41_Y49_N0, M10K_X26_Y46_N0, M10K_X38_Y47_N0, M10K_X49_Y48_N0, M10K_X49_Y50_N0, M10K_X26_Y50_N0, M10K_X14_Y47_N0, M10K_X38_Y50_N0, M10K_X14_Y46_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Sum of two 18x18                ; 20          ;
; Total number of DSP blocks      ; 21          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 40          ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                             ; Mode             ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|calculo_address_memory:calculo_address_memory_inst|Mult0~8                                               ; Independent 9x9  ; DSP_X20_Y26_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|Add23~mac ; Sum of two 18x18 ; DSP_X20_Y12_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|Add22~mac ; Sum of two 18x18 ; DSP_X20_Y18_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|Add20~mac ; Sum of two 18x18 ; DSP_X20_Y16_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|Add21~mac ; Sum of two 18x18 ; DSP_X20_Y14_N0 ; Signed              ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|Add23~mac ; Sum of two 18x18 ; DSP_X20_Y8_N0  ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|Add22~mac ; Sum of two 18x18 ; DSP_X20_Y10_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|Add20~mac ; Sum of two 18x18 ; DSP_X20_Y6_N0  ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|Add21~mac ; Sum of two 18x18 ; DSP_X20_Y4_N0  ; Signed              ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|Add23~mac ; Sum of two 18x18 ; DSP_X32_Y14_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|Add20~mac ; Sum of two 18x18 ; DSP_X54_Y14_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|Add21~mac ; Sum of two 18x18 ; DSP_X54_Y10_N0 ; Signed              ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|Add22~mac ; Sum of two 18x18 ; DSP_X54_Y12_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|Add23~mac ; Sum of two 18x18 ; DSP_X32_Y4_N0  ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|Add20~mac ; Sum of two 18x18 ; DSP_X32_Y6_N0  ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|Add21~mac ; Sum of two 18x18 ; DSP_X32_Y10_N0 ; Signed              ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|Add22~mac ; Sum of two 18x18 ; DSP_X32_Y8_N0  ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|Add23~mac ; Sum of two 18x18 ; DSP_X32_Y12_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|Add20~mac ; Sum of two 18x18 ; DSP_X32_Y16_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|Add21~mac ; Sum of two 18x18 ; DSP_X54_Y18_N0 ; Signed              ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|Add22~mac ; Sum of two 18x18 ; DSP_X32_Y18_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 24,233 / 289,320 ( 8 % )  ;
; C12 interconnects                           ; 356 / 13,420 ( 3 % )      ;
; C2 interconnects                            ; 7,929 / 119,108 ( 7 % )   ;
; C4 interconnects                            ; 4,903 / 56,300 ( 9 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,881 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 3 / 7 ( 43 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 138 / 287 ( 48 % )        ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 69 / 154 ( 45 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 95 / 165 ( 58 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 120 / 156 ( 77 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 152 / 282 ( 54 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 1 / 64 ( 2 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 4,503 / 84,580 ( 5 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 707 / 12,676 ( 6 % )      ;
; R14/C12 interconnect drivers                ; 916 / 20,720 ( 4 % )      ;
; R3 interconnects                            ; 10,439 / 130,992 ( 8 % )  ;
; R6 interconnects                            ; 16,060 / 266,960 ( 6 % )  ;
; Spine clocks                                ; 24 / 360 ( 7 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 83           ; 0            ; 83           ; 0            ; 32           ; 159       ; 83           ; 0            ; 159       ; 159       ; 25           ; 73           ; 0            ; 0            ; 0            ; 25           ; 73           ; 0            ; 0            ; 0            ; 4            ; 73           ; 98           ; 0            ; 0            ; 0            ; 0            ; 82           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 76           ; 159          ; 76           ; 159          ; 127          ; 0         ; 76           ; 159          ; 0         ; 0         ; 134          ; 86           ; 159          ; 159          ; 159          ; 134          ; 86           ; 159          ; 159          ; 159          ; 155          ; 86           ; 61           ; 159          ; 159          ; 159          ; 159          ; 77           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; out_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_vga_vsync       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_vga_hsync       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_vga_clk         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; out_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DCLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_NCSO      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C_CONTROL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                           ; Destination Clock(s)                                                                                      ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                                                       ; altera_reserved_tck                                                                                       ; 534.6             ;
; clock_50_1                                                                                                ; clock_50_1                                                                                                ; 494.2             ;
; ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 192.5             ;
; altera_reserved_tck,I/O                                                                                   ; altera_reserved_tck                                                                                       ; 37.9              ;
; ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; clock_50_1                                                                                                ; 36.1              ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|rdptrrg[2]                                                                                                                                                                                                                               ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[2]                                                                                                                                                                 ; 4.583             ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|rdptrrg[3]                                                                                                                                                                                                                               ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[3]                                                                                                                                                                 ; 4.571             ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|rdptrrg[1]                                                                                                                                                                                                                               ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[1]                                                                                                                                                                 ; 4.571             ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|rdptrrg[0]                                                                                                                                                                                                                               ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataB|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[0]                                                                                                                                                                 ; 4.571             ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|rdptrrg[2]                                                                                                                                                                                                                               ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[2]                                                                                                                                                                 ; 4.543             ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|rdptrrg[3]                                                                                                                                                                                                                               ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[3]                                                                                                                                                                 ; 4.530             ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|rdptrrg[0]                                                                                                                                                                                                                               ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[0]                                                                                                                                                                 ; 4.530             ;
; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|rdptrrg[1]                                                                                                                                                                                                                               ; ColendaArchitecture:ColendaArchitecture_inst|FIFO:fifo_dataA|dcfifo:dcfifo_component|dcfifo_tuo1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[1]                                                                                                                                                                 ; 4.248             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                             ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                   ; 1.730             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                   ; 1.702             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                             ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                   ; 1.686             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                               ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                   ; 1.662             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                   ; 1.657             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                   ; 1.650             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                   ; 1.613             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                             ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                   ; 1.611             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                             ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                   ; 1.499             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                          ; 1.253             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                          ; 1.232             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                          ; 1.220             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                               ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                              ; 1.135             ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                                                                                                                 ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|out_is_sprite                                                                                                                                                                                                                               ; 1.134             ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                                                                                                                                                                                                                                                 ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|out_is_sprite                                                                                                                                                                                                                               ; 1.132             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                               ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                              ; 1.119             ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                                                                                                                                                                                 ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|out_is_sprite                                                                                                                                                                                                                               ; 1.118             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                                   ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                           ; 1.115             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                                   ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                           ; 1.110             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                               ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                              ; 1.108             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                      ; 1.106             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                                   ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                          ; 1.103             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 1.103             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; 1.095             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                      ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                       ; 1.094             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                               ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                              ; 1.091             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; 1.090             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; 1.090             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; 1.089             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                          ; 1.088             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                      ; 1.088             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                      ; 1.088             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                      ; 1.088             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                          ; 1.086             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 1.081             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; 1.075             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                         ; 1.074             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]         ; 1.073             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                 ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                  ; 1.066             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 1.061             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                     ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                      ; 1.052             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; 1.051             ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                                                                                                                 ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_stp1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                           ; 1.051             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] ; 1.050             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                              ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                   ; 1.040             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; 1.039             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; 1.036             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]               ; 1.036             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]               ; 1.036             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                           ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                       ; 1.033             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; 1.032             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; 1.032             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; 1.032             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]               ; 1.030             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]               ; 1.030             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; 1.025             ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[9]                                                                                                                                                                                                                                                 ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_y[9]                                                                                                                                                                                                        ; 1.023             ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                                                                                                                 ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_y[5]                                                                                                                                                                                                        ; 1.023             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]               ; 1.023             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]               ; 1.023             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; 1.022             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; 1.022             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; 1.022             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; 1.022             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]               ; 1.019             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 1.017             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]               ; 1.014             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]               ; 1.010             ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                                                                                                                 ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_y[6]                                                                                                                                                                                                        ; 1.008             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]               ; 1.005             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; 1.005             ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                                                                                                                 ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_y[7]                                                                                                                                                                                                        ; 1.002             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                          ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                      ; 1.002             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                           ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                   ; 0.999             ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                                                                                                                                                                                 ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|state.PROCESSING                                                                                                                                                           ; 0.999             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                  ; 0.989             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                  ; 0.989             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                  ; 0.989             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                  ; 0.989             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                  ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                        ; 0.988             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                           ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                      ; 0.986             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                          ; 0.986             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                          ; 0.986             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                           ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                   ; 0.979             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                           ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                   ; 0.979             ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]                                                                                                                          ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; 0.978             ;
; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                                                                                                                 ; ColendaArchitecture:ColendaArchitecture_inst|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|state.B1                                                                                                                                                                                                 ; 0.977             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                      ; 0.975             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                          ; 0.973             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                             ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                        ; 0.971             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] ; 0.968             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "soc_system"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/db/clock_pll_altpll.v Line: 77
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|generic_pll1". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 155 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 65
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 35 fanout uses global clock CLKCTRL_G8
    Info (11162): ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0 with 4374 fanout uses global clock CLKCTRL_G7
    Info (11162): ColendaArchitecture:ColendaArchitecture_inst|clock_pll:b2v_inst2|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0 with 32 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 4198 fanout uses global clock CLKCTRL_G0
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_tuo1
        Info (332166): set_false_path -from **fiforam|cells** -to **fiforam|xq** 
        Info (332166): set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'soc_system_timing.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]} {ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk} {ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 12 -duty_cycle 50.00 -name {ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk} {ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): From: u0|hps_0|fpga_interfaces|fpga2hps|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 22 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000   clock_50_1
    Info (332111):    3.333 ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   40.000 ColendaArchitecture_inst|b2v_inst2|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type Block RAM
    Extra Info (176218): Packed 1465 registers into blocks of type DSP block
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:28
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:27
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:27
Info (11888): Total time spent on timing analysis during the Fitter is 29.35 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:38
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 94
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 60
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 60
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 60
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 60
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 61
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 61
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 61
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/ghrd_top.v Line: 61
Info (144001): Generated suppressed messages file C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/output_files/soc_system.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 156 warnings
    Info: Peak virtual memory: 7529 megabytes
    Info: Processing ended: Thu Mar 14 17:40:18 2024
    Info: Elapsed time: 00:03:15
    Info: Total CPU time (on all processors): 00:05:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/output_files/soc_system.fit.smsg.


