// Seed: 2137858240
module module_0 (
    output tri0 id_0
    , id_3,
    input  wire id_1
);
endmodule
module module_1 #(
    parameter id_2 = 32'd5
) (
    input supply1 id_0,
    output wor id_1,
    input tri _id_2,
    output wor id_3,
    input tri id_4,
    input tri1 id_5
);
  wire [id_2  ==  -1 'b0 : -1] id_7;
  struct packed {logic id_8;} id_9, id_10;
  wire id_11, id_12;
  module_0 modCall_1 (
      id_3,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_7 = id_11;
  struct packed {logic id_13;} id_14;
  assign id_14[(-1)] = id_0;
endmodule
