module signExtend16to32(
input logic [15:0] inst15_0,
output logic [31:0] signExtend16to32Out
);

always

assign signExtend16to32Out = (inst15_0[15] == 0) ? (32'b00000000000000000000000000000000 + inst15_0) : (32'b11111111111111110000000000000000 + inst15_0);


endmodule:signExtend16to32

