--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DYP0<1>     |   10.480(R)|clk_50_BUFGP      |   0.000|
DYP0<2>     |   11.201(R)|clk_50_BUFGP      |   0.000|
DYP0<3>     |   11.570(R)|clk_50_BUFGP      |   0.000|
DYP0<4>     |   12.081(R)|clk_50_BUFGP      |   0.000|
DYP0<5>     |   12.356(R)|clk_50_BUFGP      |   0.000|
DYP0<6>     |   12.356(R)|clk_50_BUFGP      |   0.000|
DYP1<0>     |   13.695(R)|clk_50_BUFGP      |   0.000|
DYP1<1>     |   10.008(R)|clk_50_BUFGP      |   0.000|
DYP1<2>     |   12.424(R)|clk_50_BUFGP      |   0.000|
DYP1<3>     |   13.934(R)|clk_50_BUFGP      |   0.000|
DYP1<4>     |   11.163(R)|clk_50_BUFGP      |   0.000|
DYP1<5>     |   10.877(R)|clk_50_BUFGP      |   0.000|
DYP1<6>     |   11.162(R)|clk_50_BUFGP      |   0.000|
L<0>        |   15.678(R)|clk_50_BUFGP      |   0.000|
L<1>        |   17.267(R)|clk_50_BUFGP      |   0.000|
L<2>        |   14.455(R)|clk_50_BUFGP      |   0.000|
L<3>        |   15.111(R)|clk_50_BUFGP      |   0.000|
L<4>        |   16.083(R)|clk_50_BUFGP      |   0.000|
L<5>        |   14.639(R)|clk_50_BUFGP      |   0.000|
L<6>        |   13.833(R)|clk_50_BUFGP      |   0.000|
L<7>        |   14.883(R)|clk_50_BUFGP      |   0.000|
L<8>        |   15.172(R)|clk_50_BUFGP      |   0.000|
L<9>        |   15.458(R)|clk_50_BUFGP      |   0.000|
L<10>       |   14.942(R)|clk_50_BUFGP      |   0.000|
L<11>       |   15.725(R)|clk_50_BUFGP      |   0.000|
L<12>       |   16.964(R)|clk_50_BUFGP      |   0.000|
L<13>       |   17.117(R)|clk_50_BUFGP      |   0.000|
L<14>       |   15.581(R)|clk_50_BUFGP      |   0.000|
L<15>       |   14.719(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<0> |   13.488(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<1> |   13.993(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<2> |   12.607(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<3> |   13.321(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<4> |   12.792(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<5> |   12.664(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<6> |   13.283(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<7> |   14.174(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<8> |   13.896(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<9> |   13.058(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<10>|   14.181(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<11>|   13.682(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<12>|   13.366(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<13>|   13.899(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<14>|   11.222(R)|clk_50_BUFGP      |   0.000|
Ram2Addr<15>|   13.721(R)|clk_50_BUFGP      |   0.000|
Ram2Data<0> |   12.199(R)|clk_50_BUFGP      |   0.000|
Ram2Data<1> |   13.048(R)|clk_50_BUFGP      |   0.000|
Ram2Data<2> |   13.618(R)|clk_50_BUFGP      |   0.000|
Ram2Data<3> |   13.620(R)|clk_50_BUFGP      |   0.000|
Ram2Data<4> |   10.996(R)|clk_50_BUFGP      |   0.000|
Ram2Data<5> |   12.705(R)|clk_50_BUFGP      |   0.000|
Ram2Data<6> |   12.983(R)|clk_50_BUFGP      |   0.000|
Ram2Data<7> |   12.454(R)|clk_50_BUFGP      |   0.000|
Ram2Data<8> |   11.501(R)|clk_50_BUFGP      |   0.000|
Ram2Data<9> |   12.475(R)|clk_50_BUFGP      |   0.000|
Ram2Data<10>|   11.838(R)|clk_50_BUFGP      |   0.000|
Ram2Data<11>|   12.149(R)|clk_50_BUFGP      |   0.000|
Ram2Data<12>|   11.776(R)|clk_50_BUFGP      |   0.000|
Ram2Data<13>|   12.624(R)|clk_50_BUFGP      |   0.000|
Ram2Data<14>|   12.148(R)|clk_50_BUFGP      |   0.000|
Ram2Data<15>|   11.775(R)|clk_50_BUFGP      |   0.000|
Ram2OE      |   11.263(R)|clk_50_BUFGP      |   0.000|
Ram2WE      |   14.068(R)|clk_50_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    3.922|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |L<0>           |   14.450|
SW<0>          |L<1>           |   17.744|
SW<0>          |L<2>           |   13.666|
SW<0>          |L<3>           |   15.170|
SW<0>          |L<4>           |   16.640|
SW<0>          |L<5>           |   15.382|
SW<0>          |L<6>           |   15.352|
SW<0>          |L<7>           |   15.195|
SW<0>          |L<8>           |   16.478|
SW<0>          |L<9>           |   15.582|
SW<0>          |L<10>          |   16.117|
SW<0>          |L<11>          |   16.035|
SW<0>          |L<12>          |   18.337|
SW<0>          |L<13>          |   18.734|
SW<0>          |L<14>          |   17.502|
SW<0>          |L<15>          |   16.259|
SW<1>          |L<0>           |   14.872|
SW<1>          |L<1>           |   16.097|
SW<1>          |L<2>           |   14.090|
SW<1>          |L<3>           |   14.965|
SW<1>          |L<4>           |   16.473|
SW<1>          |L<5>           |   15.286|
SW<1>          |L<6>           |   16.038|
SW<1>          |L<7>           |   15.681|
SW<1>          |L<8>           |   16.215|
SW<1>          |L<9>           |   15.697|
SW<1>          |L<10>          |   15.663|
SW<1>          |L<11>          |   16.086|
SW<1>          |L<12>          |   18.148|
SW<1>          |L<13>          |   18.339|
SW<1>          |L<14>          |   16.876|
SW<1>          |L<15>          |   15.855|
SW<2>          |L<0>           |   14.447|
SW<2>          |L<1>           |   15.353|
SW<2>          |L<2>           |   12.553|
SW<2>          |L<3>           |   13.428|
SW<2>          |L<4>           |   15.634|
SW<2>          |L<5>           |   13.917|
SW<2>          |L<6>           |   14.146|
SW<2>          |L<7>           |   14.367|
SW<2>          |L<8>           |   14.969|
SW<2>          |L<9>           |   14.748|
SW<2>          |L<10>          |   14.416|
SW<2>          |L<11>          |   14.794|
SW<2>          |L<12>          |   17.084|
SW<2>          |L<13>          |   17.510|
SW<2>          |L<14>          |   15.761|
SW<2>          |L<15>          |   15.035|
SW<12>         |L<0>           |   14.896|
SW<12>         |L<1>           |   15.132|
SW<12>         |L<2>           |   13.008|
SW<12>         |L<3>           |   11.293|
SW<12>         |L<4>           |   15.353|
SW<12>         |L<5>           |   12.360|
SW<12>         |L<6>           |   12.318|
SW<12>         |L<7>           |   12.241|
SW<12>         |L<8>           |   12.837|
SW<12>         |L<9>           |   15.588|
SW<12>         |L<10>          |   12.590|
SW<12>         |L<11>          |   12.212|
SW<12>         |L<12>          |   14.394|
SW<12>         |L<13>          |   14.194|
SW<12>         |L<14>          |   12.331|
SW<12>         |L<15>          |   12.283|
SW<13>         |L<0>           |   13.515|
SW<13>         |L<1>           |   14.118|
SW<13>         |L<2>           |   11.361|
SW<13>         |L<3>           |   11.808|
SW<13>         |L<4>           |   13.832|
SW<13>         |L<5>           |   11.406|
SW<13>         |L<6>           |   11.237|
SW<13>         |L<7>           |   11.166|
SW<13>         |L<8>           |   13.449|
SW<13>         |L<9>           |   13.911|
SW<13>         |L<10>          |   10.919|
SW<13>         |L<11>          |   11.306|
SW<13>         |L<12>          |   14.232|
SW<13>         |L<13>          |   14.230|
SW<13>         |L<14>          |   11.831|
SW<13>         |L<15>          |   12.353|
SW<14>         |L<0>           |   13.970|
SW<14>         |L<1>           |   12.057|
SW<14>         |L<2>           |   13.692|
SW<14>         |L<3>           |   11.290|
SW<14>         |L<4>           |   11.324|
SW<14>         |L<5>           |   12.594|
SW<14>         |L<6>           |   11.909|
SW<14>         |L<7>           |   12.026|
SW<14>         |L<8>           |   12.882|
SW<14>         |L<9>           |   12.796|
SW<14>         |L<10>          |   13.030|
SW<14>         |L<11>          |   12.499|
SW<14>         |L<12>          |   12.820|
SW<14>         |L<13>          |   12.610|
SW<14>         |L<14>          |   13.494|
SW<14>         |L<15>          |   12.777|
SW<15>         |L<0>           |    9.106|
SW<15>         |L<1>           |    9.997|
SW<15>         |L<2>           |   12.183|
SW<15>         |L<3>           |   10.225|
SW<15>         |L<4>           |   10.059|
SW<15>         |L<5>           |   11.365|
SW<15>         |L<6>           |   11.791|
SW<15>         |L<7>           |   10.832|
SW<15>         |L<8>           |    9.902|
SW<15>         |L<9>           |   10.245|
SW<15>         |L<10>          |   11.483|
SW<15>         |L<11>          |   11.243|
SW<15>         |L<12>          |   11.445|
SW<15>         |L<13>          |   10.165|
SW<15>         |L<14>          |   12.029|
SW<15>         |L<15>          |   11.216|
---------------+---------------+---------+


Analysis completed Mon Dec 08 09:13:31 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 198 MB



