@inproceedings{8920291,
 author = {Oliveira Conceicao, Calebe Micael De and Reis, Ricardo Augusto Da Luz},
 author_keywords = {Layout Generator, Logic Synthesis, Physical Synthesis, SCCG},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {1},
 doi = {10.1109/VLSI-SoC.2019.8920291},
 index_terms = {Automatic layout, Cell-based design, Layout generators, Logic minimization, Performance metrics, Physical synthesis, SCCG, Total wire length},
 keywords = {Transistors;Logic gates;Libraries;Wires;Optimization;Tools;Measurement;Logic Synthesis;Physical Synthesis;SCCG;Layout Generator},
 number = {},
 pages = {236-237},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 1, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Netlist Optimization by Gate Merging},
 volume = {},
 year = {2019}
}

@inproceedings{8920292,
 author = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 doi = {10.1109/VLSI-SoC.2019.8920292},
 keywords = {},
 number = {},
 pages = {c1-c12},
 title = {[Front cover]},
 volume = {},
 year = {2019}
}

@inproceedings{8920295,
 author = {Protze, Florian and Kreisig, Martin and Ellinger, Frank and Hoppner, Sebastian and Hartmann, Stephan and Huanzsche, Stefan and Scholze, Stefan and Ellguth, Georg and Mayr, Christian},
 author_keywords = {Automotive Ethernet, digital control, nonlinear control, successive-approximation-register (SAR)},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {0},
 doi = {10.1109/VLSI-SoC.2019.8920295},
 index_terms = {Differential signaling, Digital control, Mixed-signal circuits, Non linear control, Successive approximation register, Successive approximations, Time variant systems, Unshielded twisted pairs},
 keywords = {Attenuation;Automotive engineering;Frequency measurement;White noise;Voltage control;Bandwidth;Voltage measurement;Automotive Ethernet;digital control;nonlinear control;successive-approximation-register (SAR)},
 number = {},
 pages = {155-158},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Performance Analysis of a Comparator Based Mixed-Signal Control Loop in 28 nm CMOS},
 volume = {},
 year = {2019}
}

@inproceedings{8920297,
 author = {Moraes, L. B. and Zimpeck, A. L. and Meinhardt, C. and Reis, R.},
 author_keywords = {FinFET technology, mitigation, process variability, Schmitt Trigger},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {4},
 doi = {10.1109/VLSI-SoC.2019.8920297},
 index_terms = {Failure thresholds, Maximum frequency, mitigation, Modern technologies, Process Variability, Schmitt trigger, Schmitt-Trigger design, Transistor sizing},
 keywords = {Layout;Energy consumption;Threshold voltage;Robustness;Hysteresis;FinFETs;FinFET technology;Schmitt Trigger;process variability;mitigation},
 number = {},
 pages = {88-93},
 per_year_citations = {2019: 0, 2020: 2, 2021: 2, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Minimum Energy FinFET Schmitt Trigger Design Considering Process Variability},
 volume = {},
 year = {2019}
}

@inproceedings{8920298,
 author = {Elia, Rafaella and Plastiras, George and Theocharides, Theocharis},
 author_keywords = {Anomaly Detection, Embedded and Real Time Systems, Remotely Operated Vehicles (ROVs)},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {3},
 doi = {10.1109/VLSI-SoC.2019.8920298},
 index_terms = {Dimensionality reduction techniques, Embedded and real-time systems, Monitoring frameworks, Optimization techniques, Performance benefits, Real time monitoring, Security and surveillances, Surface electromyography},
 keywords = {Monitoring;Drones;Sensors;Real-time systems;Biomedical monitoring;Electromyography;Time-frequency analysis;Remotely Operated Vehicles (ROVs);Anomaly Detection;Embedded and Real Time Systems},
 number = {},
 pages = {341-346},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 2, 2023: 1, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Towards an Embedded and Real-Time Joint Human-Machine Monitoring Framework: Dataset optimization Techniques for Anomaly Detection},
 volume = {},
 year = {2019}
}

@inproceedings{8920302,
 author = {Silva, Diego A. and Verducci, Orlando and Oliveira, Duarte L.},
 author_keywords = {DES, DPA, GALS},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {2},
 doi = {10.1109/VLSI-SoC.2019.8920302},
 index_terms = {Data encryption standard, DES algorithms, Differential power Analysis, GALS, Globally asynchronous locally synchronous, Pipelined architecture},
 keywords = {Computer architecture;Pipelines;Robustness;Cryptography;Clocks;Registers;Pipeline processing;DES;DPA;GALS},
 number = {},
 pages = {228-229},
 per_year_citations = {2019: 0, 2020: 0, 2021: 2, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Implementation of des Algorithm in New Non-Synchronous Architecture Aiming DPA Robustness},
 volume = {},
 year = {2019}
}

@inproceedings{8920304,
 author = {Jadue, Alexis Rodrigo I.G.A. and Engels, Sylvain and Fesquet, Laurent},
 author_keywords = {adaptive level-crossing scheme, Amplitude shift keying (ASK) demodulator, asynchronous sampling, event-based sampling, level-crossing analogto-digital converters, low modulation index (MI), non-uniform sampling},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {1},
 doi = {10.1109/VLSI-SoC.2019.8920304},
 index_terms = {Adaptive level-crossing, Amplitude-shift keying demodulators, Analog to digital converters, Asynchronous sampling, Event-based, low modulation index (MI), Nonuniform sampling},
 keywords = {Demodulation;Amplitude shift keying;Signal to noise ratio;Bit rate;Bit error rate;Matlab;Amplitude shift keying (ASK) demodulator;event-based sampling;asynchronous sampling;level-crossing analogto-digital converters;adaptive level-crossing scheme;non-uniform sampling;low modulation index (MI)},
 number = {},
 pages = {244-245},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A Digital Event-Based Strategy for ASK demodulation},
 volume = {},
 year = {2019}
}

@inproceedings{8920305,
 author = {Brik, Adil and Labrak, Lioua and Carrel, Laurent and O'Connor, Ian and Iskander, Ramy},
 author_keywords = {correlation, HSDC, Hyperspace Pareto front, optimization, Pareto front, predictive model, trade-off},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {1},
 doi = {10.1109/VLSI-SoC.2019.8920305},
 index_terms = {Computational costs, Electronic subsystems, HSDC, Numerical optimizations, Pareto front, Performance metrics, Predictive modeling, Trade off},
 keywords = {Correlation coefficient;Measurement;Optimization;Visualization;Predictive models;Correlation;Pareto front;Hyperspace Pareto front;trade-off;optimization;correlation;HSDC;predictive model},
 number = {},
 pages = {281-286},
 per_year_citations = {2019: 0, 2020: 1, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Fast extraction of predictive models for integrated circuits using n-performance Pareto fronts},
 volume = {},
 year = {2019}
}

@inproceedings{8920306,
 author = {Grosso, Michelangelo and Rinaudo, Salvatore and Casalino, Andrea and Reorda, Matteo Sonza},
 author_keywords = {microcontrollers, peripherals, Software-based self-test, transition delay faults, VLSI},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {6},
 doi = {10.1109/VLSI-SoC.2019.8920306},
 index_terms = {Comparative analysis, Functional approach, Semiconductor technology, Software-based self-test, Structural techniques, System on chips (SoC), Transition delay faults, VLSI},
 keywords = {Circuit faults;Delays;Built-in self-test;Integrated circuit modeling;System-on-chip;Test pattern generators;Software-based self-test;transition delay faults;VLSI;microcontrollers;peripherals},
 number = {},
 pages = {76-81},
 per_year_citations = {2019: 0, 2020: 2, 2021: 2, 2022: 2, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Software-Based Self-Test for Transition Faults: A Case Study},
 volume = {},
 year = {2019}
}

@inproceedings{8920307,
 author = {Mach, Stefan and Schuiki, Fabian and Zaruba, Florian and Benini, Luca},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {13},
 doi = {10.1109/VLSI-SoC.2019.8920307},
 index_terms = {Area overhead, Floating point units, Floating points, High flexibility, Paradigm shifts, Processor cores, Silicon implementation, SOI technology},
 keywords = {Clocks;Computer architecture;Pipelines;Registers;Silicon;Hardware;Open area test sites},
 number = {},
 pages = {95-98},
 per_year_citations = {2019: 1, 2020: 3, 2021: 3, 2022: 2, 2023: 4, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A 0.80pJ/flop, 1.24Tflop/sW 8-to-64 bit Transprecision Floating-Point Unit for a 64 bit RISC-V Processor in 22nm FD-SOI},
 volume = {},
 year = {2019}
}

@inproceedings{8920308,
 author = {Fettweis, Gerhard P. and Matus, Emil and Wittig, Robert and Hasler, Mattis and Damjancevic, Stefan and Nam, Seungseok and Haas, Sebastian},
 author_keywords = {5G signal processing, Baseband Architecture, Heterogeneous MPSoC},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {4},
 doi = {10.1109/VLSI-SoC.2019.8920308},
 index_terms = {Base bands, Heterogeneous mpsoc, MPSoC architectures, Signal processor},
 keywords = {5G mobile communication;Hardware;Memory management;Complexity theory;Signal processing;Baseband;5G signal processing;Heterogeneous MPSoC;Baseband Architecture},
 number = {},
 pages = {105-109},
 per_year_citations = {2019: 1, 2020: 1, 2021: 1, 2022: 0, 2023: 1, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {5G-and-Beyond Scalable Machines},
 volume = {},
 year = {2019}
}

@inproceedings{8920309,
 author = {Iranfar, Arman and Souza, Wellington Silva De and Zapater, Marina and Olcoz, Katzalin and Souza, Samuel Xavier De and Atienza, David},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {3},
 doi = {10.1109/VLSI-SoC.2019.8920309},
 index_terms = {Application behaviors, Classification technique, Hardware performance counters, Iterative structures, Multi-core platforms, Performance management, System configurations, Workload predictions},
 keywords = {Throughput;Hardware;Estimation;Quality of service;Power demand;Predictive models;Program processors},
 number = {},
 pages = {211-216},
 per_year_citations = {2019: 0, 2020: 0, 2021: 2, 2022: 1, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A Machine Learning-Based Framework for Throughput Estimation of Time-Varying Applications in Multi-Core Servers},
 volume = {},
 year = {2019}
}

@inproceedings{8920313,
 author = {Damljanovic, Aleksa and Squillero, Giovanni and Guursoy, Cemil Cem and Jenihhin, Maksim},
 author_keywords = {Aging, IJTAG, Mitigation, NBTI},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {0},
 doi = {10.1109/VLSI-SoC.2019.8920313},
 index_terms = {Fault management, IJTAG, Mitigation, Nanoelectronic systems, Novel techniques, pMOS transistors, Reconfigurable, Signal propagation delays},
 keywords = {Logic gates;Delays;Negative bias temperature instability;Thermal variables control;Aging;Degradation;Threshold voltage;IJTAG;NBTI;Aging;Mitigation},
 number = {},
 pages = {335-340},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {On NBTI-induced Aging Analysis in IEEE 1687 Reconfigurable Scan Networks},
 volume = {},
 year = {2019}
}

@inproceedings{8920314,
 author = {Nichols, Hunter and Grimes, Michael and Sowash, Jennifer and Cirimelli-Low, Jesse and Guthaus, Matthew R.},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {6},
 doi = {10.1109/VLSI-SoC.2019.8920314},
 index_terms = {Automated synthesis, Design Exploration, Design Methodology, Functional testing, High performance systems, Memory compilers, Multi-port memory, Parameterized},
 keywords = {Transistors;Random access memory;Layout;Delays;Inverters;MOS devices},
 number = {},
 pages = {59-64},
 per_year_citations = {2019: 0, 2020: 1, 2021: 2, 2022: 0, 2023: 2, 2024: 1},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Automated Synthesis of Multi-Port Memories and Control},
 volume = {},
 year = {2019}
}

@inproceedings{8920315,
 author = {Bosio, A. and Perez-Holguin, W. J. and Sanchez, E.},
 author_keywords = {Approximate Computing, Reliability, Testing},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {6},
 doi = {10.1109/VLSI-SoC.2019.8920315},
 index_terms = {Application level, Approximate Computing, Commercial applications, Computing paradigm, Functional approximation, System reliability, Target application, Video encoding systems},
 keywords = {Circuit faults;Testing;Reliability;Adders;Degradation;Approximate computing;Production;Approximate Computing;Testing;Reliability},
 number = {},
 pages = {311-316},
 per_year_citations = {2019: 0, 2020: 3, 2021: 1, 2022: 1, 2023: 1, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Exploiting Approximate Computing to Increase System Lifetime},
 volume = {},
 year = {2019}
}

@inproceedings{8920317,
 author = {Rios, Marco and Simon, William and Levisse, Alexandre and Zapater, Marina and Atienza, David},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {9},
 doi = {10.1109/VLSI-SoC.2019.8920317},
 index_terms = {Bulk technologies, Cache hierarchies, Computing architecture, Data parallelism, Data-intensive services, Energy reduction, Multiplication operations, Proposed architectures},
 keywords = {Multiplexing;Blades;Random access memory;Arrays;Optimization;Performance evaluation},
 number = {},
 pages = {34-39},
 per_year_citations = {2019: 1, 2020: 0, 2021: 4, 2022: 1, 2023: 3, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {An Associativity-Agnostic in-Cache Computing Architecture Optimized for Multiplication},
 volume = {},
 year = {2019}
}

@inproceedings{8920318,
 author = {Muzaffar, Shahzad and Elfadel, Ibrahim Abe M.},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {3},
 doi = {10.1109/VLSI-SoC.2019.8920318},
 index_terms = {Built-in feature, Clock and data recovery, Cryptographic algorithms, Double data rate, Hardware design, Hardware implementations, Small form factors, Transmitter and receiver},
 keywords = {Clocks;Encoding;Receivers;Delays;Image edge detection;Indexes;Transmitters},
 number = {},
 pages = {317-322},
 per_year_citations = {2019: 0, 2020: 2, 2021: 0, 2022: 1, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Double Data Rate Dynamic Edge-Coded Signaling for Low-Power IoT Communication},
 volume = {},
 year = {2019}
}

@inproceedings{8920321,
 author = {Denis Nunes, F. L. and Kreutz, Marcio E.},
 author_keywords = {IPNoSys, Resource Management, SDNoC},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {2},
 doi = {10.1109/VLSI-SoC.2019.8920321},
 index_terms = {Dynamic resource allocations, Execution model, IPNoSys, Network-on-chip(NoC), Processor element, Resource management, SDNoC},
 keywords = {Task analysis;Resource management;Computer architecture;Heuristic algorithms;Dynamic scheduling;Scalability;Power demand;SDNoC;IPNoSys;Resource Management},
 number = {},
 pages = {224-225},
 per_year_citations = {2019: 0, 2020: 1, 2021: 1, 2022: 0, 2023: 0, 2024: 1},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Using SDN Strategies to Improve Resource Management on a NoC},
 volume = {},
 year = {2019}
}

@inproceedings{8920322,
 author = {Peter, Kenneth and Svensson, Lars and Fougstedt, Christoffer and Larsson-Edefors, Per},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {0},
 doi = {10.1109/VLSI-SoC.2019.8920322},
 index_terms = {Half lives, Hardware implementations, Hardware performance, High performance communication, Industry standards, Network depths, Soft decision, Symbol rates},
 keywords = {Delays;Sorting;Hardware;Network topology;Tools;Very large scale integration;Energy dissipation},
 number = {},
 pages = {40-45},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Hardware Considerations for Selection Networks},
 volume = {},
 year = {2019}
}

@inproceedings{8920323,
 author = {Oyeniran, Adeboye Stephen and Ubar, Raimund and Jenihhin, Maksim and Raik, Jaan},
 author_keywords = {fault redundancy, high-level fault coverage, high-level functional fault model, microprocessor testing, test generation},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {3},
 doi = {10.1109/VLSI-SoC.2019.8920323},
 index_terms = {Fault redundancy, Functional fault model, High-level fault, Microprocessor testing, Test generations},
 keywords = {Very large scale integration;microprocessor testing;high-level functional fault model;test generation;high-level fault coverage;fault redundancy},
 number = {},
 pages = {82-87},
 per_year_citations = {2019: 0, 2020: 2, 2021: 1, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Implementation-Independent Functional Test Generation for MSC Microprocessors},
 volume = {},
 year = {2019}
}

@inproceedings{8920325,
 author = {Wu, Bin and Guthaus, Matthew R.},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {6},
 doi = {10.1109/VLSI-SoC.2019.8920325},
 index_terms = {Bottom up approach, Buffer insertion, Capacitance per unit length, Critical path delays, Delay optimization, Dominating factors, Line delay, Line dimensions},
 keywords = {Delays;Wires;Capacitance;Topology;Random access memory;Logic gates;Arrays},
 number = {},
 pages = {305-310},
 per_year_citations = {2019: 0, 2020: 1, 2021: 2, 2022: 0, 2023: 3, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Bottom-Up Approach for High Speed SRAM Word-line Buffer Insertion Optimization},
 volume = {},
 year = {2019}
}

@inproceedings{8920326,
 author = {Chen, Yu Cheng and Mooney, Vincent and Grijalva, Santiago},
 author_keywords = {Attack Graph, Attack Propagation, Bad Data Injection, Markov Chain, PLADD},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {5},
 doi = {10.1109/VLSI-SoC.2019.8920326},
 index_terms = {Attack graph, Attack scenarios, Bad data, Cyber-Physical securities, Electricity grids, Paper surveys, PLADD, Potential benefits},
 keywords = {Power grids;Markov processes;Data models;Cyber-physical systems;IP networks;Password;Bad Data Injection;Attack Graph;Attack Propagation;Markov Chain;PLADD},
 number = {},
 pages = {242-243},
 per_year_citations = {2019: 0, 2020: 1, 2021: 0, 2022: 3, 2023: 1, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A Survey of Attack Models for Cyber-Physical Security Assessment in Electricity Grid},
 volume = {},
 year = {2019}
}

@inproceedings{8920330,
 author = {Gener, Y. Serhan and Goren, Sezer and Ugurdag, H. Fatih},
 author_keywords = {Compressed LUT, Logic synthesis, MultiPartite table method},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {7},
 doi = {10.1109/VLSI-SoC.2019.8920330},
 index_terms = {Compressed LUT, Difference table, Hardware implementations, MultiPartite table method, Random access, State of the art, Transcendental functions, Variable length coding},
 keywords = {Table lookup;Indexes;Hardware;Microarchitecture;Timing;Encoding;Hardware design languages;Compressed LUT;Logic synthesis;MultiPartite table method},
 number = {},
 pages = {52-57},
 per_year_citations = {2019: 0, 2020: 2, 2021: 0, 2022: 0, 2023: 4, 2024: 1},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Lossless Look-Up Table Compression for Hardware Implementation of Transcendental Functions},
 volume = {},
 year = {2019}
}

@inproceedings{8920331,
 author = {Ghasempouri, Tara and Malburg, Jan and Danese, Alessandro and Pravadelli, Graziano and Fey, Goerschwin and Raik, Jaan},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {4},
 doi = {10.1109/VLSI-SoC.2019.8920331},
 index_terms = {Dynamic assertions, Dynamic dependency, Efficient architecture, Expression templates, Hardware design, Information flow analysis, Simulation traces, Specification mining},
 keywords = {Hardware design languages;Computer architecture;Data mining;Tools;Hardware;Manuals;Documentation},
 number = {},
 pages = {111-116},
 per_year_citations = {2019: 0, 2020: 1, 2021: 1, 2022: 0, 2023: 2, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Engineering of an Effective Automatic Dynamic Assertion Mining Platform},
 volume = {},
 year = {2019}
}

@inproceedings{8920333,
 author = {Schvittz, Rafael and Franco, Denis Teixeira and Soares, Leomar and Butzen, Paulo Francisco},
 author_keywords = {failure rate, reliability, single event effects, single event transient},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {4},
 doi = {10.1109/VLSI-SoC.2019.8920333},
 index_terms = {Failure rate, Fault-tolerant structures, Logic functions, Multiple faults, Probabilistic methods, Signal probability, Single event effects, Single event transients},
 keywords = {Logic gates;Integrated circuit reliability;Layout;Circuit faults;Single event transients;Probabilistic logic;reliability;single event effects;single event transient;failure rate},
 number = {},
 pages = {185-190},
 per_year_citations = {2019: 0, 2020: 2, 2021: 0, 2022: 2, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A Simplified Layout-Level method for Single Event Transient Faults Susceptibility on Logic Gates},
 volume = {},
 year = {2019}
}

@inproceedings{8920334,
 author = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 doi = {10.1109/VLSI-SoC.2019.8920334},
 keywords = {Machine learning;Design automation;Transistors;Optimization;Hardware;Computer science;Low-power electronics},
 number = {},
 pages = {13-19},
 title = {VLSI-SoC 2019 Tutorial},
 volume = {},
 year = {2019}
}

@inproceedings{8920335,
 author = {Yasin, Atif and Su, Tiankai and Pillement, Sebastien and Ciesielski, MacIej},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {9},
 doi = {10.1109/VLSI-SoC.2019.8920335},
 index_terms = {Algebraic modeling, Arithmetic circuit, Complex arithmetic, Division algorithms, Equivalence checking, Functional verification, Hardware implementations, Limited attentions},
 keywords = {Logic gates;Integrated circuit modeling;Computer bugs;Hardware;Adders;Computer architecture;Cognition},
 number = {},
 pages = {257-262},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 2, 2023: 6, 2024: 1},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Functional Verification of Hardware Dividers using Algebraic Model},
 volume = {},
 year = {2019}
}

@inproceedings{8920336,
 author = {Brendler, Leonardo H. and Zimpeck, Alexandra L. and Meinhardt, Cristina and Reis, Ricardo},
 author_keywords = {FinFET technology, multi-level design, process variability, soft errors},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {2},
 doi = {10.1109/VLSI-SoC.2019.8920336},
 index_terms = {Complex topology, Logic functions, Manufacturing process, Multi-level designs, Process design kit, Process Variability, Soft error, Technology scaling},
 keywords = {Logic gates;FinFETs;Topology;Layout;Metals;Transient analysis;FinFET technology;multi-level design;process variability;soft errors},
 number = {},
 pages = {179-184},
 per_year_citations = {2019: 0, 2020: 2, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Evaluation of SET under Process Variability on FinFET Multi-level Design},
 volume = {},
 year = {2019}
}

@inproceedings{8920337,
 author = {Albinagorta, Kevin A.Caceres and Conceicao, Calebe and Cardenas, Carlos Silva and Reis, Ricardo},
 author_keywords = {Layout Generator, Logic Synthesis, Physical Synthesis, SCCG},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {5},
 doi = {10.1109/VLSI-SoC.2019.8920337},
 index_terms = {Inherent limitations, Integrated circuits (ICs), Layout generators, Optimization methodology, Physical synthesis, Reduction in area, SCCG, Total wire length},
 keywords = {Transistors;Tools;Logic gates;Layout;Libraries;Computer architecture;Merging;Logic Synthesis;Physical Synthesis;SCCG;Layout Generator},
 number = {},
 pages = {329-334},
 per_year_citations = {2019: 0, 2020: 1, 2021: 1, 2022: 2, 2023: 1, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Exploring area and total wirelength using a cell merging technique},
 volume = {},
 year = {2019}
}

@inproceedings{8920340,
 author = {Fesquet, L. and Decoudu, Y. and Jadue, A. R.Iga and De Paiva Leite, T. Ferreira and Rolloff, Otto and Diallo, M. and Bastos, R. Possamai and Morin-Allory, K. and Engels, S.},
 author_keywords = {Adaptive Body Biasing, Asynchronous Logic, FDSOI, Fine grain Body Biasing, Power Management},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {1},
 doi = {10.1109/VLSI-SoC.2019.8920340},
 index_terms = {Adaptive body biasing, Asynchronous circuits, Asynchronous logic, Body biasing, Dynamic power management, FDSOI, Local synchronizations, Synchronization mechanisms},
 keywords = {Asynchronous circuits;Computer architecture;Pipelines;Power demand;Synchronization;MOSFET;Microprocessors;Asynchronous Logic;FDSOI;Adaptive Body Biasing;Fine grain Body Biasing;Power Management},
 number = {},
 pages = {27-32},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A Distributed Body-Biasing Strategy for Asynchronous Circuits},
 volume = {},
 year = {2019}
}

@inproceedings{8920341,
 author = {Peluso, Valentino and Grimaldi, Matteo and Calimera, Andrea},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {0},
 doi = {10.1109/VLSI-SoC.2019.8920341},
 index_terms = {Allocation strategy, Compression methods, Compression strategies, Computational effort, Convolutional neural network, Facial expression recognition, Instruction set architecture, Real-life applications},
 keywords = {Quantization (signal);Random access memory;Hardware;Memory management;Brain modeling;Libraries;Resource management},
 number = {},
 pages = {142-147},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Arbitrary-Precision Convolutional Neural Networks on Low-Power IoT Processors},
 volume = {},
 year = {2019}
}

@inproceedings{8920342,
 author = {Kirby, Robert and Godil, Saad and Roy, Rajarshi and Catanzaro, Bryan},
 author_keywords = {deep learning, graph convolutional neural networks, machine learning, neural networks, physical design, routing congestion, very large scale integration},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {50},
 doi = {10.1109/VLSI-SoC.2019.8920342},
 index_terms = {Congestion prediction, Convolutional neural network, Graph neural networks, Physical design, Placement and routing, Ranking correlation, Routing congestion, Timing performance},
 keywords = {Routing;Measurement;Metals;Predictive models;Training;Machine learning;Correlation;machine learning;deep learning;neural networks;very large scale integration;routing congestion;physical design;graph convolutional neural networks},
 number = {},
 pages = {217-222},
 per_year_citations = {2019: 0, 2020: 3, 2021: 3, 2022: 13, 2023: 20, 2024: 12},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {CongestionNet: Routing Congestion Prediction Using Deep Graph Neural Networks},
 volume = {},
 year = {2019}
}

@inproceedings{8920343,
 author = {Vieira, Joao and Giacomin, Edouard and Qureshi, Yasir and Zapater, Marina and Tang, Xifan and Kvatinsky, Shahar and Atienza, David and Gaillardon, Pierre Emmanuel},
 author_keywords = {Binary Neural Networks, Edge Devices, Machine Learning, RRAM-based Binary Dot Product Engine},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {6},
 doi = {10.1109/VLSI-SoC.2019.8920343},
 index_terms = {Architectural simulators, Binary neural networks, Convolutional kernel, Convolutional neural network, Edge Devices, Fully depleted silicon-on-insulator, Resistive random access memory, System's performance},
 keywords = {Kernel;Engines;Central Processing Unit;Pipelines;Registers;Neural networks;Performance evaluation;Machine Learning;Edge Devices;Binary Neural Networks;RRAM-based Binary Dot Product Engine},
 number = {},
 pages = {160-165},
 per_year_citations = {2019: 0, 2020: 2, 2021: 2, 2022: 0, 2023: 2, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A Product Engine for Energy-Efficient Execution of Binary Neural Networks Using Resistive Memories},
 volume = {},
 year = {2019}
}

@inproceedings{8920344,
 author = {Gupta, Ankit and Sonawat, Rashmi and Thacker, Helik Kanti and Prasanth, B.},
 author_keywords = {defect simulation, error analysis, redundancy analysis algorithm, statistical modeling, wafer simulation},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {6},
 doi = {10.1109/VLSI-SoC.2019.8920344},
 index_terms = {Distribution patterns, Error distributions, Manufacturing errors, Manufacturing lines, Redundancy analysis, Statistical errors, Statistical modeling, wafer simulation},
 keywords = {Maintenance engineering;Redundancy;Semiconductor device modeling;Manufacturing;Prediction algorithms;Random access memory;Probability distribution;redundancy analysis algorithm;defect simulation;error analysis;statistical modeling;wafer simulation},
 number = {},
 pages = {117-122},
 per_year_citations = {2019: 0, 2020: 1, 2021: 2, 2022: 2, 2023: 0, 2024: 1},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {SEARS: A Statistical Error and Redundancy Analysis Simulator},
 volume = {},
 year = {2019}
}

@inproceedings{8920345,
 author = {Ali, Ashfakh and Kiran, Sai and Jain, Arpan and Abbas, Zia},
 author_keywords = {ADC, BJT, Energy harvester, LDO, PSRR},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {3},
 doi = {10.1109/VLSI-SoC.2019.8920345},
 index_terms = {Energy Harvester, IOT applications, Non-linearity errors, Passive elements, Proportional to absolute temperature, PSRR, Pulse-width-modulated, Ultra low power},
 keywords = {Temperature sensors;Resistance;Low-power electronics;Delays;Temperature dependence;Linearity;Capacitance;Energy harvester;LDO;PSRR;BJT;ADC},
 number = {},
 pages = {293-298},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 1, 2023: 0, 2024: 1},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A 47nW, 0.7-3.6V wide Supply Range, Resistor Based Temperature Sensor for IoT Applications},
 volume = {},
 year = {2019}
}

@inproceedings{8920348,
 author = {Falas, Solon and Konstantinou, Charalambos and Michael, Maria K.},
 author_keywords = {Embedded systems, firmware updates, hardware security},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {9},
 doi = {10.1109/VLSI-SoC.2019.8920348},
 index_terms = {Cryptographic Module, Embedded device, End users, Firmware codes, Firmware updates, Physical characteristics, Proof-of-concept design, Strong securities},
 keywords = {Hardware;Authentication;Encryption;Performance evaluation;Protocols;Embedded systems;firmware updates;hardware security},
 number = {},
 pages = {198-203},
 per_year_citations = {2019: 0, 2020: 2, 2021: 0, 2022: 4, 2023: 3, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A Hardware-based Framework for Secure Firmware Updates on Embedded Systems},
 volume = {},
 year = {2019}
}

@inproceedings{8920349,
 author = {Limnaios, Stavros and Sklavos, Nicolas and Koufopavlou, Odysseas},
 author_keywords = {Crypto-Core, FPGA, IEEE 802.15.4 Transceiver, Lightweight Cryptography, Simeck32/64 Cipher},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {3},
 doi = {10.1109/VLSI-SoC.2019.8920349},
 index_terms = {Constrained resources, Crypto-Core, Efficient implementation, FPGA implementations, IEEE 802.15.4, Light-weight cryptography, Simeck32/64 Cipher, Wireless communications},
 keywords = {Clocks;Hardware;Ciphers;Field programmable gate arrays;Throughput;Registers;Simeck32/64 Cipher;Crypto-Core;Lightweight Cryptography;IEEE 802.15.4 Transceiver;FPGA},
 number = {},
 pages = {275-280},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 0, 2023: 2, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Lightweight Efficient Simeck32/64 Crypto-Core Designs and Implementations, for IoT Security},
 volume = {},
 year = {2019}
}

@inproceedings{8920350,
 author = {Tonetto, Rafael Billig and Cardoso, Douglas Mac Iel and Brandalero, Marcelo and Agostini, Luciano and Nazar, Gabriel L. and Azambuja, Jose Rodrigo and Beck, Antonio Carlos Schneider},
 author_keywords = {Fault tolerance, out-of-order superscalar reliability, RTL design},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {2},
 doi = {10.1109/VLSI-SoC.2019.8920350},
 index_terms = {Design time methodology, Dual modular redundancy, Out-of-order processors, Processing applications, RTL designs, Safety critical applications, Superscalar, Vulnerability reductions},
 keywords = {Resilience;Periodic structures;Out of order;Single event upsets;Silicon;Fault tolerance;RTL design;out-of-order superscalar reliability},
 number = {},
 pages = {287-292},
 per_year_citations = {2019: 1, 2020: 0, 2021: 0, 2022: 0, 2023: 1, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A Knapsack Methodology for Hardware-based DMR Protection against Soft Errors in Superscalar Out-of-Order Processors},
 volume = {},
 year = {2019}
}

@inproceedings{8920351,
 author = {Souilem, Malek and Tripathi, Jai Narayan and Dghais, Wael and Belgacem, Hamdi},
 author_keywords = {Eye diagram jitter, IBIS modelling, power and ground noise, signal and power integrity., simultaneous switching},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {4},
 doi = {10.1109/VLSI-SoC.2019.8920351},
 index_terms = {Eye diagrams, Ground noise, Input/output buffer information specifications, Large signal equivalent circuit models, Peak-to-peak values, Power integrity, Simultaneous switching outputs, Voltage variation},
 keywords = {Jitter;Mathematical model;Predictive models;Nonlinear distortion;Switches;Power supplies;Eye diagram jitter;IBIS modelling;power and ground noise;simultaneous switching;signal and power integrity.},
 number = {},
 pages = {226-227},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 3, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {I/O Buffer Modelling for Power Supplies Noise Induced Jitter under Simultaneous Switching Outputs (SSO)},
 volume = {},
 year = {2019}
}

@inproceedings{8920354,
 author = {Gerlach, Lukas and Paya-Vaya, Guillermo and Blume, Holger},
 author_keywords = {asic, asip, hearing aid, low-power, processor, system on chip},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {5},
 doi = {10.1109/VLSI-SoC.2019.8920354},
 index_terms = {Application specific instruction set processor, asip, Hearing aid, Low Power, Low power application, Low power technologies, Processing performance, processor},
 keywords = {Computer architecture;Hearing aids;Power demand;Registers;Signal processing algorithms;Optimization;Power measurement;hearing aid;processor;asip;asic;low-power;system on chip},
 number = {},
 pages = {99-104},
 per_year_citations = {2019: 0, 2020: 1, 2021: 2, 2022: 2, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {KAVUAKA: A Low Power Application Specific Hearing Aid Processor},
 volume = {},
 year = {2019}
}

@inproceedings{8920355,
 author = {Brendler, Leonardo H. and Zimpeck, Alexandra L. and Meinhardt, Cristina and Reis, Ricardo},
 author_keywords = {FinFET technology, multi-level design, process variability, single event transient},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {2},
 doi = {10.1109/VLSI-SoC.2019.8920355},
 index_terms = {Complex gates, Extended abstracts, Manufacturing process, Multi-level designs, Process Variability, Single event transients},
 keywords = {Logic gates;Transistors;Standards;Delays;Topology;Power demand;Robustness;FinFET technology;multi-level design;process variability;single event transient},
 number = {},
 pages = {249-250},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 1, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Impact of Process Variability and Single Event Transient on FinFET Technology},
 volume = {},
 year = {2019}
}

@inproceedings{8920356,
 author = {Inoue, Keisuke},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {0},
 doi = {10.1109/VLSI-SoC.2019.8920356},
 index_terms = {Error correcting code, High performance applications, High-level design, ILP-based optimization, Integer Linear Programming, Radiation-hardened, Register assignment, Register selections},
 keywords = {Registers;Error correction codes;Transient analysis;Radiation hardening (electronics);Scheduling;Task analysis;Benchmark testing},
 number = {},
 pages = {71-74},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {An ILP-based Optimization Method for Radiation Hardened Register and ECC Mixed Architectures},
 volume = {},
 year = {2019}
}

@inproceedings{8920357,
 author = {Oliveira, Isadora and Bandeira, Vitor and Reis, Ricardo and Ost, Luciano},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {0},
 doi = {10.1109/VLSI-SoC.2019.8920357},
 index_terms = {Electronic computing, Fault injection, Multi-core systems, Multicore architectures, Soft error, System components},
 keywords = {Registers;Program processors;Tools;Software reliability;Multicore processing},
 number = {},
 pages = {251-252},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Exploration of Techniques to Assess Soft Errors in Multicore Architectures},
 volume = {},
 year = {2019}
}

@inproceedings{8920358,
 author = {Gore, Ganesh and Cadareanu, Patsy and Giacomin, Edouard and Gaillardon, Pierre Emmanuel},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {22},
 doi = {10.1109/VLSI-SoC.2019.8920358},
 index_terms = {Basic logic gates, Close approximation, Design rule checks, Predictive process, Process design kit, Silicon nanowires, Systematic evaluation, Threshold operation},
 keywords = {Logic gates;Layout;Fabrication;Field effect transistors;SPICE;Metals},
 number = {},
 pages = {172-177},
 per_year_citations = {2019: 0, 2020: 3, 2021: 4, 2022: 7, 2023: 6, 2024: 4},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A Predictive Process Design Kit for Three-Independent-Gate Field-Effect Transistors},
 volume = {},
 year = {2019}
}

@inproceedings{8920361,
 author = {Szilagyi, Laszlo and Pliva, Jan and Henker, Ronny and Ellinger, Frank},
 author_keywords = {limiting amplifier (LA), lower-cut-off frequency, mixed-signal control loop, offset, offset compensation, Optical receiver, residual offset, transimpedance amplifier (TIA)},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {2},
 doi = {10.1109/VLSI-SoC.2019.8920361},
 index_terms = {Limiting amplifiers, Mixed signal, offset, Offset compensation, residual offset},
 keywords = {Optical receivers;Optical sensors;Sensitivity;Optical variables measurement;Integrated optics;Optical signal processing;Optical transmitters;Optical receiver;offset;offset compensation;mixed-signal control loop;residual offset;lower-cut-off frequency;transimpedance amplifier (TIA);limiting amplifier (LA)},
 number = {},
 pages = {46-51},
 per_year_citations = {2019: 0, 2020: 1, 2021: 0, 2022: 0, 2023: 1, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A Mixed-Signal Offset-Compensation System for Multi-Gbit/s Optical Receiver Frontends},
 volume = {},
 year = {2019}
}

@inproceedings{8920363,
 author = {Forlin, Bruno and Reinbrecht, Cezar and Sepulveda, Johanna},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {2},
 doi = {10.1109/VLSI-SoC.2019.8920363},
 index_terms = {Deterministic behavior, Interconnection structure, Multi processor system on chips, Real time constraints, Security countermeasures, Security flaws, Time-critical, Time-critical applications},
 keywords = {Interference;Real-time systems;Analytical models;Predictive models;Side-channel attacks;Routing},
 number = {},
 pages = {204-209},
 per_year_citations = {2019: 0, 2020: 1, 2021: 0, 2022: 0, 2023: 1, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Attacking Real-time MPSoCs: Preemptive NoCs are Vulnerable},
 volume = {},
 year = {2019}
}

@inproceedings{8920365,
 author = {Lu, Qi and Gharehbaghi, Amir Masoud and Fujita, Masahiro},
 author_keywords = {Approximate computing, Arithmetic circuit, Logic synthesis},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {3},
 doi = {10.1109/VLSI-SoC.2019.8920365},
 index_terms = {Approximate computing, Arithmetic circuit, Combinational multiplier, Lower-power consumption, Network computations, Orders of magnitude, Scalable methods, State-of-art methods},
 keywords = {Adders;Error analysis;Approximation algorithms;Measurement;Estimation;Logic gates;Circuit synthesis;Approximate computing;Arithmetic circuit;Logic synthesis},
 number = {},
 pages = {65-70},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 0, 2023: 2, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Approximate Arithmetic Circuit Design Using a Fast and Scalable Method},
 volume = {},
 year = {2019}
}

@inproceedings{8920368,
 author = {Nunes, Denis F.L. and Fernandes, Silvio R. and Kreutz, Marcio E.},
 author_keywords = {ILP, IPNoSys, Software Pipelining},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {0},
 doi = {10.1109/VLSI-SoC.2019.8920368},
 index_terms = {Conventional processing, Execution performance, Instruction level parallelism, IPNoSys, Processing architectures, Software pipelining, Superscalar, Task level parallelisms},
 keywords = {Computer architecture;Pipeline processing;Software;Routing;Intellectual property;VLIW;Software Pipelining;IPNoSys;ILP},
 number = {},
 pages = {299-304},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Optimizing an Architecture with Software Pipelining Strategies},
 volume = {},
 year = {2019}
}

@inproceedings{8920370,
 author = {Moraes, L. B. and Zimpeck, A. L. and Meinhardt, C. and Reis, R.},
 author_keywords = {FinFET technology, mitigation, pronce.ss variability, Schmitt Trigger},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {0},
 doi = {10.1109/VLSI-SoC.2019.8920370},
 index_terms = {Hysteresis characteristics, Minimum energy consumption, mitigation, pronce.ss variability, Reliable energy, Robustness techniques, Schmitt trigger, Supply voltages},
 keywords = {Layout;Robustness;FinFETs;Energy consumption;Threshold voltage;Logic gates;FinFET technology;Schmitt Trigger;pronce.ss variability;mitigation},
 number = {},
 pages = {247-248},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Robustness and Minimum Energy-Oriented FinFET Design},
 volume = {},
 year = {2019}
}

@inproceedings{8920372,
 author = {Bandeira, Vitor and Oliveira, Isadora and DaRosa, Felipe and Reis, Ricardo and Ost, Luciano},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {1},
 doi = {10.1109/VLSI-SoC.2019.8920372},
 index_terms = {Automotive applications, Automotive Systems, Complex software, Extensive simulations, Linux kernel, Multi-core processor, Real-world, Software stacks},
 keywords = {Software reliability;Kernel;Automotive engineering;Multicore processing;Linux},
 number = {},
 pages = {253-254},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 1, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Soft Error Reliability Analysis of Autonomous Vehicles Software Stack},
 volume = {},
 year = {2019}
}

@inproceedings{8920373,
 author = {Gauchi, R. and Kooli, M. and Vivet, P. and Noel, J. P. and Beigne, E. and Mitra, S. and Charles, H. P.},
 author_keywords = {In-Memory Computing, interconnect, Near Memory Computing, SRAM, wire-cost},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {22},
 doi = {10.1109/VLSI-SoC.2019.8920373},
 index_terms = {Computing applications, Computing performance, Embedded computing, interconnect, Memory requirements, Memory technology, Near Memory Computing, Processing in memory},
 keywords = {Memory management;Random access memory;Arrays;Computational modeling;Cryptography;Pattern matching;In-Memory Computing;Near Memory Computing;SRAM;interconnect;wire-cost},
 number = {},
 pages = {166-171},
 per_year_citations = {2019: 0, 2020: 2, 2021: 9, 2022: 5, 2023: 6, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Memory Sizing of a Scalable SRAM In-Memory Computing Tile Based Architecture},
 volume = {},
 year = {2019}
}

@inproceedings{8920374,
 author = {Hsieh, Chenying and Sani, Ardalan Amiri and Dutt, Nikil},
 author_keywords = {embedded and mobile computing, heterogeneous architectures, runtime resource management},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {7},
 doi = {10.1109/VLSI-SoC.2019.8920374},
 index_terms = {Computation-intensive algorithms, Convolutional neural network, Dynamic task mappings, Heterogeneous architectures, Heterogeneous hardware, Heterogeneous resources, Performance constraints, Resource management},
 keywords = {Task analysis;Runtime;Graphics processing units;Kernel;Computer architecture;Programming;Hardware;embedded and mobile computing;heterogeneous architectures;runtime resource management},
 number = {},
 pages = {136-141},
 per_year_citations = {2019: 0, 2020: 3, 2021: 0, 2022: 1, 2023: 3, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {SURF: Self-aware Unified Runtime Framework for Parallel Programs on Heterogeneous Mobile Architectures},
 volume = {},
 year = {2019}
}

@inproceedings{8920376,
 author = {Wittig, Robert and Hasler, Mattis and Matus, Emil and Fettweis, Gerhard},
 author_keywords = {Embedded System, Offline Arbiter, Probabilistic Models, Scratchpad Memory},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {0},
 doi = {10.1109/VLSI-SoC.2019.8920376},
 index_terms = {Memory access, Memory systems, Memory utilization, Offline, Original model, Probabilistic models, Scratch pad memory, Shared memory system},
 keywords = {Throughput;Probabilistic logic;Markov processes;Program processors;Embedded systems;Interference;Mobile communication;Scratchpad Memory;Probabilistic Models;Offline Arbiter;Embedded System},
 number = {},
 pages = {238-239},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Probabilistic Models for Off-Line Arbiters in Embedded Systems},
 volume = {},
 year = {2019}
}

@inproceedings{8920377,
 author = {Feitoza, Renato S. and Barragan, Manuel J. and Mir, Salvador},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {3},
 doi = {10.1109/VLSI-SoC.2019.8920377},
 index_terms = {Behavioral simulation, Case-studies, On chips, Reduced code, Repetitive operations, Static linearities, Successive approximation analog-to-digital converters, Test time},
 keywords = {Linearity;Topology;System-on-chip;Voltage measurement;Capacitors;Built-in self-test;Instruments},
 number = {},
 pages = {263-268},
 per_year_citations = {2019: 0, 2020: 3, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Reduced-Code Techniques for On-Chip Static Linearity Test of SAR ADCs},
 volume = {},
 year = {2019}
}

@inproceedings{8920378,
 author = {Bandeira, Vitor and Rosa, Felipe and Reis, Ricardo and Ost, Luciano},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {17},
 doi = {10.1109/VLSI-SoC.2019.8920378},
 index_terms = {Complex software, Critical applications, Critical systems, Electronic computing, Fault Injection techniques, Multi-core processor, Multi-core systems, Vulnerability analysis},
 keywords = {Registers;Multicore processing;Tools;Program processors;Error analysis;Data structures},
 number = {},
 pages = {123-128},
 per_year_citations = {2019: 0, 2020: 3, 2021: 5, 2022: 5, 2023: 2, 2024: 2},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Non-intrusive Fault Injection Techniques for Efficient Soft Error Vulnerability Analysis},
 volume = {},
 year = {2019}
}

@inproceedings{8920379,
 author = {De Souza, Wellington Silva and Iranfar, Arman and Silva, Anderson and Zapater, Marina and De Souza, Samuel Xavier and Olcoz, Katzalin and Atienza, David},
 author_keywords = {DVFS, energy profiling, performance counters, performance profiling, software containers},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {0},
 doi = {10.1109/VLSI-SoC.2019.8920379},
 index_terms = {DVFS, Energy and performance profiling, Energy profiling, IT infrastructures, Multi-core servers, Performance counters, performance profiling, Profiling tools},
 keywords = {Quality of service;Tools;Software;IP networks;Containers;Hardware;Transcoding;performance profiling;energy profiling;software containers;performance counters;DVFS},
 number = {},
 pages = {230-231},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A QoS and Container-Based Approach for Energy Saving and Performance Profiling in Multi-Core Servers},
 volume = {},
 year = {2019}
}

@inproceedings{8920380,
 author = {Waheed, Owais Talaat and Elfadel, Ibrahim Abe M.},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {2},
 doi = {10.1109/VLSI-SoC.2019.8920380},
 index_terms = {Angular acceleration, Approximation techniques, Domain specific architectures, General purpose processors, Hardware resource utilization, Inertial measurement unit, Processor performance, Signal processing algorithms},
 keywords = {Data integration;Sensor arrays;Instruction sets;Registers;Field programmable gate arrays},
 number = {},
 pages = {129-134},
 per_year_citations = {2019: 0, 2020: 1, 2021: 1, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Domain-Specific Architecture for IMU Array Data Fusion},
 volume = {},
 year = {2019}
}

@inproceedings{8920381,
 author = {Seckiner, Soner and Wang, Longfei and Kose, Selcuk},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {5},
 doi = {10.1109/VLSI-SoC.2019.8920381},
 index_terms = {Barrel shifters, Extensive simulations, Low dropout regulator, Low-dropout voltage regulators, Nanoscale device, Output voltages, Performance degradation, Scaling control},
 keywords = {Transistors;Negative bias temperature instability;Thermal variables control;Degradation;Steady-state;Aging;Regulators},
 number = {},
 pages = {191-196},
 per_year_citations = {2019: 1, 2020: 1, 2021: 2, 2022: 1, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {An NBTI-Aware Digital Low-Dropout Regulator with Adaptive Gain Scaling Control},
 volume = {},
 year = {2019}
}

@inproceedings{8920383,
 author = {Zimpeck, Alexandra L. and Meinhardt, Cristina and Artola, Laurent and Hubert, Guillaume and Kastensmidt, Fernanda L. and Reis, Ricardo},
 author_keywords = {circuit-level design, FinFET, process variability, reliability, soft errors},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {0},
 doi = {10.1109/VLSI-SoC.2019.8920383},
 index_terms = {Chip-manufacturing, Circuit level design, Nano-meter regimes, Process Variability, Radiation hardness, Reliability requirements, Soft error, Yield optimization},
 keywords = {Logic gates;FinFETs;Integrated circuit reliability;Standards;Topology;circuit-level design;process variability;reliability;soft errors;FinFET},
 number = {},
 pages = {240-241},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Circuit-Level Techniques to Mitigate Process Variability and Soft Errors in FinFET Designs},
 volume = {},
 year = {2019}
}

@inproceedings{8920384,
 author = {Coutinho, Demetrios A.M. and Georgiou, Kyriakos and Eder, Kerstin I. and Nunez-Yanez, Jose and Xavier-De-Souza, Samuel},
 author_keywords = {Energy and Performance trade-offs, Energy modeling, Heterogeneous Multi-Processing, Pareto Frontier, Performance modeling},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {2},
 doi = {10.1109/VLSI-SoC.2019.8920384},
 index_terms = {Energy model, Multi-processing, Pareto frontiers, Performance Model, Performance trade-off},
 keywords = {Energy consumption;Computer architecture;Linux;Optimization;Predictive models;Semiconductor device measurement;High performance computing;Pareto Frontier;Energy modeling;Performance modeling;Heterogeneous Multi-Processing;Energy and Performance trade-offs},
 number = {},
 pages = {232-233},
 per_year_citations = {2019: 0, 2020: 2, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Performance and Energy Efficiency Trade-Offs in Single-ISA Heterogeneous Multi-Processing for Parallel Applications},
 volume = {},
 year = {2019}
}

@inproceedings{8920385,
 author = {Schvittz, Rafael and Soares, Leomar and Butzen, Paulo Francisco},
 author_keywords = {},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {2},
 doi = {10.1109/VLSI-SoC.2019.8920385},
 index_terms = {Circuit designs, Circuit reliability, Gate design, Logic functions, Nanometer technology, Project cost, Reliability Evaluation},
 keywords = {Logic gates;Integrated circuit reliability;Probabilistic logic;Layout;Estimation;Reliability engineering},
 number = {},
 pages = {234-235},
 per_year_citations = {2019: 0, 2020: 1, 2021: 1, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Exploring Logic Gates Layout to Improve the Accuracy of Circuit Reliability Estimation},
 volume = {},
 year = {2019}
}

@inproceedings{8920387,
 author = {Bocco, Andrea and Jost, Tiago T. and Cohen, Albert and De Dinechin, Florent and Durand, Yves and Fabre, Christian},
 author_keywords = {Floating-point, FPGA, ISA, Multiple precision, RISC-V, Scientific computing, UNUM, Variable precision},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {4},
 doi = {10.1109/VLSI-SoC.2019.8920387},
 index_terms = {Floating point operations, Floating points, Fully pipelined architecture, High-level programming, Multiple precision, Software implementation, UNUM, Variable precision},
 keywords = {Coprocessors;Hardware;Programming;Arrays;Program processors;Variable precision;Floating-point;UNUM;Scientific computing;ISA;RISC-V;Multiple precision;FPGA},
 number = {},
 pages = {323-328},
 per_year_citations = {2019: 0, 2020: 1, 2021: 3, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Byte-Aware Floating-point Operations through a UNUM Computing Unit},
 volume = {},
 year = {2019}
}

@inproceedings{8920389,
 author = {Marques, Sandro Matheus V.N. and Medeiros, Thiarles S. and Rossi, Fabio D. and Luizelli, Marcelo C. and Girardi, Alessandro G. and Beck, Antonio Carlos S. and Lorenzon, Arthur F.},
 author_keywords = {Aging, Energy, TLP Exploitation, Turbo Frequency},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {3},
 doi = {10.1109/VLSI-SoC.2019.8920389},
 index_terms = {Dynamic voltage and frequency scaling, Energy, Non-functional requirements, Parallel application, Simultaneous multi-threading, Single configuration, TLP Exploitation, Turbo Frequency},
 keywords = {Program processors;Boosting;Energy consumption;Aging;Games;Benchmark testing;Hardware;Turbo Frequency;TLP Exploitation;Aging;Energy},
 number = {},
 pages = {149-154},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 2, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {The Impact of Turbo Frequency on the Energy, Performance, and Aging of Parallel Applications},
 volume = {},
 year = {2019}
}

@inproceedings{8920390,
 author = {Jacquemod, G. and Wei, Z. and Leduc, Y. and De Foucauld, E. and Prouvee, J. and Blampey, B.},
 author_keywords = {Analog circuit, Back-gate control, Current mirror, FDSOI technology, Short Channel Effect, VCRO},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {1},
 doi = {10.1109/VLSI-SoC.2019.8920390},
 index_terms = {Analog and mixed signals, Back gates, Complementary logic, Current mirrors, Fully depleted silicon-on-insulator, Short-channel effect, Simulations and measurements, VCRO},
 keywords = {Inverters;Mirrors;Transistors;Silicon-on-insulator;Current measurement;Frequency measurement;Layout;FDSOI technology;Short Channel Effect;Analog circuit;VCRO;Current mirror;Back-gate control},
 number = {},
 pages = {21-26},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 1},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {New design of analog and mixed-signal cells using back-gate cross-coupled structure},
 volume = {},
 year = {2019}
}

@inproceedings{8920393,
 author = {Gu, Chenhao and Huang, Leilei and Zeng, Xiaoyang and Fan, Yibo},
 author_keywords = {HEVC, IME, video encoder, VLSI},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {1},
 doi = {10.1109/VLSI-SoC.2019.8920393},
 index_terms = {Computation complexity, Hardware architecture, HEVC, High-efficiency video coding, Integer motion estimation, Ultra high definition (UHD), Video encoder, VLSI},
 keywords = {Shape;Hardware;Engines;Motion estimation;Videos;Microsoft Windows;Random access memory;HEVC;IME;video encoder;VLSI},
 number = {},
 pages = {269-274},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {A Micro-Code-Based Hardware Architecture of Integer Motion Estimation for HEVC},
 volume = {},
 year = {2019}
}

@inproceedings{9047904,
 author = {Cirilo Do Nascimento, Diego V. and Georgiouy, Kyriakos and Edery, Kerstin I. and Xavier-De-Souza, Samuel},
 author_keywords = {Computer architecture, Energy efficiency, Guardband, Undervolting},
 booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
 citations = {0},
 doi = {10.1109/VLSI-SoC46951.2019.9047904},
 index_terms = {Critical path delays, Digital system, Error detection and correction, Literature reviews, Maximum operating frequency, Operating voltage, Power efficiency, Supply voltages},
 keywords = {Power demand;Reliability;Clocks;Safety;Computer architecture;Switches;Mathematical model;energy efficiency;computer architecture;guardband;undervolting},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Hardware and Architecture, Software, Electrical and Electronic Engineering},
 title = {Exploiting guard band limits for energy gains in MPSoCs},
 volume = {},
 year = {2019}
}
