{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1608540474939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1608540474940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 16:47:54 2020 " "Processing started: Mon Dec 21 16:47:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1608540474940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1608540474940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chuzuche -c chuzuche " "Command: quartus_map --read_settings_files=on --write_settings_files=off chuzuche -c chuzuche" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1608540474940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1608540475202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDIV " "Found entity 1: FDIV" {  } { { "FDIV.v" "" { Text "E:/EDA/chuzuche/FDIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1608540475239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1608540475239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mileage.v 1 1 " "Found 1 design units, including 1 entities, in source file mileage.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mileage " "Found entity 1: Mileage" {  } { { "Mileage.v" "" { Text "E:/EDA/chuzuche/Mileage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1608540475242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1608540475242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quzheng.v 1 1 " "Found 1 design units, including 1 entities, in source file quzheng.v" { { "Info" "ISGN_ENTITY_NAME" "1 quzheng " "Found entity 1: quzheng" {  } { { "quzheng.v" "" { Text "E:/EDA/chuzuche/quzheng.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1608540475244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1608540475244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fare.v 1 1 " "Found 1 design units, including 1 entities, in source file fare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fare " "Found entity 1: Fare" {  } { { "Fare.v" "" { Text "E:/EDA/chuzuche/Fare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1608540475246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1608540475246 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 deceder.v(24) " "Verilog HDL Expression warning at deceder.v(24): truncated literal to match 1 bits" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1608540475248 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "deceder.v(137) " "Verilog HDL warning at deceder.v(137): extended using \"x\" or \"z\"" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1608540475249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deceder.v 1 1 " "Found 1 design units, including 1 entities, in source file deceder.v" { { "Info" "ISGN_ENTITY_NAME" "1 deceder " "Found entity 1: deceder" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1608540475249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1608540475249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chuzuche.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chuzuche.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chuzuche " "Found entity 1: chuzuche" {  } { { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1608540475252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1608540475252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chuzuche " "Elaborating entity \"chuzuche\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1608540475269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deceder deceder:inst " "Elaborating entity \"deceder\" for hierarchy \"deceder:inst\"" {  } { { "chuzuche.bdf" "inst" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 248 832 1024 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1608540475283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(27) " "Verilog HDL assignment warning at deceder.v(27): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475284 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(36) " "Verilog HDL assignment warning at deceder.v(36): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475284 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(37) " "Verilog HDL assignment warning at deceder.v(37): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475284 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(43) " "Verilog HDL assignment warning at deceder.v(43): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475284 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(44) " "Verilog HDL assignment warning at deceder.v(44): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475284 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(49) " "Verilog HDL assignment warning at deceder.v(49): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475285 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(50) " "Verilog HDL assignment warning at deceder.v(50): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475285 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(54) " "Verilog HDL assignment warning at deceder.v(54): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475285 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(55) " "Verilog HDL assignment warning at deceder.v(55): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475285 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(82) " "Verilog HDL assignment warning at deceder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475286 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(83) " "Verilog HDL assignment warning at deceder.v(83): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475286 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(89) " "Verilog HDL assignment warning at deceder.v(89): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475286 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(90) " "Verilog HDL assignment warning at deceder.v(90): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475286 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(95) " "Verilog HDL assignment warning at deceder.v(95): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475286 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(96) " "Verilog HDL assignment warning at deceder.v(96): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475286 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(100) " "Verilog HDL assignment warning at deceder.v(100): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475286 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(101) " "Verilog HDL assignment warning at deceder.v(101): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475286 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 deceder.v(123) " "Verilog HDL assignment warning at deceder.v(123): truncated value with size 32 to match size of target (3)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475288 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m_one deceder.v(129) " "Verilog HDL Always Construct warning at deceder.v(129): variable \"m_one\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540475288 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m_ten deceder.v(130) " "Verilog HDL Always Construct warning at deceder.v(130): variable \"m_ten\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540475288 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m_hun deceder.v(131) " "Verilog HDL Always Construct warning at deceder.v(131): variable \"m_hun\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540475288 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m_tho deceder.v(132) " "Verilog HDL Always Construct warning at deceder.v(132): variable \"m_tho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540475288 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_one deceder.v(133) " "Verilog HDL Always Construct warning at deceder.v(133): variable \"d_one\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540475288 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_ten deceder.v(134) " "Verilog HDL Always Construct warning at deceder.v(134): variable \"d_ten\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540475288 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_hun deceder.v(135) " "Verilog HDL Always Construct warning at deceder.v(135): variable \"d_hun\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540475289 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_tho deceder.v(136) " "Verilog HDL Always Construct warning at deceder.v(136): variable \"d_tho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540475289 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(137) " "Verilog HDL assignment warning at deceder.v(137): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475289 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 deceder.v(137) " "Verilog HDL assignment warning at deceder.v(137): truncated value with size 32 to match size of target (1)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475289 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 deceder.v(137) " "Verilog HDL assignment warning at deceder.v(137): truncated value with size 32 to match size of target (8)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475289 "|chuzuche|deceder:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quzheng quzheng:inst3 " "Elaborating entity \"quzheng\" for hierarchy \"quzheng:inst3\"" {  } { { "chuzuche.bdf" "inst3" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 40 720 880 136 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1608540475328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 quzheng.v(8) " "Verilog HDL assignment warning at quzheng.v(8): truncated value with size 32 to match size of target (13)" {  } { { "quzheng.v" "" { Text "E:/EDA/chuzuche/quzheng.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475329 "|chuzuche|quzheng:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mileage Mileage:inst2 " "Elaborating entity \"Mileage\" for hierarchy \"Mileage:inst2\"" {  } { { "chuzuche.bdf" "inst2" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 40 504 648 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1608540475351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Mileage.v(11) " "Verilog HDL assignment warning at Mileage.v(11): truncated value with size 32 to match size of target (13)" {  } { { "Mileage.v" "" { Text "E:/EDA/chuzuche/Mileage.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475352 "|chuzuche|Mileage:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Mileage.v(12) " "Verilog HDL assignment warning at Mileage.v(12): truncated value with size 32 to match size of target (4)" {  } { { "Mileage.v" "" { Text "E:/EDA/chuzuche/Mileage.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475352 "|chuzuche|Mileage:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDIV FDIV:inst1 " "Elaborating entity \"FDIV\" for hierarchy \"FDIV:inst1\"" {  } { { "chuzuche.bdf" "inst1" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 40 264 360 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1608540475374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FDIV.v(9) " "Verilog HDL assignment warning at FDIV.v(9): truncated value with size 32 to match size of target (13)" {  } { { "FDIV.v" "" { Text "E:/EDA/chuzuche/FDIV.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475375 "|chuzuche|FDIV:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fare Fare:inst4 " "Elaborating entity \"Fare\" for hierarchy \"Fare:inst4\"" {  } { { "chuzuche.bdf" "inst4" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 248 504 672 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1608540475395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Fare.v(10) " "Verilog HDL assignment warning at Fare.v(10): truncated value with size 32 to match size of target (13)" {  } { { "Fare.v" "" { Text "E:/EDA/chuzuche/Fare.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475396 "|chuzuche|Fare:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Fare.v(11) " "Verilog HDL assignment warning at Fare.v(11): truncated value with size 32 to match size of target (13)" {  } { { "Fare.v" "" { Text "E:/EDA/chuzuche/Fare.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475396 "|chuzuche|Fare:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Fare.v(12) " "Verilog HDL assignment warning at Fare.v(12): truncated value with size 32 to match size of target (13)" {  } { { "Fare.v" "" { Text "E:/EDA/chuzuche/Fare.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540475397 "|chuzuche|Fare:inst4"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/EDA/chuzuche/chuzuche.map.smsg " "Generated suppressed messages file E:/EDA/chuzuche/chuzuche.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1608540476351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1608540476576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1608540476576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "442 " "Implemented 442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1608540476743 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1608540476743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "423 " "Implemented 423 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1608540476743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1608540476743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1608540476873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 16:47:56 2020 " "Processing ended: Mon Dec 21 16:47:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1608540476873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1608540476873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1608540476873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1608540476873 ""}
