digraph "CFG for '_Z35cunn_SoftMax_updateGradInput_kernelPfS_S_ii' function" {
	label="CFG for '_Z35cunn_SoftMax_updateGradInput_kernelPfS_S_ii' function";

	Node0x4c44600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = mul nsw i32 %6, %4\l  %8 = sext i32 %7 to i64\l  %9 = getelementptr inbounds float, float addrspace(1)* %0, i64 %8\l  %10 = getelementptr inbounds float, float addrspace(1)* %1, i64 %8\l  %11 = getelementptr inbounds float, float addrspace(1)* %2, i64 %8\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %13 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %14 = getelementptr i8, i8 addrspace(4)* %13, i64 4\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 4, !range !5, !invariant.load !6\l  %17 = zext i16 %16 to i32\l  %18 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ35cunn_SoftMax_updateGradInput_kernelPfS_S_iiE6buffer, i32 0, i32 %12\l  store float 0.000000e+00, float addrspace(3)* %18, align 4, !tbaa !7\l  %19 = icmp slt i32 %12, %4\l  br i1 %19, label %28, label %21\l|{<s0>T|<s1>F}}"];
	Node0x4c44600:s0 -> Node0x4c474b0;
	Node0x4c44600:s1 -> Node0x4c47540;
	Node0x4c47680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%20:\l20:                                               \l  store float %37, float addrspace(3)* %18, align 4, !tbaa !7\l  br label %21\l}"];
	Node0x4c47680 -> Node0x4c47540;
	Node0x4c47540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%21:\l21:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %22 = icmp eq i32 %12, 0\l  br i1 %22, label %23, label %95\l|{<s0>T|<s1>F}}"];
	Node0x4c47540:s0 -> Node0x4c48170;
	Node0x4c47540:s1 -> Node0x4c48200;
	Node0x4c48170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%23:\l23:                                               \l  %24 = and i32 %17, 7\l  %25 = icmp ult i16 %16, 8\l  br i1 %25, label %40, label %26\l|{<s0>T|<s1>F}}"];
	Node0x4c48170:s0 -> Node0x4c48490;
	Node0x4c48170:s1 -> Node0x4c484e0;
	Node0x4c484e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%26:\l26:                                               \l  %27 = and i32 %17, 2040\l  br label %57\l}"];
	Node0x4c484e0 -> Node0x4c486e0;
	Node0x4c474b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%28:\l28:                                               \l  %29 = phi float [ %37, %28 ], [ 0.000000e+00, %5 ]\l  %30 = phi i32 [ %38, %28 ], [ %12, %5 ]\l  %31 = zext i32 %30 to i64\l  %32 = getelementptr inbounds float, float addrspace(1)* %11, i64 %31\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %34 = getelementptr inbounds float, float addrspace(1)* %10, i64 %31\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %36 = fmul contract float %33, %35\l  %37 = fadd contract float %29, %36\l  %38 = add nuw nsw i32 %30, %17\l  %39 = icmp slt i32 %38, %4\l  br i1 %39, label %28, label %20, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4c474b0:s0 -> Node0x4c474b0;
	Node0x4c474b0:s1 -> Node0x4c47680;
	Node0x4c48490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%40:\l40:                                               \l  %41 = phi float [ undef, %23 ], [ %91, %57 ]\l  %42 = phi i32 [ 0, %23 ], [ %92, %57 ]\l  %43 = phi float [ 0.000000e+00, %23 ], [ %91, %57 ]\l  %44 = icmp eq i32 %24, 0\l  br i1 %44, label %55, label %45\l|{<s0>T|<s1>F}}"];
	Node0x4c48490:s0 -> Node0x4c49a80;
	Node0x4c48490:s1 -> Node0x4c49b10;
	Node0x4c49b10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%45:\l45:                                               \l  %46 = phi i32 [ %52, %45 ], [ %42, %40 ]\l  %47 = phi float [ %51, %45 ], [ %43, %40 ]\l  %48 = phi i32 [ %53, %45 ], [ 0, %40 ]\l  %49 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ35cunn_SoftMax_updateGradInput_kernelPfS_S_iiE6buffer, i32 0, i32 %46\l  %50 = load float, float addrspace(3)* %49, align 4, !tbaa !7\l  %51 = fadd contract float %47, %50\l  %52 = add nuw nsw i32 %46, 1\l  %53 = add i32 %48, 1\l  %54 = icmp eq i32 %53, %24\l  br i1 %54, label %55, label %45, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x4c49b10:s0 -> Node0x4c49a80;
	Node0x4c49b10:s1 -> Node0x4c49b10;
	Node0x4c49a80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%55:\l55:                                               \l  %56 = phi float [ %41, %40 ], [ %51, %45 ]\l  store float %56, float addrspace(3)* getelementptr inbounds ([128 x float],\l... [128 x float] addrspace(3)*\l... @_ZZ35cunn_SoftMax_updateGradInput_kernelPfS_S_iiE6buffer, i32 0, i32 0),\l... align 16, !tbaa !7\l  br label %95\l}"];
	Node0x4c49a80 -> Node0x4c48200;
	Node0x4c486e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%57:\l57:                                               \l  %58 = phi i32 [ 0, %26 ], [ %92, %57 ]\l  %59 = phi float [ 0.000000e+00, %26 ], [ %91, %57 ]\l  %60 = phi i32 [ 0, %26 ], [ %93, %57 ]\l  %61 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ35cunn_SoftMax_updateGradInput_kernelPfS_S_iiE6buffer, i32 0, i32 %58\l  %62 = load float, float addrspace(3)* %61, align 16, !tbaa !7\l  %63 = fadd contract float %59, %62\l  %64 = or i32 %58, 1\l  %65 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ35cunn_SoftMax_updateGradInput_kernelPfS_S_iiE6buffer, i32 0, i32 %64\l  %66 = load float, float addrspace(3)* %65, align 4, !tbaa !7\l  %67 = fadd contract float %63, %66\l  %68 = or i32 %58, 2\l  %69 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ35cunn_SoftMax_updateGradInput_kernelPfS_S_iiE6buffer, i32 0, i32 %68\l  %70 = load float, float addrspace(3)* %69, align 8, !tbaa !7\l  %71 = fadd contract float %67, %70\l  %72 = or i32 %58, 3\l  %73 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ35cunn_SoftMax_updateGradInput_kernelPfS_S_iiE6buffer, i32 0, i32 %72\l  %74 = load float, float addrspace(3)* %73, align 4, !tbaa !7\l  %75 = fadd contract float %71, %74\l  %76 = or i32 %58, 4\l  %77 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ35cunn_SoftMax_updateGradInput_kernelPfS_S_iiE6buffer, i32 0, i32 %76\l  %78 = load float, float addrspace(3)* %77, align 16, !tbaa !7\l  %79 = fadd contract float %75, %78\l  %80 = or i32 %58, 5\l  %81 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ35cunn_SoftMax_updateGradInput_kernelPfS_S_iiE6buffer, i32 0, i32 %80\l  %82 = load float, float addrspace(3)* %81, align 4, !tbaa !7\l  %83 = fadd contract float %79, %82\l  %84 = or i32 %58, 6\l  %85 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ35cunn_SoftMax_updateGradInput_kernelPfS_S_iiE6buffer, i32 0, i32 %84\l  %86 = load float, float addrspace(3)* %85, align 8, !tbaa !7\l  %87 = fadd contract float %83, %86\l  %88 = or i32 %58, 7\l  %89 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ35cunn_SoftMax_updateGradInput_kernelPfS_S_iiE6buffer, i32 0, i32 %88\l  %90 = load float, float addrspace(3)* %89, align 4, !tbaa !7\l  %91 = fadd contract float %87, %90\l  %92 = add nuw nsw i32 %58, 8\l  %93 = add i32 %60, 8\l  %94 = icmp eq i32 %93, %27\l  br i1 %94, label %40, label %57, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x4c486e0:s0 -> Node0x4c48490;
	Node0x4c486e0:s1 -> Node0x4c486e0;
	Node0x4c48200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%95:\l95:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %96 = load float, float addrspace(3)* getelementptr inbounds ([128 x float],\l... [128 x float] addrspace(3)*\l... @_ZZ35cunn_SoftMax_updateGradInput_kernelPfS_S_iiE6buffer, i32 0, i32 0),\l... align 16, !tbaa !7\l  br i1 %19, label %98, label %97\l|{<s0>T|<s1>F}}"];
	Node0x4c48200:s0 -> Node0x4c4c430;
	Node0x4c48200:s1 -> Node0x4c4c480;
	Node0x4c4c480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%97:\l97:                                               \l  ret void\l}"];
	Node0x4c4c430 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%98:\l98:                                               \l  %99 = phi i32 [ %108, %98 ], [ %12, %95 ]\l  %100 = zext i32 %99 to i64\l  %101 = getelementptr inbounds float, float addrspace(1)* %10, i64 %100\l  %102 = load float, float addrspace(1)* %101, align 4, !tbaa !7\l  %103 = getelementptr inbounds float, float addrspace(1)* %11, i64 %100\l  %104 = load float, float addrspace(1)* %103, align 4, !tbaa !7\l  %105 = fsub contract float %104, %96\l  %106 = fmul contract float %102, %105\l  %107 = getelementptr inbounds float, float addrspace(1)* %9, i64 %100\l  store float %106, float addrspace(1)* %107, align 4, !tbaa !7\l  %108 = add nuw nsw i32 %99, %17\l  %109 = icmp slt i32 %108, %4\l  br i1 %109, label %98, label %97, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x4c4c430:s0 -> Node0x4c4c430;
	Node0x4c4c430:s1 -> Node0x4c4c480;
}
