// Seed: 1693779716
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input wire id_2,
    input supply0 id_3,
    input wor id_4,
    output supply1 id_5
    , id_37,
    input supply0 id_6,
    output tri id_7,
    input tri id_8,
    input wor id_9,
    output wand id_10,
    input supply1 id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri id_14,
    output uwire id_15,
    input supply0 id_16,
    input supply1 id_17,
    input uwire id_18,
    output tri1 id_19,
    output wire id_20
    , id_38,
    output tri0 id_21,
    input tri id_22,
    input uwire id_23,
    output wor id_24,
    input tri0 id_25,
    input tri id_26
    , id_39,
    input tri0 id_27,
    output wand id_28,
    input uwire id_29,
    input wand id_30,
    output supply0 id_31,
    output wire id_32,
    output tri1 id_33,
    input wand id_34,
    input supply1 id_35
    , id_40
);
  assign id_20 = id_9 ? id_30 : id_39 ? 1 == "" : id_12;
  assign id_33 = 1 ? id_23 : id_35 != 1 < 1;
  id_41(
      .id_0(1), .id_1(id_22), .id_2(id_33), .id_3(1 == id_0)
  );
  wire id_42;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    output uwire id_2,
    input  tri   id_3,
    input  tri0  id_4
);
  id_6(
      .id_0(1), .id_1(1 == id_3)
  ); module_0(
      id_3,
      id_2,
      id_0,
      id_3,
      id_0,
      id_2,
      id_4,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_2,
      id_0,
      id_4,
      id_4,
      id_1,
      id_2,
      id_2,
      id_0,
      id_4,
      id_1,
      id_0,
      id_3,
      id_4,
      id_1,
      id_4,
      id_0,
      id_2,
      id_1,
      id_1,
      id_4,
      id_3
  );
endmodule
