Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 28 19:26:43 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Real_Top_timing_summary_routed.rpt -pb Real_Top_timing_summary_routed.pb -rpx Real_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Real_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (187)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (122)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (187)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/bit_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/bit_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/bit_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top_stopwatch/U_Btn_Clear_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top_stopwatch/U_Btn_Hour_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top_stopwatch/U_Btn_Min_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top_stopwatch/U_Btn_Run_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top_stopwatch/U_Btn_Sec_DB/r_1khz_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_univ_cu/u_uart_cu/mode_sel_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_univ_cu/u_uart_cu/mode_sel_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (122)
--------------------------------------------------
 There are 122 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.999      -49.541                      4                  764        0.071        0.000                      0                  764        3.750        0.000                       0                   497  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -12.999      -49.541                      4                  764        0.071        0.000                      0                  764        3.750        0.000                       0                   497  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack      -12.999ns,  Total Violation      -49.541ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.999ns  (required time - arrival time)
  Source:                 u_HC_SR04_module/U_senor_cu/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/uclock_Tx/data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.973ns  (logic 10.576ns (46.037%)  route 12.397ns (53.963%))
  Logic Levels:           37  (CARRY4=18 LUT2=2 LUT3=5 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.564     5.085    u_HC_SR04_module/U_senor_cu/clk
    SLICE_X43Y40         FDCE                                         r  u_HC_SR04_module/U_senor_cu/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[2]/Q
                         net (fo=15, routed)          0.662     6.203    u_HC_SR04_module/U_senor_cu/data_reg[2]
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.327 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     6.800    u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_2_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.198 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.198    u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.312    u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.646 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=3, routed)           0.478     8.124    u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.303     8.427 r  u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=1, routed)           0.637     9.064    u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.449 r  u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.449    u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.762 f  u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[3]
                         net (fo=50, routed)          0.784    10.546    u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_4
    SLICE_X43Y43         LUT3 (Prop_lut3_I1_O)        0.306    10.852 r  u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_3/O
                         net (fo=1, routed)           0.748    11.600    u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_3_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.120 r  u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.120    u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.339 r  u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.593    12.932    u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.295    13.227 r  u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_5/O
                         net (fo=1, routed)           0.000    13.227    u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_5_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.628 r  u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.628    u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.856 r  u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=50, routed)          0.746    14.602    u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X53Y45         LUT6 (Prop_lut6_I3_O)        0.313    14.915 r  u_HC_SR04_module/U_senor_cu/o3_reg[6]_i_11/O
                         net (fo=51, routed)          0.868    15.783    u_HC_SR04_module/U_senor_cu/o3_reg[6]_i_11_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I2_O)        0.124    15.907 r  u_HC_SR04_module/U_senor_cu/data_reg[3]_i_141/O
                         net (fo=1, routed)           0.000    15.907    u_HC_SR04_module/U_senor_cu/data_reg[3]_i_141_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.305 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    16.305    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_126_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.639 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_102/O[1]
                         net (fo=4, routed)           0.999    17.638    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_102_n_6
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.303    17.941 r  u_HC_SR04_module/U_senor_cu/data_reg[3]_i_75_comp_1/O
                         net (fo=2, routed)           0.718    18.659    u_HC_SR04_module/U_senor_cu/data_reg[3]_i_75_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.166 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.166    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_34_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.280 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.280    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_15_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.614 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_31/O[1]
                         net (fo=19, routed)          0.734    20.348    u_uart_clock/uclock_Tx/data_reg_reg[0]_i_52_0[1]
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.303    20.651 r  u_uart_clock/uclock_Tx/data_reg[0]_i_102/O
                         net (fo=1, routed)           0.496    21.147    u_uart_clock/uclock_Tx/data_reg[0]_i_102_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.545 r  u_uart_clock/uclock_Tx/data_reg_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.545    u_uart_clock/uclock_Tx/data_reg_reg[0]_i_52_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.767 r  u_uart_clock/uclock_Tx/data_reg_reg[0]_i_26/O[0]
                         net (fo=3, routed)           0.605    22.372    u_uart_clock_n_7
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.299    22.671 r  data_reg[0]_i_96/O
                         net (fo=1, routed)           0.000    22.671    u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_25_1[1]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.047 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.047    u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_49_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.204 f  u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_25/CO[1]
                         net (fo=6, routed)           0.337    23.541    u_uart_clock/uclock_Tx/data_reg[0]_i_9_0[0]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.332    23.873 r  u_uart_clock/uclock_Tx/data_reg[3]_i_120/O
                         net (fo=15, routed)          0.487    24.360    u_uart_clock/uclock_Tx/data_reg[3]_i_120_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.484 r  u_uart_clock/uclock_Tx/data_reg[2]_i_62/O
                         net (fo=2, routed)           0.449    24.933    u_uart_clock/uclock_Tx/data_reg[2]_i_62_n_0
    SLICE_X52Y48         LUT3 (Prop_lut3_I2_O)        0.124    25.057 r  u_uart_clock/uclock_Tx/data_reg[2]_i_59/O
                         net (fo=1, routed)           0.567    25.624    u_uart_clock/uclock_Tx/data_reg[2]_i_59_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.748 r  u_uart_clock/uclock_Tx/data_reg[2]_i_53/O
                         net (fo=1, routed)           0.000    25.748    u_uart_clock/uclock_Tx/data_reg[2]_i_53_n_0
    SLICE_X51Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    25.965 r  u_uart_clock/uclock_Tx/data_reg_reg[2]_i_49/O
                         net (fo=1, routed)           0.000    25.965    u_uart_clock/uclock_Tx/data_reg_reg[2]_i_49_n_0
    SLICE_X51Y48         MUXF8 (Prop_muxf8_I1_O)      0.094    26.059 r  u_uart_clock/uclock_Tx/data_reg_reg[2]_i_29/O
                         net (fo=1, routed)           0.580    26.639    u_uart_clock/uclock_Tx/w_o_data100_2[2]
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.316    26.955 r  u_uart_clock/uclock_Tx/data_reg[2]_i_17/O
                         net (fo=1, routed)           0.149    27.104    u_uart_clock/uclock_Tx/data_reg[2]_i_17_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.124    27.228 r  u_uart_clock/uclock_Tx/data_reg[2]_i_8/O
                         net (fo=1, routed)           0.000    27.228    u_uart_clock/uclock_Tx/data_reg[2]_i_8_n_0
    SLICE_X43Y49         MUXF7 (Prop_muxf7_I1_O)      0.245    27.473 r  u_uart_clock/uclock_Tx/data_reg_reg[2]_i_3/O
                         net (fo=1, routed)           0.287    27.760    u_uart_clock/uclock_Tx/data_reg_reg[2]_i_3_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I2_O)        0.298    28.058 r  u_uart_clock/uclock_Tx/data_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    28.058    u_uart_clock/uclock_Tx/data_reg[2]_i_1__0_n_0
    SLICE_X41Y49         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.448    14.789    u_uart_clock/uclock_Tx/clk
    SLICE_X41Y49         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X41Y49         FDCE (Setup_fdce_C_D)        0.031    15.059    u_uart_clock/uclock_Tx/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -28.058    
  -------------------------------------------------------------------
                         slack                                -12.999    

Slack (VIOLATED) :        -12.958ns  (required time - arrival time)
  Source:                 u_HC_SR04_module/U_senor_cu/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/uclock_Tx/data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.861ns  (logic 10.244ns (44.809%)  route 12.617ns (55.191%))
  Logic Levels:           36  (CARRY4=18 LUT2=2 LUT3=5 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.564     5.085    u_HC_SR04_module/U_senor_cu/clk
    SLICE_X43Y40         FDCE                                         r  u_HC_SR04_module/U_senor_cu/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[2]/Q
                         net (fo=15, routed)          0.662     6.203    u_HC_SR04_module/U_senor_cu/data_reg[2]
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.327 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     6.800    u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_2_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.198 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.198    u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.312    u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.646 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=3, routed)           0.478     8.124    u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.303     8.427 r  u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=1, routed)           0.637     9.064    u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.449 r  u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.449    u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.762 f  u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[3]
                         net (fo=50, routed)          0.784    10.546    u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_4
    SLICE_X43Y43         LUT3 (Prop_lut3_I1_O)        0.306    10.852 r  u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_3/O
                         net (fo=1, routed)           0.748    11.600    u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_3_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.120 r  u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.120    u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.339 r  u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.593    12.932    u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.295    13.227 r  u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_5/O
                         net (fo=1, routed)           0.000    13.227    u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_5_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.628 r  u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.628    u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.856 r  u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=50, routed)          0.746    14.602    u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X53Y45         LUT6 (Prop_lut6_I3_O)        0.313    14.915 r  u_HC_SR04_module/U_senor_cu/o3_reg[6]_i_11/O
                         net (fo=51, routed)          0.868    15.783    u_HC_SR04_module/U_senor_cu/o3_reg[6]_i_11_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I2_O)        0.124    15.907 r  u_HC_SR04_module/U_senor_cu/data_reg[3]_i_141/O
                         net (fo=1, routed)           0.000    15.907    u_HC_SR04_module/U_senor_cu/data_reg[3]_i_141_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.305 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    16.305    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_126_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.639 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_102/O[1]
                         net (fo=4, routed)           0.999    17.638    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_102_n_6
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.303    17.941 r  u_HC_SR04_module/U_senor_cu/data_reg[3]_i_75_comp_1/O
                         net (fo=2, routed)           0.718    18.659    u_HC_SR04_module/U_senor_cu/data_reg[3]_i_75_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.166 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.166    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_34_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.280 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.280    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_15_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.614 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_31/O[1]
                         net (fo=19, routed)          0.734    20.348    u_uart_clock/uclock_Tx/data_reg_reg[0]_i_52_0[1]
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.303    20.651 r  u_uart_clock/uclock_Tx/data_reg[0]_i_102/O
                         net (fo=1, routed)           0.496    21.147    u_uart_clock/uclock_Tx/data_reg[0]_i_102_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.545 r  u_uart_clock/uclock_Tx/data_reg_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.545    u_uart_clock/uclock_Tx/data_reg_reg[0]_i_52_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.767 r  u_uart_clock/uclock_Tx/data_reg_reg[0]_i_26/O[0]
                         net (fo=3, routed)           0.605    22.372    u_uart_clock_n_7
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.299    22.671 r  data_reg[0]_i_96/O
                         net (fo=1, routed)           0.000    22.671    u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_25_1[1]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.047 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.047    u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_49_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.204 f  u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_25/CO[1]
                         net (fo=6, routed)           0.337    23.541    u_uart_clock/uclock_Tx/data_reg[0]_i_9_0[0]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.332    23.873 r  u_uart_clock/uclock_Tx/data_reg[3]_i_120/O
                         net (fo=15, routed)          0.779    24.652    u_uart_clock/uclock_Tx/data_reg[3]_i_120_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I4_O)        0.124    24.776 r  u_uart_clock/uclock_Tx/data_reg[1]_i_63/O
                         net (fo=2, routed)           0.431    25.207    u_uart_clock/uclock_Tx/data_reg[1]_i_63_n_0
    SLICE_X46Y48         LUT3 (Prop_lut3_I0_O)        0.124    25.331 r  u_uart_clock/uclock_Tx/data_reg[1]_i_57/O
                         net (fo=4, routed)           0.734    26.065    u_uart_clock/uclock_Tx/data_reg[1]_i_57_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    26.189 r  u_uart_clock/uclock_Tx/data_reg[1]_i_53/O
                         net (fo=1, routed)           0.000    26.189    u_uart_clock/uclock_Tx/data_reg[1]_i_53_n_0
    SLICE_X46Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    26.403 r  u_uart_clock/uclock_Tx/data_reg_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    26.403    u_uart_clock/uclock_Tx/data_reg_reg[1]_i_32_n_0
    SLICE_X46Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    26.491 r  u_uart_clock/uclock_Tx/data_reg_reg[1]_i_17/O
                         net (fo=2, routed)           0.319    26.810    u_uart_clock/uclock_Tx/w_o_data100_2[1]
    SLICE_X45Y50         LUT5 (Prop_lut5_I0_O)        0.319    27.129 r  u_uart_clock/uclock_Tx/data_reg[1]_i_8/O
                         net (fo=1, routed)           0.477    27.606    u_uart_clock/uclock_Tx/data_reg[1]_i_8_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.730 r  u_uart_clock/uclock_Tx/data_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    27.730    u_uart_clock/uclock_Tx/data_reg[1]_i_3_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    27.947 r  u_uart_clock/uclock_Tx/data_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    27.947    u_uart_clock/uclock_Tx/data_reg_reg[1]_i_1_n_0
    SLICE_X47Y50         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.439    14.780    u_uart_clock/uclock_Tx/clk
    SLICE_X47Y50         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[1]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X47Y50         FDCE (Setup_fdce_C_D)        0.064    14.988    u_uart_clock/uclock_Tx/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -27.947    
  -------------------------------------------------------------------
                         slack                                -12.958    

Slack (VIOLATED) :        -12.899ns  (required time - arrival time)
  Source:                 u_HC_SR04_module/U_senor_cu/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/uclock_Tx/data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.805ns  (logic 9.990ns (43.806%)  route 12.815ns (56.194%))
  Logic Levels:           36  (CARRY4=18 LUT2=2 LUT3=5 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.564     5.085    u_HC_SR04_module/U_senor_cu/clk
    SLICE_X43Y40         FDCE                                         r  u_HC_SR04_module/U_senor_cu/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[2]/Q
                         net (fo=15, routed)          0.662     6.203    u_HC_SR04_module/U_senor_cu/data_reg[2]
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.327 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     6.800    u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_2_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.198 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.198    u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.312    u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.646 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=3, routed)           0.478     8.124    u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.303     8.427 r  u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=1, routed)           0.637     9.064    u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.449 r  u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.449    u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.762 f  u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[3]
                         net (fo=50, routed)          0.784    10.546    u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_4
    SLICE_X43Y43         LUT3 (Prop_lut3_I1_O)        0.306    10.852 r  u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_3/O
                         net (fo=1, routed)           0.748    11.600    u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_3_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.120 r  u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.120    u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.339 r  u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.593    12.932    u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.295    13.227 r  u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_5/O
                         net (fo=1, routed)           0.000    13.227    u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_5_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.628 r  u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.628    u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.856 r  u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=50, routed)          0.746    14.602    u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X53Y45         LUT6 (Prop_lut6_I3_O)        0.313    14.915 r  u_HC_SR04_module/U_senor_cu/o3_reg[6]_i_11/O
                         net (fo=51, routed)          0.868    15.783    u_HC_SR04_module/U_senor_cu/o3_reg[6]_i_11_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I2_O)        0.124    15.907 r  u_HC_SR04_module/U_senor_cu/data_reg[3]_i_141/O
                         net (fo=1, routed)           0.000    15.907    u_HC_SR04_module/U_senor_cu/data_reg[3]_i_141_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.305 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    16.305    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_126_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.639 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_102/O[1]
                         net (fo=4, routed)           0.999    17.638    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_102_n_6
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.303    17.941 r  u_HC_SR04_module/U_senor_cu/data_reg[3]_i_75_comp_1/O
                         net (fo=2, routed)           0.718    18.659    u_HC_SR04_module/U_senor_cu/data_reg[3]_i_75_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.166 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.166    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_34_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.280 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.280    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_15_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.614 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_31/O[1]
                         net (fo=19, routed)          0.734    20.348    u_uart_clock/uclock_Tx/data_reg_reg[0]_i_52_0[1]
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.303    20.651 r  u_uart_clock/uclock_Tx/data_reg[0]_i_102/O
                         net (fo=1, routed)           0.496    21.147    u_uart_clock/uclock_Tx/data_reg[0]_i_102_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.545 r  u_uart_clock/uclock_Tx/data_reg_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.545    u_uart_clock/uclock_Tx/data_reg_reg[0]_i_52_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.767 r  u_uart_clock/uclock_Tx/data_reg_reg[0]_i_26/O[0]
                         net (fo=3, routed)           0.605    22.372    u_uart_clock_n_7
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.299    22.671 r  data_reg[0]_i_96/O
                         net (fo=1, routed)           0.000    22.671    u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_25_1[1]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.047 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.047    u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_49_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.204 f  u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_25/CO[1]
                         net (fo=6, routed)           0.337    23.541    u_uart_clock/uclock_Tx/data_reg[0]_i_9_0[0]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.332    23.873 r  u_uart_clock/uclock_Tx/data_reg[3]_i_120/O
                         net (fo=15, routed)          0.674    24.547    u_uart_clock/uclock_Tx/data_reg[3]_i_120_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.671 r  u_uart_clock/uclock_Tx/data_reg[3]_i_92/O
                         net (fo=1, routed)           0.263    24.934    u_uart_clock/uclock_Tx/data_reg[3]_i_92_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.058 r  u_uart_clock/uclock_Tx/data_reg[3]_i_62/O
                         net (fo=2, routed)           0.579    25.636    u_uart_clock/uclock_Tx/data_reg[3]_i_62_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.124    25.760 r  u_uart_clock/uclock_Tx/data_reg[3]_i_30/O
                         net (fo=1, routed)           0.663    26.423    u_uart_clock/uclock_Tx/data_reg[3]_i_30_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.547 r  u_uart_clock/uclock_Tx/data_reg[3]_i_14/O
                         net (fo=1, routed)           0.286    26.834    u_uart_clock/uclock_Tx/data_reg[3]_i_14_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.124    26.958 r  u_uart_clock/uclock_Tx/data_reg[3]_i_6/O
                         net (fo=2, routed)           0.321    27.279    u_uart_clock/uclock_Tx/data_reg[3]_i_6_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.124    27.403 r  u_uart_clock/uclock_Tx/data_reg[3]_i_4/O
                         net (fo=1, routed)           0.151    27.554    u_uart_clock/uclock_Tx/data_reg[3]_i_4_n_0
    SLICE_X49Y51         LUT5 (Prop_lut5_I0_O)        0.124    27.678 r  u_uart_clock/uclock_Tx/data_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    27.678    u_uart_clock/uclock_Tx/data_reg[3]_i_2_n_0
    SLICE_X49Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    27.890 r  u_uart_clock/uclock_Tx/data_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    27.890    u_uart_clock/uclock_Tx/data_reg_reg[3]_i_1_n_0
    SLICE_X49Y51         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.442    14.783    u_uart_clock/uclock_Tx/clk
    SLICE_X49Y51         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[3]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X49Y51         FDCE (Setup_fdce_C_D)        0.064    14.991    u_uart_clock/uclock_Tx/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -27.890    
  -------------------------------------------------------------------
                         slack                                -12.899    

Slack (VIOLATED) :        -10.684ns  (required time - arrival time)
  Source:                 u_HC_SR04_module/U_senor_cu/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/uclock_Tx/data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.555ns  (logic 9.282ns (45.156%)  route 11.273ns (54.844%))
  Logic Levels:           31  (CARRY4=18 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.564     5.085    u_HC_SR04_module/U_senor_cu/clk
    SLICE_X43Y40         FDCE                                         r  u_HC_SR04_module/U_senor_cu/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[2]/Q
                         net (fo=15, routed)          0.662     6.203    u_HC_SR04_module/U_senor_cu/data_reg[2]
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.327 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     6.800    u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_2_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.198 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.198    u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.312    u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.646 r  u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=3, routed)           0.478     8.124    u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.303     8.427 r  u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=1, routed)           0.637     9.064    u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.449 r  u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.449    u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.762 f  u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[3]
                         net (fo=50, routed)          0.784    10.546    u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_4
    SLICE_X43Y43         LUT3 (Prop_lut3_I1_O)        0.306    10.852 r  u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_3/O
                         net (fo=1, routed)           0.748    11.600    u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_3_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.120 r  u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.120    u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.339 r  u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.593    12.932    u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.295    13.227 r  u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_5/O
                         net (fo=1, routed)           0.000    13.227    u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_5_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.628 r  u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.628    u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.856 r  u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=50, routed)          0.746    14.602    u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X53Y45         LUT6 (Prop_lut6_I3_O)        0.313    14.915 r  u_HC_SR04_module/U_senor_cu/o3_reg[6]_i_11/O
                         net (fo=51, routed)          0.868    15.783    u_HC_SR04_module/U_senor_cu/o3_reg[6]_i_11_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I2_O)        0.124    15.907 r  u_HC_SR04_module/U_senor_cu/data_reg[3]_i_141/O
                         net (fo=1, routed)           0.000    15.907    u_HC_SR04_module/U_senor_cu/data_reg[3]_i_141_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.305 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    16.305    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_126_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.639 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_102/O[1]
                         net (fo=4, routed)           0.999    17.638    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_102_n_6
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.303    17.941 r  u_HC_SR04_module/U_senor_cu/data_reg[3]_i_75_comp_1/O
                         net (fo=2, routed)           0.718    18.659    u_HC_SR04_module/U_senor_cu/data_reg[3]_i_75_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.166 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.166    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_34_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.280 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.280    u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_15_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.614 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[3]_i_31/O[1]
                         net (fo=19, routed)          0.734    20.348    u_uart_clock/uclock_Tx/data_reg_reg[0]_i_52_0[1]
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.303    20.651 r  u_uart_clock/uclock_Tx/data_reg[0]_i_102/O
                         net (fo=1, routed)           0.496    21.147    u_uart_clock/uclock_Tx/data_reg[0]_i_102_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.545 r  u_uart_clock/uclock_Tx/data_reg_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.545    u_uart_clock/uclock_Tx/data_reg_reg[0]_i_52_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.767 r  u_uart_clock/uclock_Tx/data_reg_reg[0]_i_26/O[0]
                         net (fo=3, routed)           0.605    22.372    u_uart_clock_n_7
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.299    22.671 r  data_reg[0]_i_96/O
                         net (fo=1, routed)           0.000    22.671    u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_25_1[1]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.047 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.047    u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_49_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.204 r  u_HC_SR04_module/U_senor_cu/data_reg_reg[0]_i_25/CO[1]
                         net (fo=6, routed)           0.648    23.852    u_uart_clock/uclock_Tx/data_reg[0]_i_9_0[0]
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.332    24.184 r  u_uart_clock/uclock_Tx/data_reg[0]_i_17/O
                         net (fo=1, routed)           0.444    24.628    u_uart_clock/uclock_Tx/data_reg[0]_i_17_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.124    24.752 r  u_uart_clock/uclock_Tx/data_reg[0]_i_9/O
                         net (fo=1, routed)           0.338    25.090    u_uart_clock/uclock_Tx/data_reg[0]_i_9_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.124    25.214 r  u_uart_clock/uclock_Tx/data_reg[0]_i_3/O
                         net (fo=1, routed)           0.303    25.517    u_uart_clock/uclock_Tx/data_reg[0]_i_3_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I2_O)        0.124    25.641 r  u_uart_clock/uclock_Tx/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    25.641    u_uart_clock/uclock_Tx/data_reg[0]_i_1_n_0
    SLICE_X48Y51         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.442    14.783    u_uart_clock/uclock_Tx/clk
    SLICE_X48Y51         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[0]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X48Y51         FDCE (Setup_fdce_C_D)        0.029    14.956    u_uart_clock/uclock_Tx/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -25.641    
  -------------------------------------------------------------------
                         slack                                -10.684    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 3.079ns (33.620%)  route 6.079ns (66.380%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.550     5.071    u_DHT11_module/u_sen/clk
    SLICE_X39Y61         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.989     6.516    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.172 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.734 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           1.028     8.762    u_DHT11_module/u_sen/p_1_in[14]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.331     9.093 f  u_DHT11_module/u_sen/tick_count[14]_i_4/O
                         net (fo=3, routed)           0.969    10.062    u_DHT11_module/u_sen/data0[14]
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.410 f  u_DHT11_module/u_sen/tick_count[14]_i_10/O
                         net (fo=1, routed)           0.154    10.564    u_DHT11_module/u_sen/tick_count[14]_i_10_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.688 f  u_DHT11_module/u_sen/tick_count[14]_i_7/O
                         net (fo=1, routed)           0.636    11.324    u_DHT11_module/u_sen/tick_count[14]_i_7_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  u_DHT11_module/u_sen/tick_count[14]_i_3/O
                         net (fo=17, routed)          1.030    12.478    u_DHT11_module/u_sen/tick_count[14]_i_3_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.150    12.628 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.726    13.354    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328    13.682 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.547    14.229    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.436    14.777    u_DHT11_module/u_sen/clk
    SLICE_X44Y60         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.205    14.795    u_DHT11_module/u_sen/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 3.079ns (33.620%)  route 6.079ns (66.380%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.550     5.071    u_DHT11_module/u_sen/clk
    SLICE_X39Y61         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.989     6.516    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.172 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.734 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           1.028     8.762    u_DHT11_module/u_sen/p_1_in[14]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.331     9.093 f  u_DHT11_module/u_sen/tick_count[14]_i_4/O
                         net (fo=3, routed)           0.969    10.062    u_DHT11_module/u_sen/data0[14]
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.410 f  u_DHT11_module/u_sen/tick_count[14]_i_10/O
                         net (fo=1, routed)           0.154    10.564    u_DHT11_module/u_sen/tick_count[14]_i_10_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.688 f  u_DHT11_module/u_sen/tick_count[14]_i_7/O
                         net (fo=1, routed)           0.636    11.324    u_DHT11_module/u_sen/tick_count[14]_i_7_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  u_DHT11_module/u_sen/tick_count[14]_i_3/O
                         net (fo=17, routed)          1.030    12.478    u_DHT11_module/u_sen/tick_count[14]_i_3_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.150    12.628 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.726    13.354    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328    13.682 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.547    14.229    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.436    14.777    u_DHT11_module/u_sen/clk
    SLICE_X44Y60         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.205    14.795    u_DHT11_module/u_sen/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 3.079ns (33.620%)  route 6.079ns (66.380%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.550     5.071    u_DHT11_module/u_sen/clk
    SLICE_X39Y61         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.989     6.516    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.172 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.734 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           1.028     8.762    u_DHT11_module/u_sen/p_1_in[14]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.331     9.093 f  u_DHT11_module/u_sen/tick_count[14]_i_4/O
                         net (fo=3, routed)           0.969    10.062    u_DHT11_module/u_sen/data0[14]
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.410 f  u_DHT11_module/u_sen/tick_count[14]_i_10/O
                         net (fo=1, routed)           0.154    10.564    u_DHT11_module/u_sen/tick_count[14]_i_10_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.688 f  u_DHT11_module/u_sen/tick_count[14]_i_7/O
                         net (fo=1, routed)           0.636    11.324    u_DHT11_module/u_sen/tick_count[14]_i_7_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  u_DHT11_module/u_sen/tick_count[14]_i_3/O
                         net (fo=17, routed)          1.030    12.478    u_DHT11_module/u_sen/tick_count[14]_i_3_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.150    12.628 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.726    13.354    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328    13.682 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.547    14.229    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.436    14.777    u_DHT11_module/u_sen/clk
    SLICE_X44Y60         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.205    14.795    u_DHT11_module/u_sen/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 3.079ns (33.620%)  route 6.079ns (66.380%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.550     5.071    u_DHT11_module/u_sen/clk
    SLICE_X39Y61         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.989     6.516    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.172 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.734 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           1.028     8.762    u_DHT11_module/u_sen/p_1_in[14]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.331     9.093 f  u_DHT11_module/u_sen/tick_count[14]_i_4/O
                         net (fo=3, routed)           0.969    10.062    u_DHT11_module/u_sen/data0[14]
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.410 f  u_DHT11_module/u_sen/tick_count[14]_i_10/O
                         net (fo=1, routed)           0.154    10.564    u_DHT11_module/u_sen/tick_count[14]_i_10_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.688 f  u_DHT11_module/u_sen/tick_count[14]_i_7/O
                         net (fo=1, routed)           0.636    11.324    u_DHT11_module/u_sen/tick_count[14]_i_7_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  u_DHT11_module/u_sen/tick_count[14]_i_3/O
                         net (fo=17, routed)          1.030    12.478    u_DHT11_module/u_sen/tick_count[14]_i_3_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.150    12.628 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.726    13.354    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328    13.682 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.547    14.229    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1_n_0
    SLICE_X44Y60         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.436    14.777    u_DHT11_module/u_sen/clk
    SLICE_X44Y60         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X44Y60         FDCE (Setup_fdce_C_CE)      -0.205    14.795    u_DHT11_module/u_sen/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/data_reg_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 2.849ns (32.554%)  route 5.903ns (67.446%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.550     5.071    u_DHT11_module/u_sen/clk
    SLICE_X39Y61         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.989     6.516    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.172 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.734 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           1.028     8.762    u_DHT11_module/u_sen/p_1_in[14]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.331     9.093 f  u_DHT11_module/u_sen/tick_count[14]_i_4/O
                         net (fo=3, routed)           0.969    10.062    u_DHT11_module/u_sen/data0[14]
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.410 f  u_DHT11_module/u_sen/tick_count[14]_i_10/O
                         net (fo=1, routed)           0.154    10.564    u_DHT11_module/u_sen/tick_count[14]_i_10_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.688 f  u_DHT11_module/u_sen/tick_count[14]_i_7/O
                         net (fo=1, routed)           0.636    11.324    u_DHT11_module/u_sen/tick_count[14]_i_7_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.448 f  u_DHT11_module/u_sen/tick_count[14]_i_3/O
                         net (fo=17, routed)          1.030    12.478    u_DHT11_module/u_sen/tick_count[14]_i_3_n_0
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.124    12.602 r  u_DHT11_module/u_sen/data_reg_i_3/O
                         net (fo=1, routed)           0.689    13.291    u_DHT11_module/u_sen/data_reg_i_3_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.415 r  u_DHT11_module/u_sen/data_reg_i_1/O
                         net (fo=1, routed)           0.407    13.822    u_DHT11_module/u_sen/data_reg_i_1_n_0
    SLICE_X43Y61         FDPE                                         r  u_DHT11_module/u_sen/data_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.434    14.775    u_DHT11_module/u_sen/clk
    SLICE_X43Y61         FDPE                                         r  u_DHT11_module/u_sen/data_reg_reg/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X43Y61         FDPE (Setup_fdpe_C_CE)      -0.205    14.793    u_DHT11_module/u_sen/data_reg_reg
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/tick_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 2.581ns (28.976%)  route 6.326ns (71.024%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.550     5.071    u_DHT11_module/u_sen/clk
    SLICE_X39Y61         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.989     6.516    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.172 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.172    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.485 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           1.085     8.570    u_DHT11_module/u_sen/p_1_in[8]
    SLICE_X41Y62         LUT5 (Prop_lut5_I0_O)        0.306     8.876 r  u_DHT11_module/u_sen/data_reg_i_7/O
                         net (fo=2, routed)           0.855     9.731    u_DHT11_module/u_sen/data_reg_i_7_n_0
    SLICE_X38Y61         LUT4 (Prop_lut4_I3_O)        0.150     9.881 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_14/O
                         net (fo=3, routed)           0.871    10.752    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_14_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328    11.080 f  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_11/O
                         net (fo=3, routed)           0.322    11.402    u_DHT11_module/u_sen/next0__6
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    11.526 r  u_DHT11_module/u_sen/tick_count[15]_i_13/O
                         net (fo=1, routed)           0.879    12.406    u_DHT11_module/u_sen/tick_count[15]_i_13_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.530 r  u_DHT11_module/u_sen/tick_count[15]_i_7/O
                         net (fo=16, routed)          1.325    13.854    u_DHT11_module/u_sen/tick_count[15]_i_7_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.978 r  u_DHT11_module/u_sen/tick_count[14]_i_1/O
                         net (fo=1, routed)           0.000    13.978    u_DHT11_module/u_sen/tick_count[14]_i_1_n_0
    SLICE_X38Y62         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         1.431    14.772    u_DHT11_module/u_sen/clk
    SLICE_X38Y62         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[14]/C
                         clock pessimism              0.273    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X38Y62         FDCE (Setup_fdce_C_D)        0.079    15.089    u_DHT11_module/u_sen/tick_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  1.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Uart_FSM/U_Uart_rx/rx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.692%)  route 0.240ns (56.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.562     1.445    U_UART/U_Uart_FSM/U_Uart_rx/clk
    SLICE_X37Y40         FDCE                                         r  U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[4]/Q
                         net (fo=6, routed)           0.240     1.826    U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg[4]
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.871 r  U_UART/U_Uart_FSM/U_Uart_rx/rx_done_reg_i_1/O
                         net (fo=1, routed)           0.000     1.871    U_UART/U_Uart_FSM/U_Uart_rx/rx_done_next
    SLICE_X35Y43         FDCE                                         r  U_UART/U_Uart_FSM/U_Uart_rx/rx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.831     1.958    U_UART/U_Uart_FSM/U_Uart_rx/clk
    SLICE_X35Y43         FDCE                                         r  U_UART/U_Uart_FSM/U_Uart_rx/rx_done_reg_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.091     1.800    U_UART/U_Uart_FSM/U_Uart_rx/rx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_top_stopwatch/U_Stopwatch/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_stopwatch/U_StopWatch_dp/U_Time_Min/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.641%)  route 0.272ns (59.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.564     1.447    u_top_stopwatch/U_Stopwatch/clk
    SLICE_X29Y48         FDCE                                         r  u_top_stopwatch/U_Stopwatch/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_top_stopwatch/U_Stopwatch/FSM_sequential_state_reg[0]/Q
                         net (fo=46, routed)          0.272     1.860    u_top_stopwatch/U_StopWatch_dp/U_Time_Min/state[0]
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.905 r  u_top_stopwatch/U_StopWatch_dp/U_Time_Min/tick_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.905    u_top_stopwatch/U_StopWatch_dp/U_Time_Min/tick_next
    SLICE_X31Y50         FDCE                                         r  u_top_stopwatch/U_StopWatch_dp/U_Time_Min/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.830     1.958    u_top_stopwatch/U_StopWatch_dp/U_Time_Min/clk
    SLICE_X31Y50         FDCE                                         r  u_top_stopwatch/U_StopWatch_dp/U_Time_Min/tick_reg_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.091     1.805    u_top_stopwatch/U_StopWatch_dp/U_Time_Min/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_uart_clock/uclock_Tx/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.701%)  route 0.387ns (73.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.564     1.447    u_uart_clock/uclock_Tx/clk
    SLICE_X41Y49         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_uart_clock/uclock_Tx/data_reg_reg[2]/Q
                         net (fo=1, routed)           0.387     1.975    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/DIB0
    SLICE_X52Y52         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.835     1.963    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X52Y52         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.244     1.719    
    SLICE_X52Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.865    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_HC_SR04_module/U_senor_cu/tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_HC_SR04_module/U_senor_cu/tick_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.561     1.444    u_HC_SR04_module/U_senor_cu/clk
    SLICE_X47Y37         FDCE                                         r  u_HC_SR04_module/U_senor_cu/tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_HC_SR04_module/U_senor_cu/tick_count_reg[5]/Q
                         net (fo=5, routed)           0.076     1.661    u_HC_SR04_module/U_senor_cu/tick_count_reg[5]
    SLICE_X46Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.706 r  u_HC_SR04_module/U_senor_cu/tick_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.706    u_HC_SR04_module/U_senor_cu/p_0_in__0[1]
    SLICE_X46Y37         FDCE                                         r  u_HC_SR04_module/U_senor_cu/tick_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.830     1.957    u_HC_SR04_module/U_senor_cu/clk
    SLICE_X46Y37         FDCE                                         r  u_HC_SR04_module/U_senor_cu/tick_count_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X46Y37         FDCE (Hold_fdce_C_D)         0.121     1.578    u_HC_SR04_module/U_senor_cu/tick_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_uart_clock/uclock_Tx/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.243%)  route 0.178ns (55.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.565     1.448    u_uart_clock/uclock_Tx/clk
    SLICE_X48Y51         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_uart_clock/uclock_Tx/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.178     1.767    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/DIA0
    SLICE_X52Y52         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.835     1.963    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X52Y52         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.485    
    SLICE_X52Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.632    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_uart_clock/uclock_Tx/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.764%)  route 0.161ns (53.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.564     1.447    u_uart_clock/uclock_Tx/clk
    SLICE_X51Y53         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_uart_clock/uclock_Tx/data_reg_reg[6]/Q
                         net (fo=1, routed)           0.161     1.749    u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/DIA0
    SLICE_X52Y53         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.834     1.962    u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y53         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.463    
    SLICE_X52Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.610    u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_uart_clock/uclock_Tx/full_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/uclock_Tx/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.564     1.447    u_uart_clock/uclock_Tx/clk
    SLICE_X49Y54         FDCE                                         r  u_uart_clock/uclock_Tx/full_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_uart_clock/uclock_Tx/full_state_reg[1]/Q
                         net (fo=1, routed)           0.058     1.647    u_uart_clock/uclock_Tx/full_state[1]
    SLICE_X48Y54         LUT5 (Prop_lut5_I2_O)        0.045     1.692 r  u_uart_clock/uclock_Tx/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.692    u_uart_clock/uclock_Tx/state[1]_i_1_n_0
    SLICE_X48Y54         FDCE                                         r  u_uart_clock/uclock_Tx/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.833     1.961    u_uart_clock/uclock_Tx/clk
    SLICE_X48Y54         FDCE                                         r  u_uart_clock/uclock_Tx/state_reg[1]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X48Y54         FDCE (Hold_fdce_C_D)         0.092     1.552    u_uart_clock/uclock_Tx/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_uart_clock/uclock_Tx/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.493%)  route 0.162ns (53.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.565     1.448    u_uart_clock/uclock_Tx/clk
    SLICE_X51Y52         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_uart_clock/uclock_Tx/data_reg_reg[4]/Q
                         net (fo=1, routed)           0.162     1.752    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/DIC0
    SLICE_X52Y52         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.835     1.963    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X52Y52         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.464    
    SLICE_X52Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.608    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.986%)  route 0.228ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.564     1.447    u_uart_clock/utx2/ufifo_cu/clk
    SLICE_X53Y55         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[3]/Q
                         net (fo=19, routed)          0.228     1.803    u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/ADDRD3
    SLICE_X52Y53         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.834     1.962    u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y53         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.463    
    SLICE_X52Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186     1.649    u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.986%)  route 0.228ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.564     1.447    u_uart_clock/utx2/ufifo_cu/clk
    SLICE_X53Y55         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[3]/Q
                         net (fo=19, routed)          0.228     1.803    u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/ADDRD3
    SLICE_X52Y53         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=496, routed)         0.834     1.962    u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y53         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.463    
    SLICE_X52Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186     1.649    u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y40   U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y30   u_gen_1s/r_counter_reg[21]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y30   u_gen_1s/r_counter_reg[22]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y30   u_gen_1s/r_counter_reg[23]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y30   u_gen_1s/r_counter_reg[24]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y31   u_gen_1s/r_counter_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y31   u_gen_1s/r_counter_reg[26]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y25   u_gen_1s/r_counter_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y25   u_gen_1s/r_counter_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y53   u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y53   u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y52   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y53   u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y53   u_uart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK



