<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F1xx_HAL_Driver: Inc/stm32f1xx_hal_rcc_ex.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F1xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f1xx_hal_rcc_ex.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__hal__rcc__ex_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F1xx_HAL_RCC_EX_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F1xx_HAL_RCC_EX_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx__hal__def_8h.html">stm32f1xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Alias word address of PLLI2SON bit */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define PLLI2SON_BITNUMBER           RCC_CR_PLL3ON_Pos</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (PLLI2SON_BITNUMBER * 4U)))</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* Alias word address of PLL2ON bit */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define PLL2ON_BITNUMBER             RCC_CR_PLL2ON_Pos</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define RCC_CR_PLL2ON_BB             ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (PLL2ON_BITNUMBER * 4U)))</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define PLLI2S_TIMEOUT_VALUE         100U  </span><span class="comment">/* 100 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define PLL2_TIMEOUT_VALUE           100U  </span><span class="comment">/* 100 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define CR_REG_INDEX                 ((uint8_t)1)    </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define IS_RCC_PREDIV1_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_PREDIV1_SOURCE_HSE) || \</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">                                           ((__SOURCE__) == RCC_PREDIV1_SOURCE_PLL2))</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"> || defined(STM32F100xE)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define IS_RCC_HSE_PREDIV(__DIV__) (((__DIV__) == RCC_HSE_PREDIV_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV_DIV2)  || \</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV3)  || ((__DIV__) == RCC_HSE_PREDIV_DIV4)  || \</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV5)  || ((__DIV__) == RCC_HSE_PREDIV_DIV6)  || \</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV7)  || ((__DIV__) == RCC_HSE_PREDIV_DIV8)  || \</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV9)  || ((__DIV__) == RCC_HSE_PREDIV_DIV10) || \</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV11) || ((__DIV__) == RCC_HSE_PREDIV_DIV12) || \</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV13) || ((__DIV__) == RCC_HSE_PREDIV_DIV14) || \</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV15) || ((__DIV__) == RCC_HSE_PREDIV_DIV16))</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define IS_RCC_HSE_PREDIV(__DIV__) (((__DIV__) == RCC_HSE_PREDIV_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV_DIV2))</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5) || \</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7) || \</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9) || \</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL6_5))</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || ((__SOURCE__) == RCC_MCO1SOURCE_HSI) \</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_HSE)     || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) \</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_PLL2CLK) || ((__SOURCE__) == RCC_MCO1SOURCE_PLL3CLK) \</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_PLL3CLK_DIV2) || ((__SOURCE__) == RCC_MCO1SOURCE_EXT_HSE) \</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL2)  || ((__MUL__) == RCC_PLL_MUL3)  || \</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5)  || \</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7)  || \</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9)  || \</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL10) || ((__MUL__) == RCC_PLL_MUL11) || \</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL13) || \</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL14) || ((__MUL__) == RCC_PLL_MUL15) || \</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL16))</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || ((__SOURCE__) == RCC_MCO1SOURCE_HSI) \</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_HSE)     || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) \</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define IS_RCC_ADCPLLCLK_DIV(__ADCCLK__) (((__ADCCLK__) == RCC_ADCPCLK2_DIV2)  || ((__ADCCLK__) == RCC_ADCPCLK2_DIV4)   || \</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">                                          ((__ADCCLK__) == RCC_ADCPCLK2_DIV6)  || ((__ADCCLK__) == RCC_ADCPCLK2_DIV8))</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define IS_RCC_I2S2CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_I2S2CLKSOURCE_SYSCLK)  || ((__SOURCE__) == RCC_I2S2CLKSOURCE_PLLI2S_VCO))</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define IS_RCC_I2S3CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_I2S3CLKSOURCE_SYSCLK)  || ((__SOURCE__) == RCC_I2S3CLKSOURCE_PLLI2S_VCO))</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define IS_RCC_USBPLLCLK_DIV(__USBCLK__) (((__USBCLK__) == RCC_USBCLKSOURCE_PLL_DIV2)  || ((__USBCLK__) == RCC_USBCLKSOURCE_PLL_DIV3))</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2S_MUL(__MUL__) (((__MUL__) == RCC_PLLI2S_MUL8)   || ((__MUL__) == RCC_PLLI2S_MUL9)  || \</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">                                    ((__MUL__) == RCC_PLLI2S_MUL10)  || ((__MUL__) == RCC_PLLI2S_MUL11)  || \</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">                                    ((__MUL__) == RCC_PLLI2S_MUL12)  || ((__MUL__) == RCC_PLLI2S_MUL13)  || \</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">                                    ((__MUL__) == RCC_PLLI2S_MUL14)  || ((__MUL__) == RCC_PLLI2S_MUL16)  || \</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">                                    ((__MUL__) == RCC_PLLI2S_MUL20))</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define IS_RCC_HSE_PREDIV2(__DIV__) (((__DIV__) == RCC_HSE_PREDIV2_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV2)  || \</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV3)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV4)  || \</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV5)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV6)  || \</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV7)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV8)  || \</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV9)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV10) || \</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV11) || ((__DIV__) == RCC_HSE_PREDIV2_DIV12) || \</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV13) || ((__DIV__) == RCC_HSE_PREDIV2_DIV14) || \</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV15) || ((__DIV__) == RCC_HSE_PREDIV2_DIV16))</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define IS_RCC_PLL2(__PLL__) (((__PLL__) == RCC_PLL2_NONE) || ((__PLL__) == RCC_PLL2_OFF) || \</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">                              ((__PLL__) == RCC_PLL2_ON))</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define IS_RCC_PLL2_MUL(__MUL__) (((__MUL__) == RCC_PLL2_MUL8)  || ((__MUL__) == RCC_PLL2_MUL9)  || \</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">                                  ((__MUL__) == RCC_PLL2_MUL10)  || ((__MUL__) == RCC_PLL2_MUL11)  || \</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">                                  ((__MUL__) == RCC_PLL2_MUL12)  || ((__MUL__) == RCC_PLL2_MUL13)  || \</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">                                  ((__MUL__) == RCC_PLL2_MUL14)  || ((__MUL__) == RCC_PLL2_MUL16)  || \</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">                                  ((__MUL__) == RCC_PLL2_MUL20))</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">               ((((__SELECTION__) &amp; RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  || \</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC)  || \</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_I2S2)  == RCC_PERIPHCLK_I2S2)  || \</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_I2S3)   == RCC_PERIPHCLK_I2S3)   || \</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_USB)   == RCC_PERIPHCLK_USB))</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#elif defined(STM32F103xE) || defined(STM32F103xG)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define IS_RCC_I2S2CLKSOURCE(__SOURCE__) ((__SOURCE__) == RCC_I2S2CLKSOURCE_SYSCLK)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define IS_RCC_I2S3CLKSOURCE(__SOURCE__) ((__SOURCE__) == RCC_I2S3CLKSOURCE_SYSCLK)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">               ((((__SELECTION__) &amp; RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  || \</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC)  || \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)  || \</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)   || \</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_USB)  == RCC_PERIPHCLK_USB))</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#elif defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"> || defined(STM32F103xB)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">               ((((__SELECTION__) &amp; RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)  || \</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)  || \</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB))</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">               ((((__SELECTION__) &amp; RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  || \</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define IS_RCC_USBPLLCLK_DIV(__USBCLK__) (((__USBCLK__) == RCC_USBCLKSOURCE_PLL)  || ((__USBCLK__) == RCC_USBCLKSOURCE_PLL_DIV1_5))</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span> </div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  uint32_t PLL2State;     </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  uint32_t PLL2MUL;         </div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  uint32_t HSEPrediv2Value;       </div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;} RCC_PLL2InitTypeDef;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html">  246</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;{</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">  248</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>;       </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  uint32_t Prediv1Source;       </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">  256</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a>;              </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a92007c1d01624a71cb277bf05b8d9a14">  259</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a92007c1d01624a71cb277bf05b8d9a14">HSEPredivValue</a>;       </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">  262</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a>;              </div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">  265</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">HSIState</a>;              </div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">  268</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">HSICalibrationValue</a>;   </div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">  271</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">LSIState</a>;              </div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">  274</a></span>&#160;  <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a> <a class="code" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>;         </div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  RCC_PLL2InitTypeDef PLL2;         </div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;} <a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;{</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  uint32_t PLLI2SMUL;         </div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  uint32_t HSEPrediv2Value;       </div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;} RCC_PLLI2SInitTypeDef;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html">  301</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;{</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">  303</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>;      </div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a831cc6023077b77683871743290aa720">  306</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a831cc6023077b77683871743290aa720">RTCClockSelection</a>;         </div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a28e358df2e95d000ccf4984cd14250e8">  309</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a28e358df2e95d000ccf4984cd14250e8">AdcClockSelection</a>;         </div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"> || defined(STM32F107xC)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  uint32_t I2s2ClockSelection;         </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  uint32_t I2s3ClockSelection;         </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  RCC_PLLI2SInitTypeDef PLLI2S;  </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  uint32_t UsbClockSelection;         </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;} <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC           0x00000001U</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC           0x00000002U</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"> || defined(STM32F107xC)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S2          0x00000004U</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S3          0x00000008U</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USB          0x00000010U</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define RCC_ADCPCLK2_DIV2              RCC_CFGR_ADCPRE_DIV2</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define RCC_ADCPCLK2_DIV4              RCC_CFGR_ADCPRE_DIV4</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define RCC_ADCPCLK2_DIV6              RCC_CFGR_ADCPRE_DIV6</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define RCC_ADCPCLK2_DIV8              RCC_CFGR_ADCPRE_DIV8</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"> || defined(STM32F107xC)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define RCC_I2S2CLKSOURCE_SYSCLK              0x00000000U</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define RCC_I2S2CLKSOURCE_PLLI2S_VCO          RCC_CFGR2_I2S2SRC</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define RCC_I2S3CLKSOURCE_SYSCLK              0x00000000U</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define RCC_I2S3CLKSOURCE_PLLI2S_VCO          RCC_CFGR2_I2S3SRC</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define RCC_USBCLKSOURCE_PLL              RCC_CFGR_USBPRE</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define RCC_USBCLKSOURCE_PLL_DIV1_5       0x00000000U</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define RCC_USBCLKSOURCE_PLL_DIV2              RCC_CFGR_OTGFSPRE</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define RCC_USBCLKSOURCE_PLL_DIV3              0x00000000U</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define RCC_PLLI2S_MUL8                   RCC_CFGR2_PLL3MUL8   </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define RCC_PLLI2S_MUL9                   RCC_CFGR2_PLL3MUL9   </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define RCC_PLLI2S_MUL10                  RCC_CFGR2_PLL3MUL10  </span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define RCC_PLLI2S_MUL11                  RCC_CFGR2_PLL3MUL11  </span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define RCC_PLLI2S_MUL12                  RCC_CFGR2_PLL3MUL12  </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define RCC_PLLI2S_MUL13                  RCC_CFGR2_PLL3MUL13  </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define RCC_PLLI2S_MUL14                  RCC_CFGR2_PLL3MUL14  </span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define RCC_PLLI2S_MUL16                  RCC_CFGR2_PLL3MUL16  </span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define RCC_PLLI2S_MUL20                  RCC_CFGR2_PLL3MUL20  </span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define RCC_PREDIV1_SOURCE_HSE           RCC_CFGR2_PREDIV1SRC_HSE</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define RCC_PREDIV1_SOURCE_PLL2          RCC_CFGR2_PREDIV1SRC_PLL2</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV1              0x00000000U</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"> || defined(STM32F100xE)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV2              RCC_CFGR2_PREDIV1_DIV2</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV3              RCC_CFGR2_PREDIV1_DIV3</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV4              RCC_CFGR2_PREDIV1_DIV4</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV5              RCC_CFGR2_PREDIV1_DIV5</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV6              RCC_CFGR2_PREDIV1_DIV6</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV7              RCC_CFGR2_PREDIV1_DIV7</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV8              RCC_CFGR2_PREDIV1_DIV8</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV9              RCC_CFGR2_PREDIV1_DIV9</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV10             RCC_CFGR2_PREDIV1_DIV10</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV11             RCC_CFGR2_PREDIV1_DIV11</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV12             RCC_CFGR2_PREDIV1_DIV12</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV13             RCC_CFGR2_PREDIV1_DIV13</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV14             RCC_CFGR2_PREDIV1_DIV14</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV15             RCC_CFGR2_PREDIV1_DIV15</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV16             RCC_CFGR2_PREDIV1_DIV16</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV2              RCC_CFGR_PLLXTPRE</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV1                RCC_CFGR2_PREDIV2_DIV1   </span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV2                RCC_CFGR2_PREDIV2_DIV2   </span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV3                RCC_CFGR2_PREDIV2_DIV3   </span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV4                RCC_CFGR2_PREDIV2_DIV4   </span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV5                RCC_CFGR2_PREDIV2_DIV5   </span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV6                RCC_CFGR2_PREDIV2_DIV6   </span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV7                RCC_CFGR2_PREDIV2_DIV7   </span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV8                RCC_CFGR2_PREDIV2_DIV8   </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV9                RCC_CFGR2_PREDIV2_DIV9   </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV10               RCC_CFGR2_PREDIV2_DIV10  </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV11               RCC_CFGR2_PREDIV2_DIV11  </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV12               RCC_CFGR2_PREDIV2_DIV12  </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV13               RCC_CFGR2_PREDIV2_DIV13  </span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV14               RCC_CFGR2_PREDIV2_DIV14  </span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV15               RCC_CFGR2_PREDIV2_DIV15  </span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV2_DIV16               RCC_CFGR2_PREDIV2_DIV16  </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define RCC_PLL2_NONE                      0x00000000U</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define RCC_PLL2_OFF                       0x00000001U</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define RCC_PLL2_ON                        0x00000002U</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define RCC_PLL2_MUL8                   RCC_CFGR2_PLL2MUL8   </span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define RCC_PLL2_MUL9                   RCC_CFGR2_PLL2MUL9   </span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define RCC_PLL2_MUL10                  RCC_CFGR2_PLL2MUL10  </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define RCC_PLL2_MUL11                  RCC_CFGR2_PLL2MUL11  </span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define RCC_PLL2_MUL12                  RCC_CFGR2_PLL2MUL12  </span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define RCC_PLL2_MUL13                  RCC_CFGR2_PLL2MUL13  </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define RCC_PLL2_MUL14                  RCC_CFGR2_PLL2MUL14  </span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define RCC_PLL2_MUL16                  RCC_CFGR2_PLL2MUL16  </span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define RCC_PLL2_MUL20                  RCC_CFGR2_PLL2MUL20  </span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL2                    RCC_CFGR_PLLMULL2</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL3                    RCC_CFGR_PLLMULL3</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL4                    RCC_CFGR_PLLMULL4</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL5                    RCC_CFGR_PLLMULL5</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL6                    RCC_CFGR_PLLMULL6</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL7                    RCC_CFGR_PLLMULL7</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL8                    RCC_CFGR_PLLMULL8</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL9                    RCC_CFGR_PLLMULL9</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL6_5                  RCC_CFGR_PLLMULL6_5</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL10                   RCC_CFGR_PLLMULL10</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL11                   RCC_CFGR_PLLMULL11</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL12                   RCC_CFGR_PLLMULL12</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL13                   RCC_CFGR_PLLMULL13</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL14                   RCC_CFGR_PLLMULL14</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL15                   RCC_CFGR_PLLMULL15</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL16                   RCC_CFGR_PLLMULL16</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_NOCLOCK           ((uint32_t)RCC_CFGR_MCO_NOCLOCK)</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_SYSCLK            ((uint32_t)RCC_CFGR_MCO_SYSCLK)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSI               ((uint32_t)RCC_CFGR_MCO_HSI)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSE               ((uint32_t)RCC_CFGR_MCO_HSE)</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK            ((uint32_t)RCC_CFGR_MCO_PLLCLK_DIV2)</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_PLL2CLK           ((uint32_t)RCC_CFGR_MCO_PLL2CLK)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_PLL3CLK_DIV2      ((uint32_t)RCC_CFGR_MCO_PLL3CLK_DIV2)</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_EXT_HSE           ((uint32_t)RCC_CFGR_MCO_EXT_HSE)</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_PLL3CLK           ((uint32_t)RCC_CFGR_MCO_PLL3CLK)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define RCC_IT_PLL2RDY                   ((uint8_t)RCC_CIR_PLL2RDYF)</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define RCC_IT_PLLI2SRDY                 ((uint8_t)RCC_CIR_PLL3RDYF)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/* Flags in the CR register */</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define RCC_FLAG_PLL2RDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_PLL2RDY_Pos))</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLI2SRDY                ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_PLL3RDY_Pos))</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) || defined  (STM32F107xC)\</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"> || defined  (STM32F100xE)</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA2EN);\</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA2EN);\</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA2EN))</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F105xC || STM32F107xC || STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"> || defined(STM32F103xG) || defined  (STM32F100xE)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FSMCEN);\</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FSMCEN);\</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_FSMCEN))</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SDIOEN);\</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SDIOEN);\</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_SDIOEN))</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_OTGFSEN);\</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_OTGFSEN);\</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE()       (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_OTGFSEN))</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#if defined(STM32F107xC)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ETHMACEN);\</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ETHMACEN);\</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ETHMACTXEN);\</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ETHMACTXEN);\</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ETHMACRXEN);\</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ETHMACRXEN);\</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_DISABLE()      (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_ETHMACEN))</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_DISABLE()    (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_ETHMACTXEN))</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_DISABLE()    (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_ETHMACRXEN))</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_CLK_ENABLE() do {                                     \</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMAC_CLK_ENABLE();      \</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMACTX_CLK_ENABLE();    \</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMACRX_CLK_ENABLE();    \</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_CLK_DISABLE()  do {                                      \</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">                                          __HAL_RCC_ETHMACTX_CLK_DISABLE();    \</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">                                          __HAL_RCC_ETHMACRX_CLK_DISABLE();    \</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">                                          __HAL_RCC_ETHMAC_CLK_DISABLE();      \</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                                     </div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F107xC*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) || defined  (STM32F107xC)\</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"> || defined  (STM32F100xE)</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA2EN)) != RESET)</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA2EN)) == RESET)</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F105xC || STM32F107xC || STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"> || defined(STM32F103xG) || defined  (STM32F100xE)</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FSMCEN)) != RESET)</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FSMCEN)) == RESET)</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG)</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SDIOEN)) != RESET)</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SDIOEN)) == RESET)</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_OTGFSEN)) != RESET)</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_OTGFSEN)) == RESET)</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#if defined(STM32F107xC)</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACEN)) != RESET)</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACEN)) == RESET)</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACTXEN)) != RESET)</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACTXEN)) == RESET)</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACRXEN)) != RESET)</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACRXEN)) == RESET)</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F107xC*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#if defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE)\</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) ||defined(STM32F107xC)</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#if defined(STM32F100xB) || defined(STM32F100xE) || defined(STM32F101xB)\</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"> || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F102xB)\</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI2EN))</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C2EN))</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USBEN);\</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USBEN);\</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_CLK_DISABLE()         (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USBEN))</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM5EN))</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()         (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || (...) || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#if defined(STM32F100xB) || defined  (STM32F100xE)</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()         (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_DISABLE()         (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CECEN))</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#ifdef STM32F100xE</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM5EN))</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103xG)</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103xG*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#if defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE)\</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) ||defined(STM32F107xC)</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) != RESET)</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) == RESET)</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#if defined(STM32F100xB) || defined(STM32F100xE) || defined(STM32F101xB)\</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor"> || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F102xB)\</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET)</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET)</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) != RESET)</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) == RESET)</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET)</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET)</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) != RESET)</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) == RESET)</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USBEN)) != RESET)</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USBEN)) == RESET)</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) != RESET)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) == RESET)</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET)</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET)</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET)</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET)</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET)</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET)</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET)</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET)</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET)</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || (...) || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#if defined(STM32F100xB) || defined  (STM32F100xE)</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET)</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET)</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET)</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET)</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) != RESET)</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) == RESET)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#ifdef STM32F100xE</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) != RESET)</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) == RESET)</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET)</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET)</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET)</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET)</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET)</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET)</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET)</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET)</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET)</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET)</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) != RESET)</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) == RESET)</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET)</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET)</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103xG)</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET)</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET)</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103xG*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103x6) || defined(STM32F103xB)\</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F103xE)\</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor"> || defined(STM32F103xG)</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()        (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103x6 || STM32F103xB || STM32F105xC || STM32F107xC || STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#if defined(STM32F100xB) || defined(STM32F100xE)</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM15EN);\</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM15EN);\</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM16EN);\</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM16EN);\</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM17EN);\</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM17EN);\</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM15EN))</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM16EN))</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM17EN))</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#if defined(STM32F100xE) || defined(STM32F101xB) || defined(STM32F101xE)\</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor"> || defined(STM32F101xG) || defined(STM32F100xB) || defined(STM32F103xB)\</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor"> || defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor"> || defined(STM32F107xC)</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPEEN);\</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPEEN);\</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPEEN))</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101x6 || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor"> || defined(STM32F103xG)</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPFEN);\</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPFEN);\</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPGEN);\</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPGEN);\</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPFEN))</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPGEN))</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG)</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()        (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_DISABLE()        (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#if defined(STM32F100xE)</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPFEN);\</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPFEN);\</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPGEN);\</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPGEN);\</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPFEN))</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPGEN))</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103xG)</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_DISABLE()        (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM9EN))</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM11EN))</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103x6) || defined(STM32F103xB)\</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F103xE)\</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor"> || defined(STM32F103xG)</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) != RESET)</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) == RESET)</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103x6 || STM32F103xB || STM32F105xC || STM32F107xC || STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#if defined(STM32F100xB) || defined(STM32F100xE)</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM15EN)) != RESET)</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM15EN)) == RESET)</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM16EN)) != RESET)</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM16EN)) == RESET)</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM17EN)) != RESET)</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM17EN)) == RESET)</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#if defined(STM32F100xE) || defined(STM32F101xB) || defined(STM32F101xE)\</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor"> || defined(STM32F101xG) || defined(STM32F100xB) || defined(STM32F103xB)\</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor"> || defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor"> || defined(STM32F107xC)</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPEEN)) != RESET)</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPEEN)) == RESET)</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101x6 || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor"> || defined(STM32F103xG)</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPFEN)) != RESET)</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPFEN)) == RESET)</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPGEN)) != RESET)</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPGEN)) == RESET)</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG)</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) != RESET)</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) == RESET)</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) != RESET)</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) == RESET)</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#if defined(STM32F100xE)</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPFEN)) != RESET)</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPFEN)) == RESET)</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPGEN)) != RESET)</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPGEN)) == RESET)</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103xG)</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) != RESET)</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) == RESET)</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET)</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET)</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) != RESET)</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) == RESET)</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB_FORCE_RESET()         (RCC-&gt;AHBRSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()       (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_OTGFSRST))</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#if defined(STM32F107xC)</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_FORCE_RESET()      (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_ETHMACRST))</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB_RELEASE_RESET()       (RCC-&gt;AHBRSTR = 0x00)</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET()     (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_OTGFSRST))</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#if defined(STM32F107xC)</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_RELEASE_RESET()    (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_ETHMACRST))</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#if defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE)\</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) ||defined(STM32F107xC)</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#if defined(STM32F100xB) || defined(STM32F100xE) || defined(STM32F101xB)\</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor"> || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F102xB)\</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_FORCE_RESET()         (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USBRST))</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USBRST))</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM5RST))</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()         (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM5RST))</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || (...) || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#if defined(STM32F100xB) || defined  (STM32F100xE)</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()         (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_FORCE_RESET()         (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CECRST))</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CECRST))</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#if defined  (STM32F100xE)</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM5RST))</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM5RST))</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103xG)</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103x6) || defined(STM32F103xB)\</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F103xE)\</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor"> || defined(STM32F103xG)</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_FORCE_RESET()        (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADC2RST))</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADC2RST))</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103x6 || STM32F103xB || STM32F105xC || STM32F107xC || STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#if defined(STM32F100xB) || defined(STM32F100xE)</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM15RST))</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM16RST))</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM17RST))</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM15RST))</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM16RST))</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM17RST))</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#if defined(STM32F100xE) || defined(STM32F101xB) || defined(STM32F101xE)\</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor"> || defined(STM32F101xG) || defined(STM32F100xB) || defined(STM32F103xB)\</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor"> || defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor"> || defined(STM32F107xC)</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPERST))</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPERST))</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101x6 || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor"> || defined(STM32F103xG)</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPFRST))</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPGRST))</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPFRST))</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPGRST))</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG)</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()        (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_FORCE_RESET()        (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADC3RST))</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADC3RST))</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#if defined(STM32F100xE)</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPFRST))</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPGRST))</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPFRST))</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPGRST))</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103xG)</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_FORCE_RESET()        (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM9RST))</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM11RST))</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM9RST))</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM11RST))</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103xG*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor"> || defined(STM32F100xE)</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__) MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1, (uint32_t)(__HSE_PREDIV_VALUE__))</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___h_s_e___configuration.html#gafc6bfe4fd172ea49871172fa137b60e0"> 1619</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__) \</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR,RCC_CFGR_PLLXTPRE, (uint32_t)(__HSE_PREDIV_VALUE__))</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor"> || defined(STM32F100xE)</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_GET_PREDIV() READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1)</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___h_s_e___configuration.html#ga33799456f6dcbcdb9e66374277083d4c"> 1635</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_GET_PREDIV() READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PLLXTPRE)</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE)</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE)</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SMUL__)\</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">          MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PLL3MUL,(__PLLI2SMUL__))</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_CONFIG(__USBCLKSOURCE__) \</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_USBPRE, (uint32_t)(__USBCLKSOURCE__))</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_USBPRE)))</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_CONFIG(__USBCLKSOURCE__) \</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_OTGFSPRE, (uint32_t)(__USBCLKSOURCE__))</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_OTGFSPRE)))</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___configuration.html#ga4c75b81d1b7d65cda934c9f1350ea97b"> 1739</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC_CONFIG(__ADCCLKSOURCE__) \</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_ADCPRE, (uint32_t)(__ADCCLKSOURCE__))</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___configuration.html#ga2ee9f1838a8450f949b548a06ed3bc58"> 1749</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_ADC_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_ADCPRE)))</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_PREDIV2_CONFIG(__HSE_PREDIV2_VALUE__) \</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV2, (uint32_t)(__HSE_PREDIV2_VALUE__))</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;                  </div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_GET_PREDIV2() READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV2)</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL2_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLL2ON_BB = ENABLE)</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL2_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLL2ON_BB = DISABLE)</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL2_CONFIG(__PLL2MUL__)\</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">          MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PLL2MUL,(__PLL2MUL__))</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S2_CONFIG(__I2S2CLKSOURCE__) \</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_I2S2SRC, (uint32_t)(__I2S2CLKSOURCE__))</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2S2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_I2S2SRC)))</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S3_CONFIG(__I2S2CLKSOURCE__) \</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_I2S3SRC, (uint32_t)(__I2S2CLKSOURCE__))</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2S3_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_I2S3SRC)))</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<a class="code" href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_PeriphCLKConfig(<a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit);</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="keywordtype">void</span>              HAL_RCCEx_GetPeriphCLKConfig(<a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit);</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;uint32_t          HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk);</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<a class="code" href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit);</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<a class="code" href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_DisablePLLI2S(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<a class="code" href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_EnablePLL2(RCC_PLL2InitTypeDef  *PLL2Init);</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<a class="code" href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_DisablePLL2(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;}</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_HAL_RCC_EX_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;</div><div class="ttc" id="stm32f1xx__hal__def_8h_html"><div class="ttname"><a href="stm32f1xx__hal__def_8h.html">stm32f1xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions. </div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a82dae3f6a5ae6c184bd1b95a88d41fc2"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">RCC_PeriphCLKInitTypeDef::PeriphClockSelection</a></div><div class="ttdeci">uint32_t PeriphClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00303">stm32f1xx_hal_rcc_ex.h:303</a></div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_ad28b977e258a3ee788cd6c2d72430c30"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00268">stm32f1xx_hal_rcc_ex.h:268</a></div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a28e358df2e95d000ccf4984cd14250e8"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a28e358df2e95d000ccf4984cd14250e8">RCC_PeriphCLKInitTypeDef::AdcClockSelection</a></div><div class="ttdeci">uint32_t AdcClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00309">stm32f1xx_hal_rcc_ex.h:309</a></div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a49183e0be5cf522de0fa1968df0bf0d7"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00265">stm32f1xx_hal_rcc_ex.h:265</a></div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc_8h_source.html#l00066">stm32f1xx_hal_rcc.h:66</a></div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a7ec4025786fa81e2a4bfc42832c0eddf"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00274">stm32f1xx_hal_rcc_ex.h:274</a></div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_ad499b1bbeeb8096235b534a9bfa53c9d"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00256">stm32f1xx_hal_rcc_ex.h:256</a></div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_abb72dd5bfb99667e36d99b6887f80a0a"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00262">stm32f1xx_hal_rcc_ex.h:262</a></div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a></div><div class="ttdoc">RCC extended clocks structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00301">stm32f1xx_hal_rcc_ex.h:301</a></div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a92007c1d01624a71cb277bf05b8d9a14"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a92007c1d01624a71cb277bf05b8d9a14">RCC_OscInitTypeDef::HSEPredivValue</a></div><div class="ttdeci">uint32_t HSEPredivValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00259">stm32f1xx_hal_rcc_ex.h:259</a></div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a23b9d1da2a92936c618d2416406275a3"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00248">stm32f1xx_hal_rcc_ex.h:248</a></div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00246">stm32f1xx_hal_rcc_ex.h:246</a></div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a9acc15f6278f950ef02d5d6f819f68e8"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00271">stm32f1xx_hal_rcc_ex.h:271</a></div></div>
<div class="ttc" id="stm32f1xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__def_8h_source.html#l00059">stm32f1xx_hal_def.h:59</a></div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a831cc6023077b77683871743290aa720"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a831cc6023077b77683871743290aa720">RCC_PeriphCLKInitTypeDef::RTCClockSelection</a></div><div class="ttdeci">uint32_t RTCClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1xx__hal__rcc__ex_8h_source.html#l00306">stm32f1xx_hal_rcc_ex.h:306</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
