Timing Analyzer report for FPGACode
Mon Oct 13 00:24:24 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; FPGACode                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.53        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.1%      ;
;     Processor 3            ;   5.5%      ;
;     Processor 4            ;   4.5%      ;
;     Processors 5-16        ;   2.6%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; timings.sdc   ; OK     ; Mon Oct 13 00:24:23 2025 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; main_clk ; c_pll|altpll_component|auto_generated|pll1|inclk[0] ; { c_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; main_clk                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { MAIN_CLK }                                          ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 117.07 MHz ; 117.07 MHz      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.458 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.410 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.351 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.781 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.696 ; 0.000         ;
; main_clk                                          ; 9.858 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.458 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.472     ; 8.071      ;
; 1.473 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.472     ; 8.056      ;
; 1.485 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 8.042      ;
; 1.492 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 8.035      ;
; 1.513 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 8.013      ;
; 1.513 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 8.014      ;
; 1.604 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.472     ; 7.925      ;
; 1.619 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.472     ; 7.910      ;
; 1.631 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.896      ;
; 1.638 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.889      ;
; 1.641 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.885      ;
; 1.648 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.879      ;
; 1.659 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.867      ;
; 1.659 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.868      ;
; 1.750 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.472     ; 7.779      ;
; 1.765 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.472     ; 7.764      ;
; 1.777 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.750      ;
; 1.784 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.743      ;
; 1.786 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.002      ; 8.217      ;
; 1.787 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.739      ;
; 1.793 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.357      ; 8.565      ;
; 1.793 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.357      ; 8.565      ;
; 1.794 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.733      ;
; 1.801 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.125      ;
; 1.805 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.721      ;
; 1.805 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.722      ;
; 1.817 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.004      ; 8.188      ;
; 1.837 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.357      ; 8.521      ;
; 1.837 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.357      ; 8.521      ;
; 1.841 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 8.160      ;
; 1.845 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 8.159      ;
; 1.845 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.081      ;
; 1.853 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.357      ; 8.505      ;
; 1.853 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.357      ; 8.505      ;
; 1.861 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.065      ;
; 1.896 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[7]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.472     ; 7.633      ;
; 1.911 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.472     ; 7.618      ;
; 1.923 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[7]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.604      ;
; 1.930 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.597      ;
; 1.933 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.593      ;
; 1.940 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.587      ;
; 1.951 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[7]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.575      ;
; 1.951 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[7]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.576      ;
; 1.952 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.357      ; 8.406      ;
; 1.952 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.357      ; 8.406      ;
; 1.960 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.966      ;
; 1.973 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 8.031      ;
; 1.980 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.004      ; 8.025      ;
; 2.014 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.907      ;
; 2.016 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.905      ;
; 2.017 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.904      ;
; 2.023 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.898      ;
; 2.023 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.898      ;
; 2.042 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[5]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.472     ; 7.487      ;
; 2.042 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.357      ; 8.316      ;
; 2.042 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.357      ; 8.316      ;
; 2.050 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.876      ;
; 2.057 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[6]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.472     ; 7.472      ;
; 2.058 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.863      ;
; 2.060 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.861      ;
; 2.061 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.860      ;
; 2.062 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.859      ;
; 2.062 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.859      ;
; 2.067 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.854      ;
; 2.067 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.854      ;
; 2.069 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[5]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.458      ;
; 2.075 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.846      ;
; 2.076 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[6]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.451      ;
; 2.077 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.844      ;
; 2.078 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.843      ;
; 2.079 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[6]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.447      ;
; 2.084 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.837      ;
; 2.084 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.837      ;
; 2.086 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[6]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.441      ;
; 2.097 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[5]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.429      ;
; 2.097 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[5]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.430      ;
; 2.098 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.357      ; 8.260      ;
; 2.098 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.357      ; 8.260      ;
; 2.106 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.820      ;
; 2.106 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.815      ;
; 2.106 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.815      ;
; 2.111 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.816      ;
; 2.116 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.811      ;
; 2.119 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.808      ;
; 2.123 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.804      ;
; 2.123 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.798      ;
; 2.123 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.798      ;
; 2.146 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.781      ;
; 2.150 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.777      ;
; 2.151 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.770      ;
; 2.152 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.769      ;
; 2.152 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.769      ;
; 2.154 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.767      ;
; 2.157 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.764      ;
; 2.159 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.762      ;
; 2.160 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.761      ;
; 2.166 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.755      ;
; 2.166 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.755      ;
; 2.188 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[3]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.472     ; 7.341      ;
; 2.192 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.729      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.410 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[5]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.148      ;
; 0.416 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[0]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.154      ;
; 0.417 ; axi4s_interconnect:c_interconnect|PA_TX_tlast_reg                      ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.155      ;
; 0.434 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[0]               ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.166      ;
; 0.436 ; ringbuffer:c_eth0_rb|wr_ptr[0]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.169      ;
; 0.436 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[5]               ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.168      ;
; 0.441 ; ringbuffer:c_eth0_rb|wr_ptr[5]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.174      ;
; 0.443 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]               ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.174      ;
; 0.447 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]              ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.758      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.AXI           ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.AXI                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                    ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_ctrl:c_trigger_ctrl|r_resetn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|occ_words[11]                                     ; ringbuffer:c_eth1_rb|occ_words[11]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|dropping                                          ; ringbuffer:c_eth1_rb|dropping                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth1_rb|in_packet                                         ; ringbuffer:c_eth1_rb|in_packet                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|occ_words[11]                                     ; ringbuffer:c_eth0_rb|occ_words[11]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|dropping                                          ; ringbuffer:c_eth0_rb|dropping                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|in_packet                                         ; ringbuffer:c_eth0_rb|in_packet                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_DATA  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_DATA                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_WAIT  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_WAIT                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_IDLE  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_IDLE                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_DATA  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_DATA                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_WAIT  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_WAIT                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_SIZE  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_SIZE                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_IDLE  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_IDLE                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SIZE     ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SIZE                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD      ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA     ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.AXI           ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.AXI                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|final                    ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|final                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect           ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand               ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.599      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.599      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.599      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.599      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.599      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.599      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.599      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.599      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.599      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.599      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.599      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.599      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.604      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.604      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.600      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.604      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.600      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.604      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.600      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.604      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.600      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 5.605      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 5.605      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 5.605      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 5.605      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 5.605      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 5.605      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 5.605      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 5.605      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 5.605      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 5.605      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.604      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.606      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.606      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.606      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.606      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.606      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.606      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.606      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.606      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.606      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.606      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.601      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.601      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.601      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.601      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.601      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.602      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.602      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.602      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.602      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.601      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.601      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 5.605      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.604      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.604      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.604      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.604      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.604      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.606      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.593      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.593      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.593      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.593      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.593      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.593      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.588      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.593      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.593      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.593      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.593      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.593      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.594      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.600      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.600      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.600      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.600      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.600      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_valid            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.602      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.594      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.594      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.594      ;
; 4.351 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.595      ;
+-------+----------------------------------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.781 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.116      ;
; 4.781 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.116      ;
; 4.781 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.116      ;
; 4.781 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.116      ;
; 4.781 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.116      ;
; 4.781 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.116      ;
; 4.781 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.116      ;
; 4.781 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.116      ;
; 4.781 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.116      ;
; 4.781 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.116      ;
; 4.781 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.116      ;
; 4.782 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.123      ;
; 4.782 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.123      ;
; 4.782 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.123      ;
; 4.782 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.123      ;
; 4.782 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.123      ;
; 4.782 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.123      ;
; 4.782 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.123      ;
; 4.782 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.123      ;
; 4.782 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.123      ;
; 4.782 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.123      ;
; 4.782 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.123      ;
; 4.782 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.123      ;
; 4.792 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[7]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.122      ;
; 4.792 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[6]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.122      ;
; 4.792 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[5]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.122      ;
; 4.792 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[4]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.122      ;
; 4.792 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[3]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.122      ;
; 4.792 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[2]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.122      ;
; 4.792 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[1]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.122      ;
; 4.792 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|current_state.SIPO_DATA                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.122      ;
; 4.792 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|cnt[2]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.122      ;
; 4.792 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|cnt[0]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.122      ;
; 4.792 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|cnt[1]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.122      ;
; 4.792 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|cnt[3]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.122      ;
; 4.793 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 5.098      ;
; 4.793 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SIZE                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 5.098      ;
; 4.793 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 5.098      ;
; 4.793 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 5.098      ;
; 4.793 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 5.098      ;
; 4.793 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 5.098      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_END                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 5.098      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 5.098      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 5.098      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 5.103      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_DATA               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 5.091      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_WAIT               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 5.091      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_LAST               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 5.091      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_SIZE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 5.091      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 5.091      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.090      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.090      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.090      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.090      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.090      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.090      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.090      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.090      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.090      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.090      ;
; 4.795 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.090      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 5.097      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.126      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.126      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.126      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.126      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 5.118      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 5.118      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 5.118      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 5.118      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 5.118      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 5.118      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 5.118      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 5.118      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 5.118      ;
; 4.796 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.126      ;
; 4.797 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.126      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.055 ns




+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 127.63 MHz ; 127.63 MHz      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.165 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.391 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.743 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.291 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.673 ; 0.000         ;
; main_clk                                          ; 9.855 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.165 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.420      ;
; 2.192 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.393      ;
; 2.204 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.381      ;
; 2.229 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.355      ;
; 2.231 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.354      ;
; 2.270 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.315      ;
; 2.291 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.294      ;
; 2.318 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.267      ;
; 2.330 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.255      ;
; 2.355 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.229      ;
; 2.357 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.228      ;
; 2.357 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.228      ;
; 2.394 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.190      ;
; 2.396 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.189      ;
; 2.417 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.168      ;
; 2.444 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.141      ;
; 2.456 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.129      ;
; 2.481 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.103      ;
; 2.483 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.102      ;
; 2.483 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.102      ;
; 2.485 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.029      ; 7.546      ;
; 2.497 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.436      ;
; 2.518 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.035      ; 7.519      ;
; 2.519 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.414      ;
; 2.520 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.064      ;
; 2.522 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.063      ;
; 2.524 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.409      ;
; 2.526 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 7.809      ;
; 2.526 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 7.809      ;
; 2.543 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[7]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.042      ;
; 2.548 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 7.787      ;
; 2.548 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 7.787      ;
; 2.551 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.029      ; 7.480      ;
; 2.553 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 7.782      ;
; 2.553 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 7.782      ;
; 2.555 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 7.481      ;
; 2.570 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[7]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.015      ;
; 2.582 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 7.003      ;
; 2.607 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[7]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.977      ;
; 2.609 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 6.976      ;
; 2.609 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[7]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 6.976      ;
; 2.646 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.938      ;
; 2.648 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 6.937      ;
; 2.669 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[5]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 6.916      ;
; 2.683 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.035      ; 7.354      ;
; 2.693 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.240      ;
; 2.696 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[5]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 6.889      ;
; 2.696 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.237      ;
; 2.701 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.228      ;
; 2.708 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[6]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 6.877      ;
; 2.713 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 7.622      ;
; 2.713 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 7.622      ;
; 2.720 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 7.316      ;
; 2.725 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 7.610      ;
; 2.725 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 7.610      ;
; 2.728 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.201      ;
; 2.731 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.203      ;
; 2.732 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.197      ;
; 2.733 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[5]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.851      ;
; 2.735 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[6]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 6.850      ;
; 2.735 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[5]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 6.850      ;
; 2.735 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.199      ;
; 2.735 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.194      ;
; 2.740 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.189      ;
; 2.741 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.188      ;
; 2.753 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.181      ;
; 2.757 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.177      ;
; 2.758 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.176      ;
; 2.759 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.170      ;
; 2.762 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.172      ;
; 2.762 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.167      ;
; 2.763 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.166      ;
; 2.767 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.162      ;
; 2.768 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.161      ;
; 2.772 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[6]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.812      ;
; 2.774 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[6]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 6.811      ;
; 2.776 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.154      ;
; 2.776 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.154      ;
; 2.777 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.153      ;
; 2.777 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.153      ;
; 2.794 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.135      ;
; 2.795 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[3]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 6.790      ;
; 2.797 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.132      ;
; 2.802 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.127      ;
; 2.803 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.126      ;
; 2.803 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.127      ;
; 2.803 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.127      ;
; 2.820 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.113      ;
; 2.822 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[3]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 6.763      ;
; 2.830 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.099      ;
; 2.832 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.097      ;
; 2.832 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.097      ;
; 2.833 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.096      ;
; 2.834 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[4]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 6.751      ;
; 2.840 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 7.495      ;
; 2.840 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 7.495      ;
; 2.842 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.087      ;
; 2.844 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.085      ;
; 2.857 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.072      ;
; 2.859 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[3]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.725      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.391 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[5]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.050      ;
; 0.397 ; axi4s_interconnect:c_interconnect|PA_TX_tlast_reg                      ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.056      ;
; 0.398 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[0]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.057      ;
; 0.400 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]              ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.684      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_ctrl:c_trigger_ctrl|r_resetn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|btn                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|occ_words[11]                                     ; ringbuffer:c_eth1_rb|occ_words[11]                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|dropping                                          ; ringbuffer:c_eth1_rb|dropping                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|in_packet                                         ; ringbuffer:c_eth1_rb|in_packet                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|occ_words[11]                                     ; ringbuffer:c_eth0_rb|occ_words[11]                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|dropping                                          ; ringbuffer:c_eth0_rb|dropping                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|in_packet                                         ; ringbuffer:c_eth0_rb|in_packet                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_DATA  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_DATA                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_WAIT  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_WAIT                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_IDLE  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_IDLE                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand               ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand               ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD      ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA     ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect           ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.AXI           ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.AXI                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                    ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]              ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]              ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]              ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_DATA  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_DATA                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_WAIT  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_WAIT                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_SIZE  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_SIZE                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_IDLE  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_IDLE                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SIZE     ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SIZE                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD      ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.211      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.211      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.211      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.211      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.211      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.211      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.211      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.211      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.211      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.211      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.211      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.211      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.215      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.215      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.215      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.215      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 5.220      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 5.220      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 5.220      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 5.220      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 5.220      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 5.220      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 5.220      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 5.220      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 5.220      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 5.220      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.216      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.216      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.216      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.216      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.216      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.216      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.216      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 5.220      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.215      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.215      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.215      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.215      ;
; 4.743 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 5.215      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.200      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.200      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.200      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.200      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.216      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.216      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.216      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.216      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.216      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.216      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 5.220      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 5.220      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 5.220      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 5.220      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 5.220      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 5.220      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 5.220      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 5.220      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 5.220      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 5.220      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 5.218      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 5.218      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 5.218      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 5.218      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.216      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.216      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.216      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.216      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.216      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 5.220      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.210      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.210      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.210      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.210      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.210      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.210      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.210      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.210      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.210      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.207      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.207      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.207      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.207      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.207      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.207      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.205      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.207      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.207      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.207      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.207      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.207      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 5.211      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 5.211      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 5.211      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 5.211      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 5.211      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.208      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_valid            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 5.218      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.210      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.208      ;
; 4.744 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 5.211      ;
+-------+----------------------------------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.291 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.602      ;
; 4.291 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.602      ;
; 4.291 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.602      ;
; 4.291 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.602      ;
; 4.291 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.602      ;
; 4.291 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.602      ;
; 4.291 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.602      ;
; 4.291 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.602      ;
; 4.291 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.602      ;
; 4.291 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.602      ;
; 4.291 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.602      ;
; 4.291 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.602      ;
; 4.293 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.595      ;
; 4.293 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.595      ;
; 4.293 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.595      ;
; 4.293 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.595      ;
; 4.293 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.595      ;
; 4.293 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.595      ;
; 4.293 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.595      ;
; 4.293 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.595      ;
; 4.293 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.595      ;
; 4.293 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.595      ;
; 4.293 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.595      ;
; 4.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[7]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.601      ;
; 4.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[6]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.601      ;
; 4.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[5]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.601      ;
; 4.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[4]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.601      ;
; 4.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[3]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.601      ;
; 4.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[2]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.601      ;
; 4.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[1]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.601      ;
; 4.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|current_state.SIPO_DATA                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.601      ;
; 4.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|cnt[2]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.601      ;
; 4.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|cnt[0]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.601      ;
; 4.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|cnt[1]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.601      ;
; 4.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|cnt[3]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.601      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_DATA               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.571      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_WAIT               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.571      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_LAST               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.571      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_SIZE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.571      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.571      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.301 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.583      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_END                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.578      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.578      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.584      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.584      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.584      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.584      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.584      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.584      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.584      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.584      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.584      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.584      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.578      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 4.570      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 4.570      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 4.570      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 4.570      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 4.570      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 4.570      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 4.570      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 4.570      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 4.570      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 4.570      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 4.570      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.605      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.605      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.605      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.605      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.605      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.605      ;
; 4.302 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.605      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.579      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SIZE                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.579      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.579      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.579      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.579      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.578      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.579      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.600      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.597      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.598      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.598      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.598      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.598      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.598      ;
; 4.303 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.598      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.279 ns




+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.406 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.139 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.337 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.142 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.733 ; 0.000         ;
; main_clk                                          ; 9.423 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.406 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.361      ;
; 6.434 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.333      ;
; 6.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.502      ;
; 6.459 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.495      ;
; 6.464 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.490      ;
; 6.470 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.297      ;
; 6.471 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 3.659      ;
; 6.471 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 3.659      ;
; 6.474 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.293      ;
; 6.478 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 3.652      ;
; 6.478 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 3.652      ;
; 6.483 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 3.647      ;
; 6.483 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 3.647      ;
; 6.490 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.277      ;
; 6.494 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.273      ;
; 6.498 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.269      ;
; 6.502 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.265      ;
; 6.504 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 3.262      ;
; 6.508 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 3.258      ;
; 6.515 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.437      ;
; 6.516 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.436      ;
; 6.517 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.435      ;
; 6.524 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.428      ;
; 6.525 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.427      ;
; 6.528 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.424      ;
; 6.529 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.423      ;
; 6.530 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.422      ;
; 6.530 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.422      ;
; 6.531 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.421      ;
; 6.532 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.422      ;
; 6.532 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.420      ;
; 6.537 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.415      ;
; 6.538 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.229      ;
; 6.538 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.414      ;
; 6.539 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.413      ;
; 6.540 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.412      ;
; 6.542 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.225      ;
; 6.551 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 3.579      ;
; 6.551 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 3.579      ;
; 6.558 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.209      ;
; 6.561 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.393      ;
; 6.562 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.205      ;
; 6.566 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.201      ;
; 6.570 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.197      ;
; 6.572 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 3.194      ;
; 6.576 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 3.190      ;
; 6.580 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 3.550      ;
; 6.580 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 3.550      ;
; 6.584 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.368      ;
; 6.584 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.368      ;
; 6.585 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.367      ;
; 6.588 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.367      ;
; 6.588 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.364      ;
; 6.591 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.361      ;
; 6.591 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.361      ;
; 6.592 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.363      ;
; 6.593 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.365      ;
; 6.594 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.358      ;
; 6.595 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.357      ;
; 6.595 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.360      ;
; 6.596 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.356      ;
; 6.597 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.355      ;
; 6.597 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.355      ;
; 6.598 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.354      ;
; 6.599 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.353      ;
; 6.599 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.353      ;
; 6.599 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.356      ;
; 6.600 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.354      ;
; 6.600 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.352      ;
; 6.600 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.355      ;
; 6.601 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.351      ;
; 6.603 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.349      ;
; 6.603 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.349      ;
; 6.604 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.348      ;
; 6.604 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.348      ;
; 6.604 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.348      ;
; 6.604 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.351      ;
; 6.606 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.161      ;
; 6.606 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.346      ;
; 6.606 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.346      ;
; 6.608 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.344      ;
; 6.609 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.343      ;
; 6.610 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.157      ;
; 6.610 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.342      ;
; 6.615 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.345      ;
; 6.616 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.336      ;
; 6.617 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.335      ;
; 6.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.334      ;
; 6.618 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.334      ;
; 6.619 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 3.341      ;
; 6.619 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 3.511      ;
; 6.619 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 3.511      ;
; 6.621 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.337      ;
; 6.621 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.333      ;
; 6.622 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.332      ;
; 6.623 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.331      ;
; 6.626 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.141      ;
; 6.627 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.327      ;
; 6.628 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.326      ;
; 6.628 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.326      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.139 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[5]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.468      ;
; 0.142 ; axi4s_interconnect:c_interconnect|PA_TX_tlast_reg                      ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.471      ;
; 0.149 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[0]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.478      ;
; 0.151 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[0]               ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.151 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[5]               ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.157 ; ringbuffer:c_eth0_rb|wr_ptr[0]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.483      ;
; 0.157 ; ringbuffer:c_eth0_rb|wr_ptr[5]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.483      ;
; 0.160 ; ringbuffer:c_eth1_rb|rd_ptr[6]                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; ringbuffer:c_eth1_rb|rd_ptr[8]                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[4]               ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]               ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; ringbuffer:c_eth1_rb|rd_ptr[4]                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.164 ; ringbuffer:c_eth1_rb|rd_ptr[2]                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[2]               ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.166 ; ringbuffer:c_eth1_rb|rd_ptr[3]                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; ringbuffer:c_eth0_rb|rd_ptr[4]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.484      ;
; 0.166 ; ringbuffer:c_eth0_rb|wr_ptr[2]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.167 ; ringbuffer:c_eth0_rb|wr_ptr[1]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[2]               ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.170 ; ringbuffer:c_eth1_rb|wr_ptr[4]                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.493      ;
; 0.170 ; ringbuffer:c_eth1_rb|rd_ptr[8]                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.494      ;
; 0.171 ; ringbuffer:c_eth0_rb|rd_ptr[8]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.489      ;
; 0.173 ; ringbuffer:c_eth0_rb|wr_ptr[0]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.499      ;
; 0.174 ; ringbuffer:c_eth1_rb|rd_ptr[2]                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.498      ;
; 0.174 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]               ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.499      ;
; 0.176 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[9]               ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.177 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.510      ;
; 0.179 ; ringbuffer:c_eth1_rb|wr_ptr[9]                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.501      ;
; 0.179 ; ringbuffer:c_eth0_rb|rd_ptr[5]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.497      ;
; 0.179 ; ringbuffer:c_eth0_rb|rd_ptr[3]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.497      ;
; 0.179 ; ringbuffer:c_eth0_rb|rd_ptr[5]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.497      ;
; 0.180 ; ringbuffer:c_eth0_rb|wr_ptr[7]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.506      ;
; 0.181 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.514      ;
; 0.182 ; ringbuffer:c_eth0_rb|rd_ptr[3]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.500      ;
; 0.182 ; ringbuffer:c_eth0_rb|wr_ptr[4]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.508      ;
; 0.184 ; ringbuffer:c_eth0_rb|rd_ptr[7]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.502      ;
; 0.184 ; ringbuffer:c_eth0_rb|rd_ptr[7]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.502      ;
; 0.184 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[8]               ; eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.527      ;
; 0.185 ; ringbuffer:c_eth1_rb|rd_ptr[4]                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.509      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_ctrl:c_trigger_ctrl|r_resetn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|occ_words[11]                                     ; ringbuffer:c_eth1_rb|occ_words[11]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth1_rb|dropping                                          ; ringbuffer:c_eth1_rb|dropping                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth0_rb|rd_ptr[2]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.504      ;
; 0.186 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_DATA  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_DATA                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_WAIT  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_WAIT                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_IDLE  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_IDLE                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SIZE     ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SIZE                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD      ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA     ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]              ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.AXI           ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.AXI                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]              ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                    ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.621      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.621      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.621      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.621      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 2.632      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 2.632      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 2.632      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 2.632      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 2.632      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 2.632      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 2.632      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 2.632      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 2.632      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 2.632      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 2.633      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 2.633      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 2.633      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 2.633      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 2.633      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 2.633      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 2.633      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 2.633      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 2.633      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 2.633      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 2.632      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 2.633      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_valid                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 2.631      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.618      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.618      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.618      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.618      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.624      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.624      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.624      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.623      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.612      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.612      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.612      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.612      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.612      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.612      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.612      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.612      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.612      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.612      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.612      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.623      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.624      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.624      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.624      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.623      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.624      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.624      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.624      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.623      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.618      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.618      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.618      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.337 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.619      ;
; 7.338 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.624      ;
; 7.338 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.624      ;
; 7.338 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.624      ;
; 7.338 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.624      ;
; 7.338 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.624      ;
; 7.338 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.624      ;
; 7.338 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.624      ;
; 7.338 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.624      ;
; 7.338 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.624      ;
; 7.338 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.624      ;
; 7.338 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.624      ;
; 7.338 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.624      ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.142 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.289      ;
; 2.142 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.289      ;
; 2.142 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.289      ;
; 2.142 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.289      ;
; 2.142 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.289      ;
; 2.142 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.289      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.290      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.290      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.290      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.290      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.290      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.290      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.282      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.282      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.282      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.282      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.282      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.282      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.282      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.282      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.282      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.282      ;
; 2.143 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.282      ;
; 2.146 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[7]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.288      ;
; 2.146 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[6]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.288      ;
; 2.146 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[5]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.288      ;
; 2.146 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[4]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.288      ;
; 2.146 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[3]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.288      ;
; 2.146 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[2]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.288      ;
; 2.146 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|byte_buf[1]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.288      ;
; 2.146 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|current_state.SIPO_DATA                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.288      ;
; 2.146 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|cnt[2]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.288      ;
; 2.146 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|cnt[0]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.288      ;
; 2.146 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|cnt[1]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.288      ;
; 2.146 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo|cnt[3]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.288      ;
; 2.147 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.278      ;
; 2.147 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.278      ;
; 2.147 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.278      ;
; 2.147 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.278      ;
; 2.147 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.278      ;
; 2.147 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.278      ;
; 2.147 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.278      ;
; 2.147 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.278      ;
; 2.147 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.278      ;
; 2.147 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_DATA               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.267      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_WAIT               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.267      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_LAST               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.267      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_SIZE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.267      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_END                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 2.273      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 2.273      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.274      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_axi:axi_FSM|current_state.AXI_IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.267      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 2.273      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SIZE                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.274      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.274      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.274      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.274      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.278      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 2.272      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.274      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.265      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.265      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.265      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.265      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.265      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.265      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.265      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.265      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.265      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.265      ;
; 2.148 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.265      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.295      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.295      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.295      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.295      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.295      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.295      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.297      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.297      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.297      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.297      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.297      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.297      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.297      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.297      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.297      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.298 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 1.458 ; 0.139 ; 4.351    ; 2.142   ; 4.673               ;
;  c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.458 ; 0.139 ; 4.351    ; 2.142   ; 4.673               ;
;  main_clk                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY1                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY2                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY3                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH2_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH3_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH4_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MAIN_CLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY4                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH1_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH0_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 55702    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 55702    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 542      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 542      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; MAIN_CLK                                          ; main_clk                                          ; Base      ; Constrained ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Mon Oct 13 00:24:22 2025
Info: Command: quartus_sta FPGACode -c FPGACode
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'timings.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {c_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {c_pll|altpll_component|auto_generated|pll1|clk[0]} {c_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.458
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.458               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.410               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 4.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.351               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.781
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.781               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.696               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.055 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.165               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.391               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 4.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.743               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.291               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.673
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.673               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.279 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.406               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.139               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 7.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.337               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.142               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.733               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.298 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4943 megabytes
    Info: Processing ended: Mon Oct 13 00:24:24 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


