#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55dbd50c0a70 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x55dbd50ed270_0 .var "Clk", 0 0;
v0x55dbd50ed310_0 .var "Reset", 0 0;
v0x55dbd50ed420_0 .var "Start", 0 0;
v0x55dbd50ed510_0 .var/i "counter", 31 0;
v0x55dbd50ed5b0_0 .var/i "i", 31 0;
v0x55dbd50ed6e0_0 .var/i "outfile", 31 0;
S_0x55dbd509b010 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x55dbd50c0a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x55dbd50ec1e0_0 .net "ALUCtrl", 2 0, v0x55dbd50e7ee0_0;  1 drivers
v0x55dbd50ec2a0_0 .net "ALUOp", 1 0, L_0x55dbd50ed8b0;  1 drivers
v0x55dbd50ec3b0_0 .net "ALUSrc", 0 0, L_0x55dbd50edd60;  1 drivers
v0x55dbd50ec4a0_0 .net "ALUdata2_i", 31 0, v0x55dbd50ea0c0_0;  1 drivers
v0x55dbd50ec590_0 .net "ALUrst", 31 0, v0x55dbd50e7ae0_0;  1 drivers
v0x55dbd50ec6f0_0 .net "IMMdata", 31 0, L_0x55dbd50ff0d0;  1 drivers
v0x55dbd50ec800_0 .net "RS1data", 31 0, L_0x55dbd50fe5a0;  1 drivers
v0x55dbd50ec910_0 .net "RS2data", 31 0, L_0x55dbd50fe840;  1 drivers
L_0x7fd061d431c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dbd50eca20_0 .net "RegWrite", 0 0, L_0x7fd061d431c8;  1 drivers
v0x55dbd50ecb50_0 .net *"_s13", 6 0, L_0x55dbd50ff350;  1 drivers
v0x55dbd50ecc30_0 .net *"_s15", 2 0, L_0x55dbd50ff430;  1 drivers
v0x55dbd50ecd10_0 .net "clk_i", 0 0, v0x55dbd50ed270_0;  1 drivers
v0x55dbd50ece00_0 .net "instr", 31 0, L_0x55dbd50edfe0;  1 drivers
v0x55dbd50ecec0_0 .net "pc", 31 0, v0x55dbd50ea6e0_0;  1 drivers
v0x55dbd50ecf60_0 .net "pc_next", 31 0, L_0x55dbd50edf40;  1 drivers
v0x55dbd50ed070_0 .net "rst_i", 0 0, v0x55dbd50ed310_0;  1 drivers
v0x55dbd50ed110_0 .net "start_i", 0 0, v0x55dbd50ed420_0;  1 drivers
o0x7fd061d8c078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dbd50ed1b0_0 .net "zero", 0 0, o0x7fd061d8c078;  0 drivers
L_0x55dbd50ede50 .part L_0x55dbd50edfe0, 0, 7;
L_0x55dbd50fe900 .part L_0x55dbd50edfe0, 15, 5;
L_0x55dbd50fea80 .part L_0x55dbd50edfe0, 20, 5;
L_0x55dbd50feb20 .part L_0x55dbd50edfe0, 7, 5;
L_0x55dbd50ff1c0 .part L_0x55dbd50edfe0, 20, 12;
L_0x55dbd50ff350 .part L_0x55dbd50edfe0, 25, 7;
L_0x55dbd50ff430 .part L_0x55dbd50edfe0, 12, 3;
L_0x55dbd50ff4d0 .concat [ 3 7 0 0], L_0x55dbd50ff430, L_0x55dbd50ff350;
S_0x55dbd5097c00 .scope module, "ALU" "ALU" 3 73, 4 10 0, S_0x55dbd509b010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data_o"
    .port_info 1 /OUTPUT 1 "Zero_o"
    .port_info 2 /INPUT 32 "data1_i"
    .port_info 3 /INPUT 32 "data2_i"
    .port_info 4 /INPUT 3 "ALUCtrl_i"
v0x55dbd50cbad0_0 .net "ALUCtrl_i", 2 0, v0x55dbd50e7ee0_0;  alias, 1 drivers
v0x55dbd50e7690_0 .net "Zero", 0 0, L_0x55dbd50ff260;  1 drivers
v0x55dbd50e7750_0 .net "Zero_o", 0 0, o0x7fd061d8c078;  alias, 0 drivers
L_0x7fd061d43330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dbd50e77f0_0 .net/2s *"_s0", 31 0, L_0x7fd061d43330;  1 drivers
v0x55dbd50e78d0_0 .net/s "data1_i", 31 0, L_0x55dbd50fe5a0;  alias, 1 drivers
v0x55dbd50e7a00_0 .net/s "data2_i", 31 0, v0x55dbd50ea0c0_0;  alias, 1 drivers
v0x55dbd50e7ae0_0 .var/s "data_o", 31 0;
E_0x55dbd509c680 .event edge, v0x55dbd50cbad0_0, v0x55dbd50e78d0_0, v0x55dbd50e7a00_0;
L_0x55dbd50ff260 .cmp/eq 32, v0x55dbd50e7ae0_0, L_0x7fd061d43330;
S_0x55dbd50e7c60 .scope module, "ALU_Control" "ALU_Control" 3 81, 5 10 0, S_0x55dbd509b010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "ALUCtrl_o"
    .port_info 1 /INPUT 10 "funct_i"
    .port_info 2 /INPUT 2 "ALUOp_i"
v0x55dbd50e7ee0_0 .var "ALUCtrl_o", 2 0;
v0x55dbd50e7fc0_0 .net "ALUOp_i", 1 0, L_0x55dbd50ed8b0;  alias, 1 drivers
v0x55dbd50e8080_0 .net "funct_i", 9 0, L_0x55dbd50ff4d0;  1 drivers
E_0x55dbd509c940 .event edge, v0x55dbd50e7fc0_0, v0x55dbd50e8080_0;
S_0x55dbd50e81c0 .scope module, "Add_PC" "Adder" 3 31, 6 1 0, S_0x55dbd509b010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data_o"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
v0x55dbd50e83e0_0 .net "data1_i", 31 0, v0x55dbd50ea6e0_0;  alias, 1 drivers
L_0x7fd061d43210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55dbd50e84c0_0 .net "data2_i", 31 0, L_0x7fd061d43210;  1 drivers
v0x55dbd50e85a0_0 .net "data_o", 31 0, L_0x55dbd50edf40;  alias, 1 drivers
L_0x55dbd50edf40 .arith/sum 32, v0x55dbd50ea6e0_0, L_0x7fd061d43210;
S_0x55dbd50e86e0 .scope module, "Control" "Control" 3 24, 7 4 0, S_0x55dbd509b010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "ALUOp_o"
    .port_info 1 /OUTPUT 1 "ALUSrc_o"
    .port_info 2 /OUTPUT 1 "RegWrite_o"
    .port_info 3 /INPUT 7 "Op_i"
v0x55dbd50e88e0_0 .net "ALUOp_o", 1 0, L_0x55dbd50ed8b0;  alias, 1 drivers
v0x55dbd50e89d0_0 .net "ALUSrc_o", 0 0, L_0x55dbd50edd60;  alias, 1 drivers
v0x55dbd50e8a70_0 .net "Op_i", 6 0, L_0x55dbd50ede50;  1 drivers
v0x55dbd50e8b60_0 .net "RegWrite_o", 0 0, L_0x7fd061d431c8;  alias, 1 drivers
L_0x7fd061d43018 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55dbd50e8c20_0 .net/2u *"_s0", 6 0, L_0x7fd061d43018;  1 drivers
L_0x7fd061d430f0 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55dbd50e8d50_0 .net/2u *"_s10", 6 0, L_0x7fd061d430f0;  1 drivers
v0x55dbd50e8e30_0 .net *"_s12", 0 0, L_0x55dbd50eda40;  1 drivers
L_0x7fd061d43138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55dbd50e8ef0_0 .net/2s *"_s14", 1 0, L_0x7fd061d43138;  1 drivers
L_0x7fd061d43180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbd50e8fd0_0 .net/2s *"_s16", 1 0, L_0x7fd061d43180;  1 drivers
v0x55dbd50e90b0_0 .net *"_s18", 1 0, L_0x55dbd50edbd0;  1 drivers
v0x55dbd50e9190_0 .net *"_s2", 0 0, L_0x55dbd50ed7c0;  1 drivers
L_0x7fd061d43060 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55dbd50e9250_0 .net/2u *"_s4", 1 0, L_0x7fd061d43060;  1 drivers
L_0x7fd061d430a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55dbd50e9330_0 .net/2u *"_s6", 1 0, L_0x7fd061d430a8;  1 drivers
L_0x55dbd50ed7c0 .cmp/eq 7, L_0x55dbd50ede50, L_0x7fd061d43018;
L_0x55dbd50ed8b0 .functor MUXZ 2, L_0x7fd061d430a8, L_0x7fd061d43060, L_0x55dbd50ed7c0, C4<>;
L_0x55dbd50eda40 .cmp/eq 7, L_0x55dbd50ede50, L_0x7fd061d430f0;
L_0x55dbd50edbd0 .functor MUXZ 2, L_0x7fd061d43180, L_0x7fd061d43138, L_0x55dbd50eda40, C4<>;
L_0x55dbd50edd60 .part L_0x55dbd50edbd0, 0, 1;
S_0x55dbd50e9490 .scope module, "Instruction_Memory" "Instruction_Memory" 3 45, 8 1 0, S_0x55dbd509b010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x55dbd50edfe0 .functor BUFZ 32, L_0x55dbd50fe060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbd50e9680_0 .net *"_s0", 31 0, L_0x55dbd50fe060;  1 drivers
v0x55dbd50e9780_0 .net *"_s2", 31 0, L_0x55dbd50fe230;  1 drivers
v0x55dbd50e9860_0 .net *"_s4", 29 0, L_0x55dbd50fe100;  1 drivers
L_0x7fd061d43258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbd50e9920_0 .net *"_s6", 1 0, L_0x7fd061d43258;  1 drivers
v0x55dbd50e9a00_0 .net "addr_i", 31 0, v0x55dbd50ea6e0_0;  alias, 1 drivers
v0x55dbd50e9b10_0 .net "instr_o", 31 0, L_0x55dbd50edfe0;  alias, 1 drivers
v0x55dbd50e9bd0 .array "memory", 255 0, 31 0;
L_0x55dbd50fe060 .array/port v0x55dbd50e9bd0, L_0x55dbd50fe230;
L_0x55dbd50fe100 .part v0x55dbd50ea6e0_0, 2, 30;
L_0x55dbd50fe230 .concat [ 30 2 0 0], L_0x55dbd50fe100, L_0x7fd061d43258;
S_0x55dbd50e9cf0 .scope module, "MUX_ALUSrc" "MUX32" 3 61, 9 1 0, S_0x55dbd509b010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data_o"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 1 "select_i"
v0x55dbd50e9ee0_0 .net "data1_i", 31 0, L_0x55dbd50fe840;  alias, 1 drivers
v0x55dbd50e9fe0_0 .net "data2_i", 31 0, L_0x55dbd50ff0d0;  alias, 1 drivers
v0x55dbd50ea0c0_0 .var "data_o", 31 0;
v0x55dbd50ea1c0_0 .net "select_i", 0 0, L_0x55dbd50edd60;  alias, 1 drivers
E_0x55dbd509c550 .event edge, v0x55dbd50e89d0_0, v0x55dbd50e9ee0_0, v0x55dbd50e9fe0_0;
S_0x55dbd50ea300 .scope module, "PC" "PC" 3 37, 10 1 0, S_0x55dbd509b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x55dbd50ea510_0 .net "clk_i", 0 0, v0x55dbd50ed270_0;  alias, 1 drivers
v0x55dbd50ea5f0_0 .net "pc_i", 31 0, L_0x55dbd50edf40;  alias, 1 drivers
v0x55dbd50ea6e0_0 .var "pc_o", 31 0;
v0x55dbd50ea800_0 .net "rst_i", 0 0, v0x55dbd50ed310_0;  alias, 1 drivers
v0x55dbd50ea8a0_0 .net "start_i", 0 0, v0x55dbd50ed420_0;  alias, 1 drivers
E_0x55dbd50caf70/0 .event negedge, v0x55dbd50ea800_0;
E_0x55dbd50caf70/1 .event posedge, v0x55dbd50ea510_0;
E_0x55dbd50caf70 .event/or E_0x55dbd50caf70/0, E_0x55dbd50caf70/1;
S_0x55dbd50eaa50 .scope module, "Registers" "Registers" 3 50, 11 1 0, S_0x55dbd509b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x55dbd50fe5a0 .functor BUFZ 32, L_0x55dbd50fe3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dbd50fe840 .functor BUFZ 32, L_0x55dbd50fe660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbd50ead80_0 .net "RDaddr_i", 4 0, L_0x55dbd50feb20;  1 drivers
v0x55dbd50eae80_0 .net "RDdata_i", 31 0, v0x55dbd50e7ae0_0;  alias, 1 drivers
v0x55dbd50eaf40_0 .net "RS1addr_i", 4 0, L_0x55dbd50fe900;  1 drivers
v0x55dbd50eafe0_0 .net "RS1data_o", 31 0, L_0x55dbd50fe5a0;  alias, 1 drivers
v0x55dbd50eb0d0_0 .net "RS2addr_i", 4 0, L_0x55dbd50fea80;  1 drivers
v0x55dbd50eb1e0_0 .net "RS2data_o", 31 0, L_0x55dbd50fe840;  alias, 1 drivers
v0x55dbd50eb2a0_0 .net "RegWrite_i", 0 0, L_0x7fd061d431c8;  alias, 1 drivers
v0x55dbd50eb370_0 .net *"_s0", 31 0, L_0x55dbd50fe3c0;  1 drivers
v0x55dbd50eb410_0 .net *"_s10", 6 0, L_0x55dbd50fe700;  1 drivers
L_0x7fd061d432e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbd50eb580_0 .net *"_s13", 1 0, L_0x7fd061d432e8;  1 drivers
v0x55dbd50eb660_0 .net *"_s2", 6 0, L_0x55dbd50fe460;  1 drivers
L_0x7fd061d432a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbd50eb740_0 .net *"_s5", 1 0, L_0x7fd061d432a0;  1 drivers
v0x55dbd50eb820_0 .net *"_s8", 31 0, L_0x55dbd50fe660;  1 drivers
v0x55dbd50eb900_0 .net "clk_i", 0 0, v0x55dbd50ed270_0;  alias, 1 drivers
v0x55dbd50eb9d0 .array/s "register", 31 0, 31 0;
E_0x55dbd50cafb0 .event posedge, v0x55dbd50ea510_0;
L_0x55dbd50fe3c0 .array/port v0x55dbd50eb9d0, L_0x55dbd50fe460;
L_0x55dbd50fe460 .concat [ 5 2 0 0], L_0x55dbd50fe900, L_0x7fd061d432a0;
L_0x55dbd50fe660 .array/port v0x55dbd50eb9d0, L_0x55dbd50fe700;
L_0x55dbd50fe700 .concat [ 5 2 0 0], L_0x55dbd50fea80, L_0x7fd061d432e8;
S_0x55dbd50ebb70 .scope module, "Sign_Extend" "Sign_Extend" 3 68, 12 1 0, S_0x55dbd509b010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data_o"
    .port_info 1 /INPUT 12 "data_i"
v0x55dbd50ebde0_0 .net *"_s1", 0 0, L_0x55dbd50febf0;  1 drivers
v0x55dbd50ebee0_0 .net *"_s2", 19 0, L_0x55dbd50fec90;  1 drivers
v0x55dbd50ebfc0_0 .net "data_i", 11 0, L_0x55dbd50ff1c0;  1 drivers
v0x55dbd50ec0b0_0 .net "data_o", 31 0, L_0x55dbd50ff0d0;  alias, 1 drivers
L_0x55dbd50febf0 .part L_0x55dbd50ff1c0, 11, 1;
LS_0x55dbd50fec90_0_0 .concat [ 1 1 1 1], L_0x55dbd50febf0, L_0x55dbd50febf0, L_0x55dbd50febf0, L_0x55dbd50febf0;
LS_0x55dbd50fec90_0_4 .concat [ 1 1 1 1], L_0x55dbd50febf0, L_0x55dbd50febf0, L_0x55dbd50febf0, L_0x55dbd50febf0;
LS_0x55dbd50fec90_0_8 .concat [ 1 1 1 1], L_0x55dbd50febf0, L_0x55dbd50febf0, L_0x55dbd50febf0, L_0x55dbd50febf0;
LS_0x55dbd50fec90_0_12 .concat [ 1 1 1 1], L_0x55dbd50febf0, L_0x55dbd50febf0, L_0x55dbd50febf0, L_0x55dbd50febf0;
LS_0x55dbd50fec90_0_16 .concat [ 1 1 1 1], L_0x55dbd50febf0, L_0x55dbd50febf0, L_0x55dbd50febf0, L_0x55dbd50febf0;
LS_0x55dbd50fec90_1_0 .concat [ 4 4 4 4], LS_0x55dbd50fec90_0_0, LS_0x55dbd50fec90_0_4, LS_0x55dbd50fec90_0_8, LS_0x55dbd50fec90_0_12;
LS_0x55dbd50fec90_1_4 .concat [ 4 0 0 0], LS_0x55dbd50fec90_0_16;
L_0x55dbd50fec90 .concat [ 16 4 0 0], LS_0x55dbd50fec90_1_0, LS_0x55dbd50fec90_1_4;
L_0x55dbd50ff0d0 .concat [ 12 20 0 0], L_0x55dbd50ff1c0, L_0x55dbd50fec90;
    .scope S_0x55dbd50ea300;
T_0 ;
    %wait E_0x55dbd50caf70;
    %load/vec4 v0x55dbd50ea800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbd50ea6e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55dbd50ea8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55dbd50ea5f0_0;
    %assign/vec4 v0x55dbd50ea6e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55dbd50ea6e0_0;
    %assign/vec4 v0x55dbd50ea6e0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55dbd50eaa50;
T_1 ;
    %wait E_0x55dbd50cafb0;
    %load/vec4 v0x55dbd50eb2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55dbd50eae80_0;
    %load/vec4 v0x55dbd50ead80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbd50eb9d0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55dbd50e9cf0;
T_2 ;
    %wait E_0x55dbd509c550;
    %load/vec4 v0x55dbd50ea1c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x55dbd50e9ee0_0;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x55dbd50e9fe0_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x55dbd50ea0c0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55dbd5097c00;
T_3 ;
    %wait E_0x55dbd509c680;
    %load/vec4 v0x55dbd50cbad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x55dbd50e78d0_0;
    %load/vec4 v0x55dbd50e7a00_0;
    %and;
    %assign/vec4 v0x55dbd50e7ae0_0, 0;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x55dbd50e78d0_0;
    %load/vec4 v0x55dbd50e7a00_0;
    %or;
    %assign/vec4 v0x55dbd50e7ae0_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x55dbd50e78d0_0;
    %load/vec4 v0x55dbd50e7a00_0;
    %add;
    %assign/vec4 v0x55dbd50e7ae0_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x55dbd50e78d0_0;
    %load/vec4 v0x55dbd50e7a00_0;
    %sub;
    %assign/vec4 v0x55dbd50e7ae0_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x55dbd50e78d0_0;
    %load/vec4 v0x55dbd50e7a00_0;
    %mul;
    %assign/vec4 v0x55dbd50e7ae0_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x55dbd50e78d0_0;
    %load/vec4 v0x55dbd50e7a00_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x55dbd50e7ae0_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x55dbd50e78d0_0;
    %load/vec4 v0x55dbd50e7a00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x55dbd50e7ae0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x55dbd50e78d0_0;
    %load/vec4 v0x55dbd50e7a00_0;
    %xor;
    %assign/vec4 v0x55dbd50e7ae0_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55dbd50e7c60;
T_4 ;
    %wait E_0x55dbd509c940;
    %load/vec4 v0x55dbd50e7fc0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55dbd50e8080_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55dbd50e7ee0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55dbd50e7ee0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55dbd50e8080_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dbd50e7ee0_0, 0;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55dbd50e7ee0_0, 0;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55dbd50e7ee0_0, 0;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55dbd50e7ee0_0, 0;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55dbd50e7ee0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55dbd50e7ee0_0, 0;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55dbd50c0a70;
T_5 ;
    %delay 25, 0;
    %load/vec4 v0x55dbd50ed270_0;
    %inv;
    %store/vec4 v0x55dbd50ed270_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55dbd50c0a70;
T_6 ;
    %vpi_call 2 20 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbd50ed510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbd50ed5b0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55dbd50ed5b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55dbd50ed5b0_0;
    %store/vec4a v0x55dbd50e9bd0, 4, 0;
    %load/vec4 v0x55dbd50ed5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dbd50ed5b0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbd50ed5b0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55dbd50ed5b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55dbd50ed5b0_0;
    %store/vec4a v0x55dbd50eb9d0, 4, 0;
    %load/vec4 v0x55dbd50ed5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dbd50ed5b0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 36 "$readmemb", "instruction.txt", v0x55dbd50e9bd0 {0 0 0};
    %vpi_func 2 39 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x55dbd50ed6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbd50ed270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbd50ed310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbd50ed420_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbd50ed310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbd50ed420_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55dbd50c0a70;
T_7 ;
    %wait E_0x55dbd50cafb0;
    %load/vec4 v0x55dbd50ed510_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 54 "$finish" {0 0 0};
T_7.0 ;
    %vpi_call 2 57 "$fdisplay", v0x55dbd50ed6e0_0, "PC = %d", v0x55dbd50ea6e0_0 {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x55dbd50ed6e0_0, "Registers" {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x55dbd50ed6e0_0, "x0     = %d, x8(s0)  = %d, x16(a6) = %d, x24(s8)  = %d", &A<v0x55dbd50eb9d0, 0>, &A<v0x55dbd50eb9d0, 8>, &A<v0x55dbd50eb9d0, 16>, &A<v0x55dbd50eb9d0, 24> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x55dbd50ed6e0_0, "x1(ra) = %d, x9(s1)  = %d, x17(a7) = %d, x25(s9)  = %d", &A<v0x55dbd50eb9d0, 1>, &A<v0x55dbd50eb9d0, 9>, &A<v0x55dbd50eb9d0, 17>, &A<v0x55dbd50eb9d0, 25> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x55dbd50ed6e0_0, "x2(sp) = %d, x10(a0) = %d, x18(s2) = %d, x26(s10) = %d", &A<v0x55dbd50eb9d0, 2>, &A<v0x55dbd50eb9d0, 10>, &A<v0x55dbd50eb9d0, 18>, &A<v0x55dbd50eb9d0, 26> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x55dbd50ed6e0_0, "x3(gp) = %d, x11(a1) = %d, x19(s3) = %d, x27(s11) = %d", &A<v0x55dbd50eb9d0, 3>, &A<v0x55dbd50eb9d0, 11>, &A<v0x55dbd50eb9d0, 19>, &A<v0x55dbd50eb9d0, 27> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x55dbd50ed6e0_0, "x4(tp) = %d, x12(a2) = %d, x20(s4) = %d, x28(t3)  = %d", &A<v0x55dbd50eb9d0, 4>, &A<v0x55dbd50eb9d0, 12>, &A<v0x55dbd50eb9d0, 20>, &A<v0x55dbd50eb9d0, 28> {0 0 0};
    %vpi_call 2 66 "$fdisplay", v0x55dbd50ed6e0_0, "x5(t0) = %d, x13(a3) = %d, x21(s5) = %d, x29(t4)  = %d", &A<v0x55dbd50eb9d0, 5>, &A<v0x55dbd50eb9d0, 13>, &A<v0x55dbd50eb9d0, 21>, &A<v0x55dbd50eb9d0, 29> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x55dbd50ed6e0_0, "x6(t1) = %d, x14(a4) = %d, x22(s6) = %d, x30(t5)  = %d", &A<v0x55dbd50eb9d0, 6>, &A<v0x55dbd50eb9d0, 14>, &A<v0x55dbd50eb9d0, 22>, &A<v0x55dbd50eb9d0, 30> {0 0 0};
    %vpi_call 2 68 "$fdisplay", v0x55dbd50ed6e0_0, "x7(t2) = %d, x15(a5) = %d, x23(s7) = %d, x31(t6)  = %d", &A<v0x55dbd50eb9d0, 7>, &A<v0x55dbd50eb9d0, 15>, &A<v0x55dbd50eb9d0, 23>, &A<v0x55dbd50eb9d0, 31> {0 0 0};
    %vpi_call 2 70 "$fdisplay", v0x55dbd50ed6e0_0, "\012" {0 0 0};
    %load/vec4 v0x55dbd50ed510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dbd50ed510_0, 0, 32;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
