module module_0 (
    input [id_1 : id_1] id_2,
    input logic [id_2 : id_1] id_3,
    input logic [id_2 : id_1] id_4,
    output id_5,
    output [id_5 : id_4] id_6,
    input id_7,
    output logic id_8,
    output [id_4 : ~  id_7] id_9,
    input id_10
);
  assign id_9 = 1;
  id_11 id_12 (
      .id_3(id_4),
      .id_6(1'b0),
      .id_8((id_4)),
      .id_7(id_2),
      .id_1(id_9),
      .id_1(id_3),
      .id_6(id_7)
  );
  id_13 id_14 (
      .id_10(id_10),
      .id_5 (id_5),
      .id_5 (id_7),
      .id_6 (id_6),
      .id_6 (id_7),
      .id_9 (id_12),
      .id_8 (1),
      .id_5 (id_2),
      .id_3 (id_3)
  );
endmodule
