Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep  7 08:05:07 2021
| Host         : DELL-TACO-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: CD/ClkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.997        0.000                      0                   47        0.254        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.997        0.000                      0                   47        0.254        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 2.255ns (56.089%)  route 1.765ns (43.911%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.719     5.322    CD/Clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           0.819     6.560    CD/DivCnt[1]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.391 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    CD/DivCnt0_carry_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.505    CD/DivCnt0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.619    CD/DivCnt0_carry__1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.733    CD/DivCnt0_carry__2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.847    CD/DivCnt0_carry__3_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.069 r  CD/DivCnt0_carry__4/O[0]
                         net (fo=1, routed)           0.947     9.015    CD/data0[21]
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.327     9.342 r  CD/DivCnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.342    CD/DivCnt_0[21]
    SLICE_X4Y90          FDRE                                         r  CD/DivCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    CD/Clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  CD/DivCnt_reg[21]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.075    15.339    CD/DivCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.890ns (22.623%)  route 3.044ns (77.377%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    CD/Clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.871     6.714    CD/DivCnt[16]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.838 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.023     7.861    CD/DivCnt[25]_i_3_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.985 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.151     9.136    CD/DivCnt[25]_i_2_n_0
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.124     9.260 r  CD/DivCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.260    CD/DivCnt_0[2]
    SLICE_X1Y86          FDRE                                         r  CD/DivCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600    15.023    CD/Clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  CD/DivCnt_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_D)        0.029    15.291    CD/DivCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 2.371ns (59.205%)  route 1.634ns (40.795%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.719     5.322    CD/Clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           0.819     6.560    CD/DivCnt[1]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.391 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    CD/DivCnt0_carry_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.505    CD/DivCnt0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.619    CD/DivCnt0_carry__1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.733    CD/DivCnt0_carry__2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.847    CD/DivCnt0_carry__3_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.181 r  CD/DivCnt0_carry__4/O[1]
                         net (fo=1, routed)           0.815     8.995    CD/data0[22]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.331     9.326 r  CD/DivCnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.326    CD/DivCnt_0[22]
    SLICE_X2Y90          FDRE                                         r  CD/DivCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    CD/Clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CD/DivCnt_reg[22]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.118    15.367    CD/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.918ns (23.170%)  route 3.044ns (76.830%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    CD/Clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.871     6.714    CD/DivCnt[16]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.838 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.023     7.861    CD/DivCnt[25]_i_3_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.985 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.151     9.136    CD/DivCnt[25]_i_2_n_0
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.152     9.288 r  CD/DivCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.288    CD/DivCnt_0[3]
    SLICE_X1Y86          FDRE                                         r  CD/DivCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600    15.023    CD/Clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  CD/DivCnt_reg[3]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_D)        0.075    15.337    CD/DivCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 2.370ns (59.416%)  route 1.619ns (40.584%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.719     5.322    CD/Clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           0.819     6.560    CD/DivCnt[1]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.391 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    CD/DivCnt0_carry_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.505    CD/DivCnt0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.619    CD/DivCnt0_carry__1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.733    CD/DivCnt0_carry__2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.847    CD/DivCnt0_carry__3_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  CD/DivCnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.961    CD/DivCnt0_carry__4_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.183 r  CD/DivCnt0_carry__5/O[0]
                         net (fo=1, routed)           0.800     8.983    CD/data0[25]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.328     9.311 r  CD/DivCnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.311    CD/DivCnt_0[25]
    SLICE_X2Y90          FDRE                                         r  CD/DivCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    CD/Clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CD/DivCnt_reg[25]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.118    15.367    CD/DivCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.890ns (22.926%)  route 2.992ns (77.074%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    CD/Clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.871     6.714    CD/DivCnt[16]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.838 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.023     7.861    CD/DivCnt[25]_i_3_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.985 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.099     9.084    CD/DivCnt[25]_i_2_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124     9.208 r  CD/DivCnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.208    CD/DivCnt_0[6]
    SLICE_X2Y87          FDRE                                         r  CD/DivCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    CD/Clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  CD/DivCnt_reg[6]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.081    15.344    CD/DivCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 2.239ns (57.716%)  route 1.640ns (42.284%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.719     5.322    CD/Clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           0.819     6.560    CD/DivCnt[1]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.391 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    CD/DivCnt0_carry_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.505    CD/DivCnt0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.619    CD/DivCnt0_carry__1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.733    CD/DivCnt0_carry__2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.046 r  CD/DivCnt0_carry__3/O[3]
                         net (fo=1, routed)           0.822     8.867    CD/data0[20]
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.334     9.201 r  CD/DivCnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.201    CD/DivCnt_0[20]
    SLICE_X4Y89          FDRE                                         r  CD/DivCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    CD/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  CD/DivCnt_reg[20]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.075    15.339    CD/DivCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.918ns (23.478%)  route 2.992ns (76.522%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    CD/Clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.871     6.714    CD/DivCnt[16]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.838 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.023     7.861    CD/DivCnt[25]_i_3_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.985 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.099     9.084    CD/DivCnt[25]_i_2_n_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.152     9.236 r  CD/DivCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.236    CD/DivCnt_0[7]
    SLICE_X2Y87          FDRE                                         r  CD/DivCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    CD/Clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  CD/DivCnt_reg[7]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.118    15.381    CD/DivCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/ClkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.890ns (23.528%)  route 2.893ns (76.472%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    CD/Clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.871     6.714    CD/DivCnt[16]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.838 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.023     7.861    CD/DivCnt[25]_i_3_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.985 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.999     8.985    CD/DivCnt[25]_i_2_n_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I1_O)        0.124     9.109 r  CD/ClkOut_i_1/O
                         net (fo=1, routed)           0.000     9.109    CD/ClkOut_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  CD/ClkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598    15.021    CD/Clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  CD/ClkOut_reg/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.029    15.273    CD/ClkOut_reg
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.918ns (24.089%)  route 2.893ns (75.911%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    CD/Clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.871     6.714    CD/DivCnt[16]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.838 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.023     7.861    CD/DivCnt[25]_i_3_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.985 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.999     8.985    CD/DivCnt[25]_i_2_n_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I1_O)        0.152     9.137 r  CD/DivCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.137    CD/DivCnt_0[1]
    SLICE_X5Y86          FDRE                                         r  CD/DivCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598    15.021    CD/Clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  CD/DivCnt_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.075    15.319    CD/DivCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  6.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    TDD/Clk
    SLICE_X2Y83          FDRE                                         r  TDD/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  TDD/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.797    TDD/cnt_reg_n_0_[6]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  TDD/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    TDD/cnt_reg[4]_i_1_n_5
    SLICE_X2Y83          FDRE                                         r  TDD/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    TDD/Clk
    SLICE_X2Y83          FDRE                                         r  TDD/cnt_reg[6]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    TDD/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk
    SLICE_X2Y84          FDRE                                         r  TDD/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  TDD/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.798    TDD/cnt_reg_n_0_[10]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  TDD/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    TDD/cnt_reg[8]_i_1_n_5
    SLICE_X2Y84          FDRE                                         r  TDD/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    TDD/Clk
    SLICE_X2Y84          FDRE                                         r  TDD/cnt_reg[10]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.653    TDD/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    TDD/Clk
    SLICE_X2Y82          FDRE                                         r  TDD/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  TDD/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.796    TDD/cnt_reg_n_0_[2]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  TDD/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    TDD/cnt_reg[0]_i_1_n_5
    SLICE_X2Y82          FDRE                                         r  TDD/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    TDD/Clk
    SLICE_X2Y82          FDRE                                         r  TDD/cnt_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.651    TDD/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk
    SLICE_X2Y85          FDRE                                         r  TDD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  TDD/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.798    TDD/cnt_reg_n_0_[14]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  TDD/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    TDD/cnt_reg[12]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  TDD/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    TDD/Clk
    SLICE_X2Y85          FDRE                                         r  TDD/cnt_reg[14]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.653    TDD/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CD/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.189ns (41.941%)  route 0.262ns (58.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    CD/Clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  CD/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  CD/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.262     1.921    CD/DivCnt[0]
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.048     1.969 r  CD/DivCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.969    CD/DivCnt_0[5]
    SLICE_X2Y87          FDRE                                         r  CD/DivCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    CD/Clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  CD/DivCnt_reg[5]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.131     1.689    CD/DivCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 CD/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.189ns (41.572%)  route 0.266ns (58.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    CD/Clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  CD/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  CD/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.266     1.925    CD/DivCnt[0]
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.048     1.973 r  CD/DivCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.973    CD/DivCnt_0[7]
    SLICE_X2Y87          FDRE                                         r  CD/DivCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    CD/Clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  CD/DivCnt_reg[7]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.131     1.689    CD/DivCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 CD/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.552%)  route 0.262ns (58.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    CD/Clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  CD/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  CD/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.262     1.921    CD/DivCnt[0]
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.045     1.966 r  CD/DivCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.966    CD/DivCnt_0[4]
    SLICE_X2Y87          FDRE                                         r  CD/DivCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    CD/Clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  CD/DivCnt_reg[4]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.120     1.678    CD/DivCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    TDD/Clk
    SLICE_X2Y83          FDRE                                         r  TDD/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  TDD/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.797    TDD/cnt_reg_n_0_[6]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.943 r  TDD/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    TDD/cnt_reg[4]_i_1_n_4
    SLICE_X2Y83          FDRE                                         r  TDD/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    TDD/Clk
    SLICE_X2Y83          FDRE                                         r  TDD/cnt_reg[7]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    TDD/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk
    SLICE_X2Y84          FDRE                                         r  TDD/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  TDD/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.798    TDD/cnt_reg_n_0_[10]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.944 r  TDD/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    TDD/cnt_reg[8]_i_1_n_4
    SLICE_X2Y84          FDRE                                         r  TDD/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    TDD/Clk
    SLICE_X2Y84          FDRE                                         r  TDD/cnt_reg[11]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.653    TDD/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    TDD/Clk
    SLICE_X2Y82          FDRE                                         r  TDD/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  TDD/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.796    TDD/cnt_reg_n_0_[2]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.942 r  TDD/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    TDD/cnt_reg[0]_i_1_n_4
    SLICE_X2Y82          FDRE                                         r  TDD/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    TDD/Clk
    SLICE_X2Y82          FDRE                                         r  TDD/cnt_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.651    TDD/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     CD/ClkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     CD/DivCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     CD/DivCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     CD/DivCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     CD/DivCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     CD/DivCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     CD/DivCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     CD/DivCnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     CD/DivCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     CD/DivCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     CD/DivCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     CD/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     CD/DivCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     CD/DivCnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     CD/DivCnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     CD/DivCnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     CD/DivCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     CD/DivCnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     CD/DivCnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     TDD/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     TDD/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     TDD/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     TDD/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     TDD/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     TDD/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     TDD/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     TDD/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     CD/ClkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     CD/ClkOut_reg/C



