Protel Design System Design Rule Check
PCB File : C:\Users\Eric Tse\Documents\GitHub\Altium-Designs\CPRacing Designs\AeroPressureSensor\Pressure_Tap_Board.PcbDoc
Date     : 3/7/2019
Time     : 9:16:49 PM

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: Top Layer-DGND In net DGND On Top Layer
   Polygon named: Bottom Layer-DGND In net DGND On Bottom Layer

WARNING: Zero hole size multi-layer pad(s) detected
   Pad PWR_IN1-1(1740.599mil,3376mil) on Multi-Layer on Net 12V
   Pad USBD_P1-1(8651mil,2950mil) on Multi-Layer on Net D_P
   Pad USBD_N1-1(8651mil,3022mil) on Multi-Layer on Net D_N
   Pad UART_RX1-1(7068mil,3302mil) on Multi-Layer on Net NetR22_1
   Pad UART_TX1-1(7071mil,3139mil) on Multi-Layer on Net NetR21_1
   Pad CANP1-1(1733mil,3778mil) on Multi-Layer on Net CAN_P
   Pad CANN1-1(1732mil,3879mil) on Multi-Layer on Net CAN_N
   Pad PWR_OUT1-1(1815mil,3239mil) on Multi-Layer on Net Power In
   Pad CANTX1-1(6161mil,3479mil) on Multi-Layer on Net NetTEST_CANTX1_1
   Pad CANRX1-1(6161mil,3560mil) on Multi-Layer on Net NetTEST_CANRX1_1
   Pad OVP_G1-1(2076mil,3213mil) on Multi-Layer on Net NetD1_1

WARNING: Multilayer Pads with 0 size Hole found
   Pad PWR_IN1-1(1740.599mil,3376mil) on Multi-Layer
   Pad USBD_P1-1(8651mil,2950mil) on Multi-Layer
   Pad USBD_N1-1(8651mil,3022mil) on Multi-Layer
   Pad UART_RX1-1(7068mil,3302mil) on Multi-Layer
   Pad UART_TX1-1(7071mil,3139mil) on Multi-Layer
   Pad CANP1-1(1733mil,3778mil) on Multi-Layer
   Pad CANN1-1(1732mil,3879mil) on Multi-Layer
   Pad PWR_OUT1-1(1815mil,3239mil) on Multi-Layer
   Pad CANTX1-1(6161mil,3479mil) on Multi-Layer
   Pad CANRX1-1(6161mil,3560mil) on Multi-Layer
   Pad OVP_G1-1(2076mil,3213mil) on Multi-Layer

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (Bottom Layer-DGND) on Bottom Layer 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (Top Layer-DGND) on Top Layer 
Rule Violations :2

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (1662.787mil,3056.591mil) on Top Overlay And Pad D2-1(1712mil,3070.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(2227mil,3586.425mil) on Top Layer And Track (2199.441mil,3557.882mil)(2199.441mil,3668.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(2227mil,3586.425mil) on Top Layer And Track (2199.441mil,3557.882mil)(2211.252mil,3557.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(2227mil,3586.425mil) on Top Layer And Track (2199.441mil,3613mil)(2254.559mil,3613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(2227mil,3586.425mil) on Top Layer And Track (2242.748mil,3557.882mil)(2254.559mil,3557.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(2227mil,3586.425mil) on Top Layer And Track (2254.559mil,3557.882mil)(2254.559mil,3668.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(2227mil,3639.575mil) on Top Layer And Track (2199.441mil,3557.882mil)(2199.441mil,3668.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(2227mil,3639.575mil) on Top Layer And Track (2199.441mil,3668.118mil)(2211.252mil,3668.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(2227mil,3639.575mil) on Top Layer And Track (2242.748mil,3668.118mil)(2254.559mil,3668.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(2227mil,3639.575mil) on Top Layer And Track (2254.559mil,3557.882mil)(2254.559mil,3668.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(8297mil,2560.575mil) on Bottom Layer And Track (8269.441mil,2478.882mil)(8269.441mil,2589.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(8297mil,2560.575mil) on Bottom Layer And Track (8269.441mil,2534mil)(8324.559mil,2534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(8297mil,2560.575mil) on Bottom Layer And Track (8269.441mil,2589.118mil)(8281.252mil,2589.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(8297mil,2560.575mil) on Bottom Layer And Track (8312.748mil,2589.118mil)(8324.559mil,2589.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(8297mil,2560.575mil) on Bottom Layer And Track (8324.559mil,2478.882mil)(8324.559mil,2589.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.728mil < 10mil) Between Pad C14-2(8297mil,2507.425mil) on Bottom Layer And Text "C13" (8322mil,2417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(8297mil,2507.425mil) on Bottom Layer And Track (8269.441mil,2478.882mil)(8269.441mil,2589.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(8297mil,2507.425mil) on Bottom Layer And Track (8269.441mil,2478.882mil)(8281.252mil,2478.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(8297mil,2507.425mil) on Bottom Layer And Track (8269.441mil,2534mil)(8324.559mil,2534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(8297mil,2507.425mil) on Bottom Layer And Track (8312.748mil,2478.882mil)(8324.559mil,2478.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(8297mil,2507.425mil) on Bottom Layer And Track (8324.559mil,2478.882mil)(8324.559mil,2589.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-1(7473mil,2314.425mil) on Bottom Layer And Track (7445.441mil,2285.882mil)(7445.441mil,2396.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(7473mil,2314.425mil) on Bottom Layer And Track (7445.441mil,2285.882mil)(7457.252mil,2285.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(7473mil,2314.425mil) on Bottom Layer And Track (7445.441mil,2341mil)(7500.559mil,2341mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(7473mil,2314.425mil) on Bottom Layer And Track (7488.748mil,2285.882mil)(7500.559mil,2285.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-1(7473mil,2314.425mil) on Bottom Layer And Track (7500.559mil,2285.882mil)(7500.559mil,2396.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-2(7473mil,2367.575mil) on Bottom Layer And Track (7445.441mil,2285.882mil)(7445.441mil,2396.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(7473mil,2367.575mil) on Bottom Layer And Track (7445.441mil,2341mil)(7500.559mil,2341mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(7473mil,2367.575mil) on Bottom Layer And Track (7445.441mil,2396.118mil)(7457.252mil,2396.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(7473mil,2367.575mil) on Bottom Layer And Track (7488.748mil,2396.118mil)(7500.559mil,2396.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-2(7473mil,2367.575mil) on Bottom Layer And Track (7500.559mil,2285.882mil)(7500.559mil,2396.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-1(7606mil,3355mil) on Top Layer And Track (7578.441mil,3326.457mil)(7578.441mil,3436.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(7606mil,3355mil) on Top Layer And Track (7578.441mil,3326.457mil)(7590.252mil,3326.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(7606mil,3355mil) on Top Layer And Track (7578.441mil,3381.575mil)(7633.559mil,3381.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(7606mil,3355mil) on Top Layer And Track (7621.748mil,3326.457mil)(7633.559mil,3326.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-1(7606mil,3355mil) on Top Layer And Track (7633.559mil,3326.457mil)(7633.559mil,3436.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-2(7606mil,3408.15mil) on Top Layer And Track (7578.441mil,3326.457mil)(7578.441mil,3436.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(7606mil,3408.15mil) on Top Layer And Track (7578.441mil,3381.575mil)(7633.559mil,3381.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(7606mil,3408.15mil) on Top Layer And Track (7578.441mil,3436.693mil)(7590.252mil,3436.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(7606mil,3408.15mil) on Top Layer And Track (7621.748mil,3436.693mil)(7633.559mil,3436.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-2(7606mil,3408.15mil) on Top Layer And Track (7633.559mil,3326.457mil)(7633.559mil,3436.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-1(8357mil,3111.575mil) on Top Layer And Track (8329.441mil,3029.882mil)(8329.441mil,3140.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(8357mil,3111.575mil) on Top Layer And Track (8329.441mil,3085mil)(8384.559mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(8357mil,3111.575mil) on Top Layer And Track (8329.441mil,3140.118mil)(8341.252mil,3140.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(8357mil,3111.575mil) on Top Layer And Track (8372.748mil,3140.118mil)(8384.559mil,3140.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-1(8357mil,3111.575mil) on Top Layer And Track (8384.559mil,3029.882mil)(8384.559mil,3140.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-2(8357mil,3058.425mil) on Top Layer And Track (8329.441mil,3029.882mil)(8329.441mil,3140.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(8357mil,3058.425mil) on Top Layer And Track (8329.441mil,3029.882mil)(8341.252mil,3029.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(8357mil,3058.425mil) on Top Layer And Track (8329.441mil,3085mil)(8384.559mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(8357mil,3058.425mil) on Top Layer And Track (8372.748mil,3029.882mil)(8384.559mil,3029.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-2(8357mil,3058.425mil) on Top Layer And Track (8384.559mil,3029.882mil)(8384.559mil,3140.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.303mil < 10mil) Between Pad C2-1(3022mil,3203mil) on Top Layer And Text "C2" (2969mil,3113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(3022mil,3203mil) on Top Layer And Track (2994.441mil,3174.457mil)(2994.441mil,3284.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(3022mil,3203mil) on Top Layer And Track (2994.441mil,3174.457mil)(3006.252mil,3174.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(3022mil,3203mil) on Top Layer And Track (2994.441mil,3229.575mil)(3049.559mil,3229.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(3022mil,3203mil) on Top Layer And Track (3037.748mil,3174.457mil)(3049.559mil,3174.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(3022mil,3203mil) on Top Layer And Track (3049.559mil,3174.457mil)(3049.559mil,3284.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-1(5787mil,2316.425mil) on Bottom Layer And Track (5759.441mil,2287.882mil)(5759.441mil,2398.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(5787mil,2316.425mil) on Bottom Layer And Track (5759.441mil,2287.882mil)(5771.252mil,2287.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(5787mil,2316.425mil) on Bottom Layer And Track (5759.441mil,2343mil)(5814.559mil,2343mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(5787mil,2316.425mil) on Bottom Layer And Track (5802.748mil,2287.882mil)(5814.559mil,2287.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-1(5787mil,2316.425mil) on Bottom Layer And Track (5814.559mil,2287.882mil)(5814.559mil,2398.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-2(5787mil,2369.575mil) on Bottom Layer And Track (5759.441mil,2287.882mil)(5759.441mil,2398.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-2(5787mil,2369.575mil) on Bottom Layer And Track (5759.441mil,2343mil)(5814.559mil,2343mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(5787mil,2369.575mil) on Bottom Layer And Track (5759.441mil,2398.118mil)(5771.252mil,2398.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(5787mil,2369.575mil) on Bottom Layer And Track (5802.748mil,2398.118mil)(5814.559mil,2398.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-2(5787mil,2369.575mil) on Bottom Layer And Track (5814.559mil,2287.882mil)(5814.559mil,2398.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(3022mil,3256.15mil) on Top Layer And Track (2994.441mil,3174.457mil)(2994.441mil,3284.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(3022mil,3256.15mil) on Top Layer And Track (2994.441mil,3229.575mil)(3049.559mil,3229.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(3022mil,3256.15mil) on Top Layer And Track (2994.441mil,3284.693mil)(3006.252mil,3284.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(3022mil,3256.15mil) on Top Layer And Track (3037.748mil,3284.693mil)(3049.559mil,3284.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(3022mil,3256.15mil) on Top Layer And Track (3049.559mil,3174.457mil)(3049.559mil,3284.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(4683.425mil,3557mil) on Top Layer And Track (4654.882mil,3529.441mil)(4654.882mil,3541.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-1(4683.425mil,3557mil) on Top Layer And Track (4654.882mil,3529.441mil)(4765.118mil,3529.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(4683.425mil,3557mil) on Top Layer And Track (4654.882mil,3572.748mil)(4654.882mil,3584.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-1(4683.425mil,3557mil) on Top Layer And Track (4654.882mil,3584.559mil)(4765.118mil,3584.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(4683.425mil,3557mil) on Top Layer And Track (4710mil,3529.441mil)(4710mil,3584.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-2(4736.575mil,3557mil) on Top Layer And Track (4654.882mil,3529.441mil)(4765.118mil,3529.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-2(4736.575mil,3557mil) on Top Layer And Track (4654.882mil,3584.559mil)(4765.118mil,3584.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(4736.575mil,3557mil) on Top Layer And Track (4710mil,3529.441mil)(4710mil,3584.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(4736.575mil,3557mil) on Top Layer And Track (4765.118mil,3529.441mil)(4765.118mil,3541.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(4736.575mil,3557mil) on Top Layer And Track (4765.118mil,3572.748mil)(4765.118mil,3584.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-1(6585mil,2559.575mil) on Bottom Layer And Track (6557.441mil,2477.882mil)(6557.441mil,2588.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(6585mil,2559.575mil) on Bottom Layer And Track (6557.441mil,2533mil)(6612.559mil,2533mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(6585mil,2559.575mil) on Bottom Layer And Track (6557.441mil,2588.118mil)(6569.252mil,2588.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(6585mil,2559.575mil) on Bottom Layer And Track (6600.748mil,2588.118mil)(6612.559mil,2588.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-1(6585mil,2559.575mil) on Bottom Layer And Track (6612.559mil,2477.882mil)(6612.559mil,2588.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-2(6585mil,2506.425mil) on Bottom Layer And Track (6557.441mil,2477.882mil)(6557.441mil,2588.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(6585mil,2506.425mil) on Bottom Layer And Track (6557.441mil,2477.882mil)(6569.252mil,2477.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(6585mil,2506.425mil) on Bottom Layer And Track (6557.441mil,2533mil)(6612.559mil,2533mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(6585mil,2506.425mil) on Bottom Layer And Track (6600.748mil,2477.882mil)(6612.559mil,2477.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-2(6585mil,2506.425mil) on Bottom Layer And Track (6612.559mil,2477.882mil)(6612.559mil,2588.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C27-1(4087mil,2317.425mil) on Bottom Layer And Track (4059.441mil,2288.882mil)(4059.441mil,2399.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(4087mil,2317.425mil) on Bottom Layer And Track (4059.441mil,2288.882mil)(4071.252mil,2288.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(4087mil,2317.425mil) on Bottom Layer And Track (4059.441mil,2344mil)(4114.559mil,2344mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(4087mil,2317.425mil) on Bottom Layer And Track (4102.748mil,2288.882mil)(4114.559mil,2288.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C27-1(4087mil,2317.425mil) on Bottom Layer And Track (4114.559mil,2288.882mil)(4114.559mil,2399.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C27-2(4087mil,2370.575mil) on Bottom Layer And Track (4059.441mil,2288.882mil)(4059.441mil,2399.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(4087mil,2370.575mil) on Bottom Layer And Track (4059.441mil,2344mil)(4114.559mil,2344mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(4087mil,2370.575mil) on Bottom Layer And Track (4059.441mil,2399.118mil)(4071.252mil,2399.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(4087mil,2370.575mil) on Bottom Layer And Track (4102.748mil,2399.118mil)(4114.559mil,2399.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C27-2(4087mil,2370.575mil) on Bottom Layer And Track (4114.559mil,2288.882mil)(4114.559mil,2399.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C29-1(4917mil,2561.575mil) on Bottom Layer And Track (4889.441mil,2479.882mil)(4889.441mil,2590.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-1(4917mil,2561.575mil) on Bottom Layer And Track (4889.441mil,2535mil)(4944.559mil,2535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-1(4917mil,2561.575mil) on Bottom Layer And Track (4889.441mil,2590.118mil)(4901.252mil,2590.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-1(4917mil,2561.575mil) on Bottom Layer And Track (4932.748mil,2590.118mil)(4944.559mil,2590.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C29-1(4917mil,2561.575mil) on Bottom Layer And Track (4944.559mil,2479.882mil)(4944.559mil,2590.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C29-2(4917mil,2508.425mil) on Bottom Layer And Track (4889.441mil,2479.882mil)(4889.441mil,2590.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-2(4917mil,2508.425mil) on Bottom Layer And Track (4889.441mil,2479.882mil)(4901.252mil,2479.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-2(4917mil,2508.425mil) on Bottom Layer And Track (4889.441mil,2535mil)(4944.559mil,2535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-2(4917mil,2508.425mil) on Bottom Layer And Track (4932.748mil,2479.882mil)(4944.559mil,2479.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C29-2(4917mil,2508.425mil) on Bottom Layer And Track (4944.559mil,2479.882mil)(4944.559mil,2590.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(3549mil,3452.425mil) on Top Layer And Track (3521.441mil,3423.882mil)(3521.441mil,3534.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3549mil,3452.425mil) on Top Layer And Track (3521.441mil,3423.882mil)(3533.252mil,3423.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(3549mil,3452.425mil) on Top Layer And Track (3521.441mil,3479mil)(3576.559mil,3479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3549mil,3452.425mil) on Top Layer And Track (3564.748mil,3423.882mil)(3576.559mil,3423.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(3549mil,3452.425mil) on Top Layer And Track (3576.559mil,3423.882mil)(3576.559mil,3534.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.407mil < 10mil) Between Pad C31-1(2320mil,2567.575mil) on Bottom Layer And Text "C31" (2304.252mil,2596.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C31-1(2320mil,2567.575mil) on Bottom Layer And Track (2292.441mil,2485.882mil)(2292.441mil,2596.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C31-1(2320mil,2567.575mil) on Bottom Layer And Track (2292.441mil,2541mil)(2347.559mil,2541mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-1(2320mil,2567.575mil) on Bottom Layer And Track (2292.441mil,2596.118mil)(2304.252mil,2596.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-1(2320mil,2567.575mil) on Bottom Layer And Track (2335.748mil,2596.118mil)(2347.559mil,2596.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C31-1(2320mil,2567.575mil) on Bottom Layer And Track (2347.559mil,2485.882mil)(2347.559mil,2596.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C31-2(2320mil,2514.425mil) on Bottom Layer And Track (2292.441mil,2485.882mil)(2292.441mil,2596.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-2(2320mil,2514.425mil) on Bottom Layer And Track (2292.441mil,2485.882mil)(2304.252mil,2485.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C31-2(2320mil,2514.425mil) on Bottom Layer And Track (2292.441mil,2541mil)(2347.559mil,2541mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-2(2320mil,2514.425mil) on Bottom Layer And Track (2335.748mil,2485.882mil)(2347.559mil,2485.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C31-2(2320mil,2514.425mil) on Bottom Layer And Track (2347.559mil,2485.882mil)(2347.559mil,2596.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(3549mil,3505.575mil) on Top Layer And Track (3521.441mil,3423.882mil)(3521.441mil,3534.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(3549mil,3505.575mil) on Top Layer And Track (3521.441mil,3479mil)(3576.559mil,3479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(3549mil,3505.575mil) on Top Layer And Track (3521.441mil,3534.118mil)(3533.252mil,3534.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(3549mil,3505.575mil) on Top Layer And Track (3564.748mil,3534.118mil)(3576.559mil,3534.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(3549mil,3505.575mil) on Top Layer And Track (3576.559mil,3423.882mil)(3576.559mil,3534.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-1(3165mil,2561mil) on Bottom Layer And Track (3137.441mil,2479.307mil)(3137.441mil,2589.543mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C32-1(3165mil,2561mil) on Bottom Layer And Track (3137.441mil,2534.425mil)(3192.559mil,2534.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-1(3165mil,2561mil) on Bottom Layer And Track (3137.441mil,2589.543mil)(3149.252mil,2589.543mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-1(3165mil,2561mil) on Bottom Layer And Track (3180.748mil,2589.543mil)(3192.559mil,2589.543mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-1(3165mil,2561mil) on Bottom Layer And Track (3192.559mil,2479.307mil)(3192.559mil,2589.543mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-2(3165mil,2507.85mil) on Bottom Layer And Track (3137.441mil,2479.307mil)(3137.441mil,2589.543mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-2(3165mil,2507.85mil) on Bottom Layer And Track (3137.441mil,2479.307mil)(3149.252mil,2479.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C32-2(3165mil,2507.85mil) on Bottom Layer And Track (3137.441mil,2534.425mil)(3192.559mil,2534.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-2(3165mil,2507.85mil) on Bottom Layer And Track (3180.748mil,2479.307mil)(3192.559mil,2479.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-2(3165mil,2507.85mil) on Bottom Layer And Track (3192.559mil,2479.307mil)(3192.559mil,2589.543mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C38-2(7501mil,4651mil) on Bottom Layer And Track (7473.441mil,4569.307mil)(7473.441mil,4679.543mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C38-2(7501mil,4651mil) on Bottom Layer And Track (7473.441mil,4679.543mil)(7485.252mil,4679.543mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C39-1(7533mil,4843.15mil) on Bottom Layer And Track (7505.441mil,4761.457mil)(7505.441mil,4871.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C39-1(7533mil,4843.15mil) on Bottom Layer And Track (7505.441mil,4816.575mil)(7560.559mil,4816.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-1(7533mil,4843.15mil) on Bottom Layer And Track (7505.441mil,4871.693mil)(7517.252mil,4871.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-1(7533mil,4843.15mil) on Bottom Layer And Track (7548.748mil,4871.693mil)(7560.559mil,4871.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C39-1(7533mil,4843.15mil) on Bottom Layer And Track (7560.559mil,4761.457mil)(7560.559mil,4871.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C39-2(7533mil,4790mil) on Bottom Layer And Track (7505.441mil,4761.457mil)(7505.441mil,4871.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-2(7533mil,4790mil) on Bottom Layer And Track (7505.441mil,4761.457mil)(7517.252mil,4761.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C39-2(7533mil,4790mil) on Bottom Layer And Track (7505.441mil,4816.575mil)(7560.559mil,4816.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-2(7533mil,4790mil) on Bottom Layer And Track (7548.748mil,4761.457mil)(7560.559mil,4761.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C39-2(7533mil,4790mil) on Bottom Layer And Track (7560.559mil,4761.457mil)(7560.559mil,4871.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C42-2(5823mil,4646.575mil) on Bottom Layer And Track (5795.441mil,4564.882mil)(5795.441mil,4675.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C42-2(5823mil,4646.575mil) on Bottom Layer And Track (5795.441mil,4620mil)(5850.559mil,4620mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C42-2(5823mil,4646.575mil) on Bottom Layer And Track (5795.441mil,4675.118mil)(5807.252mil,4675.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C42-2(5823mil,4646.575mil) on Bottom Layer And Track (5838.748mil,4675.118mil)(5850.559mil,4675.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C42-2(5823mil,4646.575mil) on Bottom Layer And Track (5850.559mil,4564.882mil)(5850.559mil,4675.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C43-1(5813mil,4847.165mil) on Bottom Layer And Track (5785.441mil,4765.472mil)(5785.441mil,4875.709mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C43-1(5813mil,4847.165mil) on Bottom Layer And Track (5785.441mil,4820.591mil)(5840.559mil,4820.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C43-1(5813mil,4847.165mil) on Bottom Layer And Track (5785.441mil,4875.709mil)(5797.252mil,4875.709mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C43-1(5813mil,4847.165mil) on Bottom Layer And Track (5828.748mil,4875.709mil)(5840.559mil,4875.709mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C43-1(5813mil,4847.165mil) on Bottom Layer And Track (5840.559mil,4765.472mil)(5840.559mil,4875.709mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C43-2(5813mil,4794.016mil) on Bottom Layer And Track (5785.441mil,4765.472mil)(5785.441mil,4875.709mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C43-2(5813mil,4794.016mil) on Bottom Layer And Track (5785.441mil,4765.472mil)(5797.252mil,4765.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C43-2(5813mil,4794.016mil) on Bottom Layer And Track (5785.441mil,4820.591mil)(5840.559mil,4820.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C43-2(5813mil,4794.016mil) on Bottom Layer And Track (5828.748mil,4765.472mil)(5840.559mil,4765.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C43-2(5813mil,4794.016mil) on Bottom Layer And Track (5840.559mil,4765.472mil)(5840.559mil,4875.709mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C46-1(4105mil,4833.575mil) on Bottom Layer And Track (4077.441mil,4751.882mil)(4077.441mil,4862.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C46-1(4105mil,4833.575mil) on Bottom Layer And Track (4077.441mil,4807mil)(4132.559mil,4807mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C46-1(4105mil,4833.575mil) on Bottom Layer And Track (4077.441mil,4862.118mil)(4089.252mil,4862.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C46-1(4105mil,4833.575mil) on Bottom Layer And Track (4120.748mil,4862.118mil)(4132.559mil,4862.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C46-1(4105mil,4833.575mil) on Bottom Layer And Track (4132.559mil,4751.882mil)(4132.559mil,4862.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C46-2(4105mil,4780.425mil) on Bottom Layer And Track (4077.441mil,4751.882mil)(4077.441mil,4862.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C46-2(4105mil,4780.425mil) on Bottom Layer And Track (4077.441mil,4751.882mil)(4089.252mil,4751.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C46-2(4105mil,4780.425mil) on Bottom Layer And Track (4077.441mil,4807mil)(4132.559mil,4807mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C46-2(4105mil,4780.425mil) on Bottom Layer And Track (4120.748mil,4751.882mil)(4132.559mil,4751.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C46-2(4105mil,4780.425mil) on Bottom Layer And Track (4132.559mil,4751.882mil)(4132.559mil,4862.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C47-2(4107mil,4653.575mil) on Bottom Layer And Text "C47" (4281mil,4630mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C47-2(4107mil,4653.575mil) on Bottom Layer And Track (4079.441mil,4571.882mil)(4079.441mil,4682.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C47-2(4107mil,4653.575mil) on Bottom Layer And Track (4079.441mil,4627mil)(4134.559mil,4627mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C47-2(4107mil,4653.575mil) on Bottom Layer And Track (4079.441mil,4682.118mil)(4091.252mil,4682.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C47-2(4107mil,4653.575mil) on Bottom Layer And Track (4122.748mil,4682.118mil)(4134.559mil,4682.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C47-2(4107mil,4653.575mil) on Bottom Layer And Track (4134.559mil,4571.882mil)(4134.559mil,4682.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C50-1(2403mil,4585.425mil) on Bottom Layer And Track (2375.441mil,4556.882mil)(2387.252mil,4556.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C50-1(2403mil,4585.425mil) on Bottom Layer And Track (2418.748mil,4556.882mil)(2430.559mil,4556.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C50-2(2403mil,4638.575mil) on Bottom Layer And Track (2375.441mil,4556.882mil)(2375.441mil,4667.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C50-2(2403mil,4638.575mil) on Bottom Layer And Track (2375.441mil,4612mil)(2430.559mil,4612mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C50-2(2403mil,4638.575mil) on Bottom Layer And Track (2375.441mil,4667.118mil)(2387.252mil,4667.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C50-2(2403mil,4638.575mil) on Bottom Layer And Track (2418.748mil,4667.118mil)(2430.559mil,4667.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C50-2(2403mil,4638.575mil) on Bottom Layer And Track (2430.559mil,4556.882mil)(2430.559mil,4667.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C51-1(2431mil,4831.575mil) on Bottom Layer And Track (2403.441mil,4749.882mil)(2403.441mil,4860.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C51-1(2431mil,4831.575mil) on Bottom Layer And Track (2403.441mil,4805mil)(2458.559mil,4805mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C51-1(2431mil,4831.575mil) on Bottom Layer And Track (2403.441mil,4860.118mil)(2415.252mil,4860.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C51-1(2431mil,4831.575mil) on Bottom Layer And Track (2446.748mil,4860.118mil)(2458.559mil,4860.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C51-1(2431mil,4831.575mil) on Bottom Layer And Track (2458.559mil,4749.882mil)(2458.559mil,4860.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C51-2(2431mil,4778.425mil) on Bottom Layer And Track (2403.441mil,4749.882mil)(2403.441mil,4860.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C51-2(2431mil,4778.425mil) on Bottom Layer And Track (2403.441mil,4749.882mil)(2415.252mil,4749.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C51-2(2431mil,4778.425mil) on Bottom Layer And Track (2403.441mil,4805mil)(2458.559mil,4805mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C51-2(2431mil,4778.425mil) on Bottom Layer And Track (2446.748mil,4749.882mil)(2458.559mil,4749.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C51-2(2431mil,4778.425mil) on Bottom Layer And Track (2458.559mil,4749.882mil)(2458.559mil,4860.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(9238mil,4785.575mil) on Bottom Layer And Track (9210.441mil,4703.882mil)(9210.441mil,4814.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(9238mil,4785.575mil) on Bottom Layer And Track (9210.441mil,4759mil)(9265.559mil,4759mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(9238mil,4785.575mil) on Bottom Layer And Track (9210.441mil,4814.118mil)(9222.252mil,4814.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(9238mil,4785.575mil) on Bottom Layer And Track (9253.748mil,4814.118mil)(9265.559mil,4814.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(9238mil,4785.575mil) on Bottom Layer And Track (9265.559mil,4703.882mil)(9265.559mil,4814.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(9238mil,4732.425mil) on Bottom Layer And Track (9210.441mil,4703.882mil)(9210.441mil,4814.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(9238mil,4732.425mil) on Bottom Layer And Track (9210.441mil,4703.882mil)(9222.252mil,4703.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(9238mil,4732.425mil) on Bottom Layer And Track (9210.441mil,4759mil)(9265.559mil,4759mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(9238mil,4732.425mil) on Bottom Layer And Track (9253.748mil,4703.882mil)(9265.559mil,4703.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(9238mil,4732.425mil) on Bottom Layer And Track (9265.559mil,4703.882mil)(9265.559mil,4814.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad D2-2(1712mil,3241.63mil) on Top Layer And Text "D2" (1632mil,3271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-1(8359mil,3281.276mil) on Top Layer And Track (8324mil,3156mil)(8324mil,3317.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-1(8359mil,3281.276mil) on Top Layer And Track (8394mil,3156mil)(8394mil,3317.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-2(8359mil,3190.724mil) on Top Layer And Track (8324mil,3156mil)(8324mil,3317.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D4-2(8359mil,3190.724mil) on Top Layer And Track (8324mil,3156mil)(8394mil,3156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-2(8359mil,3190.724mil) on Top Layer And Track (8394mil,3156mil)(8394mil,3317.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D5-1(8474mil,3264.276mil) on Top Layer And Track (8439mil,3139mil)(8439mil,3300.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D5-1(8474mil,3264.276mil) on Top Layer And Track (8509mil,3139mil)(8509mil,3300.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D5-2(8474mil,3173.724mil) on Top Layer And Track (8439mil,3139mil)(8439mil,3300.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D5-2(8474mil,3173.724mil) on Top Layer And Track (8439mil,3139mil)(8509mil,3139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D5-2(8474mil,3173.724mil) on Top Layer And Track (8509mil,3139mil)(8509mil,3300.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.216mil < 10mil) Between Pad F1-1(2453mil,3217.882mil) on Top Layer And Text "F1" (2434mil,3124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(2453mil,3217.882mil) on Top Layer And Track (2413.63mil,3194.26mil)(2413.63mil,3351.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(2453mil,3217.882mil) on Top Layer And Track (2413.63mil,3194.26mil)(2443.157mil,3194.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(2453mil,3217.882mil) on Top Layer And Track (2443.157mil,3194.26mil)(2492.37mil,3194.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(2453mil,3217.882mil) on Top Layer And Track (2492.37mil,3194.26mil)(2492.37mil,3351.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(2453mil,3328.118mil) on Top Layer And Track (2413.63mil,3194.26mil)(2413.63mil,3351.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(2453mil,3328.118mil) on Top Layer And Track (2413.63mil,3351.74mil)(2492.37mil,3351.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(2453mil,3328.118mil) on Top Layer And Track (2492.37mil,3194.26mil)(2492.37mil,3351.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(9261mil,2219.819mil) on Bottom Layer And Track (9233.441mil,2195.41mil)(9233.441mil,2295.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-1(9261mil,2219.819mil) on Bottom Layer And Track (9233.441mil,2195.41mil)(9241mil,2195.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(9261mil,2219.819mil) on Bottom Layer And Track (9233.441mil,2245.41mil)(9288.559mil,2245.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-1(9261mil,2219.819mil) on Bottom Layer And Track (9281mil,2195.41mil)(9288.559mil,2195.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(9261mil,2219.819mil) on Bottom Layer And Track (9288.559mil,2195.41mil)(9288.559mil,2295.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(9261mil,2271mil) on Bottom Layer And Track (9233.441mil,2195.41mil)(9233.441mil,2295.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(9261mil,2271mil) on Bottom Layer And Track (9233.441mil,2245.41mil)(9288.559mil,2245.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-2(9261mil,2271mil) on Bottom Layer And Track (9233.441mil,2295.41mil)(9241mil,2295.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-2(9261mil,2271mil) on Bottom Layer And Track (9281mil,2295.41mil)(9288.559mil,2295.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(9261mil,2271mil) on Bottom Layer And Track (9288.559mil,2195.41mil)(9288.559mil,2295.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1-1(3155.409mil,3239mil) on Top Layer And Track (3131mil,3211.441mil)(3131mil,3219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(3155.409mil,3239mil) on Top Layer And Track (3131mil,3211.441mil)(3231mil,3211.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1-1(3155.409mil,3239mil) on Top Layer And Track (3131mil,3259mil)(3131mil,3266.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(3155.409mil,3239mil) on Top Layer And Track (3131mil,3266.559mil)(3231mil,3266.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(3155.409mil,3239mil) on Top Layer And Track (3181mil,3211.441mil)(3181mil,3266.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(3206.59mil,3239mil) on Top Layer And Track (3131mil,3211.441mil)(3231mil,3211.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(3206.59mil,3239mil) on Top Layer And Track (3131mil,3266.559mil)(3231mil,3266.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(3206.59mil,3239mil) on Top Layer And Track (3181mil,3211.441mil)(3181mil,3266.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1-2(3206.59mil,3239mil) on Top Layer And Track (3231mil,3211.441mil)(3231mil,3219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1-2(3206.59mil,3239mil) on Top Layer And Track (3231mil,3259mil)(3231mil,3266.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(9153mil,2210.409mil) on Bottom Layer And Track (9125.441mil,2186mil)(9125.441mil,2286mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(9153mil,2210.409mil) on Bottom Layer And Track (9125.441mil,2186mil)(9133mil,2186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(9153mil,2210.409mil) on Bottom Layer And Track (9125.441mil,2236mil)(9180.559mil,2236mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(9153mil,2210.409mil) on Bottom Layer And Track (9173mil,2186mil)(9180.559mil,2186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(9153mil,2210.409mil) on Bottom Layer And Track (9180.559mil,2186mil)(9180.559mil,2286mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(9153mil,2261.59mil) on Bottom Layer And Track (9125.441mil,2186mil)(9125.441mil,2286mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(9153mil,2261.59mil) on Bottom Layer And Track (9125.441mil,2236mil)(9180.559mil,2236mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-2(9153mil,2261.59mil) on Bottom Layer And Track (9125.441mil,2286mil)(9133mil,2286mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-2(9153mil,2261.59mil) on Bottom Layer And Track (9173mil,2286mil)(9180.559mil,2286mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(9153mil,2261.59mil) on Bottom Layer And Track (9180.559mil,2186mil)(9180.559mil,2286mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(2230mil,3749.819mil) on Top Layer And Track (2202.441mil,3725.41mil)(2202.441mil,3825.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-1(2230mil,3749.819mil) on Top Layer And Track (2202.441mil,3725.41mil)(2210mil,3725.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(2230mil,3749.819mil) on Top Layer And Track (2202.441mil,3775.41mil)(2257.559mil,3775.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-1(2230mil,3749.819mil) on Top Layer And Track (2250mil,3725.41mil)(2257.559mil,3725.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(2230mil,3749.819mil) on Top Layer And Track (2257.559mil,3725.41mil)(2257.559mil,3825.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(6705mil,3137.449mil) on Top Layer And Track (6669.567mil,3036.071mil)(6669.567mil,3169.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R21-1(6705mil,3137.449mil) on Top Layer And Track (6669.567mil,3103mil)(6740.433mil,3103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R21-1(6705mil,3137.449mil) on Top Layer And Track (6669.567mil,3169.929mil)(6677.441mil,3169.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R21-1(6705mil,3137.449mil) on Top Layer And Track (6732.559mil,3169.929mil)(6740.433mil,3169.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(6705mil,3137.449mil) on Top Layer And Track (6740.433mil,3036.071mil)(6740.433mil,3169.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(6705mil,3068.551mil) on Top Layer And Track (6669.567mil,3036.071mil)(6669.567mil,3169.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R21-2(6705mil,3068.551mil) on Top Layer And Track (6669.567mil,3036.071mil)(6677.441mil,3036.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R21-2(6705mil,3068.551mil) on Top Layer And Track (6669.567mil,3103mil)(6740.433mil,3103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R21-2(6705mil,3068.551mil) on Top Layer And Track (6732.559mil,3036.071mil)(6740.433mil,3036.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(6705mil,3068.551mil) on Top Layer And Track (6740.433mil,3036.071mil)(6740.433mil,3169.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(8358mil,3407.551mil) on Top Layer And Track (8322.567mil,3375.071mil)(8322.567mil,3508.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R23-1(8358mil,3407.551mil) on Top Layer And Track (8322.567mil,3375.071mil)(8330.441mil,3375.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R23-1(8358mil,3407.551mil) on Top Layer And Track (8322.567mil,3442mil)(8393.433mil,3442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R23-1(8358mil,3407.551mil) on Top Layer And Track (8385.559mil,3375.071mil)(8393.433mil,3375.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(8358mil,3407.551mil) on Top Layer And Track (8393.433mil,3375.071mil)(8393.433mil,3508.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R23-2(8358mil,3476.449mil) on Top Layer And Track (8322.567mil,3508.929mil)(8330.441mil,3508.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R23-2(8358mil,3476.449mil) on Top Layer And Track (8385.559mil,3508.929mil)(8393.433mil,3508.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(8358mil,3476.449mil) on Top Layer And Track (8393.433mil,3375.071mil)(8393.433mil,3508.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(8480mil,3405.551mil) on Top Layer And Track (8444.567mil,3373.071mil)(8444.567mil,3506.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R24-1(8480mil,3405.551mil) on Top Layer And Track (8444.567mil,3373.071mil)(8452.441mil,3373.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R24-1(8480mil,3405.551mil) on Top Layer And Track (8444.567mil,3440mil)(8515.433mil,3440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R24-1(8480mil,3405.551mil) on Top Layer And Track (8507.559mil,3373.071mil)(8515.433mil,3373.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(8480mil,3405.551mil) on Top Layer And Track (8515.433mil,3373.071mil)(8515.433mil,3506.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(8480mil,3474.449mil) on Top Layer And Track (8444.567mil,3373.071mil)(8444.567mil,3506.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R24-2(8480mil,3474.449mil) on Top Layer And Track (8444.567mil,3440mil)(8515.433mil,3440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R24-2(8480mil,3474.449mil) on Top Layer And Track (8444.567mil,3506.929mil)(8452.441mil,3506.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R24-2(8480mil,3474.449mil) on Top Layer And Track (8507.559mil,3506.929mil)(8515.433mil,3506.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(8480mil,3474.449mil) on Top Layer And Track (8515.433mil,3373.071mil)(8515.433mil,3506.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(7610mil,2314.409mil) on Bottom Layer And Track (7582.441mil,2290mil)(7582.441mil,2390mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R26-1(7610mil,2314.409mil) on Bottom Layer And Track (7582.441mil,2290mil)(7590mil,2290mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(7610mil,2314.409mil) on Bottom Layer And Track (7582.441mil,2340mil)(7637.559mil,2340mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R26-1(7610mil,2314.409mil) on Bottom Layer And Track (7630mil,2290mil)(7637.559mil,2290mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(7610mil,2314.409mil) on Bottom Layer And Track (7637.559mil,2290mil)(7637.559mil,2390mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(7610mil,2365.59mil) on Bottom Layer And Track (7582.441mil,2290mil)(7582.441mil,2390mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(7610mil,2365.59mil) on Bottom Layer And Track (7582.441mil,2340mil)(7637.559mil,2340mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R26-2(7610mil,2365.59mil) on Bottom Layer And Track (7582.441mil,2390mil)(7590mil,2390mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R26-2(7610mil,2365.59mil) on Bottom Layer And Track (7630mil,2390mil)(7637.559mil,2390mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(7610mil,2365.59mil) on Bottom Layer And Track (7637.559mil,2290mil)(7637.559mil,2390mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(5906mil,2313.409mil) on Bottom Layer And Track (5878.441mil,2289mil)(5878.441mil,2389mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R28-1(5906mil,2313.409mil) on Bottom Layer And Track (5878.441mil,2289mil)(5886mil,2289mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(5906mil,2313.409mil) on Bottom Layer And Track (5878.441mil,2339mil)(5933.559mil,2339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R28-1(5906mil,2313.409mil) on Bottom Layer And Track (5926mil,2289mil)(5933.559mil,2289mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(5906mil,2313.409mil) on Bottom Layer And Track (5933.559mil,2289mil)(5933.559mil,2389mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(5906mil,2364.59mil) on Bottom Layer And Track (5878.441mil,2289mil)(5878.441mil,2389mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(5906mil,2364.59mil) on Bottom Layer And Track (5878.441mil,2339mil)(5933.559mil,2339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R28-2(5906mil,2364.59mil) on Bottom Layer And Track (5878.441mil,2389mil)(5886mil,2389mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R28-2(5906mil,2364.59mil) on Bottom Layer And Track (5926mil,2389mil)(5933.559mil,2389mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(5906mil,2364.59mil) on Bottom Layer And Track (5933.559mil,2289mil)(5933.559mil,2389mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(9139mil,4786.591mil) on Bottom Layer And Track (9111.441mil,4711mil)(9111.441mil,4811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(9139mil,4786.591mil) on Bottom Layer And Track (9111.441mil,4761mil)(9166.559mil,4761mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-1(9139mil,4786.591mil) on Bottom Layer And Track (9111.441mil,4811mil)(9119mil,4811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-1(9139mil,4786.591mil) on Bottom Layer And Track (9159mil,4811mil)(9166.559mil,4811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(9139mil,4786.591mil) on Bottom Layer And Track (9166.559mil,4711mil)(9166.559mil,4811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.687mil < 10mil) Between Pad R3-2(9139mil,4735.409mil) on Bottom Layer And Text "R3" (9161mil,4680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(9139mil,4735.409mil) on Bottom Layer And Track (9111.441mil,4711mil)(9111.441mil,4811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-2(9139mil,4735.409mil) on Bottom Layer And Track (9111.441mil,4711mil)(9119mil,4711mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(9139mil,4735.409mil) on Bottom Layer And Track (9111.441mil,4761mil)(9166.559mil,4761mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-2(9139mil,4735.409mil) on Bottom Layer And Track (9159mil,4711mil)(9166.559mil,4711mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(9139mil,4735.409mil) on Bottom Layer And Track (9166.559mil,4711mil)(9166.559mil,4811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(4202mil,2317.409mil) on Bottom Layer And Track (4174.441mil,2293mil)(4174.441mil,2393mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R32-1(4202mil,2317.409mil) on Bottom Layer And Track (4174.441mil,2293mil)(4182mil,2293mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(4202mil,2317.409mil) on Bottom Layer And Track (4174.441mil,2343mil)(4229.559mil,2343mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R32-1(4202mil,2317.409mil) on Bottom Layer And Track (4222mil,2293mil)(4229.559mil,2293mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(4202mil,2317.409mil) on Bottom Layer And Track (4229.559mil,2293mil)(4229.559mil,2393mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(4202mil,2368.59mil) on Bottom Layer And Track (4174.441mil,2293mil)(4174.441mil,2393mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(4202mil,2368.59mil) on Bottom Layer And Track (4174.441mil,2343mil)(4229.559mil,2343mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R32-2(4202mil,2368.59mil) on Bottom Layer And Track (4174.441mil,2393mil)(4182mil,2393mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R32-2(4202mil,2368.59mil) on Bottom Layer And Track (4222mil,2393mil)(4229.559mil,2393mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(4202mil,2368.59mil) on Bottom Layer And Track (4229.559mil,2293mil)(4229.559mil,2393mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-1(2425mil,2561.591mil) on Bottom Layer And Track (2397.441mil,2486mil)(2397.441mil,2586mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-1(2425mil,2561.591mil) on Bottom Layer And Track (2397.441mil,2536mil)(2452.559mil,2536mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R35-1(2425mil,2561.591mil) on Bottom Layer And Track (2397.441mil,2586mil)(2405mil,2586mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R35-1(2425mil,2561.591mil) on Bottom Layer And Track (2445mil,2586mil)(2452.559mil,2586mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-1(2425mil,2561.591mil) on Bottom Layer And Track (2452.559mil,2486mil)(2452.559mil,2586mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-1(1602mil,2312.409mil) on Bottom Layer And Track (1574.441mil,2288mil)(1574.441mil,2388mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R40-1(1602mil,2312.409mil) on Bottom Layer And Track (1574.441mil,2288mil)(1582mil,2288mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-1(1602mil,2312.409mil) on Bottom Layer And Track (1574.441mil,2338mil)(1629.559mil,2338mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R40-1(1602mil,2312.409mil) on Bottom Layer And Track (1622mil,2288mil)(1629.559mil,2288mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-1(1602mil,2312.409mil) on Bottom Layer And Track (1629.559mil,2288mil)(1629.559mil,2388mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-2(1602mil,2363.59mil) on Bottom Layer And Track (1574.441mil,2288mil)(1574.441mil,2388mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-2(1602mil,2363.59mil) on Bottom Layer And Track (1574.441mil,2338mil)(1629.559mil,2338mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R40-2(1602mil,2363.59mil) on Bottom Layer And Track (1574.441mil,2388mil)(1582mil,2388mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R40-2(1602mil,2363.59mil) on Bottom Layer And Track (1622mil,2388mil)(1629.559mil,2388mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-2(1602mil,2363.59mil) on Bottom Layer And Track (1629.559mil,2288mil)(1629.559mil,2388mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R43-1(7381mil,4841.591mil) on Bottom Layer And Track (7353.441mil,4766mil)(7353.441mil,4866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R43-1(7381mil,4841.591mil) on Bottom Layer And Track (7353.441mil,4816mil)(7408.559mil,4816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R43-1(7381mil,4841.591mil) on Bottom Layer And Track (7353.441mil,4866mil)(7361mil,4866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R43-1(7381mil,4841.591mil) on Bottom Layer And Track (7401mil,4866mil)(7408.559mil,4866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R43-1(7381mil,4841.591mil) on Bottom Layer And Track (7408.559mil,4766mil)(7408.559mil,4866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R43-2(7381mil,4790.409mil) on Bottom Layer And Track (7353.441mil,4766mil)(7353.441mil,4866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R43-2(7381mil,4790.409mil) on Bottom Layer And Track (7353.441mil,4766mil)(7361mil,4766mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R43-2(7381mil,4790.409mil) on Bottom Layer And Track (7353.441mil,4816mil)(7408.559mil,4816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R43-2(7381mil,4790.409mil) on Bottom Layer And Track (7401mil,4766mil)(7408.559mil,4766mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R43-2(7381mil,4790.409mil) on Bottom Layer And Track (7408.559mil,4766mil)(7408.559mil,4866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R44-1(7391mil,4595.409mil) on Bottom Layer And Track (7363.441mil,4571mil)(7363.441mil,4671mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R44-1(7391mil,4595.409mil) on Bottom Layer And Track (7363.441mil,4571mil)(7371mil,4571mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R44-1(7391mil,4595.409mil) on Bottom Layer And Track (7363.441mil,4621mil)(7418.559mil,4621mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R44-1(7391mil,4595.409mil) on Bottom Layer And Track (7411mil,4571mil)(7418.559mil,4571mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R44-1(7391mil,4595.409mil) on Bottom Layer And Track (7418.559mil,4571mil)(7418.559mil,4671mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R44-2(7391mil,4646.591mil) on Bottom Layer And Track (7363.441mil,4571mil)(7363.441mil,4671mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R44-2(7391mil,4646.591mil) on Bottom Layer And Track (7363.441mil,4621mil)(7418.559mil,4621mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R44-2(7391mil,4646.591mil) on Bottom Layer And Track (7363.441mil,4671mil)(7371mil,4671mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R44-2(7391mil,4646.591mil) on Bottom Layer And Track (7411mil,4671mil)(7418.559mil,4671mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R44-2(7391mil,4646.591mil) on Bottom Layer And Track (7418.559mil,4571mil)(7418.559mil,4671mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R47-1(5675mil,4843.591mil) on Bottom Layer And Track (5647.441mil,4768mil)(5647.441mil,4868mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R47-1(5675mil,4843.591mil) on Bottom Layer And Track (5647.441mil,4818mil)(5702.559mil,4818mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R47-1(5675mil,4843.591mil) on Bottom Layer And Track (5647.441mil,4868mil)(5655mil,4868mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R47-1(5675mil,4843.591mil) on Bottom Layer And Track (5695mil,4868mil)(5702.559mil,4868mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R47-1(5675mil,4843.591mil) on Bottom Layer And Track (5702.559mil,4768mil)(5702.559mil,4868mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R47-2(5675mil,4792.409mil) on Bottom Layer And Track (5647.441mil,4768mil)(5647.441mil,4868mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R47-2(5675mil,4792.409mil) on Bottom Layer And Track (5647.441mil,4768mil)(5655mil,4768mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R47-2(5675mil,4792.409mil) on Bottom Layer And Track (5647.441mil,4818mil)(5702.559mil,4818mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R47-2(5675mil,4792.409mil) on Bottom Layer And Track (5695mil,4768mil)(5702.559mil,4768mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R47-2(5675mil,4792.409mil) on Bottom Layer And Track (5702.559mil,4768mil)(5702.559mil,4868mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R48-1(5687mil,4594.819mil) on Bottom Layer And Track (5659.441mil,4570.409mil)(5659.441mil,4670.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R48-1(5687mil,4594.819mil) on Bottom Layer And Track (5659.441mil,4570.409mil)(5667mil,4570.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R48-1(5687mil,4594.819mil) on Bottom Layer And Track (5659.441mil,4620.409mil)(5714.559mil,4620.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R48-1(5687mil,4594.819mil) on Bottom Layer And Track (5707mil,4570.409mil)(5714.559mil,4570.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R48-1(5687mil,4594.819mil) on Bottom Layer And Track (5714.559mil,4570.409mil)(5714.559mil,4670.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R48-2(5687mil,4646mil) on Bottom Layer And Track (5659.441mil,4570.409mil)(5659.441mil,4670.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R48-2(5687mil,4646mil) on Bottom Layer And Track (5659.441mil,4620.409mil)(5714.559mil,4620.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R48-2(5687mil,4646mil) on Bottom Layer And Track (5659.441mil,4670.409mil)(5667mil,4670.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R48-2(5687mil,4646mil) on Bottom Layer And Track (5707mil,4670.409mil)(5714.559mil,4670.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R48-2(5687mil,4646mil) on Bottom Layer And Track (5714.559mil,4570.409mil)(5714.559mil,4670.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R50-1(3981mil,4835.591mil) on Bottom Layer And Track (3953.441mil,4760mil)(3953.441mil,4860mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R50-1(3981mil,4835.591mil) on Bottom Layer And Track (3953.441mil,4810mil)(4008.559mil,4810mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R50-1(3981mil,4835.591mil) on Bottom Layer And Track (3953.441mil,4860mil)(3961mil,4860mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R50-1(3981mil,4835.591mil) on Bottom Layer And Track (4001mil,4860mil)(4008.559mil,4860mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R50-1(3981mil,4835.591mil) on Bottom Layer And Track (4008.559mil,4760mil)(4008.559mil,4860mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R50-2(3981mil,4784.409mil) on Bottom Layer And Track (3953.441mil,4760mil)(3953.441mil,4860mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R50-2(3981mil,4784.409mil) on Bottom Layer And Track (3953.441mil,4760mil)(3961mil,4760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R50-2(3981mil,4784.409mil) on Bottom Layer And Track (3953.441mil,4810mil)(4008.559mil,4810mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R50-2(3981mil,4784.409mil) on Bottom Layer And Track (4001mil,4760mil)(4008.559mil,4760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R50-2(3981mil,4784.409mil) on Bottom Layer And Track (4008.559mil,4760mil)(4008.559mil,4860mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-1(2098.551mil,3060mil) on Top Layer And Track (2066.071mil,3024.567mil)(2066.071mil,3032.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(2098.551mil,3060mil) on Top Layer And Track (2066.071mil,3024.567mil)(2199.929mil,3024.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-1(2098.551mil,3060mil) on Top Layer And Track (2066.071mil,3087.559mil)(2066.071mil,3095.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(2098.551mil,3060mil) on Top Layer And Track (2066.071mil,3095.433mil)(2199.929mil,3095.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R5-1(2098.551mil,3060mil) on Top Layer And Track (2133mil,3024.567mil)(2133mil,3095.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-1(5629.409mil,3292mil) on Top Layer And Track (5605mil,3264.441mil)(5605mil,3272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(5629.409mil,3292mil) on Top Layer And Track (5605mil,3264.441mil)(5705mil,3264.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-1(5629.409mil,3292mil) on Top Layer And Track (5605mil,3312mil)(5605mil,3319.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(5629.409mil,3292mil) on Top Layer And Track (5605mil,3319.559mil)(5705mil,3319.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(5629.409mil,3292mil) on Top Layer And Track (5655mil,3264.441mil)(5655mil,3319.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(2167.449mil,3060mil) on Top Layer And Track (2066.071mil,3024.567mil)(2199.929mil,3024.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(2167.449mil,3060mil) on Top Layer And Track (2066.071mil,3095.433mil)(2199.929mil,3095.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R5-2(2167.449mil,3060mil) on Top Layer And Track (2133mil,3024.567mil)(2133mil,3095.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-2(2167.449mil,3060mil) on Top Layer And Track (2199.929mil,3024.567mil)(2199.929mil,3032.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-2(2167.449mil,3060mil) on Top Layer And Track (2199.929mil,3087.559mil)(2199.929mil,3095.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(5680.591mil,3292mil) on Top Layer And Track (5605mil,3264.441mil)(5705mil,3264.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(5680.591mil,3292mil) on Top Layer And Track (5605mil,3319.559mil)(5705mil,3319.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(5680.591mil,3292mil) on Top Layer And Track (5655mil,3264.441mil)(5655mil,3319.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(5680.591mil,3292mil) on Top Layer And Track (5705mil,3264.441mil)(5705mil,3272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(5680.591mil,3292mil) on Top Layer And Track (5705mil,3312mil)(5705mil,3319.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R52-1(3987mil,4596.409mil) on Bottom Layer And Track (3959.441mil,4572mil)(3959.441mil,4672mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R52-1(3987mil,4596.409mil) on Bottom Layer And Track (3959.441mil,4572mil)(3967mil,4572mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R52-1(3987mil,4596.409mil) on Bottom Layer And Track (3959.441mil,4622mil)(4014.559mil,4622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R52-1(3987mil,4596.409mil) on Bottom Layer And Track (4007mil,4572mil)(4014.559mil,4572mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R52-1(3987mil,4596.409mil) on Bottom Layer And Track (4014.559mil,4572mil)(4014.559mil,4672mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R52-2(3987mil,4647.591mil) on Bottom Layer And Track (3959.441mil,4572mil)(3959.441mil,4672mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R52-2(3987mil,4647.591mil) on Bottom Layer And Track (3959.441mil,4622mil)(4014.559mil,4622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R52-2(3987mil,4647.591mil) on Bottom Layer And Track (3959.441mil,4672mil)(3967mil,4672mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R52-2(3987mil,4647.591mil) on Bottom Layer And Track (4007mil,4672mil)(4014.559mil,4672mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R52-2(3987mil,4647.591mil) on Bottom Layer And Track (4014.559mil,4572mil)(4014.559mil,4672mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R54-1(2302mil,4826.591mil) on Bottom Layer And Track (2274.441mil,4751mil)(2274.441mil,4851mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R54-1(2302mil,4826.591mil) on Bottom Layer And Track (2274.441mil,4801mil)(2329.559mil,4801mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R54-1(2302mil,4826.591mil) on Bottom Layer And Track (2274.441mil,4851mil)(2282mil,4851mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R54-1(2302mil,4826.591mil) on Bottom Layer And Track (2322mil,4851mil)(2329.559mil,4851mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R54-1(2302mil,4826.591mil) on Bottom Layer And Track (2329.559mil,4751mil)(2329.559mil,4851mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R54-2(2302mil,4775.409mil) on Bottom Layer And Track (2274.441mil,4751mil)(2274.441mil,4851mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R54-2(2302mil,4775.409mil) on Bottom Layer And Track (2274.441mil,4751mil)(2282mil,4751mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R54-2(2302mil,4775.409mil) on Bottom Layer And Track (2274.441mil,4801mil)(2329.559mil,4801mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R54-2(2302mil,4775.409mil) on Bottom Layer And Track (2322mil,4751mil)(2329.559mil,4751mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R54-2(2302mil,4775.409mil) on Bottom Layer And Track (2329.559mil,4751mil)(2329.559mil,4851mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R56-1(2299mil,4583.409mil) on Bottom Layer And Track (2271.441mil,4559mil)(2271.441mil,4659mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R56-1(2299mil,4583.409mil) on Bottom Layer And Track (2271.441mil,4559mil)(2279mil,4559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R56-1(2299mil,4583.409mil) on Bottom Layer And Track (2271.441mil,4609mil)(2326.559mil,4609mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R56-1(2299mil,4583.409mil) on Bottom Layer And Track (2319mil,4559mil)(2326.559mil,4559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R56-1(2299mil,4583.409mil) on Bottom Layer And Track (2326.559mil,4559mil)(2326.559mil,4659mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R56-2(2299mil,4634.591mil) on Bottom Layer And Track (2271.441mil,4559mil)(2271.441mil,4659mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R56-2(2299mil,4634.591mil) on Bottom Layer And Track (2271.441mil,4609mil)(2326.559mil,4609mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R56-2(2299mil,4634.591mil) on Bottom Layer And Track (2271.441mil,4659mil)(2279mil,4659mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R56-2(2299mil,4634.591mil) on Bottom Layer And Track (2319mil,4659mil)(2326.559mil,4659mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R56-2(2299mil,4634.591mil) on Bottom Layer And Track (2326.559mil,4559mil)(2326.559mil,4659mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(9233mil,4921.591mil) on Bottom Layer And Track (9205.441mil,4846mil)(9205.441mil,4946mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(9233mil,4921.591mil) on Bottom Layer And Track (9205.441mil,4896mil)(9260.559mil,4896mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-1(9233mil,4921.591mil) on Bottom Layer And Track (9205.441mil,4946mil)(9213mil,4946mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-1(9233mil,4921.591mil) on Bottom Layer And Track (9253mil,4946mil)(9260.559mil,4946mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(9233mil,4921.591mil) on Bottom Layer And Track (9260.559mil,4846mil)(9260.559mil,4946mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(9233mil,4870.409mil) on Bottom Layer And Track (9205.441mil,4846mil)(9205.441mil,4946mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-2(9233mil,4870.409mil) on Bottom Layer And Track (9205.441mil,4846mil)(9213mil,4846mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(9233mil,4870.409mil) on Bottom Layer And Track (9205.441mil,4896mil)(9260.559mil,4896mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-2(9233mil,4870.409mil) on Bottom Layer And Track (9253mil,4846mil)(9260.559mil,4846mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(9233mil,4870.409mil) on Bottom Layer And Track (9260.559mil,4846mil)(9260.559mil,4946mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(9045mil,4786.591mil) on Bottom Layer And Track (9017.441mil,4711mil)(9017.441mil,4811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(9045mil,4786.591mil) on Bottom Layer And Track (9017.441mil,4761mil)(9072.559mil,4761mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8-1(9045mil,4786.591mil) on Bottom Layer And Track (9017.441mil,4811mil)(9025mil,4811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8-1(9045mil,4786.591mil) on Bottom Layer And Track (9065mil,4811mil)(9072.559mil,4811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(9045mil,4786.591mil) on Bottom Layer And Track (9072.559mil,4711mil)(9072.559mil,4811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(9079mil,4594mil) on Bottom Layer And Track (9051.441mil,4569.591mil)(9051.441mil,4669.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-1(9079mil,4594mil) on Bottom Layer And Track (9051.441mil,4569.591mil)(9059mil,4569.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(9079mil,4594mil) on Bottom Layer And Track (9051.441mil,4619.591mil)(9106.559mil,4619.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-1(9079mil,4594mil) on Bottom Layer And Track (9099mil,4569.591mil)(9106.559mil,4569.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(9079mil,4594mil) on Bottom Layer And Track (9106.559mil,4569.591mil)(9106.559mil,4669.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(9079mil,4645.181mil) on Bottom Layer And Track (9051.441mil,4569.591mil)(9051.441mil,4669.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(9079mil,4645.181mil) on Bottom Layer And Track (9051.441mil,4619.591mil)(9106.559mil,4619.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-2(9079mil,4645.181mil) on Bottom Layer And Track (9051.441mil,4669.591mil)(9059mil,4669.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-2(9079mil,4645.181mil) on Bottom Layer And Track (9099mil,4669.591mil)(9106.559mil,4669.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(9079mil,4645.181mil) on Bottom Layer And Track (9106.559mil,4569.591mil)(9106.559mil,4669.591mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad T1-1(1978.37mil,3212.598mil) on Top Layer And Track (1911.441mil,3190.945mil)(1950.811mil,3190.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad T1-2(1978.37mil,3287.401mil) on Top Layer And Track (1911.441mil,3309.055mil)(1950.811mil,3309.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U3-(2600.874mil,3319mil) on Top Layer And Track (2653.039mil,3189.079mil)(2653.039mil,3448.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U3-1(2835.126mil,3219mil) on Top Layer And Track (2782.961mil,3189.079mil)(2782.961mil,3448.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U3-2(2835.126mil,3269mil) on Top Layer And Track (2782.961mil,3189.079mil)(2782.961mil,3448.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U3-3(2835.126mil,3319mil) on Top Layer And Track (2782.961mil,3189.079mil)(2782.961mil,3448.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U3-4(2835.126mil,3369mil) on Top Layer And Track (2782.961mil,3189.079mil)(2782.961mil,3448.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U3-5(2835.126mil,3419mil) on Top Layer And Track (2782.961mil,3189.079mil)(2782.961mil,3448.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.382mil < 10mil) Between Pad UART_TX1-1(7071mil,3139mil) on Multi-Layer And Text "UART_TX1" (7040mil,3042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.382mil < 10mil) Between Pad USBD_P1-1(8651mil,2950mil) on Multi-Layer And Text "USBD_P1" (8543mil,2854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-1(1455.52mil,3384.394mil) on Multi-Layer And Text "PWR_IN1" (1508mil,3420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :487

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "J1" (9658.685mil,3681.244mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (6mil < 10mil) Between Board Edge And Text "R13" (9110mil,2151mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (2.02mil < 10mil) Between Board Edge And Text "R6" (9376mil,4928mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.02mil < 10mil) Between Board Edge And Text "R7" (9070mil,4930mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "X1" (259.323mil,4146.394mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (270.362mil,3028.921mil)(1587.685mil,3028.921mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (270.362mil,3028.921mil)(270.362mil,4099mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (270.362mil,4099mil)(1587.685mil,4099mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (9589.338mil,3325.764mil)(9664.142mil,3325.764mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (9589.338mil,3640.724mil)(9664.142mil,3640.724mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (9664.142mil,3325.764mil)(9664.142mil,3640.724mil) on Bottom Overlay 
Rule Violations :11

Processing Rule : Matched Lengths(Tolerance=10mil) (InNet('D_N'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01