// Seed: 1748984466
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  initial id_4 <= id_5;
endmodule
module module_1;
  id_1 :
  assert property (@(id_1) id_1 - id_1) id_2 <= id_1;
  tri0 id_3;
  localparam id_4 = "";
  supply1 id_5;
  bit id_6;
  parameter id_7 = 1;
  localparam id_10 = -1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_1,
      id_6,
      id_4,
      id_5,
      id_5,
      id_3
  );
  id_11 :
  assert property (@(posedge -1'b0 or posedge 1) -1) id_5 = -1;
  always id_3 = 1;
  wire id_12;
endmodule
