// Seed: 3562355194
module module_0;
  tri0 id_1;
  assign id_1 = 1;
  wire id_2;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  tri0  id_2
);
  wire id_4 = id_4;
  module_0();
  wire id_5;
  wire id_6;
  xnor (id_1, id_2, id_4);
endmodule
module module_2 (
    output tri1 id_0,
    input wor id_1,
    input wor id_2,
    output supply1 id_3,
    output wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    input tri id_7,
    output supply0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output wor id_11,
    output tri1 id_12,
    input tri0 id_13,
    output wor id_14,
    output uwire id_15,
    input supply0 id_16,
    output uwire id_17
);
  module_0();
  assign id_0 = id_13 ? 1 : id_2;
  wire id_19;
endmodule
