{
  "module_name": "other.json",
  "hash_id": "de50966be1a1d01dbb5e39133a64f12233c39f283cf559af5ab8ab7e7af59f83",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/cortex-a53/other.json",
  "human_readable_source": "[\n  {\n        \"ArchStdEvent\": \"EXC_IRQ\"\n  },\n  {\n        \"ArchStdEvent\": \"EXC_FIQ\"\n  },\n  {\n        \"EventCode\": \"0xC6\",\n        \"EventName\": \"PRE_DECODE_ERR\",\n        \"BriefDescription\": \"Pre-decode error\"\n  },\n  {\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"L1I_CACHE_ERR\",\n        \"BriefDescription\": \"L1 Instruction Cache (data or tag) memory error\"\n  },\n  {\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"L1D_CACHE_ERR\",\n        \"BriefDescription\": \"L1 Data Cache (data, tag or dirty) memory error, correctable or non-correctable\"\n  },\n  {\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"TLB_ERR\",\n        \"BriefDescription\": \"TLB memory error\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}