Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep 12 12:00:57 2023
| Host         : DESKTOP-ULT21FM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lcd_rgb_char_control_sets_placed.rpt
| Design       : lcd_rgb_char
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            3 |
| No           | No                    | Yes                    |             128 |           64 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             541 |          245 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------+-------------------------+------------------+----------------+--------------+
|    Clock Signal    |             Enable Signal            |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+--------------------------------------+-------------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG |                                      | u_lcd_display/sys_rst_n |                2 |              3 |         1.50 |
|  lcd_clk_OBUF_BUFG | u_lcd_display/scores_tens[3]_i_1_n_0 | u_lcd_display/sys_rst_n |                1 |              4 |         4.00 |
|  lcd_clk_OBUF_BUFG | u_uart_rx/rx_cnt0                    | u_lcd_display/sys_rst_n |                2 |              4 |         2.00 |
|  lcd_clk_OBUF_BUFG | u_uart_rx/rx_flag0                   | u_lcd_display/sys_rst_n |                3 |              8 |         2.67 |
|  lcd_clk_OBUF_BUFG |                                      |                         |                3 |             10 |         3.33 |
|  lcd_clk_OBUF_BUFG | u_lcd_display/cubex                  | u_lcd_display/sys_rst_n |                3 |             11 |         3.67 |
|  lcd_clk_OBUF_BUFG | u_lcd_display/cubey                  | u_lcd_display/sys_rst_n |                5 |             11 |         2.20 |
|  lcd_clk_OBUF_BUFG | u_lcd_display/E[0]                   | u_lcd_display/sys_rst_n |                6 |             11 |         1.83 |
|  lcd_clk_OBUF_BUFG | u_lcd_driver/sel                     | u_lcd_display/sys_rst_n |                4 |             11 |         2.75 |
|  sys_clk_IBUF_BUFG | u_rd_id/rd_flag_i_1_n_0              | u_lcd_display/sys_rst_n |                4 |             11 |         2.75 |
|  lcd_clk_OBUF_BUFG | u_lcd_display/now_snake_len          | u_lcd_display/sys_rst_n |                6 |             12 |         2.00 |
|  lcd_clk_OBUF_BUFG | u_lcd_driver/pixel_xpos_reg[9]_0[0]  | u_lcd_display/sys_rst_n |                5 |             18 |         3.60 |
|  lcd_clk_OBUF_BUFG |                                      | u_lcd_display/sys_rst_n |               62 |            125 |         2.02 |
|  lcd_clk_OBUF_BUFG | u_snake_speed/die_reg[0]             | u_lcd_display/sys_rst_n |              206 |            440 |         2.14 |
+--------------------+--------------------------------------+-------------------------+------------------+----------------+--------------+


