{'outputReadOut': {'CDeps': [[[], [], ['reset'], [], ['outputRw']],
                             [[], [], ['reset']]],
                   'CLines': [[None, None, '229:C', None, '238:C'],
                              [None, None, '229:C']],
                   'Clocked': False,
                   'DDeps': [['outputReg', 'outputRwAddr'], []],
                   'DLines': ['240:D', '231:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f14a202f110>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f14a44a0f10>]},
 'outputReg': {'CDeps': [[[], [], ['reset'], [], ['outputRw']]],
               'CLines': [[None, None, '229:C', None, '238:C']],
               'Clocked': False,
               'DDeps': [[], ['outputWriteIn']],
               'DLines': ['222:D', '245:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14a2053c50>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f14a202f3d0>]},
 'outputs': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['outputReg']],
             'DLines': ['253:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14a202f650>]}}
