C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/datapath.vhd {1 {vcom -work work -2002 -explicit C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/datapath.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity datapath
-- Compiling architecture Structure of datapath

} {} {}} C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/test_sisa.vhd {1 {vcom -work work -2002 -explicit C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/test_sisa.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity test_sisa
-- Compiling architecture comportament of test_sisa

} {} {}} C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd {1 {vcom -work work -2002 -explicit C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity control_l
-- Compiling architecture Structure of control_l

} {} {}} C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/proc.vhd {1 {vcom -work work -2002 -explicit C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/proc.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity proc
-- Compiling architecture Structure of proc

} {} {}} C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/unidad_control.vhd {1 {vcom -work work -2002 -explicit C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/unidad_control.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity unidad_control
-- Compiling architecture Structure of unidad_control

} {} {}} C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/memory.vhd {1 {vcom -work work -2002 -explicit C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/memory.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package std_logic_textio
-- Compiling entity memory
-- Compiling architecture comportament of memory

} {} {}} C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/alu.vhd {1 {vcom -work work -2002 -explicit C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/alu.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity alu
-- Compiling architecture Structure of alu

} {} {}} C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/regfile.vhd {1 {vcom -work work -2002 -explicit C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/regfile.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity regfile
-- Compiling architecture Structure of regfile

} {} {}}
