#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 30 19:03:10 2025
# Process ID: 14776
# Current directory: E:/fpga_class/vivado/logic_analyzer/logic_analyzer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4196 E:\fpga_class\vivado\logic_analyzer\logic_analyzer\logic_analyzer.xpr
# Log file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/vivado.log
# Journal file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
close_hw_manager
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
refresh_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
current_design impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
save_wave_config {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
