declaration(uint32_t)...initializer for readval(int32_t)...initializer for statusif (...) ... (uint16_t)...(...)& ...call to expression(long)...... >= ...ExprStmt... & ...... == ...... = ...{ ... }- ...return ...... < ...~ ...... &= ...... |= ...(int)...(unsigned long)...initializer for bcrvalue... | ...... != ...... && ...(dp83848_DeInit_Func)...initializer for regvalueinitializer for addr(dp83848_Init_Func)...... + ...for(...;...;...) ...... <= ...continue;break;label ...:... ++... > ...! ...... || ...(uint8_t)...initializer for tmp... >> ...call to MFX_IO_Readcall to MFX_IO_Writeinitializer for idxarray to pointer conversionaccess to arraycall to mfxstm32l152_DisableITSourcecall to mfxstm32l152_GlobalITStatuscall to mfxstm32l152_ClearGlobalITcall to MFX_IO_ITConfigcall to mfxstm32l152_EnableITSourcecall to MFX_IO_ReadMultiplesizeof(<expr>)* ...... << ...initializer for modeinitializer for valueinitializer for retcall to MFX_IO_Delaycall to mfxstm32l152_IO_ClearITinitializer for tmp1initializer for tmp2initializer for tmp3call to mfxstm32l152_reg24_setPinValueinitializer for error_codeswitch (...) ... case ...:(IO_ModeTypedef)...call to mfxstm32l152_IO_DisablePinITcall to mfxstm32l152_IO_InitPincall to mfxstm32l152_IO_EnableITcall to mfxstm32l152_IO_SetIrqEvtModecall to mfxstm32l152_IO_SetIrqTypeModecall to mfxstm32l152_IO_EnablePinITdefault: call to MFX_IO_Initcall to mfxstm32l152_GetInstancecall to MFX_IO_EnableWakeupPincall to MFX_IO_Wakeupcall to mfxstm32l152_ReleaseInstancecall to MFX_IO_DeInitcall to mfxstm32l152_SetIrqOutPinPolaritycall to mfxstm32l152_SetIrqOutPinType{...}initializer for mfxstm32l152initializer for mfxstm32l152_idd_drvinitializer for mfxstm32l152_io_drvinitializer for mfxstm32l152_ts_drvinitializer for pDatacall to DSI_IO_ReadCmdcall to DSI_IO_WriteCmd(uint8_t *)...call to OTM8009A_IO_Delayinitializer for ShortRegData51initializer for ShortRegData50initializer for ShortRegData49initializer for ShortRegData48initializer for ShortRegData47initializer for ShortRegData46initializer for ShortRegData45initializer for ShortRegData44initializer for ShortRegData43initializer for ShortRegData42initializer for ShortRegData41initializer for ShortRegData40initializer for ShortRegData39initializer for ShortRegData38initializer for ShortRegData37initializer for ShortRegData36initializer for ShortRegData35initializer for ShortRegData34initializer for ShortRegData33initializer for ShortRegData32initializer for ShortRegData31initializer for ShortRegData30initializer for ShortRegData29initializer for ShortRegData28initializer for ShortRegData27initializer for ShortRegData26initializer for ShortRegData25initializer for ShortRegData24initializer for ShortRegData23initializer for ShortRegData22initializer for ShortRegData21initializer for ShortRegData20initializer for ShortRegData19initializer for ShortRegData18initializer for ShortRegData17initializer for ShortRegData16initializer for ShortRegData15initializer for ShortRegData14initializer for ShortRegData13initializer for ShortRegData12initializer for ShortRegData11initializer for ShortRegData10initializer for ShortRegData9initializer for ShortRegData8initializer for ShortRegData7initializer for ShortRegData6initializer for ShortRegData5initializer for ShortRegData4initializer for ShortRegData3initializer for ShortRegData2initializer for ShortRegData1initializer for lcdRegData28initializer for lcdRegData27initializer for lcdRegData25initializer for lcdRegData24initializer for lcdRegData23initializer for lcdRegData22initializer for lcdRegData21initializer for lcdRegData20initializer for lcdRegData19initializer for lcdRegData18initializer for lcdRegData17initializer for lcdRegData16initializer for lcdRegData15initializer for lcdRegData14initializer for lcdRegData13initializer for lcdRegData12initializer for lcdRegData11initializer for lcdRegData10initializer for lcdRegData9initializer for lcdRegData8initializer for lcdRegData7initializer for lcdRegData6initializer for lcdRegData5initializer for lcdRegData4initializer for lcdRegData3initializer for lcdRegData2initializer for lcdRegData1call to stmpe811_ClearGlobalITcall to stmpe811_ReadGITStatuscall to stmpe811_DisableGlobalITcall to stmpe811_DisableITSourcecall to IOE_ITConfigcall to stmpe811_EnableITSourcecall to stmpe811_EnableGlobalITcall to IOE_ReadMultiplecall to IOE_Writecall to IOE_Readcall to stmpe811_IO_EnableAFcall to IOE_Delaycall to stmpe811_IO_InitPincall to stmpe811_IO_EnableITcall to stmpe811_IO_EnablePinITcall to stmpe811_SetITTypecall to stmpe811_IO_SetEdgeModecall to stmpe811_SetITPolaritycall to stmpe811_IO_DisableAFcall to IOE_Initcall to stmpe811_GetInstancecall to stmpe811_Resetinitializer for stmpe811initializer for stmpe811_io_drvinitializer for stmpe811_ts_drvinitializer for COM1initializer for COM2initializer for JOY_NONEinitializer for JOY_SELinitializer for JOY_DOWNinitializer for JOY_LEFTinitializer for JOY_RIGHTinitializer for JOY_UPinitializer for JOY_MODE_GPIOinitializer for JOY_MODE_EXTIinitializer for BUTTON_MODE_GPIOinitializer for BUTTON_MODE_EXTIinitializer for BUTTON_WAKEUPinitializer for BUTTON_TAMPERinitializer for BUTTON_KEYinitializer for LED1initializer for LED_GREENinitializer for LED2initializer for LED_ORANGEinitializer for LED3initializer for LED_REDinitializer for LED4initializer for LED_BLUEinitializer for IO_MODE_INPUTinitializer for IO_MODE_OUTPUTinitializer for IO_MODE_IT_RISING_EDGEinitializer for IO_MODE_IT_FALLING_EDGEinitializer for IO_MODE_IT_LOW_LEVELinitializer for IO_MODE_IT_HIGH_LEVELinitializer for IO_MODE_ANALOGinitializer for IO_MODE_OFFinitializer for IO_MODE_INPUT_PUinitializer for IO_MODE_INPUT_PDinitializer for IO_MODE_OUTPUT_ODinitializer for IO_MODE_OUTPUT_OD_PUinitializer for IO_MODE_OUTPUT_OD_PDinitializer for IO_MODE_OUTPUT_PPinitializer for IO_MODE_OUTPUT_PP_PUinitializer for IO_MODE_OUTPUT_PP_PDinitializer for IO_MODE_IT_RISING_EDGE_PUinitializer for IO_MODE_IT_RISING_EDGE_PDinitializer for IO_MODE_IT_FALLING_EDGE_PUinitializer for IO_MODE_IT_FALLING_EDGE_PDinitializer for IO_MODE_IT_LOW_LEVEL_PUinitializer for IO_MODE_IT_LOW_LEVEL_PDinitializer for IO_MODE_IT_HIGH_LEVEL_PUinitializer for IO_MODE_IT_HIGH_LEVEL_PDinitializer for IO_PIN_RESETinitializer for IO_PIN_SETinitializer for IO_OKinitializer for IO_ERRORinitializer for IO_TIMEOUTinitializer for BSP_IO_PIN_RESETinitializer for BSP_IO_PIN_SETcall to HAL_Delaycall to I2Cx_WriteMultiplecall to I2Cx_ReadMultiplecall to I2Cx_Readcall to I2Cx_Writecall to I2Cx_Initcall to I2Cx_IsDeviceReadyinitializer for read_valuedo (...) ...(RCC_TypeDef *)...(void)...call to HAL_GPIO_Init(GPIO_TypeDef *)...call to HAL_NVIC_SetPriority(IRQn_Type)...call to HAL_NVIC_EnableIRQinitializer for mfx_io_it_enabledcall to HAL_I2C_DeInitcall to HAL_I2C_IsDeviceReady(HAL_StatusTypeDef)...call to HAL_I2C_Mem_Write(unsigned int)...call to I2Cx_Errorcall to HAL_I2C_Mem_Readinitializer for Valuecall to HAL_I2C_GetState(const I2C_HandleTypeDef *)...(I2C_TypeDef *)...call to I2Cx_MspInitcall to HAL_I2C_Initinitializer for pin_statuscall to BSP_IO_ReadPin(JOYState_TypeDef)...call to BSP_IO_ConfigPincall to BSP_IO_Initcall to HAL_ADC_Startcall to HAL_ADC_PollForConversioncall to HAL_ADC_GetValue(ADC_TypeDef *)...call to HAL_ADC_DeInit(FunctionalState)...call to HAL_ADC_Initcall to HAL_ADC_ConfigChannelcall to HAL_UART_DeInit... ? ... : ...call to HAL_UART_Initcall to HAL_GPIO_ReadPincall to HAL_NVIC_DisableIRQcall to HAL_GPIO_DeInitcall to HAL_GPIO_TogglePincall to HAL_GPIO_WritePin(GPIO_PinState)...initializer for COM_RX_AFinitializer for COM_TX_AFinitializer for COM_RX_PINinitializer for COM_TX_PINinitializer for COM_RX_PORTinitializer for COM_TX_PORT(USART_TypeDef *)...initializer for COM_USARTinitializer for BUTTON_IRQninitializer for BUTTON_PINinitializer for BUTTON_PORTinitializer for GPIO_PINinitializer for GPIO_PORT(void *)...(IO_DrvTypeDef *)...initializer for IoDrvinitializer for HAL_UNLOCKEDinitializer for HAL_LOCKEDinitializer for HAL_OKinitializer for HAL_ERRORinitializer for HAL_BUSYinitializer for HAL_TIMEOUTinitializer for LCD_ORIENTATION_PORTRAITinitializer for LCD_ORIENTATION_LANDSCAPEinitializer for LCD_ORIENTATION_INVALIDinitializer for CENTER_MODEinitializer for RIGHT_MODEinitializer for LEFT_MODEinitializer for Font24initializer for Font24_Tableinitializer for Font20initializer for Font20_Tableinitializer for Font16initializer for Font16_Tableinitializer for Font12initializer for Font12_Tableinitializer for Font8initializer for Font8_Table(DMA2D_TypeDef *)...call to HAL_DMA2D_Initcall to HAL_DMA2D_ConfigLayercall to HAL_DMA2D_Startcall to HAL_DMA2D_PollForTransfer(int16_t)...initializer for deltaxinitializer for deltayinitializer for xinitializer for yinitializer for xinc1initializer for xinc2initializer for yinc1initializer for yinc2initializer for deninitializer for numinitializer for numaddinitializer for numpixelsinitializer for curpixel... - ...... / ...call to BSP_LCD_DrawLine... += ...... -= ...initializer for iinitializer for j... * ...call to BSP_LCD_DrawPixelcall to BSP_LCD_GetXSize(volatile uint32_t *)...call to HAL_DSI_ShortWritecall to HAL_DSI_LongWrite(const uint8_t *)...initializer for err(float)...initializer for Kinitializer for rad1initializer for rad2call to BSP_LCD_DrawHLine++ ...initializer for Xinitializer for Yinitializer for X2initializer for Y2initializer for X_centerinitializer for Y_centerinitializer for X_firstinitializer for Y_firstinitializer for pixelXinitializer for pixelYinitializer for counterinitializer for IMAGE_LEFTinitializer for IMAGE_RIGHTinitializer for IMAGE_TOPinitializer for IMAGE_BOTTOMwhile (...) ...-- ...call to FillTrianglecall to BSP_LCD_SetTextColor... --call to BSP_LCD_DrawCircleinitializer for Xaddresscall to LL_FillBuffer(uint32_t *)...initializer for indexinitializer for widthinitializer for heightinitializer for bit_pixelinitializer for InputColorModecall to LL_ConvertLineToARGB8888call to BSP_LCD_DrawVLinecall to BSP_LCD_DisplayStringAtcall to BSP_LCD_GetFont(sFONT *)...(Text_AlignModeTypdef)...initializer for refcolumninitializer for sizeinitializer for xsizeinitializer for ptrcall to BSP_LCD_DisplayCharcall to DrawCharinitializer for color_backupcall to BSP_LCD_FillRectcall to BSP_LCD_GetYSize(volatile uint16_t *)...(volatile uint8_t *)...call to HAL_LTDC_DisableColorKeyingcall to HAL_LTDC_ConfigColorKeyingcall to HAL_LTDC_EnableColorKeyingcall to HAL_LTDC_SetWindowSizecall to HAL_LTDC_SetWindowPositioncall to HAL_LTDC_SetAddresscall to HAL_LTDC_SetAlpha(LTDC_Layer_TypeDef *)...call to HAL_LTDC_ConfigLayerinitializer for LcdClockinitializer for read_idinitializer for laneByteClk_kHzcall to BSP_LCD_Resetcall to LCD_IO_GetIDcall to BSP_LCD_MspInit(DSI_TypeDef *)...call to HAL_DSI_DeInitcall to HAL_DSI_Initcall to HAL_DSI_ConfigVideoModecall to HAL_RCCEx_PeriphCLKConfig(LTDC_TypeDef *)...call to HAL_LTDCEx_StructInitFromVideoConfigcall to HAL_LTDC_Initcall to HAL_DSI_Startcall to BSP_SDRAM_Initcall to BSP_LCD_SetFontcall to OTM8009A_Initcall to BSP_LCD_InitEx(LCD_OrientationTypeDef)...initializer for ActiveLayerinitializer for lcd_y_sizeinitializer for lcd_x_sizecall to BSP_SD_ReadCpltCallbackcall to BSP_SD_WriteCpltCallbackcall to BSP_SD_AbortCallbackcall to HAL_SD_GetCardInfocall to BSP_SD_GetCardInfoExcall to HAL_SD_GetCardStatecall to BSP_SD_GetCardStateEx(SDMMC_TypeDef *)...(DMA_Stream_TypeDef *)...call to HAL_DMA_DeInitcall to BSP_IO_WritePin(BSP_IO_PinStateTypeDef)...call to HAL_DMA_Initinitializer for sd_statecall to HAL_SD_Erasecall to BSP_SD_EraseExcall to HAL_SD_WriteBlocks_DMAcall to BSP_SD_WriteBlocks_DMAExcall to HAL_SD_ReadBlocks_DMAcall to BSP_SD_ReadBlocks_DMAExcall to HAL_SD_WriteBlockscall to BSP_SD_WriteBlocksExcall to HAL_SD_ReadBlockscall to BSP_SD_ReadBlocksExcall to BSP_SD_IsDetectedExcall to BSP_SD_IsDetectedcall to HAL_SD_DeInitcall to BSP_SD_MspDeInitcall to BSP_SD_DeInitExcall to BSP_SD_MspInitcall to HAL_SD_Initcall to HAL_SD_ConfigWideBusOperationcall to BSP_SD_InitExinitializer for UseExtiModeDetectioncall to HAL_SDRAM_SendCommandcall to HAL_SDRAM_Write_DMAcall to HAL_SDRAM_Write_32bcall to HAL_SDRAM_Read_DMAcall to HAL_SDRAM_Read_32binitializer for tmpmrdcall to HAL_SDRAM_ProgramRefreshRate(FMC_Bank5_6_TypeDef *)...call to HAL_SDRAM_DeInitcall to BSP_SDRAM_MspDeInitinitializer for sdramstatuscall to BSP_SDRAM_MspInitcall to HAL_SDRAM_Initcall to BSP_SDRAM_Initialization_sequencecall to HAL_SRAM_Write_DMAcall to HAL_SRAM_Write_16bcall to HAL_SRAM_Read_DMAcall to HAL_SRAM_Read_16b(FMC_Bank1_TypeDef *)...(FMC_Bank1E_TypeDef *)...call to HAL_SRAM_DeInitcall to BSP_SRAM_MspDeInitinitializer for sram_statuscall to BSP_SRAM_MspInitcall to HAL_SRAM_Initcall to __builtin_clz... %= ...call to __builtin_bswap16(unsigned short)...call to __builtin_bswap32initializer for pTablecall to _startinitializer for rowWordSizecall to orderedCpy(MPU_Type *)...call to __DSBcall to __ISB(SCB_Type *)...initializer for ch(ITM_Type *)...;(SysTick_Type *)...call to __NVIC_SetPriorityinitializer for op_sizeinitializer for op_addrinitializer for linesizeinitializer for vectorsinitializer for PriorityGroupTmp(NVIC_Type *)...initializer for NonMaskableInt_IRQninitializer for MemoryManagement_IRQninitializer for BusFault_IRQninitializer for UsageFault_IRQninitializer for SVCall_IRQninitializer for DebugMonitor_IRQninitializer for PendSV_IRQninitializer for SysTick_IRQninitializer for WWDG_IRQninitializer for PVD_IRQninitializer for TAMP_STAMP_IRQninitializer for RTC_WKUP_IRQninitializer for FLASH_IRQninitializer for RCC_IRQninitializer for EXTI0_IRQninitializer for EXTI1_IRQninitializer for EXTI2_IRQninitializer for EXTI3_IRQninitializer for EXTI4_IRQninitializer for DMA1_Stream0_IRQninitializer for DMA1_Stream1_IRQninitializer for DMA1_Stream2_IRQninitializer for DMA1_Stream3_IRQninitializer for DMA1_Stream4_IRQninitializer for DMA1_Stream5_IRQninitializer for DMA1_Stream6_IRQninitializer for ADC_IRQninitializer for CAN1_TX_IRQninitializer for CAN1_RX0_IRQninitializer for CAN1_RX1_IRQninitializer for CAN1_SCE_IRQninitializer for EXTI9_5_IRQninitializer for TIM1_BRK_TIM9_IRQninitializer for TIM1_UP_TIM10_IRQninitializer for TIM1_TRG_COM_TIM11_IRQninitializer for TIM1_CC_IRQninitializer for TIM2_IRQninitializer for TIM3_IRQninitializer for TIM4_IRQninitializer for I2C1_EV_IRQninitializer for I2C1_ER_IRQninitializer for I2C2_EV_IRQninitializer for I2C2_ER_IRQninitializer for SPI1_IRQninitializer for SPI2_IRQninitializer for USART1_IRQninitializer for USART2_IRQninitializer for USART3_IRQninitializer for EXTI15_10_IRQninitializer for RTC_Alarm_IRQninitializer for OTG_FS_WKUP_IRQninitializer for TIM8_BRK_TIM12_IRQninitializer for TIM8_UP_TIM13_IRQninitializer for TIM8_TRG_COM_TIM14_IRQninitializer for TIM8_CC_IRQninitializer for DMA1_Stream7_IRQninitializer for FMC_IRQninitializer for SDMMC1_IRQninitializer for TIM5_IRQninitializer for SPI3_IRQninitializer for UART4_IRQninitializer for UART5_IRQninitializer for TIM6_DAC_IRQninitializer for TIM7_IRQninitializer for DMA2_Stream0_IRQninitializer for DMA2_Stream1_IRQninitializer for DMA2_Stream2_IRQninitializer for DMA2_Stream3_IRQninitializer for DMA2_Stream4_IRQninitializer for ETH_IRQninitializer for ETH_WKUP_IRQninitializer for CAN2_TX_IRQninitializer for CAN2_RX0_IRQninitializer for CAN2_RX1_IRQninitializer for CAN2_SCE_IRQninitializer for OTG_FS_IRQninitializer for DMA2_Stream5_IRQninitializer for DMA2_Stream6_IRQninitializer for DMA2_Stream7_IRQninitializer for USART6_IRQninitializer for I2C3_EV_IRQninitializer for I2C3_ER_IRQninitializer for OTG_HS_EP1_OUT_IRQninitializer for OTG_HS_EP1_IN_IRQninitializer for OTG_HS_WKUP_IRQninitializer for OTG_HS_IRQninitializer for DCMI_IRQninitializer for RNG_IRQninitializer for FPU_IRQninitializer for UART7_IRQninitializer for UART8_IRQninitializer for SPI4_IRQninitializer for SPI5_IRQninitializer for SPI6_IRQninitializer for SAI1_IRQninitializer for LTDC_IRQninitializer for LTDC_ER_IRQninitializer for DMA2D_IRQninitializer for SAI2_IRQninitializer for QUADSPI_IRQninitializer for LPTIM1_IRQninitializer for CEC_IRQninitializer for I2C4_EV_IRQninitializer for I2C4_ER_IRQninitializer for SPDIF_RX_IRQninitializer for DSI_IRQninitializer for DFSDM1_FLT0_IRQninitializer for DFSDM1_FLT1_IRQninitializer for DFSDM1_FLT2_IRQninitializer for DFSDM1_FLT3_IRQninitializer for SDMMC2_IRQninitializer for CAN3_TX_IRQninitializer for CAN3_RX0_IRQninitializer for CAN3_RX1_IRQninitializer for CAN3_SCE_IRQninitializer for JPEG_IRQninitializer for MDIOS_IRQninitializer for SUCCESSinitializer for ERRORinitializer for DISABLEinitializer for ENABLEinitializer for RESETinitializer for SETinitializer for GPIO_PIN_RESETinitializer for GPIO_PIN_SETinitializer for MEMORY0initializer for MEMORY1initializer for HAL_DMA_XFER_CPLT_CB_IDinitializer for HAL_DMA_XFER_HALFCPLT_CB_IDinitializer for HAL_DMA_XFER_M1CPLT_CB_IDinitializer for HAL_DMA_XFER_M1HALFCPLT_CB_IDinitializer for HAL_DMA_XFER_ERROR_CB_IDinitializer for HAL_DMA_XFER_ABORT_CB_IDinitializer for HAL_DMA_XFER_ALL_CB_IDinitializer for HAL_DMA_FULL_TRANSFERinitializer for HAL_DMA_HALF_TRANSFERinitializer for HAL_DMA_STATE_RESETinitializer for HAL_DMA_STATE_READYinitializer for HAL_DMA_STATE_BUSYinitializer for HAL_DMA_STATE_TIMEOUTinitializer for HAL_DMA_STATE_ERRORinitializer for HAL_DMA_STATE_ABORTinitializer for HAL_DMA2D_STATE_RESETinitializer for HAL_DMA2D_STATE_READYinitializer for HAL_DMA2D_STATE_BUSYinitializer for HAL_DMA2D_STATE_TIMEOUTinitializer for HAL_DMA2D_STATE_ERRORinitializer for HAL_DMA2D_STATE_SUSPENDinitializer for HAL_DCMI_STATE_RESETinitializer for HAL_DCMI_STATE_READYinitializer for HAL_DCMI_STATE_BUSYinitializer for HAL_DCMI_STATE_TIMEOUTinitializer for HAL_DCMI_STATE_ERRORinitializer for HAL_DCMI_STATE_SUSPENDEDinitializer for HAL_ETH_MII_MODEinitializer for HAL_ETH_RMII_MODEinitializer for FLASH_PROC_NONEinitializer for FLASH_PROC_SECTERASEinitializer for FLASH_PROC_MASSERASEinitializer for FLASH_PROC_PROGRAMinitializer for HAL_SRAM_STATE_RESETinitializer for HAL_SRAM_STATE_READYinitializer for HAL_SRAM_STATE_BUSYinitializer for HAL_SRAM_STATE_ERRORinitializer for HAL_SRAM_STATE_PROTECTEDinitializer for HAL_NOR_STATUS_SUCCESSinitializer for HAL_NOR_STATUS_ONGOINGinitializer for HAL_NOR_STATUS_ERRORinitializer for HAL_NOR_STATUS_TIMEOUTinitializer for HAL_NOR_STATE_RESETinitializer for HAL_NOR_STATE_READYinitializer for HAL_NOR_STATE_BUSYinitializer for HAL_NOR_STATE_ERRORinitializer for HAL_NOR_STATE_PROTECTEDinitializer for HAL_SDRAM_STATE_RESETinitializer for HAL_SDRAM_STATE_READYinitializer for HAL_SDRAM_STATE_BUSYinitializer for HAL_SDRAM_STATE_ERRORinitializer for HAL_SDRAM_STATE_WRITE_PROTECTEDinitializer for HAL_SDRAM_STATE_PRECHARGEDinitializer for HAL_I2C_MODE_NONEinitializer for HAL_I2C_MODE_MASTERinitializer for HAL_I2C_MODE_SLAVEinitializer for HAL_I2C_MODE_MEMinitializer for HAL_I2C_STATE_RESETinitializer for HAL_I2C_STATE_READYinitializer for HAL_I2C_STATE_BUSYinitializer for HAL_I2C_STATE_BUSY_TXinitializer for HAL_I2C_STATE_BUSY_RXinitializer for HAL_I2C_STATE_LISTENinitializer for HAL_I2C_STATE_BUSY_TX_LISTENinitializer for HAL_I2C_STATE_BUSY_RX_LISTENinitializer for HAL_I2C_STATE_ABORTinitializer for HAL_DSI_STATE_RESETinitializer for HAL_DSI_STATE_READYinitializer for HAL_DSI_STATE_ERRORinitializer for HAL_DSI_STATE_BUSYinitializer for HAL_DSI_STATE_TIMEOUTinitializer for HAL_LTDC_STATE_RESETinitializer for HAL_LTDC_STATE_READYinitializer for HAL_LTDC_STATE_BUSYinitializer for HAL_LTDC_STATE_TIMEOUTinitializer for HAL_LTDC_STATE_ERRORinitializer for HAL_SAI_STATE_RESETinitializer for HAL_SAI_STATE_READYinitializer for HAL_SAI_STATE_BUSYinitializer for HAL_SAI_STATE_BUSY_TXinitializer for HAL_SAI_STATE_BUSY_RXinitializer for HAL_SD_STATE_RESETinitializer for HAL_SD_STATE_READYinitializer for HAL_SD_STATE_TIMEOUTinitializer for HAL_SD_STATE_BUSYinitializer for HAL_SD_STATE_PROGRAMMINGinitializer for HAL_SD_STATE_RECEIVINGinitializer for HAL_SD_STATE_TRANSFERinitializer for HAL_SD_STATE_ERRORinitializer for HAL_TIM_ACTIVE_CHANNEL_1initializer for HAL_TIM_ACTIVE_CHANNEL_2initializer for HAL_TIM_ACTIVE_CHANNEL_3initializer for HAL_TIM_ACTIVE_CHANNEL_4initializer for HAL_TIM_ACTIVE_CHANNEL_5initializer for HAL_TIM_ACTIVE_CHANNEL_6initializer for HAL_TIM_ACTIVE_CHANNEL_CLEAREDinitializer for HAL_DMA_BURST_STATE_RESETinitializer for HAL_DMA_BURST_STATE_READYinitializer for HAL_DMA_BURST_STATE_BUSYinitializer for HAL_TIM_CHANNEL_STATE_RESETinitializer for HAL_TIM_CHANNEL_STATE_READYinitializer for HAL_TIM_CHANNEL_STATE_BUSYinitializer for HAL_TIM_STATE_RESETinitializer for HAL_TIM_STATE_READYinitializer for HAL_TIM_STATE_BUSYinitializer for HAL_TIM_STATE_TIMEOUTinitializer for HAL_TIM_STATE_ERRORinitializer for UART_CLOCKSOURCE_PCLK1initializer for UART_CLOCKSOURCE_PCLK2initializer for UART_CLOCKSOURCE_HSIinitializer for UART_CLOCKSOURCE_SYSCLKinitializer for UART_CLOCKSOURCE_LSEinitializer for UART_CLOCKSOURCE_UNDEFINEDinitializer for HAL_MDIOS_STATE_RESETinitializer for HAL_MDIOS_STATE_READYinitializer for HAL_MDIOS_STATE_BUSYinitializer for HAL_MDIOS_STATE_ERRORinitializer for HAL_TICK_FREQ_10HZinitializer for HAL_TICK_FREQ_100HZinitializer for HAL_TICK_FREQ_1KHZinitializer for HAL_TICK_FREQ_DEFAULT(SYSCFG_TypeDef *)...(DBGMCU_TypeDef *)...call to HAL_GetTickinitializer for tickstartinitializer for waitcall to HAL_InitTickcall to HAL_SYSTICK_Configcall to HAL_MspDeInit(FLASH_TypeDef *)...call to HAL_NVIC_SetPriorityGroupingcall to HAL_MspInit(HAL_TickFreqTypeDef)...initializer for uwTickFreqinitializer for uwTickPrio(DMA_HandleTypeDef *)...(ADC_HandleTypeDef *)...initializer for hadccall to HAL_ADC_ErrorCallbackcall to HAL_ADC_ConvHalfCpltCallbackcall to HAL_ADC_ConvCpltCallback(ADC_Common_TypeDef *)...(HAL_LockTypeDef)...initializer for tmp_hal_statuscall to HAL_DMA_Abortcall to HAL_DMA_Start_ITinitializer for tmp_srinitializer for tmp_cr1call to HAL_ADCEx_InjectedConvCpltCallbackcall to HAL_ADC_LevelOutOfWindowCallbackcall to HAL_ADC_MspDeInitcall to HAL_ADC_MspInitcall to ADC_Initcall to HAL_SYSTICK_Callbackcall to __NVIC_GetActivecall to __NVIC_ClearPendingIRQcall to __NVIC_GetPendingIRQcall to __NVIC_SetPendingIRQcall to NVIC_DecodePrioritycall to __NVIC_GetPrioritycall to __NVIC_GetPriorityGroupingcall to __DMBcall to SysTick_Configcall to __NVIC_SystemResetcall to __NVIC_DisableIRQcall to __NVIC_EnableIRQinitializer for prioritygroupcall to NVIC_EncodePrioritycall to __NVIC_SetPriorityGrouping(DCMI_HandleTypeDef *)...initializer for hdcmi(HAL_DCMI_StateTypeDef)...call to HAL_DCMI_ErrorCallback... % ...call to HAL_DMAEx_ChangeMemory(HAL_DMA_MemoryTypeDef)...initializer for isr_valuecall to HAL_DMA_Abort_ITcall to DCMI_DMAErrorcall to HAL_DCMI_LineEventCallbackcall to HAL_DCMI_VsyncEventCallbackcall to HAL_DCMI_FrameEventCallbackinitializer for countinitializer for tmp_length(..(*)(..))...call to HAL_DMAEx_MultiBufferStart_ITcall to HAL_DCMI_MspDeInitcall to HAL_DCMI_MspInitinitializer for stream_numberinitializer for flagBitshiftOffset(HAL_DMA_CallbackIDTypeDef)...initializer for timeout(DMA_Base_Registers *)...initializer for regs(HAL_DMA_StateTypeDef)...call to DMA_SetConfigcall to DMA_CalcBaseAndBitshiftcall to DMA_CheckFifoParam(HAL_DMA2D_StateTypeDef)...initializer for isrflagsinitializer for crflagscall to HAL_DMA2D_LineEventCallbackcall to HAL_DMA2D_CLUTLoadingCpltCallback(const volatile uint32_t *)...initializer for regcall to DMA2D_SetConfig(DMA2D_HandleTypeDef *)...call to HAL_DMA2D_Abortcall to HAL_DMA2D_CLUTLoading_Abortcall to HAL_DMA2D_MspDeInitcall to HAL_DMA2D_MspInitcall to DMA_MultiBufferSetConfig(DMA_TypeDef *)...initializer for tmpreginitializer for pdatainitializer for datasizecall to DSI_ShortWritecall to DSI_ConfigPacketHeaderinitializer for pparamscall to HAL_DSI_TearingEffectCallbackcall to HAL_DSI_EndOfRefreshCallbackcall to HAL_DSI_ErrorCallback(DSI_HandleTypeDef *)...(HAL_DSI_StateTypeDef)...call to HAL_DSI_MspDeInitcall to HAL_DSI_MspInitinitializer for dmatxdesclistinitializer for descidxinitializer for firstdescidxinitializer for descnbr(ETH_DMADescTypeDef *)...initializer for dmatxdescinitializer for txbufferinitializer for bd_count(__ETH_BufferTypeDef *)...call to __get_PRIMASKcall to __set_PRIMASKcall to ETH_SetMACConfig(const ETH_MACConfigTypeDef *)...call to ETH_SetDMAConfig(const ETH_DMAConfigTypeDef *)...(ETH_MACFilterConfigTypeDef *)...(const ETH_MACFilterConfigTypeDef *)...call to HAL_RCC_GetHCLKFreq(ETH_DMAConfigTypeDef *)...(ETH_MACConfigTypeDef *)...initializer for mac_flaginitializer for dma_flaginitializer for dma_itsource(EXTI_TypeDef *)...initializer for exti_flagcall to HAL_ETH_RxCpltCallbackcall to HAL_ETH_TxCpltCallback(HAL_ETH_StateTypeDef)...call to HAL_ETH_ErrorCallbackcall to HAL_ETH_PMTCallbackcall to HAL_ETH_WakeUpCallbackinitializer for numOfBufinitializer for pktTxStatuscall to HAL_ETH_TxFreeCallbackinitializer for buffinitializer for allocStatuscall to HAL_ETH_RxAllocateCallbackinitializer for desccntinitializer for rxdataready(void **)...call to HAL_ETH_RxLinkCallbackcall to ETH_UpdateDescriptor(ETH_TxPacketConfigTypeDef *)...call to ETH_Prepare_Tx_Descriptors(const ETH_TxPacketConfigTypeDef *)...call to ETH_FlushTransmitFIFOcall to HAL_ETH_MspDeInit(ETH_HandleTypeDef *)...call to HAL_ETH_MspInitcall to ETH_MACDMAConfigcall to ETH_DMATxDescListInitcall to ETH_DMARxDescListInitcall to ETH_MACAddressConfigcall to FLASH_SetErrorCodecall to FLASH_WaitForLastOperationinitializer for temp(FLASH_ProcedureTypeDef)...call to HAL_FLASH_EndOfOperationCallbackcall to FLASH_Erase_Sectorcall to HAL_FLASH_OperationErrorCallbackcall to FLASH_Program_Bytecall to FLASH_Program_HalfWordcall to FLASH_Program_Wordcall to FLASH_Program_DoubleWordinitializer for Addressinitializer for readstatusinitializer for useroptionmaskinitializer for useroptionvalueinitializer for tmp_psizecall to FLASH_OB_GetWRPcall to FLASH_OB_GetRDPcall to FLASH_OB_GetUsercall to FLASH_OB_GetBORcall to FLASH_OB_GetBootAddresscall to FLASH_OB_EnableWRPcall to FLASH_OB_DisableWRPcall to FLASH_OB_RDP_LevelConfigcall to FLASH_OB_UserConfigcall to FLASH_OB_BOR_LevelConfigcall to FLASH_OB_BootAddressConfigcall to FLASH_MassErasecall to HAL_GPIO_EXTI_Callbackinitializer for iopositioninitializer for iocurrentinitializer for positioninitializer for tmpisrinitializer for itflagcall to I2C_Flush_TXDR(HAL_I2C_StateTypeDef)...(HAL_I2C_ModeTypeDef)...call to I2C_IsErrorOccurred(I2C_HandleTypeDef *)...initializer for hi2ccall to I2C_TreatErrorCallbackinitializer for treatdmaerrorcall to HAL_DMA_GetErrorcall to I2C_ITErrorinitializer for tmpoptionscall to I2C_ITSlaveSeqCpltcall to I2C_Enable_IRQcall to HAL_I2C_AbortCpltCallbackcall to HAL_I2C_ErrorCallbackinitializer for tmpstatecall to I2C_Disable_IRQcall to HAL_DMA_GetStatecall to HAL_I2C_ListenCpltCallbackinitializer for tmpcr1valueinitializer for tmpITFlagscall to I2C_ITListenCpltcall to HAL_I2C_SlaveRxCpltCallbackcall to HAL_I2C_SlaveTxCpltCallbackcall to HAL_I2C_MemTxCpltCallbackcall to HAL_I2C_MasterTxCpltCallbackcall to HAL_I2C_MemRxCpltCallbackcall to HAL_I2C_MasterRxCpltCallbackcall to HAL_I2C_AddrCallbackcall to I2C_TransferConfigcall to I2C_WaitOnTXISFlagUntilTimeoutcall to I2C_WaitOnFlagUntilTimeout(FlagStatus)...initializer for treatdmanackcall to I2C_ITSlaveCpltcall to I2C_ITAddrCpltinitializer for directioncall to I2C_ITMasterCpltcall to I2C_ITMasterSeqCpltinitializer for itflagsinitializer for itsourcesinitializer for tmp_modeinitializer for xferrequestcall to I2C_ConvertOtherXferOptionsinitializer for sizetoxferinitializer for I2C_Trialscall to I2C_RequestMemoryReadcall to I2C_WaitOnSTOPFlagUntilTimeoutcall to I2C_RequestMemoryWritecall to I2C_WaitOnRXNEFlagUntilTimeoutcall to HAL_I2C_MspDeInitcall to HAL_I2C_MspInit(HAL_LTDC_StateTypeDef)...call to LTDC_SetConfiginitializer for pcolorlutcall to HAL_LTDC_ErrorCallbackcall to HAL_LTDC_LineEventCallbackcall to HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *)...call to HAL_LTDC_MspDeInitcall to HAL_LTDC_MspInitcall to HAL_PWR_PVDCallback(PWR_TypeDef *)...initializer for tempregcall to HAL_RCC_CSSCallbackcall to __CLZcall to __RBITinitializer for pllminitializer for pllvcoinitializer for pllpinitializer for sysclockfreq(uint64_t)...(RCC_ClkInitTypeDef *)...call to HAL_RCC_GetSysClockFreqinitializer for pwrclkchanged(RCC_OscInitTypeDef *)...initializer for frequencyinitializer for vcoinputinitializer for saiclocksourceinitializer for tmpreg0initializer for tmpreg1initializer for plli2susedinitializer for pllsaiused(SDRAM_HandleTypeDef *)...initializer for hsdram(HAL_SDRAM_StateTypeDef)...call to HAL_SDRAM_DMA_XferErrorCallbackcall to HAL_SDRAM_DMA_XferCpltCallbackcall to FMC_SDRAM_GetModeStatus(const FMC_Bank5_6_TypeDef *)...call to FMC_SDRAM_SetAutoRefreshNumbercall to FMC_SDRAM_ProgramRefreshRateinitializer for statecall to FMC_SDRAM_SendCommandcall to FMC_SDRAM_WriteProtection_Disablecall to FMC_SDRAM_WriteProtection_Enableinitializer for pSdramAddressinitializer for psrcbuffinitializer for pdestbuffinitializer for psdramaddresscall to HAL_SDRAM_RefreshErrorCallbackcall to HAL_SDRAM_MspDeInitcall to FMC_SDRAM_DeInitcall to HAL_SDRAM_MspInitcall to FMC_SDRAM_Initcall to FMC_SDRAM_Timing_Init(TIM_TypeDef *)...call to TIM_ETR_SetConfigcall to TIM_TI1_ConfigInputStagecall to TIM_TI2_ConfigInputStage(TIM_HandleTypeDef *)...initializer for htimcall to HAL_TIM_TriggerHalfCpltCallback(HAL_TIM_StateTypeDef)...call to HAL_TIM_TriggerCallbackcall to HAL_TIM_PeriodElapsedHalfCpltCallbackcall to HAL_TIM_PeriodElapsedCallback(HAL_TIM_ActiveChannel)...call to HAL_TIM_IC_CaptureHalfCpltCallback(HAL_TIM_ChannelStateTypeDef)...call to HAL_TIM_IC_CaptureCallbackcall to HAL_TIM_PWM_PulseFinishedHalfCpltCallbackcall to HAL_TIM_PWM_PulseFinishedCallbackcall to HAL_TIM_ErrorCallbackcall to TIM_SlaveTimer_SetConfigcall to TIM_ITRx_SetConfig(HAL_TIM_DMABurstStateTypeDef)...call to HAL_TIM_DMABurst_MultiReadStart(const uint32_t *)...call to HAL_TIM_DMABurst_MultiWriteStartcall to TIM_OC1_SetConfig(const TIM_OC_InitTypeDef *)...call to TIM_OC2_SetConfigcall to TIM_TI1_SetConfigcall to TIM_TI2_SetConfigcall to TIM_OC3_SetConfigcall to TIM_OC4_SetConfigcall to TIM_OC5_SetConfigcall to TIM_OC6_SetConfigcall to TIM_TI3_SetConfigcall to TIM_TI4_SetConfiginitializer for itsourcecall to HAL_TIM_OC_DelayElapsedCallbackcall to HAL_TIMEx_BreakCallbackcall to HAL_TIMEx_Break2Callbackcall to HAL_TIMEx_CommutCallbackcall to TIM_CCxChannelCmdinitializer for channel_1_stateinitializer for channel_2_stateinitializer for complementary_channel_1_stateinitializer for complementary_channel_2_statecall to HAL_TIM_Encoder_MspDeInitcall to HAL_TIM_Encoder_MspInitcall to TIM_Base_SetConfig(const TIM_Base_InitTypeDef *)...call to HAL_TIM_OnePulse_MspDeInitcall to HAL_TIM_OnePulse_MspInitinitializer for channel_stateinitializer for complementary_channel_statecall to HAL_TIM_IC_MspDeInitcall to HAL_TIM_IC_MspInitcall to HAL_TIM_PWM_MspDeInitcall to HAL_TIM_PWM_MspInitcall to HAL_TIM_OC_MspDeInitcall to HAL_TIM_OC_MspInitcall to HAL_TIM_Base_MspDeInitcall to HAL_TIM_Base_MspInitcall to HAL_TIMEx_CommutHalfCpltCallbackinitializer for tmpbdtrinitializer for input_channelcall to TIM_CCxNChannelCmdcall to HAL_TIMEx_HallSensor_MspDeInitcall to HAL_TIMEx_HallSensor_MspInitinitializer for uhMask(uint16_t *)...call to __STREXWcall to __LDREXW(HAL_UART_StateTypeDef)...(HAL_UART_RxEventTypeTypeDef)...(HAL_UART_RxTypeTypeDef)...call to HAL_UARTEx_RxEventCallbackcall to HAL_UART_RxCpltCallbackcall to HAL_UART_TxCpltCallback(const uint16_t *)...(UART_HandleTypeDef *)...initializer for huartcall to HAL_UART_AbortReceiveCpltCallbackcall to HAL_UART_AbortTransmitCpltCallbackcall to HAL_UART_AbortCpltCallbackcall to HAL_UART_ErrorCallbackinitializer for gstateinitializer for rxstatecall to UART_EndTxTransfercall to UART_EndRxTransfercall to HAL_UART_RxHalfCpltCallbackcall to HAL_UART_TxHalfCpltCallbackcall to UART_WaitOnFlagUntilTimeout(UART_ClockSourceTypeDef)...call to HAL_RCC_GetPCLK1Freqcall to HAL_RCC_GetPCLK2Freqcall to UART_CheckIdleStateinitializer for cr1itsinitializer for cr3itsinitializer for nb_remaining_rx_datainitializer for nb_rx_datacall to HAL_UARTEx_WakeupCallbackcall to UART_EndTransmit_ITinitializer for abortcpltcall to UART_Start_Receive_DMAcall to UART_Start_Receive_ITcall to HAL_UART_MspDeInitcall to HAL_UART_MspInitcall to UART_AdvFeatureConfigcall to UART_SetConfiginitializer for osTimerOnceinitializer for osTimerPeriodicinitializer for osOKinitializer for osEventSignalinitializer for osEventMessageinitializer for osEventMailinitializer for osEventTimeoutinitializer for osErrorParameterinitializer for osErrorResourceinitializer for osErrorTimeoutResourceinitializer for osErrorISRinitializer for osErrorISRRecursiveinitializer for osErrorPriorityinitializer for osErrorNoMemoryinitializer for osErrorValueinitializer for osErrorOSinitializer for os_status_reservedinitializer for osPriorityIdleinitializer for osPriorityLowinitializer for osPriorityBelowNormalinitializer for osPriorityNormal+ ...initializer for osPriorityAboveNormalinitializer for osPriorityHighinitializer for osPriorityRealtimeinitializer for osPriorityErrorcall to uxQueueMessagesWaiting(QueueHandle_t)...(QueueDefinition *)...(osStatus)...(TickType_t)...call to xQueueTakeMutexRecursive(BaseType_t)...initializer for resultcall to xQueueGiveMutexRecursivecall to xQueueCreateMutexcall to inHandlerModecall to vQueueDeletecall to uxQueueSpacesAvailablecall to uxQueueMessagesWaitingFromISRcall to xQueuePeekcall to vTaskList(char *)...call to xTaskResumeAllcall to vTaskSuspendAllcall to xTaskGetSchedulerStatecall to xPortSysTickHandler(os_mailQ_cb *)...call to osPoolFreecall to xQueueReceiveFromISRasm statementcall to xQueueReceivecall to xQueueGenericSendFromISR(const void *)...call to xQueueGenericSendcall to osMailAllocinitializer for pcall to osPoolAllocinitializer for pool_defcall to pvPortMallocsizeof(os_mailQ_cb)(osMailQId)...call to xQueueGenericCreate(UBaseType_t)...call to vPortFreecall to osPoolCreate(const osPoolDef_t *)...(os_pool_cb *)...initializer for taskWokencall to memsetinitializer for dummycall to ulPortRaiseBASEPRIcall to vPortEnterCriticalcall to vPortSetBASEPRIcall to vPortExitCriticalinitializer for itemSize(osPoolId)...(size_t)...call to xQueueGiveFromISRcall to xQueueSemaphoreTakecall to xQueueCreateCountingSemaphorecall to xTaskNotifyWaitinitializer for xHigherPriorityTaskWokeninitializer for ulPreviousNotificationValuecall to xTaskGenericNotifyFromISR(eNotifyAction)...call to xTaskGenericNotify(osTimerId)...initializer for tickscall to vTaskDelaycall to makeCmsisPrioritycall to uxTaskPriorityGetFromISRcall to uxTaskPriorityGetcall to vTaskPrioritySetcall to makeFreeRtosPrioritycall to vTaskDeletecall to xTaskGetCurrentTaskHandlecall to xTaskCreate(TaskFunction_t)...(const char *)...(osThreadId)...call to xTaskGetTickCountFromISRcall to xTaskGetTickCountcall to vTaskStartSchedulercall to __get_IPSR(osPriority)...initializer for priorityinitializer for fpriorityinitializer for pxList(xLIST *)...initializer for xValueOfInsertion(ListItem_t *)...initializer for pxIndexcall to vPortRaiseBASEPRIcall to xTaskIncrementTickcall to vPortSetupTimerInterruptcall to vPortEnableVFPcall to prvPortStartFirstTaskcall to vTaskSwitchContextcall to prvTaskExitErrorinitializer for ulDummy(StackType_t)...(const volatile uint8_t *)...initializer for pcInterruptPriorityRegistersinitializer for ulMaxPRIGROUPValueinitializer for ucMaxSysCallPriorityinitializer for uxCriticalNestinginitializer for xTotalHeapSize(A_BLOCK_LINK *)...(BlockLink_t *)...sizeof(size_t)initializer for puccall to prvInsertBlockIntoFreeListinitializer for pvReturncall to prvHeapInitinitializer for xBlockAllocatedBitinitializer for xMinimumEverFreeBytesRemaininginitializer for xFreeBytesRemaininginitializer for pxEndsizeof(BlockLink_t)initializer for xHeapStructSizeinitializer for pcReturninitializer for pxQueue(Queue_t *)...initializer for cTxLock(int8_t)...call to xTaskRemoveFromEventList(const List_t *)...call to vTaskMissedYieldinitializer for cRxLockcall to memcpyinitializer for xReturn(int8_t *)...call to xTaskPriorityDisinherit(TaskHandle_t)...call to vQueueUnregisterQueuecall to vPortValidateInterruptPrioritycall to prvCopyDataFromQueueinitializer for uxMessagesWaiting(BaseType_t *)...initializer for xEntryTimeSetcall to vTaskInternalSetTimeOutStatecall to xTaskCheckForTimeOutcall to prvIsQueueEmpty(const Queue_t *)...call to vTaskPlaceOnEventListcall to prvUnlockQueueinitializer for xInheritanceOccurredinitializer for uxSemaphoreCountcall to pvTaskIncrementMutexHeldCountcall to xTaskPriorityInheritcall to prvGetDisinheritPriorityAfterTimeoutcall to vTaskPriorityDisinheritAfterTimeout(tskTaskControlBlock *)...call to prvCopyDataToQueuecall to prvIsQueueFullinitializer for pxMutexinitializer for uxMutexLengthinitializer for uxMutexSizecall to prvInitialiseMutexcall to xQueueGenericResetsizeof(Queue_t)call to prvInitialiseNewQueuecall to vListInitialiseinitializer for eAbortSleepinitializer for eStandardSleepinitializer for eNoTasksWaitingTimeoutinitializer for eNoActioninitializer for eSetBitsinitializer for eIncrementinitializer for eSetValueWithOverwriteinitializer for eSetValueWithoutOverwriteinitializer for eRunninginitializer for eReadyinitializer for eBlockedinitializer for eSuspendedinitializer for eDeletedinitializer for eInvalidinitializer for xConstTickCountcall to uxListRemovecall to vListInsertcall to vListInsertEndcall to prvAddCurrentTaskToDelayedList(TCB_t *)...(char)...sizeof(TaskStatus_t)(TaskStatus_t *)...call to uxTaskGetSystemState(eTaskState)...call to prvWriteNameToBuffercall to sprintfcall to strlencall to strcpyinitializer for pxTCBinitializer for uxOnlyOneMutexHeldinitializer for pxMutexHolderTCBinitializer for ulCountsizeof(StackType_t)... /= ...initializer for uxTaskinitializer for pxConstListcall to vTaskGetInfocall to eTaskGetStatecall to prvTaskCheckFreeStackSpacecall to prvDeleteTCBcall to prvCheckTasksWaitingTermination(const TCB_t *)...(TimeOut_t *)...(TickType_t *)...initializer for xElapsedTime(List_t *)...call to ucPortCountLeadingZerosinitializer for xSwitchRequiredcall to prvResetNextTaskUnblockTimeinitializer for uxQueuecall to prvListTasksWithinSingleListinitializer for xAlreadyYieldedinitializer for uxPendedCountscall to vPortEndSchedulercall to xPortStartSchedulerinitializer for xYieldRequiredcall to prvInitialiseTaskLists(StackType_t *)...call to vListInitialiseItemcall to pxPortInitialiseStack(volatile StackType_t *)...(TaskHandle_t *)...sizeof(TCB_t)call to prvInitialiseNewTask(const MemoryRegion_t *)...call to prvAddNewTaskToReadyListinitializer for uxSchedulerSuspendedinitializer for xIdleTaskHandleinitializer for xNextTaskUnblockTimeinitializer for uxTaskNumberinitializer for xNumOfOverflowsinitializer for xYieldPendinginitializer for uxPendedTicksinitializer for xSchedulerRunninginitializer for uxTopReadyPriorityinitializer for xTickCountinitializer for uxCurrentNumberOfTasksinitializer for uxDeletedTasksWaitingCleanUpinitializer for xTasksWaitingTerminationinitializer for xPendingReadyListinitializer for pxOverflowDelayedTaskListinitializer for pxDelayedTaskListinitializer for xDelayedTaskList2initializer for xDelayedTaskList1initializer for pxReadyTasksListsinitializer for pxCurrentTCBalignof(long double)alignof(long long)call to __sputc_rcall to __srget_r(unsigned char)...call to __swbuf_rinitializer for JBUF_PASS_THRUinitializer for JBUF_SAVE_SOURCEinitializer for JBUF_CRANK_DESTinitializer for JBUF_SAVE_AND_PASSinitializer for JMSG_NOMESSAGEinitializer for JERR_BAD_ALIGN_TYPEinitializer for JERR_BAD_ALLOC_CHUNKinitializer for JERR_BAD_BUFFER_MODEinitializer for JERR_BAD_COMPONENT_IDinitializer for JERR_BAD_CROP_SPECinitializer for JERR_BAD_DCT_COEFinitializer for JERR_BAD_DCTSIZEinitializer for JERR_BAD_DROP_SAMPLINGinitializer for JERR_BAD_HUFF_TABLEinitializer for JERR_BAD_IN_COLORSPACEinitializer for JERR_BAD_J_COLORSPACEinitializer for JERR_BAD_LENGTHinitializer for JERR_BAD_LIB_VERSIONinitializer for JERR_BAD_MCU_SIZEinitializer for JERR_BAD_POOL_IDinitializer for JERR_BAD_PRECISIONinitializer for JERR_BAD_PROGRESSIONinitializer for JERR_BAD_PROG_SCRIPTinitializer for JERR_BAD_SAMPLINGinitializer for JERR_BAD_SCAN_SCRIPTinitializer for JERR_BAD_STATEinitializer for JERR_BAD_STRUCT_SIZEinitializer for JERR_BAD_VIRTUAL_ACCESSinitializer for JERR_BUFFER_SIZEinitializer for JERR_CANT_SUSPENDinitializer for JERR_CCIR601_NOTIMPLinitializer for JERR_COMPONENT_COUNTinitializer for JERR_CONVERSION_NOTIMPLinitializer for JERR_DAC_INDEXinitializer for JERR_DAC_VALUEinitializer for JERR_DHT_INDEXinitializer for JERR_DQT_INDEXinitializer for JERR_EMPTY_IMAGEinitializer for JERR_EMS_READinitializer for JERR_EMS_WRITEinitializer for JERR_EOI_EXPECTEDinitializer for JERR_FILE_READinitializer for JERR_FILE_WRITEinitializer for JERR_FRACT_SAMPLE_NOTIMPLinitializer for JERR_HUFF_CLEN_OVERFLOWinitializer for JERR_HUFF_MISSING_CODEinitializer for JERR_IMAGE_TOO_BIGinitializer for JERR_INPUT_EMPTYinitializer for JERR_INPUT_EOFinitializer for JERR_MISMATCHED_QUANT_TABLEinitializer for JERR_MISSING_DATAinitializer for JERR_MODE_CHANGEinitializer for JERR_NOTIMPLinitializer for JERR_NOT_COMPILEDinitializer for JERR_NO_ARITH_TABLEinitializer for JERR_NO_BACKING_STOREinitializer for JERR_NO_HUFF_TABLEinitializer for JERR_NO_IMAGEinitializer for JERR_NO_QUANT_TABLEinitializer for JERR_NO_SOIinitializer for JERR_OUT_OF_MEMORYinitializer for JERR_QUANT_COMPONENTSinitializer for JERR_QUANT_FEW_COLORSinitializer for JERR_QUANT_MANY_COLORSinitializer for JERR_SOF_DUPLICATEinitializer for JERR_SOF_NO_SOSinitializer for JERR_SOF_UNSUPPORTEDinitializer for JERR_SOI_DUPLICATEinitializer for JERR_SOS_NO_SOFinitializer for JERR_TFILE_CREATEinitializer for JERR_TFILE_READinitializer for JERR_TFILE_SEEKinitializer for JERR_TFILE_WRITEinitializer for JERR_TOO_LITTLE_DATAinitializer for JERR_UNKNOWN_MARKERinitializer for JERR_VIRTUAL_BUGinitializer for JERR_WIDTH_OVERFLOWinitializer for JERR_XMS_READinitializer for JERR_XMS_WRITEinitializer for JMSG_COPYRIGHTinitializer for JMSG_VERSIONinitializer for JTRC_16BIT_TABLESinitializer for JTRC_ADOBEinitializer for JTRC_APP0initializer for JTRC_APP14initializer for JTRC_DACinitializer for JTRC_DHTinitializer for JTRC_DQTinitializer for JTRC_DRIinitializer for JTRC_EMS_CLOSEinitializer for JTRC_EMS_OPENinitializer for JTRC_EOIinitializer for JTRC_HUFFBITSinitializer for JTRC_JFIFinitializer for JTRC_JFIF_BADTHUMBNAILSIZEinitializer for JTRC_JFIF_EXTENSIONinitializer for JTRC_JFIF_THUMBNAILinitializer for JTRC_MISC_MARKERinitializer for JTRC_PARMLESS_MARKERinitializer for JTRC_QUANTVALSinitializer for JTRC_QUANT_3_NCOLORSinitializer for JTRC_QUANT_NCOLORSinitializer for JTRC_QUANT_SELECTEDinitializer for JTRC_RECOVERY_ACTIONinitializer for JTRC_RSTinitializer for JTRC_SMOOTH_NOTIMPLinitializer for JTRC_SOFinitializer for JTRC_SOF_COMPONENTinitializer for JTRC_SOIinitializer for JTRC_SOSinitializer for JTRC_SOS_COMPONENTinitializer for JTRC_SOS_PARAMSinitializer for JTRC_TFILE_CLOSEinitializer for JTRC_TFILE_OPENinitializer for JTRC_THUMB_JPEGinitializer for JTRC_THUMB_PALETTEinitializer for JTRC_THUMB_RGBinitializer for JTRC_UNKNOWN_IDSinitializer for JTRC_XMS_CLOSEinitializer for JTRC_XMS_OPENinitializer for JWRN_ADOBE_XFORMinitializer for JWRN_ARITH_BAD_CODEinitializer for JWRN_BOGUS_PROGRESSIONinitializer for JWRN_EXTRANEOUS_DATAinitializer for JWRN_HIT_MARKERinitializer for JWRN_HUFF_BAD_CODEinitializer for JWRN_JFIF_MAJORinitializer for JWRN_JPEG_EOFinitializer for JWRN_MUST_RESYNCinitializer for JWRN_NOT_SEQUENTIALinitializer for JWRN_TOO_MUCH_DATAinitializer for JMSG_LASTMSGCODEinitializer for JDITHER_NONEinitializer for JDITHER_ORDEREDinitializer for JDITHER_FSinitializer for JDCT_ISLOWinitializer for JDCT_IFASTinitializer for JDCT_FLOATinitializer for JCS_UNKNOWNinitializer for JCS_GRAYSCALEinitializer for JCS_RGBinitializer for JCS_YCbCrinitializer for JCS_CMYKinitializer for JCS_YCCKinitializer for jpeg_aritab... , ...(j_common_ptr)...call to jinit_marker_writer(jpeg_progress_mgr *)...(JSAMPIMAGE)...(JDIMENSION)...call to jpeg_abort(JQUANT_TBL *)...(JHUFF_TBL *)...call to jpeg_destroy(jpeg_memory_mgr *)...sizeof(jpeg_compress_struct)initializer for client_datacall to jinit_memory_mgr(jpeg_destination_mgr *)...(jpeg_component_info *)...(jpeg_scan_info *)...call to jpeg_suppress_tablescall to jinit_compress_mastersizeof(arith_entropy_encoder)(arith_entropy_ptr)...(jpeg_entropy_encoder *)...(unsigned char *)...initializer for entropy(INT32)...call to emit_restartcall to arith_encode... >>= ...... <<= ...call to finish_passcall to emit_byteinitializer for e... ^ ...initializer for dest(JOCTET)...sizeof(my_coef_controller)(my_coef_ptr)...(jpeg_c_coef_controller *)...sizeof(JBLOCK)(JBLOCKROW)...(jvirt_barray_ptr)...initializer for coefinitializer for last_MCU_colinitializer for last_iMCU_rowcall to start_iMCU_row(J_BUF_MODE)...(jvirt_barray_control *)...sizeof(my_color_converter)(my_cconvert_ptr)...(jpeg_color_converter *)...(J_COLOR_SPACE)...initializer for ncinitializer for num_colsinitializer for instrideinitializer for cconvertinitializer for ctab(JSAMPLE)...sizeof(INT32)(INT32 *)...(double)...sizeof(my_fdct_controller)(my_fdct_ptr)...(jpeg_forward_dct *)...(DCTELEM *)...(float *)...initializer for fdctinitializer for method(J_DCT_METHOD)...sizeof(DCTELEM)(DCTELEM)...(INT16)...initializer for aanscalesinitializer for aanscalefactorsizeof(float)initializer for do_dctinitializer for divisorsinitializer for output_ptr(JCOEF)...sizeof(huff_entropy_encoder)(huff_entropy_ptr)...(c_derived_tbl *)...(long *)...sizeof(long)call to jpeg_make_c_derived_tblcall to emit_eobruncall to jpeg_alloc_huff_tablecall to jpeg_gen_optimal_table(UINT8)...call to htest_one_blockinitializer for Seinitializer for natural_ordercall to flush_bits_ecall to flush_bits_scall to emit_restart_scall to encode_one_blockcall to emit_bits_scall to emit_restart_ecall to emit_ac_symbolcall to emit_buffered_bitscall to emit_bits_einitializer for Alcall to emit_dc_symbolcall to dump_buffer_ecall to dump_buffer_sinitializer for tblinitializer for put_bufferinitializer for put_bitsinitializer for csizeof(c_derived_tbl)call to jinit_c_master_controlcall to jinit_color_convertercall to jinit_downsamplercall to jinit_c_prep_controllercall to jinit_forward_dctcall to jinit_arith_encodercall to jinit_huff_encodercall to jinit_c_coef_controller(boolean)...call to jinit_c_main_controllersizeof(my_main_controller)(my_main_ptr)...(jpeg_c_main_controller *)...initializer for mainsizeof(my_marker_writer)(my_marker_ptr)...(jpeg_marker_writer *)...call to emit_marker(JPEG_MARKER)...call to emit_dqtcall to emit_dhtinitializer for markercall to emit_daccall to emit_dricall to emit_soscall to emit_sofcall to emit_pseudo_soscall to emit_jfif_app0call to emit_adobe_app14call to emit_2bytesinitializer for qtblinitializer for qvalinitializer for M_SOF0initializer for M_SOF1initializer for M_SOF2initializer for M_SOF3initializer for M_SOF5initializer for M_SOF6initializer for M_SOF7initializer for M_JPGinitializer for M_SOF9initializer for M_SOF10initializer for M_SOF11initializer for M_SOF13initializer for M_SOF14initializer for M_SOF15initializer for M_DHTinitializer for M_DACinitializer for M_RST0initializer for M_RST1initializer for M_RST2initializer for M_RST3initializer for M_RST4initializer for M_RST5initializer for M_RST6initializer for M_RST7initializer for M_SOIinitializer for M_EOIinitializer for M_SOSinitializer for M_DQTinitializer for M_DNLinitializer for M_DRIinitializer for M_DHPinitializer for M_EXPinitializer for M_APP0initializer for M_APP1initializer for M_APP2initializer for M_APP3initializer for M_APP4initializer for M_APP5initializer for M_APP6initializer for M_APP7initializer for M_APP8initializer for M_APP9initializer for M_APP10initializer for M_APP11initializer for M_APP12initializer for M_APP13initializer for M_APP14initializer for M_APP15initializer for M_JPG0initializer for M_JPG13initializer for M_COMinitializer for M_TEMinitializer for M_ERRORsizeof(my_comp_master)(my_master_ptr)...(jpeg_comp_master *)...call to initial_setup(const jpeg_scan_info *)...(c_pass_type)...initializer for mastercall to select_scan_parameterscall to per_scan_setupcall to jdiv_round_upinitializer for nominalcall to jpeg_calc_trans_dimensionscall to jpeg_calc_jpeg_dimensionsinitializer for main_passinitializer for huff_opt_passinitializer for output_passsizeof(JHUFF_TBL)sizeof(JQUANT_TBL)(j_decompress_ptr)...(jpeg_saved_marker_ptr)...call to jpeg_set_colorspacesizeof(jpeg_component_info)call to jpeg_set_qualitycall to std_huff_tables(UINT16)...call to jpeg_default_colorspacecall to add_huff_tableinitializer for val_ac_chrominanceinitializer for bits_ac_chrominanceinitializer for val_ac_luminanceinitializer for bits_ac_luminanceinitializer for val_dc_chrominanceinitializer for bits_dc_chrominanceinitializer for val_dc_luminanceinitializer for bits_dc_luminancesizeof(UINT8)call to jpeg_quality_scalingcall to jpeg_set_linear_qualitycall to jpeg_add_quant_tablecall to jpeg_alloc_quant_tableinitializer for std_chrominance_quant_tblinitializer for std_luminance_quant_tblsizeof(my_prep_controller)(my_prep_ptr)...(jpeg_c_prep_controller *)...call to create_context_bufferinitializer for prepinitializer for rgroup_heightsizeof(JSAMPROW)(JSAMPARRAY)...initializer for buf_heightcall to jcopy_sample_rowscall to expand_bottom_edgeinitializer for smoothoksizeof(my_downsampler)(my_downsample_ptr)...(jpeg_downsampler *)...initializer for output_colscall to expand_right_edge... ^= ...initializer for downsampleinitializer for numcolscall to transencode_coef_controllercall to jpeg_set_defaultscall to transencode_master_selectioninitializer for retcodecall to default_decompress_parmscall to jpeg_consume_inputinitializer for cid0initializer for cid1initializer for cid2initializer for _mp(J_DITHER_MODE)...sizeof(jpeg_decompress_struct)(jpeg_source_mgr *)...call to jinit_marker_readercall to jinit_input_controllercall to jinit_master_decompresscall to output_pass_setupsizeof(arith_entropy_decoder)(jpeg_entropy_decoder *)...sizeof(int)(int(*)[64])...goto ...initializer for cindexinitializer for coef_bit_ptrinitializer for expectedcall to process_restartcall to arith_decodecall to get_byteinitializer for src(unsigned char **)...(unsigned long *)...sizeof(my_mem_destination_mgr)(my_mem_dest_ptr)...call to malloc(JOCTET *)...call to freesizeof(jpeg_source_mgr)(const JOCTET *)...initializer for mybuffer(jpeg_d_coef_controller *)...(jvirt_barray_ptr *)...(JCOEFPTR)...sizeof(my_color_deconverter)(jpeg_color_deconverter *)...call to build_rgb_y_tablecall to build_ycc_rgb_tableinitializer for range_limitinitializer for Crrtabinitializer for Cbbtabinitializer for Crgtabinitializer for Cbgtabinitializer for num_components(int *)...sizeof(my_idct_controller)(my_idct_ptr)...(jpeg_inverse_dct *)...sizeof(multiplier_table)initializer for idct(inverse_DCT_method_ptr)...initializer for method_ptr(ISLOW_MULT_TYPE *)...initializer for ismtbl(ISLOW_MULT_TYPE)...(IFAST_MULT_TYPE *)...initializer for ifmtbl(IFAST_MULT_TYPE)...(FLOAT_MULT_TYPE *)...initializer for fmtbl(FLOAT_MULT_TYPE)...sizeof(huff_entropy_decoder)(d_derived_tbl *)...call to jpeg_make_d_derived_tbl(bit_buf_type)...initializer for blockcall to jpeg_fill_bit_buffercall to jpeg_huff_decodeinitializer for posinitializer for p1initializer for linitializer for next_input_byteinitializer for bytes_in_bufferinitializer for cinfosizeof(d_derived_tbl)initializer for syminitializer for bmaskinitializer for jpeg_zigzag_order2initializer for jpeg_zigzag_order3initializer for jpeg_zigzag_order4initializer for jpeg_zigzag_order5initializer for jpeg_zigzag_order6initializer for jpeg_zigzag_order7initializer for jpeg_zigzag_ordersizeof(my_input_controller)(my_inputctl_ptr)...(jpeg_input_controller *)...initializer for inputctlcall to start_input_passcall to latch_quant_tables(jpeg_d_main_controller *)...call to alloc_funny_pointers(JDIMENSION *)...call to set_bottom_pointerscall to set_wraparound_pointerscall to make_funny_pointersinitializer for Msizeof(JSAMPARRAY)sizeof(my_marker_reader)(jpeg_marker_reader *)...call to reset_marker_readerinitializer for actioncall to next_markercall to first_markercall to get_soicall to get_sofcall to get_soscall to get_daccall to get_dhtcall to get_dqtcall to get_dricall to skip_variableinitializer for datasrccall to examine_app0call to examine_app14initializer for totallensizeof(my_decomp_master)(jpeg_decomp_master *)...call to master_selection(JSAMPROW *)...call to jpeg_calc_output_dimensionscall to prepare_range_limit_tablecall to use_merged_upsample(jpeg_color_quantizer *)...call to jinit_1pass_quantizercall to jinit_2pass_quantizercall to jinit_merged_upsamplercall to jinit_color_deconvertercall to jinit_upsamplercall to jinit_d_post_controllercall to jinit_inverse_dctcall to jinit_arith_decodercall to jinit_huff_decodercall to jinit_d_coef_controllercall to jinit_d_main_controllersizeof(JSAMPLE)(JSAMPLE *)...call to jpeg_core_output_dimensionssizeof(my_upsampler)(my_upsample_ptr)...(jpeg_upsampler *)...(JSAMPROW)...initializer for upsamplesizeof(my_post_controller)(my_post_ptr)...(jpeg_d_post_controller *)...(jvirt_sarray_ptr)...call to jround_upinitializer for post(jvirt_sarray_control *)...initializer for output_datacall to transdecode_master_selection(const char *const *)...initializer for msg_codeinitializer for msgtextinitializer for jpeg_std_message_tableinitializer for dcvalsizeof(double)call to jpeg_mem_initcall to jpeg_get_smallsizeof(my_memory_mgr)(my_mem_ptr)...(my_memory_mgr *)...call to jpeg_mem_term(small_pool_ptr)...(large_pool_ptr)...call to free_poolcall to jpeg_free_smallinitializer for mem(large_pool_struct *)...initializer for next_lhdr_ptrsizeof(large_pool_hdr)call to jpeg_free_large(small_pool_struct *)...initializer for next_shdr_ptrsizeof(small_pool_hdr)initializer for end_row(JBLOCKROW *)...call to do_barray_ioinitializer for bytesperrowcall to do_sarray_iocall to jpeg_mem_availablecall to jpeg_open_backing_storecall to alloc_sarraycall to alloc_barraycall to alloc_smallsizeof(jvirt_barray_control)(JBLOCKARRAY)...sizeof(jvirt_sarray_control)sizeof(JBLOCKROW)call to alloc_largecall to out_of_memorycall to jpeg_get_largeinitializer for extra_pool_slopinitializer for first_pool_slopsizeof(my_cquantizer)(my_cquantize_ptr)...(FSERRPTR)...(ODITHER_MATRIX_PTR)...call to create_colormapcall to create_colorindexcall to alloc_fs_workspaceinitializer for cquantize(int(*)[16])...call to create_odither_tables(FSERROR *)...sizeof(FSERROR)(FSERROR)...initializer for colorindex0initializer for colorindex1initializer for colorindex2initializer for colorindexcall to make_odither_arraysizeof(ODITHER_MATRIX)call to largest_input_valuecall to select_ncolorscall to output_valueinitializer for max_colors... *= ...initializer for RGB_orderinitializer for base_dither_matrixsizeof(hist2d)(hist3d)...sizeof(histcell)(hist2d)...initializer for desiredcall to init_error_limitinitializer for histograminitializer for arraysizecall to select_colorsinitializer for error_limitinitializer for colormap0initializer for colormap1initializer for colormap2call to fill_inverse_cmapinitializer for pixcodecall to find_nearby_colorscall to find_best_colors(histcell)...initializer for numcolorssizeof(box)(boxptr)...call to update_boxcall to median_cutcall to compute_colorinitializer for totalinitializer for c0totalinitializer for c1totalinitializer for c2totalcall to find_biggest_color_popcall to find_biggest_volume(box *)...initializer for maxvinitializer for whichinitializer for maxcsizeof(JCOEF)initializer for jpeg_natural_order2initializer for jpeg_natural_order3initializer for jpeg_natural_order4initializer for jpeg_natural_order5initializer for jpeg_natural_order6initializer for jpeg_natural_order7initializer for jpeg_natural_ordercall to netconn_close_shutdown(u8_t)...(netconn *)...(err_t)...call to sys_arch_protectcall to sys_arch_unprotectcall to printfcall to netconn_apimsg(const netvector *)...(size_t *)...call to netconn_write_vectors_partly(u16_t)...(netbuf *)...(const ip_addr_t *)...call to netconn_sendinitializer for buf(netbuf **)...(pbuf *)...call to memp_malloc(memp_t)...call to netconn_recv_data_tcpcall to memp_free(u32_t)...call to netconn_recv_datacall to sys_mbox_validinitializer for lencall to netconn_tcp_recvd_msg(netconn_evt)...(ip_pcb *)...call to netconn_errcall to sys_arch_mbox_tryfetchcall to sys_arch_mbox_fetchcall to lwip_netconn_is_err_msg(netconn **)...(ip_addr_t *)...(u16_t *)...call to netconn_prepare_deletecall to netconn_freecall to netconn_alloc(tcp_pcb *)...call to sys_sem_validcall to sys_sem_freecall to sys_mbox_freecall to tcpip_send_msg_wait_sem(api_msg *)...initializer for msgcall to netconn_drain(netconn_state)...call to lwip_netconn_do_close_internalcall to sys_mutex_unlockcall to sys_arch_sem_waitcall to sys_mutex_lockcall to lwip_netconn_do_writemoreinitializer for write_finished(const u8_t *)...call to tcp_writecall to tcp_outputinitializer for out_errinitializer for op_completed_semcall to sys_sem_signalinitializer for remaininginitializer for recvedcall to tcp_recvedcall to udp_sendcall to udp_sendtocall to tcp_listen_with_backlog_and_errcall to sys_mbox_set_invalidcall to sys_mbox_newcall to tcp_argcall to tcp_acceptcall to tcp_closecall to udp_disconnectcall to udp_connectcall to setup_tcpcall to tcp_connectinitializer for non_blocking(sys_sem_t *)...call to netif_get_by_index(netif *)...call to udp_bind_netif(const netif *)...call to tcp_bind_netifcall to udp_bindcall to tcp_bindcall to udp_removeinitializer for close_finished(tcp_accept_fn)...call to tcp_recv(tcp_recv_fn)...call to tcp_sent(tcp_sent_fn)...call to tcp_poll(tcp_poll_fn)...call to tcp_err(tcp_err_fn)...call to tcp_shutdowncall to tcp_abortcall to pbuf_freecall to netbuf_deleteinitializer for newconncall to sys_sem_set_invalidinitializer for init_flagscall to sys_sem_newcall to pcb_new(lwip_ip_addr_type)...initializer for iptypecall to udp_new_ip_type(udp_pcb *)...call to udp_recvcall to tcp_new_ip_typeinitializer for conncall to sys_mbox_trypostcall to lwip_netconn_err_to_msginitializer for pcbinitializer for was_nonblocking_connect(ptrdiff_t)...(err_t *)...initializer for netconn_closedinitializer for netconn_resetinitializer for netconn_abortedinitializer for err_to_errno_table(s8_t)...call to pbuf_catcall to pbuf_alloc(pbuf_layer)...(pbuf_type)...(pbuf_rom *)...sizeof(netbuf)initializer for NETCONN_EVT_RCVPLUSinitializer for NETCONN_EVT_RCVMINUSinitializer for NETCONN_EVT_SENDPLUSinitializer for NETCONN_EVT_SENDMINUSinitializer for NETCONN_EVT_ERRORinitializer for NETCONN_NONEinitializer for NETCONN_WRITEinitializer for NETCONN_LISTENinitializer for NETCONN_CONNECTinitializer for NETCONN_CLOSEinitializer for NETCONN_INVALIDinitializer for NETCONN_TCPinitializer for NETCONN_UDPinitializer for NETCONN_UDPLITEinitializer for NETCONN_UDPNOCHKSUMinitializer for NETCONN_RAWcall to ip4addr_aton(ip4_addr_t *)...initializer for size_intcall to ip4addr_ntoa_r(const ip4_addr_t *)...call to get_socketinitializer for sockinitializer for op_modeinitializer for sockerrsizeof(unsigned long)call to tryget_socketcall to lwip_sockopt_to_ipopt(const int *)...initializer for nsizeof(ifreq)(const ifreq *)...call to netif_find(tcpflags_t)...call to lwip_setsockopt_implcall to err_to_errno(socklen_t *)...call to lwip_getsockopt_implcall to lwip_getaddrnamecall to netconn_getaddr(sockaddr_in *)...sizeof(sockaddr_in)(sa_family_t)...call to lwip_htons(socklen_t)...initializer for shut_rxinitializer for shut_txcall to netconn_shutdown(lwip_select_cb *)...initializer for do_signal(pollfd *)...call to lwip_poll_should_wake(const lwip_select_cb *)...sizeof(__fd_mask)(__fd_mask)...call to select_check_waiters(const pollfd *)...initializer for pollfd(nfds_t)...initializer for waitrescall to lwip_pollscan(lwip_pollscan_opts)...sizeof(lwip_select_cb)call to lwip_link_select_cbcall to lwip_unlink_select_cbinitializer for nready(short)...call to tryget_socket_unconn_locked(lwip_sock *)...initializer for lastdatainitializer for rcveventinitializer for sendeventinitializer for erreventcall to lwip_selscan(long long)...(timeval *)...initializer for msecs_long(__size_t)...(iovec *)...call to lwip_sendmsg(const msghdr *)...call to lwip_sendcall to netconn_new_with_proto_and_callback(netconn_type)...call to alloc_socketcall to netconn_delete(const sockaddr *)...(mem_ptr_t)...(const sockaddr_in *)...call to netbuf_refcall to netbuf_free(netvector *)...(ssize_t)...call to lwip_sendtocall to netconn_write_partly(msghdr *)...initializer for recv_flagscall to lwip_recv_tcpinitializer for recvd_localinitializer for datagram_lencall to lwip_recvfrom_udp_rawcall to lwip_recvfrom(sockaddr *)...call to lwip_recvmsgcall to lwip_recv_tcp_fromcall to netconn_recv_udp_raw_netbuf_flagsinitializer for len_leftcall to pbuf_copy_partial(const pbuf *)...(u8_t *)...call to lwip_sock_make_addrinitializer for wrote_msginitializer for truncatedinitializer for apiflagsinitializer for recvdinitializer for recv_leftcall to netconn_recv_tcp_pbuf_flagscall to pbuf_free_headercall to netconn_tcp_recvdcall to netconn_listen_with_backlogcall to netconn_disconnectcall to netconn_connectinitializer for is_tcpcall to free_socketcall to netconn_bindinitializer for portcall to netconn_accept(s16_t)...call to free_socket_lockedcall to free_socket_free_elementscall to tryget_socket_unconncall to tryget_socket_unconn_nouseinitializer for sinitializer for LWIP_POLLSCAN_CLEARinitializer for LWIP_POLLSCAN_INC_WAITinitializer for LWIP_POLLSCAN_DEC_WAITcall to tcpip_try_callbackinitializer for qcall to lwip_initcall to sys_mutex_newcall to sys_thread_newcall to sys_mbox_trypost_fromisr(tcpip_msg *)...(tcpip_callback_msg *)...(tcpip_msg_type)...call to sys_mbox_postcall to tcpip_inpktcall to tcpip_timeouts_mbox_fetchcall to tcpip_thread_handle_msgcall to sys_timeouts_sleeptimecall to sys_check_timeouts(sbintime_t)...call to ustosbt(int64_t)...call to sbttous(suseconds_t)...call to nstosbtcall to sbttons(unsigned long long)...initializer for sbinitializer for LWIP_IANA_PORT_SMTPinitializer for LWIP_IANA_PORT_DHCP_SERVERinitializer for LWIP_IANA_PORT_DHCP_CLIENTinitializer for LWIP_IANA_PORT_TFTPinitializer for LWIP_IANA_PORT_HTTPinitializer for LWIP_IANA_PORT_SNTPinitializer for LWIP_IANA_PORT_NETBIOSinitializer for LWIP_IANA_PORT_SNMPinitializer for LWIP_IANA_PORT_SNMP_TRAPinitializer for LWIP_IANA_PORT_HTTPSinitializer for LWIP_IANA_PORT_SMTPSinitializer for LWIP_IANA_PORT_MQTTinitializer for LWIP_IANA_PORT_MDNSinitializer for LWIP_IANA_PORT_SECURE_MQTTinitializer for LWIP_IANA_HWTYPE_ETHERNETinitializer for ERR_OKinitializer for ERR_MEMinitializer for ERR_BUFinitializer for ERR_TIMEOUTinitializer for ERR_RTEinitializer for ERR_INPROGRESSinitializer for ERR_VALinitializer for ERR_WOULDBLOCKinitializer for ERR_USEinitializer for ERR_ALREADYinitializer for ERR_ISCONNinitializer for ERR_CONNinitializer for ERR_IFinitializer for ERR_ABRTinitializer for ERR_RSTinitializer for ERR_CLSDinitializer for ERR_ARGinitializer for file__index_htmlinitializer for file__404_html(fsdata_file *)...(const fsdata_file *)...initializer for file__img_sics_gifinitializer for data__index_htmlinitializer for data__404_htmlinitializer for data__img_sics_gif(fs_file *)...call to strcmpinitializer for PBUF_RAMinitializer for PBUF_ROMinitializer for PBUF_REFinitializer for PBUF_POOLinitializer for PBUF_TRANSPORTinitializer for PBUF_IPinitializer for PBUF_LINKinitializer for PBUF_RAW_TXinitializer for PBUF_RAWinitializer for MEMP_UDP_PCBinitializer for MEMP_TCP_PCBinitializer for MEMP_TCP_PCB_LISTENinitializer for MEMP_TCP_SEGinitializer for MEMP_REASSDATAinitializer for MEMP_FRAG_PBUFinitializer for MEMP_NETBUFinitializer for MEMP_NETCONNinitializer for MEMP_TCPIP_MSG_APIinitializer for MEMP_TCPIP_MSG_INPKTinitializer for MEMP_SYS_TIMEOUTinitializer for MEMP_PBUFinitializer for MEMP_PBUF_POOLinitializer for MEMP_MAXinitializer for CLOSEDinitializer for LISTENinitializer for SYN_SENTinitializer for SYN_RCVDinitializer for ESTABLISHEDinitializer for FIN_WAIT_1initializer for FIN_WAIT_2initializer for CLOSE_WAITinitializer for CLOSINGinitializer for LAST_ACKinitializer for TIME_WAITinitializer for IPADDR_TYPE_V4initializer for IPADDR_TYPE_V6initializer for IPADDR_TYPE_ANYinitializer for NETIF_DEL_MAC_FILTERinitializer for NETIF_ADD_MAC_FILTERinitializer for LWIP_NETIF_CLIENT_DATA_INDEX_MAXinitializer for ICMP_TE_TTLinitializer for ICMP_TE_FRAGinitializer for ICMP_DUR_NETinitializer for ICMP_DUR_HOSTinitializer for ICMP_DUR_PROTOinitializer for ICMP_DUR_PORTinitializer for ICMP_DUR_FRAGinitializer for ICMP_DUR_SRcall to httpd_init_pcbcall to tcp_setpriocall to tcp_listen_with_backlogcall to http_state_alloc(http_state *)...initializer for hscall to http_close_conncall to http_parse_requestinitializer for parsedcall to http_sendcall to http_state_freecall to lwip_strnstrinitializer for file_startinitializer for diffinitializer for fileinitializer for paramsinitializer for tag_checkinitializer for uri_leninitializer for copy_leninitializer for name_leninitializer for name_copy_lencall to fs_opencall to strchrcall to http_get_404_filecall to http_init_filecall to pbuf_refinitializer for is_09call to strncmpinitializer for uricall to http_find_filecall to pbuf_cleninitializer for data_to_sendcall to http_check_eofcall to http_send_data_nonssicall to fs_bytes_leftcall to http_eofcall to http_writecall to http_close_or_abort_conncall to http_state_eofcall to mem_freecall to fs_closecall to mem_mallocsizeof(http_state)(mem_size_t)...call to http_state_initinitializer for httpd_default_filenamesinitializer for resinitializer for valcall to memmoveinitializer for c1_upcinitializer for c2_upcinitializer for tokenleninitializer for swappedcall to lwip_standard_chksumcall to inet_chksum_pseudo_partialcall to inet_cksum_pseudo_partial_basecall to inet_chksum_pseudocall to inet_cksum_pseudo_baseinitializer for pbinitializer for tinitializer for suminitializer for odd(const u16_t *)...initializer for asizeof(packed_struct_test)call to sys_initcall to mem_initcall to memp_initcall to netif_initcall to udp_initcall to tcp_initcall to sys_timeouts_initcall to etharp_request_dstcall to etharp_raw(eth_addr *)...(const eth_addr *)...(etharp_hdr *)...call to ethernet_outputinitializer for srcaddrinitializer for is_new_entrycall to ip4_addr_isbroadcast_u32call to etharp_find_entry(netif_addr_idx_t)...call to etharp_requestinitializer for copy_neededcall to pbuf_cloneinitializer for dst_addrcall to etharp_output_to_arp_indexcall to etharp_querycall to etharp_update_arp_entry(ip4_addr_t **)...(netif **)...(eth_addr **)...(const ip4_addr_t **)...call to etharp_free_entryinitializer for old_pendinginitializer for old_stableinitializer for emptyinitializer for old_queueinitializer for age_queueinitializer for age_pendinginitializer for age_stableinitializer for ETHARP_STATE_EMPTYinitializer for ETHARP_STATE_PENDINGinitializer for ETHARP_STATE_STABLEinitializer for ETHARP_STATE_STABLE_REREQUESTING_1initializer for ETHARP_STATE_STABLE_REREQUESTING_2sizeof(icmp_echo_hdr)(ip_hdr *)...(icmp_echo_hdr *)...call to ip4_routecall to ip4_output_ifcall to icmp_send_responsecall to inet_chksum_pbufcall to pbuf_add_headerinitializer for alloc_lencall to pbuf_remove_headercall to pbuf_copyinitializer for iphdrinitializer for ip_hlensizeof(ip_hdr)call to ip4_fraginitializer for src_usedcall to ip4_output_if_src(const ip_hdr *)...call to pbuf_realloccall to ip4_input_acceptcall to ip4_reasscall to udp_inputcall to tcp_inputcall to icmp_inputcall to pbuf_header_forcecall to icmp_dest_unreach(icmp_dur_type)...initializer for ppcall to lwip_htonlinitializer for nm_hostorderinitializer for ip_addr_broadcastinitializer for ip_addr_anyinitializer for newpbufleninitializer for nfbinitializer for poffinitializer for plencall to ip_frag_alloc_pbuf_custom_ref(pbuf_custom_ref *)...call to pbuf_alloced_customcall to ip_frag_free_pbuf_custom_refinitializer for pcrcall to ip_reass_remove_oldest_datagram(ip_reassdata *)...call to ip_reass_enqueue_new_datagramcall to ip_reass_chain_frag_into_datagram_and_validate(ip_reass_helper *)...call to ip_reass_dequeue_datagraminitializer for iprh_previnitializer for validsizeof(ip_reass_helper)sizeof(ip_reassdata)initializer for pbufs_freedcall to ip_reass_free_complete_datagramcall to icmp_time_exceeded(icmp_te_type)...initializer for previnitializer for alloc_sizecall to ptr_to_memsizeof(mem)initializer for curcall to mem_to_ptr(mem *)...call to mem_link_validcall to plug_holesinitializer for TCPIP_MSG_INPKTinitializer for TCPIP_MSG_CALLBACKinitializer for TCPIP_MSG_CALLBACK_STATICsizeof(pbuf)initializer for memp_PBUF_POOLinitializer for memp_PBUFsizeof(sys_timeo)initializer for memp_SYS_TIMEOUTsizeof(tcpip_msg)initializer for memp_TCPIP_MSG_INPKTinitializer for memp_TCPIP_MSG_APIsizeof(netconn)initializer for memp_NETCONNinitializer for memp_NETBUFsizeof(pbuf_custom_ref)initializer for memp_FRAG_PBUFinitializer for memp_REASSDATAsizeof(tcp_seg)initializer for memp_TCP_SEGsizeof(tcp_pcb_listen)initializer for memp_TCP_PCB_LISTENsizeof(tcp_pcb)initializer for memp_TCP_PCBsizeof(udp_pcb)initializer for memp_UDP_PCBcall to do_memp_free_pool(const memp_desc *)...(memp *)...call to do_memp_malloc_poolcall to memp_init_poolinitializer for memp_poolscall to atoiinitializer for netifcall to lwip_itoacall to netif_issue_reportscall to etharp_cleanup_netifcall to netif_do_ip_addr_changedcall to netif_set_downcall to netif_set_defaultinitializer for old_nminitializer for old_gwcall to netif_do_set_ipaddrcall to netif_do_set_netmaskcall to netif_do_set_gwcall to tcp_netif_ip_addr_changedcall to udp_netif_ip_addr_changed(netif_status_callback_fn)...call to netif_set_addrcall to netif_addcall to ethernet_inputcall to ip4_inputcall to pbuf_memfindinitializer for max_cmp_startcall to pbuf_memcmpinitializer for plusinitializer for startcall to pbuf_get_atinitializer for bcall to pbuf_skipcall to pbuf_skip_constcall to pbuf_try_get_atinitializer for remaining_leninitializer for src_ptrcall to pbuf_takeinitializer for total_copy_leninitializer for copied_totalinitializer for outinitializer for offset_leftinitializer for leftinitializer for offset_toinitializer for offset_frominitializer for tail_gone(pbuf_custom *)...initializer for pcinitializer for free_leftinitializer for fcall to pbuf_header_implcall to pbuf_add_header_implcall to mem_triminitializer for offsetcall to pbuf_init_alloced_pbufcall to pbuf_alloc_referenceinitializer for payload_lencall to tcp_netif_ip_addr_changed_pcblist(tcp_pcb_listen *)...initializer for nextinitializer for iss(tcp_pcb **)...call to tcp_pcb_purge(tcp_seg *)...(tcp_state)...call to tcp_segs_freeinitializer for lpcbcall to tcp_alloccall to tcp_handle_closependcall to tcp_kill_timewaitcall to tcp_kill_statecall to tcp_kill_prio(tcpwnd_size_t)...call to tcp_close_shutdown_fincall to tcp_abandoncall to tcp_seg_freeinitializer for refused_flagsinitializer for refused_datacall to tcp_recv_nullcall to tcp_process_refused_datainitializer for backoff_cntinitializer for next_slotcall to tcp_zero_window_probecall to tcp_split_unsent_segcall to tcp_rexmit_rto_prepareinitializer for backoff_idxinitializer for calc_rtocall to tcp_rexmit_rto_commitcall to tcp_keepaliveinitializer for err_fncall to tcp_rst(const tcp_pcb *)...call to tcp_freeinitializer for local_ipcall to tcp_new_portcall to tcp_next_isscall to tcp_eff_send_mss_netifcall to tcp_enqueue_flagscall to tcp_timer_neededcall to tcp_update_rcv_ann_wnd(s32_t)...initializer for new_rcv_ann_wndinitializer for max_pcb_listcall to tcp_pcb_removeinitializer for send_rstinitializer for local_portcall to tcp_close_shutdowncall to tcp_send_fincall to tcp_trigger_input_pcb_closecall to tcp_listen_closedcall to tcp_free_listencall to tcp_remove_listenercall to tcp_fasttmrcall to tcp_slowtmrcall to randinitializer for tcp_pcb_listsinitializer for tcp_persist_backoffinitializer for tcp_backoffinitializer for tcp_portinitializer for tcp_state_strcall to tcp_get_next_optbyteinitializer for optinitializer for optidxinitializer for optsinitializer for found_dupackcall to tcp_rexmit_fastinitializer for num_segcall to tcp_free_acked_segmentscall to tcp_send_empty_ackinitializer for off32initializer for acceptablecall to tcp_parseoptcall to tcp_rexmit_rtocall to tcp_receivecall to tcp_rexmit(tcp_hdr *)...call to tcp_timewait_inputcall to tcp_listen_inputcall to tcp_processcall to tcp_input_delayed_closeinitializer for optlencall to tcp_output_alloc_headerinitializer for dcall to tcp_output_fill_optionscall to tcp_output_control_segmentinitializer for optflagsinitializer for num_sackscall to tcp_output_alloc_header_commoncall to tcp_routeinitializer for sacks_len(u32_t *)...call to tcp_output_segment_busy(const tcp_seg *)...call to tcp_output_segmentinitializer for cur_segcall to tcp_create_segmentinitializer for seginitializer for useginitializer for concat_pinitializer for last_unsentinitializer for prev_seginitializer for queueinitializer for oversizeinitializer for oversize_usedinitializer for extendlencall to tcp_write_checksinitializer for seglencall to tcp_pbuf_preallocinitializer for max_leninitializer for alloc(sys_timeo *)...call to sys_nowcall to sys_timeout_abscall to sys_timeout(const lwip_cyclic_timer *)...initializer for cycliccall to tcp_tmrinitializer for lwip_num_cyclic_timersinitializer for lwip_cyclic_timersinitializer for ICMP6_PP_FIELDinitializer for ICMP6_PP_HEADERinitializer for ICMP6_PP_OPTIONinitializer for ICMP6_TE_HLinitializer for ICMP6_TE_FRAGinitializer for ICMP6_DUR_NO_ROUTEinitializer for ICMP6_DUR_PROHIBITEDinitializer for ICMP6_DUR_SCOPEinitializer for ICMP6_DUR_ADDRESSinitializer for ICMP6_DUR_PORTinitializer for ICMP6_DUR_POLICYinitializer for ICMP6_DUR_REJECT_ROUTEinitializer for ICMP6_TYPE_DURinitializer for ICMP6_TYPE_PTBinitializer for ICMP6_TYPE_TEinitializer for ICMP6_TYPE_PPinitializer for ICMP6_TYPE_PE1initializer for ICMP6_TYPE_PE2initializer for ICMP6_TYPE_RSV_ERRinitializer for ICMP6_TYPE_EREQinitializer for ICMP6_TYPE_EREPinitializer for ICMP6_TYPE_MLQinitializer for ICMP6_TYPE_MLRinitializer for ICMP6_TYPE_MLDinitializer for ICMP6_TYPE_RSinitializer for ICMP6_TYPE_RAinitializer for ICMP6_TYPE_NSinitializer for ICMP6_TYPE_NAinitializer for ICMP6_TYPE_RDinitializer for ICMP6_TYPE_MRAinitializer for ICMP6_TYPE_MRSinitializer for ICMP6_TYPE_MRTinitializer for ICMP6_TYPE_PE3initializer for ICMP6_TYPE_PE4initializer for ICMP6_TYPE_RSV_INFcall to udp_newcall to udp_new_portcall to pbuf_chainsizeof(udp_hdr)(udp_hdr *)...call to udp_sendto_if_srccall to udp_sendto_ifinitializer for for_uscall to udp_input_local_matchinitializer for udp_portinitializer for ETHTYPE_IPinitializer for ETHTYPE_ARPinitializer for ETHTYPE_WOLinitializer for ETHTYPE_RARPinitializer for ETHTYPE_VLANinitializer for ETHTYPE_IPV6initializer for ETHTYPE_PPPOEDISCinitializer for ETHTYPE_PPPOEinitializer for ETHTYPE_JUMBOinitializer for ETHTYPE_PROFINETinitializer for ETHTYPE_ETHERCATinitializer for ETHTYPE_LLDPinitializer for ETHTYPE_SERCOSinitializer for ETHTYPE_MRPinitializer for ETHTYPE_PTPinitializer for ETHTYPE_QINQinitializer for ARP_REQUESTinitializer for ARP_REPLYinitializer for eth_type_be(eth_hdr *)...initializer for next_hdr_offsetcall to memcmpcall to etharp_inputinitializer for ethzeroinitializer for ethbroadcastcall to osMutexReleasecall to osMutexWait(sys_prot_t)...(os_pthread)...initializer for os_thread_defcall to osThreadCreatecall to osMutexDeleteinitializer for os_mutex_def_MUTEXcall to osMutexCreate(osSemaphoreId)...call to osSemaphoreDeletecall to osSemaphoreReleasecall to osKernelSysTickinitializer for starttimecall to osSemaphoreWaitinitializer for os_semaphore_def_SEMcall to osSemaphoreCreate(osMessageQId)...call to osMessageGetcall to osMessagePutcall to osMessageWaitingcall to osMessageDeleteinitializer for os_messageQ_def_QUEUEcall to osMessageCreateinitializer for os_mutex_def_lwip_sys_mutexcall to _kill(mode_t)...call to __io_getcharcall to __io_putchar(unsigned int *)...(caddr_t)...initializer for outbufferinitializer for outsizecall to jpeg_std_errorcall to jpeg_CreateCompresscall to jpeg_mem_destcall to jpeg_start_compresscall to jpeg_write_scanlinescall to jpeg_finish_compresscall to jpeg_destroy_compressinitializer for JPEG_ImgSize(pbuf **)...initializer for ppStartinitializer for ppEnd__builtin_offsetofcall to SCB_InvalidateDCache_by_Addrcall to memp_malloc_poolinitializer for MACConfinitializer for PHYLinkStateinitializer for linkchangedinitializer for speedinitializer for duplexcall to DP83848_GetLinkStatecall to HAL_ETH_Stop_ITcall to netif_set_link_downcall to HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *)...call to HAL_ETH_SetMACConfigcall to HAL_ETH_Start_ITcall to netif_set_upcall to netif_set_link_upcall to osDelaycall to HAL_ETH_WritePHYRegistercall to HAL_ETH_ReadPHYRegistercall to HAL_ETH_SetMDIOClockRangecall to HAL_ETH_GetDMAErrorinitializer for GPIO_InitStructureinitializer for custom_pbufcall to memp_free_poolcall to low_level_initcall to low_level_inputcall to HAL_ETH_ReadDatainitializer for errvalcall to HAL_ETH_Transmit_ITcall to HAL_ETH_ReleaseTxPacketinitializer for macaddress(ETH_TypeDef *)...(ETH_MediaInterfaceTypeDef)...call to HAL_ETH_Initsizeof(ETH_TxPacketConfigTypeDef)initializer for os_thread_def_EthIfcall to DP83848_RegisterBusIOcall to DP83848_Initinitializer for RX_ALLOC_OKinitializer for RX_ALLOC_ERRORinitializer for DP83848_IOCtxinitializer for TxPktSemaphoreinitializer for RxPktSemaphoreinitializer for memp_RX_POOLinitializer for RTP_STATE_IDLEinitializer for RTP_STATE_READYinitializer for RTP_STATE_STARTinitializer for RTP_STATE_SENDinitializer for RTP_STATE_ERRORinitializer for RTP_STATE_STOPPEDinitializer for RTP_STATE_UNKNOWNinitializer for CONNECT_OKinitializer for CONNECT_CLOSEDinitializer for CONNECT_ERRORinitializer for RTSP_STATE_IDLEinitializer for RTSP_STATE_CREATEinitializer for RTSP_STATE_STARTinitializer for RTSP_STATE_SETUPinitializer for RTSP_STATE_PLAYinitializer for RTSP_STATE_TEARDOWNinitializer for RTSP_STATE_INVALIDinitializer for RTSP_STATE_STOPPEDinitializer for RTSP_STATE_ERRORinitializer for RTSP_STATE_UNKNOWNinitializer for SESSION_ALIVEinitializer for SESSION_TEARDOWNcall to BSP_LED_On(Led_TypeDef)...call to SCB_EnableICachecall to SCB_EnableDCachecall to HAL_RCC_OscConfigcall to Error_Handlercall to HAL_PWREx_EnableOverDrivecall to HAL_RCC_ClockConfigcall to HAL_MPU_Disablecall to HAL_MPU_ConfigRegioncall to HAL_MPU_Enablecall to jpeg_encodecall to ethernet_link_status_updatedcall to netif_set_link_callbackinitializer for os_thread_def_EthLinkinitializer for lcd_statuscall to BSP_LCD_Initcall to BSP_LCD_LayerDefaultInitcall to BSP_LCD_Clearcall to BSP_LCD_SetBackColorcall to tcpip_init(tcpip_init_done_fn)...call to Netif_Configcall to RTSP_Initinitializer for os_semaphore_def_EncJpeg_SEMinitializer for os_semaphore_def_RTPSend_SEMinitializer for os_thread_def_img_Enccall to osThreadTerminatecall to MPU_Configcall to CPU_CACHE_Enablecall to HAL_Initcall to SystemClock_Configcall to BSP_LED_Initcall to LCD_Configinitializer for os_thread_def_Startcall to osKernelStartinitializer for Netif_LinkSemaphoreinitializer for res_statuscall to RTP_Close_Connectioncall to BSP_CAMERA_Stopcall to BSP_CAMERA_HwResetcall to lwip_closecall to lwip_shutdowncall to rtp_send_packetsinitializer for rtp_payload_size(rtp_hdr_t *)...sizeof(rtp_hdr_t)sizeof(sockaddr)(RTP_StatusTypeDef)...call to BSP_CAMERA_Initcall to lwip_socketcall to lwip_bindinitializer for os_thread_def_Sndcall to ipaddr_addrcall to BSP_CAMERA_ContinuousStartinitializer for jpegRTP_headercall to RTP_Stop(RTSP_SessionStatusTypeDef)...call to strstrcall to strcatcall to RTSP_SetSequencecall to RTSP_RequireHeadercall to RTSP_SessionCheckcall to RTP_Initcall to RTSP_TransportCheckcall to RTSP_ResponseURLcall to strncatinitializer for toddrlen(RTSP_StatusTypeDef)...initializer for previous_statecall to RTSP_GetStatecall to lwip_listencall to lwip_acceptcall to lwip_recvcall to RTSP_ResponseOptionscall to RTSP_ResponseDescribecall to RTSP_ResponseSetupcall to RTSP_ResponsePlaycall to RTSP_ResponseTeardowncall to RTSP_NotValidMethodcall to RTSP_Stopinitializer for rtsp_versioncall to CAMERA_IO_Initcall to CAMERA_IO_Writecall to CAMERA_IO_Readinitializer for r_gaininitializer for g_gaininitializer for b_gaincall to s5k5cag_ConvertValuecall to CAMERA_Delayinitializer for S5K5CAG_QQVGAinitializer for S5K5CAG_QVGAinitializer for S5K5CAG_VGAinitializer for S5K5CAG_480x272initializer for S5K5CAG_Commoninitializer for s5k5cag_drvcall to BSP_CAMERA_ErrorCallbackcall to BSP_CAMERA_FrameEventCallbackcall to BSP_CAMERA_VsyncEventCallbackcall to BSP_CAMERA_LineEventCallbackcall to HAL_DCMI_Stopcall to BSP_CAMERA_PwrDowncall to HAL_DCMI_Resumecall to HAL_DCMI_Suspendcall to HAL_DCMI_Start_DMAcall to GetSize(DCMI_TypeDef *)...call to HAL_DCMI_DeInitcall to BSP_CAMERA_MspDeInitcall to s5k5cag_ReadIDcall to BSP_CAMERA_MspInitcall to HAL_DCMI_Initinitializer for CameraRotationcall to HAL_TIM_IRQHandlercall to HAL_IncTickinitializer for uwAPB1Prescalerinitializer for uwPrescalerValuecall to HAL_RCC_GetClockConfigcall to HAL_TIM_Base_Initcall to HAL_TIM_Base_Start_ITcall to HAL_DCMI_IRQHandlercall to HAL_DMA_IRQHandlercall to HAL_ETH_IRQHandlercall to osSystickHandlerinitializer for APBPrescTableinitializer for AHBPrescTableinitializer for SystemCoreClock(ErrorStatus)...call to LCD_LOG_UpdateDisplayinitializer for cntinitializer for lengthcall to BSP_LCD_DisplayStringAtLineinitializer for cFontcall to BSP_LCD_ClearStringLinecall to LCD_LOG_DeInit#include <stdint.h>type mention..()(..)declaration of dp83848_Object_tdefinition of (unnamed class/struct/union)declaration of dp83848_IOCtx_tdeclaration of dp83848_GetTick_Funcdeclaration of dp83848_WriteReg_Funcdeclaration of dp83848_ReadReg_Funcdeclaration of dp83848_DeInit_Funcdeclaration of dp83848_Init_Funcdefinition of pDatadefinition of IOdefinition of Is_Initializeddefinition of DevAddrdefinition of GetTickdefinition of ReadRegdefinition of WriteRegdefinition of DeInitdefinition of Init#define DP83848_AUTONEGO_PAGE_RECEIVED_IT DP83848_INT_1#define DP83848_PARALLEL_DETECTION_FAULT_IT DP83848_INT_2#define DP83848_AUTONEGO_LP_ACK_IT DP83848_INT_3#define DP83848_LINK_DOWN_IT DP83848_INT_4#define DP83848_REMOTE_FAULT_IT DP83848_INT_5#define DP83848_AUTONEGO_COMPLETE_IT DP83848_INT_6#define DP83848_ENERGYON_IT DP83848_INT_7#define DP83848_WOL_IT DP83848_INT_8#define DP83848_STATUS_AUTONEGO_NOTDONE ((int32_t) 6)#define DP83848_STATUS_10MBITS_HALFDUPLEX ((int32_t) 5)#define DP83848_STATUS_10MBITS_FULLDUPLEX ((int32_t) 4)#define DP83848_STATUS_100MBITS_HALFDUPLEX ((int32_t) 3)#define DP83848_STATUS_100MBITS_FULLDUPLEX ((int32_t) 2)#define DP83848_STATUS_LINK_DOWN ((int32_t) 1)#define DP83848_STATUS_OK ((int32_t) 0)#define DP83848_STATUS_ERROR ((int32_t)-1)#define DP83848_STATUS_RESET_TIMEOUT ((int32_t)-2)#define DP83848_STATUS_ADDRESS_ERROR ((int32_t)-3)#define DP83848_STATUS_WRITE_ERROR ((int32_t)-4)#define DP83848_STATUS_READ_ERROR ((int32_t)-5)#define DP83848_PHYSCSR_100BTX_FD ((uint16_t)0x004U)#define DP83848_PHYSCSR_100BTX_HD ((uint16_t)0x000U)#define DP83848_PHYSCSR_10BT_FD ((uint16_t)0x006U)#define DP83848_PHYSCSR_10BT_HD ((uint16_t)0x002U)#define DP83848_PHYSCSR_HCDSPEEDMASK ((uint16_t)0x006U)#define DP83848_PHYSCSR_AUTONEGO_DONE ((uint16_t)0x010U)#define DP83848_INT_1 ((uint16_t)0x0002U)#define DP83848_INT_2 ((uint16_t)0x0004U)#define DP83848_INT_3 ((uint16_t)0x0008U)#define DP83848_INT_4 ((uint16_t)0x0010U)#define DP83848_INT_5 ((uint16_t)0x0020U)#define DP83848_INT_6 ((uint16_t)0x0040U)#define DP83848_INT_7 ((uint16_t)0x0080U)#define DP83848_INT_8 ((uint16_t)0x0100U)#define DP83848_CLR_CABLE_LENGTH ((uint16_t)0xF000U)#define DP83848_SCSIR_XPOLALITY ((uint16_t)0x0010U)#define DP83848_SCSIR_SQE_DISABLE ((uint16_t)0x0800U)#define DP83848_SCSIR_CHANNEL_SELECT ((uint16_t)0x2000U)#define DP83848_SCSIR_AUTO_MDIX_ENABLE ((uint16_t)0x8000U)#define DP83848_TCSR_TDR_CH_LENGTH ((uint16_t)0x00FFU)#define DP83848_TCSR_TDR_CH_STATUS ((uint16_t)0x0100U)#define DP83848_TCSR_TDR_CH_CABLE_MATCH ((uint16_t)0x0600U)#define DP83848_TCSR_TDR_CH_CABLE_OPEN ((uint16_t)0x0400U)#define DP83848_TCSR_TDR_CH_CABLE_SHORTED ((uint16_t)0x0200U)#define DP83848_TCSR_TDR_CH_CABLE_DEFAULT ((uint16_t)0x0000U)#define DP83848_TCSR_TDR_CH_CABLE_TYPE ((uint16_t)0x0600U)#define DP83848_TCSR_TDR_AD_FILTER_ENABLE ((uint16_t)0x4000U)#define DP83848_TCSR_TDR_ENABLE ((uint16_t)0x8000U)#define DP83848_TPDCR_PATTERN_LOW ((uint16_t)0x003FU)#define DP83848_TPDCR_PATTERN_HIGH ((uint16_t)0x0FC0U)#define DP83848_TPDCR_LINE_BREAK_COUNTER ((uint16_t)0x7000U)#define DP83848_TPDCR_DELAY_IN ((uint16_t)0x8000U)#define DP83848_SMR_PHY_ADDR ((uint16_t)0x001FU)#define DP83848_SMR_MODE ((uint16_t)0x00E0U)#define DP83848_MCSR_ENERGYON ((uint16_t)0x0002U)#define DP83848_MCSR_ALTINT ((uint16_t)0x0040U)#define DP83848_MCSR_FARLOOPBACK ((uint16_t)0x0200U)#define DP83848_MCSR_EDPWRDOWN ((uint16_t)0x2000U)#define DP83848_ENCTR_EX_MANUAL_CROSS_OVER ((uint16_t)0x0001U)#define DP83848_ENCTR_EX_CROSS_OVER ((uint16_t)0x0002U)#define DP83848_ENCTR_RX_MAX_INTERVAL_1S ((uint16_t)0x0C00U)#define DP83848_ENCTR_RX_MAX_INTERVAL_512MS ((uint16_t)0x0800U)#define DP83848_ENCTR_RX_MAX_INTERVAL_256MS ((uint16_t)0x0400U)#define DP83848_ENCTR_RX_MAX_INTERVAL_64MS ((uint16_t)0x0000U)#define DP83848_ENCTR_RX_MAX_INTERVAL ((uint16_t)0x0C00U)#define DP83848_ENCTR_RX_ENABLE ((uint16_t)0x1000U)#define DP83848_ENCTR_TX_TIMER_265MS ((uint16_t)0x6000U)#define DP83848_ENCTR_TX_TIMER_512MS ((uint16_t)0x4000U)#define DP83848_ENCTR_TX_TIMER_768MS ((uint16_t)0x2000U)#define DP83848_ENCTR_TX_TIMER_1S ((uint16_t)0x0000U)#define DP83848_ENCTR_TX_TIMER ((uint16_t)0x6000U)#define DP83848_ENCTR_TX_ENABLE ((uint16_t)0x8000U)#define DP83848_MMDACR_MMD_DEV_ADDR ((uint16_t)0x001FU)#define DP83848_MMDACR_MMD_FUNCTION_DATA ((uint16_t)0x4000U)#define DP83848_MMDACR_MMD_FUNCTION_ADDR ((uint16_t)0x0000U)#define DP83848_MMDACR_MMD_FUNCTION ((uint16_t)0xC000U)#define DP83848_ANNPRR_MESSAGE_CODE ((uint16_t)0x07FFU)#define DP83848_ANNPRR_TOGGLE ((uint16_t)0x0800U)#define DP83848_ANNPRR_ACK2 ((uint16_t)0x1000U)#define DP83848_ANNPRR_MESSAGE_PAGE ((uint16_t)0x2000U)#define DP83848_ANNPRR_ACK ((uint16_t)0x4000U)#define DP83848_ANNPRR_NEXT_PAGE ((uint16_t)0x8000U)#define DP83848_ANNPTR_MESSAGE_CODE ((uint16_t)0x07FFU)#define DP83848_ANNPTR_TOGGLE ((uint16_t)0x0800U)#define DP83848_ANNPTR_ACK2 ((uint16_t)0x1000U)#define DP83848_ANNPTR_MESSAGE_PAGE ((uint16_t)0x2000U)#define DP83848_ANNPTR_NEXT_PAGE ((uint16_t)0x8000U)#define DP83848_ANER_LP_AUTONEG_ABLE ((uint16_t)0x0001U)#define DP83848_ANER_PAGE_RECEIVED ((uint16_t)0x0002U)#define DP83848_ANER_NP_ABLE ((uint16_t)0x0004U)#define DP83848_ANER_LP_NP_ABLE ((uint16_t)0x0008U)#define DP83848_ANER_PARALLEL_DETECT_FAULT ((uint16_t)0x0010U)#define DP83848_ANER_RX_NP_STORAGE_LOCATION ((uint16_t)0x0020U)#define DP83848_ANER_RX_NP_LOCATION_ABLE ((uint16_t)0x0040U)#define DP83848_ANLPAR_SELECTOR_FIELD ((uint16_t)0x000FU)#define DP83848_ANLPAR_10BASE_T ((uint16_t)0x0020U)#define DP83848_ANLPAR_10BASE_T_FD ((uint16_t)0x0040U)#define DP83848_ANLPAR_100BASE_TX ((uint16_t)0x0080U)#define DP83848_ANLPAR_100BASE_TX_FD ((uint16_t)0x0100U)#define DP83848_ANLPAR_PO_ADVERTISE_SUPPORT ((uint16_t)0x0C00U)#define DP83848_ANLPAR_PO_ASYMMETRIC_PAUSE ((uint16_t)0x0800U)#define DP83848_ANLPAR_PO_SYMMETRIC_PAUSE ((uint16_t)0x0400U)#define DP83848_ANLPAR_PO_NOPAUSE ((uint16_t)0x0000U)#define DP83848_ANLPAR_PAUSE_OPERATION ((uint16_t)0x0C00U)#define DP83848_ANLPAR_REMOTE_FAULT ((uint16_t)0x2000U)#define DP83848_ANLPAR_NEXT_PAGE ((uint16_t)0x8000U)#define DP83848_ANAR_SELECTOR_FIELD ((uint16_t)0x000FU)#define DP83848_ANAR_10BASE_T ((uint16_t)0x0020U)#define DP83848_ANAR_10BASE_T_FD ((uint16_t)0x0040U)#define DP83848_ANAR_100BASE_TX ((uint16_t)0x0080U)#define DP83848_ANAR_100BASE_TX_FD ((uint16_t)0x0100U)#define DP83848_ANAR_PO_ADVERTISE_SUPPORT ((uint16_t)0x0C00U)#define DP83848_ANAR_PO_ASYMMETRIC_PAUSE ((uint16_t)0x0800U)#define DP83848_ANAR_PO_SYMMETRIC_PAUSE ((uint16_t)0x0400U)#define DP83848_ANAR_PO_NOPAUSE ((uint16_t)0x0000U)#define DP83848_ANAR_PAUSE_OPERATION ((uint16_t)0x0C00U)#define DP83848_ANAR_REMOTE_FAULT ((uint16_t)0x2000U)#define DP83848_ANAR_NEXT_PAGE ((uint16_t)0x8000U)#define DP83848_PHYI2R_REVISION_NBR ((uint16_t)0x000FU)#define DP83848_PHYI2R_MODEL_NBR ((uint16_t)0x03F0U)#define DP83848_PHYI2R_OUI_19_24 ((uint16_t)0xFC00U)#define DP83848_PHYI1R_OUI_3_18 ((uint16_t)0xFFFFU)#define DP83848_BSR_EXTENDED_CAP ((uint16_t)0x0001U)#define DP83848_BSR_JABBER_DETECT ((uint16_t)0x0002U)#define DP83848_BSR_LINK_STATUS ((uint16_t)0x0004U)#define DP83848_BSR_AUTONEGO_ABILITY ((uint16_t)0x0008U)#define DP83848_BSR_REMOTE_FAULT ((uint16_t)0x0010U)#define DP83848_BSR_AUTONEGO_CPLT ((uint16_t)0x0020U)#define DP83848_BSR_MF_PREAMBLE ((uint16_t)0x0040U)#define DP83848_BSR_10BASE_T_HD ((uint16_t)0x0800U)#define DP83848_BSR_10BASE_T_FD ((uint16_t)0x1000U)#define DP83848_BSR_100BASE_TX_HD ((uint16_t)0x2000U)#define DP83848_BSR_100BASE_TX_FD ((uint16_t)0x4000U)#define DP83848_BSR_100BASE_T4 ((uint16_t)0x8000U)#define DP83848_BCR_DUPLEX_MODE ((uint16_t)0x0100U)#define DP83848_BCR_RESTART_AUTONEGO ((uint16_t)0x0200U)#define DP83848_BCR_ISOLATE ((uint16_t)0x0400U)#define DP83848_BCR_POWER_DOWN ((uint16_t)0x0800U)#define DP83848_BCR_AUTONEGO_EN ((uint16_t)0x1000U)#define DP83848_BCR_SPEED_SELECT ((uint16_t)0x2000U)#define DP83848_BCR_LOOPBACK ((uint16_t)0x4000U)#define DP83848_BCR_SOFT_RESET ((uint16_t)0x8000U)#define DP83848_PHYSCSR ((uint16_t)0x0010U)#define DP83848_IMR ((uint16_t)0x0011U)#define DP83848_ISFR ((uint16_t)0x0012U)#define DP83848_SMR ((uint16_t)0x0019U)#define DP83848_ANNPTR ((uint16_t)0x0007U)#define DP83848_ANER ((uint16_t)0x0006U)#define DP83848_ANLPAR ((uint16_t)0x0005U)#define DP83848_ANAR ((uint16_t)0x0004U)#define DP83848_PHYI2R ((uint16_t)0x0003U)#define DP83848_PHYI1R ((uint16_t)0x0002U)#define DP83848_BSR ((uint16_t)0x0001U)#define DP83848_BCR ((uint16_t)0x0000U)#define DP83848_H#ifndef DP83848_H#ifdef __cplusplus#endifdeclaration of DP83848_GetITStatusdeclaration of pObjdeclaration of Interruptdeclaration of DP83848_ClearITdeclaration of DP83848_DisableITdeclaration of DP83848_EnableITdeclaration of DP83848_DisableLoopbackModedeclaration of DP83848_EnableLoopbackModedeclaration of DP83848_SetLinkStatedeclaration of LinkStatedeclaration of DP83848_GetLinkStatedeclaration of DP83848_StartAutoNegodeclaration of DP83848_EnablePowerDownModedeclaration of DP83848_DisablePowerDownModedeclaration of DP83848_DeInitdeclaration of DP83848_Initdeclaration of DP83848_RegisterBusIOdeclaration of ioctx#include "dp83848.h"definition of DP83848_GetITStatusdefinition of pObjdefinition of Interruptdefinition of readvaldefinition of statusdefinition of DP83848_ClearITdefinition of DP83848_DisableITdefinition of DP83848_EnableITdefinition of DP83848_DisableLoopbackModedefinition of DP83848_EnableLoopbackModedefinition of DP83848_SetLinkStatedefinition of LinkStatedefinition of bcrvaluedefinition of DP83848_GetLinkStatedefinition of DP83848_StartAutoNegodefinition of DP83848_EnablePowerDownModedefinition of DP83848_DisablePowerDownModedefinition of DP83848_DeInitdefinition of DP83848_Initdefinition of regvaluedefinition of addr#define DP83848_MAX_DEV_ADDR ((uint32_t)31U)definition of DP83848_RegisterBusIOdefinition of ioctx#include "../Common/idd.h"#include "../Common/io.h"#include "../Common/ts.h"declaration of IDD_dbgTypeDefdefinition of IDD_SHUNT_USEDdefinition of IDD_CAL_OFFSET_LSBdefinition of IDD_CAL_OFFSET_MSBdefinition of IDD_VALUE_LSBdefinition of IDD_VALUE_MIDdefinition of IDD_VALUE_MSBdefinition of IDD_VDD_MIN_LSBdefinition of IDD_VDD_MIN_MSBdefinition of IDD_GAIN_LSBdefinition of IDD_GAIN_MSBdefinition of IDD_SHUNT4_LSBdefinition of IDD_SHUNT4_MSBdefinition of IDD_SHUNT3_LSBdefinition of IDD_SHUNT3_MSBdefinition of IDD_SHUNT2_LSBdefinition of IDD_SHUNT2_MSBdefinition of IDD_SHUNT1_LSBdefinition of IDD_SHUNT1_MSBdefinition of IDD_SHUNT0_LSBdefinition of IDD_SHUNT0_MSBdefinition of IDD_PRE_DELAYdefinition of IDD_CTRLdefinition of IRQ_PENDINGdefinition of IRQ_SRC_ENdefinition of IRQ_OUTdefinition of ERROR_MSGdefinition of ERROR_SRCdefinition of SYS_CTRL#define MFXSTM32L152_IDD_DELTADELAY_20_MS ((uint8_t) 0x80)#define MFXSTM32L152_IDD_DELTADELAY_0_5_MS ((uint8_t) 0x00)#define MFXSTM32L152_IDD_DELTADELAY_VALUE ((uint8_t) 0x7F)#define MFXSTM32L152_IDD_DELTADELAY_UNIT ((uint8_t) 0x80)#define MFXSTM32L152_IDD_PREDELAY_20_MS ((uint8_t) 0x80)#define MFXSTM32L152_IDD_PREDELAY_0_5_MS ((uint8_t) 0x00)#define MFXSTM32L152_IDD_PREDELAY_VALUE ((uint8_t) 0x7F)#define MFXSTM32L152_IDD_PREDELAY_UNIT ((uint8_t) 0x80)#define MFXSTM32L152_IDD_AUTO_CALIBRATION_DISABLE ((uint8_t) 0x80)#define MFXSTM32L152_IDD_AUTO_CALIBRATION_ENABLE ((uint8_t) 0x00)#define MFXSTM32L152_IDD_VREF_AUTO_MEASUREMENT_DISABLE ((uint8_t) 0x70)#define MFXSTM32L152_IDD_VREF_AUTO_MEASUREMENT_ENABLE ((uint8_t) 0x00)#define MFXSTM32L152_IDD_SHUNT_NB_5 ((uint8_t) 0x05)#define MFXSTM32L152_IDD_SHUNT_NB_4 ((uint8_t) 0x04)#define MFXSTM32L152_IDD_SHUNT_NB_3 ((uint8_t) 0x03)#define MFXSTM32L152_IDD_SHUNT_NB_2 ((uint8_t) 0x02)#define MFXSTM32L152_IDD_SHUNT_NB_1 ((uint8_t) 0x01)#define MFXSTM32L152_IDD_CTRL_CAL_DIS ((uint8_t)0x80)#define MFXSTM32L152_IDD_CTRL_VREF_DIS ((uint8_t)0x40)#define MFXSTM32L152_IDD_CTRL_SHUNT_NB ((uint8_t)0x0E)#define MFXSTM32L152_IDD_CTRL_REQ ((uint8_t)0x01)#define MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARD ((uint8_t)0x98)#define MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY ((uint8_t)0x97)#define MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS ((uint8_t)0x96)#define MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATION ((uint8_t)0x94)#define MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATION ((uint8_t)0x93)#define MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATION ((uint8_t)0x92)#define MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATION ((uint8_t)0x91)#define MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION ((uint8_t)0x90)#define MFXSTM32L152_REG_ADR_IDD_SHUNT_USED ((uint8_t)0x1A)#define MFXSTM32L152_REG_ADR_IDD_CAL_OFFSET_LSB ((uint8_t)0x19)#define MFXSTM32L152_REG_ADR_IDD_CAL_OFFSET_MSB ((uint8_t)0x18)#define MFXSTM32L152_REG_ADR_IDD_VALUE_LSB ((uint8_t)0x16)#define MFXSTM32L152_REG_ADR_IDD_VALUE_MID ((uint8_t)0x15)#define MFXSTM32L152_REG_ADR_IDD_VALUE_MSB ((uint8_t)0x14)#define MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSB ((uint8_t)0x8F)#define MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB ((uint8_t)0x8E)#define MFXSTM32L152_REG_ADR_IDD_GAIN_LSB ((uint8_t)0x8D)#define MFXSTM32L152_REG_ADR_IDD_GAIN_MSB ((uint8_t)0x8C)#define MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSB ((uint8_t)0x8B)#define MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB ((uint8_t)0x8A)#define MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSB ((uint8_t)0x89)#define MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB ((uint8_t)0x88)#define MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSB ((uint8_t)0x87)#define MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB ((uint8_t)0x86)#define MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSB ((uint8_t)0x85)#define MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB ((uint8_t)0x84)#define MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSB ((uint8_t)0x83)#define MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB ((uint8_t)0x82)#define MFXSTM32L152_REG_ADR_IDD_PRE_DELAY ((uint8_t)0x81)#define MFXSTM32L152_REG_ADR_IDD_CTRL ((uint8_t)0x80)#define MFXSTM32L152_TS_CLEAR_FIFO ((uint8_t)0x80)#define MFXSTM32L152_TS_CTRL_STATUS ((uint8_t)0x08)#define MFXSTM32L152_TS_XY_DATA ((uint8_t)0x24)#define MFXSTM32L152_TS_FIFO_LEVEL ((uint8_t)0x21)#define MFXSTM32L152_TS_FIFO_STA ((uint8_t)0x20)#define MFXSTM32L152_TS_FIFO_TH ((uint8_t)0xA4)#define MFXSTM32L152_TS_TRACK ((uint8_t)0xA3)#define MFXSTM32L152_TS_AVE ((uint8_t)0xA2)#define MFXSTM32L152_TS_TOUCH_DET_DELAY ((uint8_t)0xA1)#define MFXSTM32L152_TS_SETTLING ((uint8_t)0xA0)#define MFXSTM32L152_GPIO_PULL_UP ((uint8_t)0x1)#define MFXSTM32L152_GPIO_PULL_DOWN ((uint8_t)0x0)#define MFXSTM32L152_GPO_OPEN_DRAIN ((uint8_t)0x1)#define MFXSTM32L152_GPO_PUSH_PULL ((uint8_t)0x0)#define MFXSTM32L152_GPI_WITH_PULL_RESISTOR ((uint8_t)0x1)#define MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR ((uint8_t)0x0)#define MFXSTM32L152_IRQ_GPI_TYPE_HLRE ((uint8_t)0x1)#define MFXSTM32L152_IRQ_GPI_TYPE_LLFE ((uint8_t)0x0)#define MFXSTM32L152_IRQ_GPI_EVT_EDGE ((uint8_t)0x1)#define MFXSTM32L152_IRQ_GPI_EVT_LEVEL ((uint8_t)0x0)#define MFXSTM32L152_GPIO_DIR_OUT ((uint8_t)0x1)#define MFXSTM32L152_GPIO_DIR_IN ((uint8_t)0x0)#define MFXSTM32L152_GPIO_PINS_ALL ((uint32_t)0xFFFFFF)#define MFXSTM32L152_AGPIO_PIN_7 MFXSTM32L152_GPIO_PIN_23#define MFXSTM32L152_AGPIO_PIN_6 MFXSTM32L152_GPIO_PIN_22#define MFXSTM32L152_AGPIO_PIN_5 MFXSTM32L152_GPIO_PIN_21#define MFXSTM32L152_AGPIO_PIN_4 MFXSTM32L152_GPIO_PIN_20#define MFXSTM32L152_AGPIO_PIN_3 MFXSTM32L152_GPIO_PIN_19#define MFXSTM32L152_AGPIO_PIN_2 MFXSTM32L152_GPIO_PIN_18#define MFXSTM32L152_AGPIO_PIN_1 MFXSTM32L152_GPIO_PIN_17#define MFXSTM32L152_AGPIO_PIN_0 MFXSTM32L152_GPIO_PIN_16#define MFXSTM32L152_GPIO_PIN_23 ((uint32_t)0x800000)#define MFXSTM32L152_GPIO_PIN_22 ((uint32_t)0x400000)#define MFXSTM32L152_GPIO_PIN_21 ((uint32_t)0x200000)#define MFXSTM32L152_GPIO_PIN_20 ((uint32_t)0x100000)#define MFXSTM32L152_GPIO_PIN_19 ((uint32_t)0x080000)#define MFXSTM32L152_GPIO_PIN_18 ((uint32_t)0x040000)#define MFXSTM32L152_GPIO_PIN_17 ((uint32_t)0x020000)#define MFXSTM32L152_GPIO_PIN_16 ((uint32_t)0x010000)#define MFXSTM32L152_GPIO_PIN_15 ((uint32_t)0x8000)#define MFXSTM32L152_GPIO_PIN_14 ((uint32_t)0x4000)#define MFXSTM32L152_GPIO_PIN_13 ((uint32_t)0x2000)#define MFXSTM32L152_GPIO_PIN_12 ((uint32_t)0x1000)#define MFXSTM32L152_GPIO_PIN_11 ((uint32_t)0x0800)#define MFXSTM32L152_GPIO_PIN_10 ((uint32_t)0x0400)#define MFXSTM32L152_GPIO_PIN_9 ((uint32_t)0x0200)#define MFXSTM32L152_GPIO_PIN_8 ((uint32_t)0x0100)#define MFXSTM32L152_GPIO_PIN_7 ((uint32_t)0x0080)#define MFXSTM32L152_GPIO_PIN_6 ((uint32_t)0x0040)#define MFXSTM32L152_GPIO_PIN_5 ((uint32_t)0x0020)#define MFXSTM32L152_GPIO_PIN_4 ((uint32_t)0x0010)#define MFXSTM32L152_GPIO_PIN_3 ((uint32_t)0x0008)#define MFXSTM32L152_GPIO_PIN_2 ((uint32_t)0x0004)#define MFXSTM32L152_GPIO_PIN_1 ((uint32_t)0x0002)#define MFXSTM32L152_GPIO_PIN_0 ((uint32_t)0x0001)#define MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3 ((uint8_t)0x56)#define MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2 ((uint8_t)0x55)#define MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1 ((uint8_t)0x54)#define MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3 ((uint8_t)0x0E)#define MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2 ((uint8_t)0x0D)#define MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1 ((uint8_t)0x0C)#define MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE3 ((uint8_t)0x52)#define MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE2 ((uint8_t)0x51)#define MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1 ((uint8_t)0x50)#define MFXSTM32L152_REG_ADR_IRQ_GPI_EVT3 ((uint8_t)0x4E)#define MFXSTM32L152_REG_ADR_IRQ_GPI_EVT2 ((uint8_t)0x4D)#define MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1 ((uint8_t)0x4C)#define MFXSTM32L152_REG_ADR_IRQ_GPI_SRC3 ((uint8_t)0x4A)#define MFXSTM32L152_REG_ADR_IRQ_GPI_SRC2 ((uint8_t)0x49)#define MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1 ((uint8_t)0x48)#define MFXSTM32L152_REG_ADR_GPIO_STATE3 ((uint8_t)0x12)#define MFXSTM32L152_REG_ADR_GPIO_STATE2 ((uint8_t)0x11)#define MFXSTM32L152_REG_ADR_GPIO_STATE1 ((uint8_t)0x10)#define MFXSTM32L152_REG_ADR_GPO_CLR3 ((uint8_t)0x72)#define MFXSTM32L152_REG_ADR_GPO_CLR2 ((uint8_t)0x71)#define MFXSTM32L152_REG_ADR_GPO_CLR1 ((uint8_t)0x70)#define MFXSTM32L152_REG_ADR_GPO_SET3 ((uint8_t)0x6E)#define MFXSTM32L152_REG_ADR_GPO_SET2 ((uint8_t)0x6D)#define MFXSTM32L152_REG_ADR_GPO_SET1 ((uint8_t)0x6C)#define MFXSTM32L152_REG_ADR_GPIO_PUPD3 ((uint8_t)0x6A)#define MFXSTM32L152_REG_ADR_GPIO_PUPD2 ((uint8_t)0x69)#define MFXSTM32L152_REG_ADR_GPIO_PUPD1 ((uint8_t)0x68)#define MFXSTM32L152_REG_ADR_GPIO_TYPE3 ((uint8_t)0x66)#define MFXSTM32L152_REG_ADR_GPIO_TYPE2 ((uint8_t)0x65)#define MFXSTM32L152_REG_ADR_GPIO_TYPE1 ((uint8_t)0x64)#define MFXSTM32L152_REG_ADR_GPIO_DIR3 ((uint8_t)0x62)#define MFXSTM32L152_REG_ADR_GPIO_DIR2 ((uint8_t)0x61)#define MFXSTM32L152_REG_ADR_GPIO_DIR1 ((uint8_t)0x60)#define MFXSTM32L152_IRQ_TS (MFXSTM32L152_IRQ_TS_DET | MFXSTM32L152_IRQ_TS_NE | MFXSTM32L152_IRQ_TS_TH | MFXSTM32L152_IRQ_TS_FULL | MFXSTM32L152_IRQ_TS_OVF )#define MFXSTM32L152_IRQ_ALL ((uint8_t)0xFF)#define MFXSTM32L152_IRQ_GPIO ((uint8_t)0x01)#define MFXSTM32L152_IRQ_IDD ((uint8_t)0x02)#define MFXSTM32L152_IRQ_ERROR ((uint8_t)0x04)#define MFXSTM32L152_IRQ_TS_DET ((uint8_t)0x08)#define MFXSTM32L152_IRQ_TS_NE ((uint8_t)0x10)#define MFXSTM32L152_IRQ_TS_TH ((uint8_t)0x20)#define MFXSTM32L152_IRQ_TS_FULL ((uint8_t)0x40)#define MFXSTM32L152_IRQ_TS_OVF ((uint8_t)0x80)#define MFXSTM32L152_OUT_PIN_POLARITY_HIGH ((uint8_t)0x02)#define MFXSTM32L152_OUT_PIN_POLARITY_LOW ((uint8_t)0x00)#define MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL ((uint8_t)0x01)#define MFXSTM32L152_OUT_PIN_TYPE_OPENDRAIN ((uint8_t)0x00)#define MFXSTM32L152_GPIO_ERROR_SRC ((uint8_t)0x01)#define MFXSTM32L152_TS_ERROR_SRC ((uint8_t)0x02)#define MFXSTM32L152_IDD_ERROR_SRC ((uint8_t)0x04)#define MFXSTM32L152_GPIO_EN ((uint8_t)0x01)#define MFXSTM32L152_TS_EN ((uint8_t)0x02)#define MFXSTM32L152_IDD_EN ((uint8_t)0x04)#define MFXSTM32L152_ALTERNATE_GPIO_EN ((uint8_t)0x08)#define MFXSTM32L152_STANDBY ((uint8_t)0x40)#define MFXSTM32L152_SWRST ((uint8_t)0x80)#define MFXSTM32L152_ID_2 ((uint8_t)0x79)#define MFXSTM32L152_ID_1 ((uint8_t)0x7B)#define MFXSTM32L152_REG_ADR_IRQ_ACK ((uint8_t)0x44)#define MFXSTM32L152_REG_ADR_IRQ_PENDING ((uint8_t)0x08)#define MFXSTM32L152_REG_ADR_IRQ_SRC_EN ((uint8_t)0x42)#define MFXSTM32L152_REG_ADR_MFX_IRQ_OUT ((uint8_t)0x41)#define MFXSTM32L152_REG_ADR_ERROR_MSG ((uint8_t)0x04)#define MFXSTM32L152_REG_ADR_ERROR_SRC ((uint8_t)0x03)#define MFXSTM32L152_REG_ADR_VDD_REF_LSB ((uint8_t)0x07)#define MFXSTM32L152_REG_ADR_VDD_REF_MSB ((uint8_t)0x06)#define MFXSTM32L152_REG_ADR_SYS_CTRL ((uint8_t)0x40)#define MFXSTM32L152_REG_ADR_FW_VERSION_LSB ((uint8_t)0x00)#define MFXSTM32L152_REG_ADR_FW_VERSION_MSB ((uint8_t)0x01)#define MFXSTM32L152_REG_ADR_ID ((uint8_t)0x00)#define __MFXSTM32L152_H#ifndef __MFXSTM32L152_Hdeclaration of mfxstm32l152_idd_drvdeclaration of mfxstm32l152_io_drvdeclaration of mfxstm32l152_ts_drvdeclaration of MFX_IO_ReadMultipledeclaration of Addr as addrdeclaration of Reg as regdeclaration of Buffer as bufferdeclaration of Length as lengthdeclaration of MFX_IO_Readdeclaration of MFX_IO_Writedeclaration of Value as valuedeclaration of MFX_IO_Delaydeclaration of Delay as delaydeclaration of MFX_IO_Wakeupdeclaration of MFX_IO_EnableWakeupPindeclaration of MFX_IO_ITConfigdeclaration of MFX_IO_DeInitdeclaration of MFX_IO_Initdeclaration of mfxstm32l152_WriteRegdeclaration of DeviceAddrdeclaration of RegAddrdeclaration of Valuedeclaration of mfxstm32l152_ReadRegdeclaration of mfxstm32l152_Error_DisableITdeclaration of mfxstm32l152_Error_GetITStatusdeclaration of mfxstm32l152_Error_ClearITdeclaration of mfxstm32l152_Error_EnableITdeclaration of mfxstm32l152_Error_ReadMsgdeclaration of mfxstm32l152_Error_ReadSrcdeclaration of mfxstm32l152_IDD_DisableITdeclaration of mfxstm32l152_IDD_GetITStatusdeclaration of mfxstm32l152_IDD_ClearITdeclaration of mfxstm32l152_IDD_EnableITdeclaration of mfxstm32l152_IDD_GetShuntUseddeclaration of mfxstm32l152_IDD_GetValuedeclaration of ReadValuedeclaration of mfxstm32l152_IDD_ConfigShuntNbLimitdeclaration of ShuntNbLimitdeclaration of mfxstm32l152_IDD_Configdeclaration of MfxIddConfigdeclaration of mfxstm32l152_IDD_Startdeclaration of mfxstm32l152_TS_ClearITdeclaration of mfxstm32l152_TS_ITStatusdeclaration of mfxstm32l152_TS_DisableITdeclaration of mfxstm32l152_TS_EnableITdeclaration of mfxstm32l152_TS_GetXYdeclaration of Xdeclaration of Ydeclaration of mfxstm32l152_TS_DetectTouchdeclaration of mfxstm32l152_TS_Startdeclaration of mfxstm32l152_IO_DisablePinITdeclaration of IO_Pindeclaration of mfxstm32l152_IO_EnablePinITdeclaration of mfxstm32l152_IO_SetIrqEvtModedeclaration of Evtdeclaration of mfxstm32l152_IO_SetIrqTypeModedeclaration of Typedeclaration of mfxstm32l152_IO_DisableAFdeclaration of mfxstm32l152_IO_EnableAFdeclaration of mfxstm32l152_IO_InitPindeclaration of Directiondeclaration of mfxstm32l152_IO_ClearITdeclaration of mfxstm32l152_IO_ITStatusdeclaration of mfxstm32l152_IO_DisableITdeclaration of mfxstm32l152_IO_EnableITdeclaration of mfxstm32l152_IO_ReadPindeclaration of mfxstm32l152_IO_WritePindeclaration of PinStatedeclaration of mfxstm32l152_IO_Configdeclaration of IO_Modedeclaration of mfxstm32l152_IO_Startdeclaration of mfxstm32l152_SetIrqOutPinTypedeclaration of mfxstm32l152_SetIrqOutPinPolaritydeclaration of Polaritydeclaration of mfxstm32l152_ClearGlobalITdeclaration of Sourcedeclaration of mfxstm32l152_GlobalITStatusdeclaration of mfxstm32l152_DisableITSourcedeclaration of mfxstm32l152_EnableITSourcedeclaration of mfxstm32l152_WakeUpdeclaration of mfxstm32l152_LowPowerdeclaration of mfxstm32l152_ReadFwVersiondeclaration of mfxstm32l152_ReadIDdeclaration of mfxstm32l152_Resetdeclaration of mfxstm32l152_DeInitdeclaration of mfxstm32l152_Init#include "mfxstm32l152.h"definition of mfxstm32l152_reg24_setPinValuedefinition of DeviceAddrdefinition of RegisterAddrdefinition of PinPositiondefinition of PinValuedefinition of tmpdefinition of pin_0_7definition of pin_8_15definition of pin_16_23definition of mfxstm32l152_ReleaseInstancedefinition of idx#define MFXSTM32L152_MAX_INSTANCE 3definition of mfxstm32l152_GetInstancedefinition of mfxstm32l152_WriteRegdefinition of RegAddrdefinition of Valuedefinition of mfxstm32l152_ReadRegdefinition of mfxstm32l152_Error_DisableITdefinition of mfxstm32l152_Error_GetITStatusdefinition of mfxstm32l152_Error_ClearITdefinition of mfxstm32l152_Error_EnableITdefinition of mfxstm32l152_Error_ReadMsgdefinition of mfxstm32l152_Error_ReadSrcdefinition of mfxstm32l152_IDD_DisableITdefinition of mfxstm32l152_IDD_GetITStatusdefinition of mfxstm32l152_IDD_ClearITdefinition of mfxstm32l152_IDD_EnableITdefinition of mfxstm32l152_IDD_GetShuntUseddefinition of mfxstm32l152_IDD_GetValuedefinition of ReadValuedefinition of datadefinition of mfxstm32l152_IDD_ConfigShuntNbLimitdefinition of ShuntNbLimitdefinition of modedefinition of mfxstm32l152_IDD_Configdefinition of MfxIddConfigdefinition of valuedefinition of mfxstm32l152_IDD_Startdefinition of mfxstm32l152_TS_ClearITdefinition of mfxstm32l152_TS_ITStatusdefinition of mfxstm32l152_TS_DisableITdefinition of mfxstm32l152_TS_EnableITdefinition of mfxstm32l152_TS_GetXYdefinition of Xdefinition of Ydefinition of data_xydefinition of mfxstm32l152_TS_DetectTouchdefinition of statedefinition of retdefinition of mfxstm32l152_TS_Startdefinition of mfxstm32l152_IO_DisableAFdefinition of mfxstm32l152_IO_EnableAFdefinition of mfxstm32l152_IO_ClearITdefinition of IO_Pindefinition of mfxstm32l152_IO_ITStatusdefinition of tmp1definition of tmp2definition of tmp3definition of mfxstm32l152_IO_DisablePinITdefinition of mfxstm32l152_IO_EnablePinITdefinition of mfxstm32l152_IO_DisableITdefinition of mfxstm32l152_IO_EnableITdefinition of mfxstm32l152_IO_ReadPindefinition of mfxstm32l152_IO_WritePindefinition of PinStatedefinition of mfxstm32l152_IO_SetIrqTypeModedefinition of Typedefinition of mfxstm32l152_IO_SetIrqEvtModedefinition of Evtdefinition of mfxstm32l152_IO_InitPindefinition of Directiondefinition of mfxstm32l152_IO_Configdefinition of IO_Modedefinition of error_codedefinition of mfxstm32l152_IO_Startdefinition of mfxstm32l152_SetIrqOutPinTypedefinition of mfxstm32l152_SetIrqOutPinPolaritydefinition of Polaritydefinition of mfxstm32l152_ClearGlobalITdefinition of Sourcedefinition of mfxstm32l152_GlobalITStatusdefinition of mfxstm32l152_DisableITSourcedefinition of mfxstm32l152_EnableITSourcedefinition of mfxstm32l152_ReadFwVersiondefinition of mfxstm32l152_ReadIDdefinition of iddefinition of mfxstm32l152_WakeUpdefinition of instancedefinition of mfxstm32l152_LowPowerdefinition of mfxstm32l152_Resetdefinition of mfxstm32l152_DeInitdefinition of mfxstm32l152_Initdefinition of emptydefinition of mfxstm32l152definition of mfxstm32l152_idd_drvdefinition of mfxstm32l152_io_drvdefinition of mfxstm32l152_ts_drvdeclaration of mfxstm32l152_reg24_setPinValuedeclaration of RegisterAddrdeclaration of PinPositiondeclaration of PinValuedeclaration of mfxstm32l152_ReleaseInstancedeclaration of mfxstm32l152_GetInstance#include "otm8009a.h"definition of OTM8009A_ReadID#define OTM8009A_CMD_ID1 0xDAdefinition of OTM8009A_Initdefinition of ColorCodingdefinition of orientation#define OTM8009A_FORMAT_RBG565 ((uint32_t)0x02)#define OTM8009A_FORMAT_RGB888 ((uint32_t)0x00)#define OTM8009A_ORIENTATION_LANDSCAPE ((uint32_t)0x01)definition of DSI_IO_ReadCmddefinition of Regdefinition of Sizedefinition of DSI_IO_WriteCmddefinition of NbrParamsdefinition of pParamsdefinition of ShortRegData51#define OTM8009A_CMD_NOP 0x00definition of ShortRegData50definition of ShortRegData49definition of ShortRegData48definition of ShortRegData47definition of ShortRegData46#define OTM8009A_CMD_RAMWR 0x2Cdefinition of ShortRegData45#define OTM8009A_CMD_DISPON 0x29definition of ShortRegData44#define OTM8009A_CMD_WRCABCMB 0x5Edefinition of ShortRegData43#define OTM8009A_CMD_WRCABC 0x55definition of ShortRegData42#define OTM8009A_CMD_WRCTRLD 0x53definition of ShortRegData41#define OTM8009A_CMD_WRDISBV 0x51definition of ShortRegData40#define OTM8009A_CMD_MADCTR 0x36#define OTM8009A_MADCTR_MODE_LANDSCAPE 0x60definition of ShortRegData39#define OTM8009A_CMD_COLMOD 0x3A#define OTM8009A_COLMOD_RGB888 0x77definition of ShortRegData38#define OTM8009A_COLMOD_RGB565 0x55definition of ShortRegData37#define OTM8009A_CMD_SLPOUT 0x11definition of ShortRegData36definition of ShortRegData35definition of ShortRegData34definition of ShortRegData33definition of ShortRegData32definition of ShortRegData31definition of ShortRegData30definition of ShortRegData29definition of ShortRegData28definition of ShortRegData27definition of ShortRegData26definition of ShortRegData25definition of ShortRegData24definition of ShortRegData23definition of ShortRegData22definition of ShortRegData21definition of ShortRegData20definition of ShortRegData19definition of ShortRegData18definition of ShortRegData17definition of ShortRegData16definition of ShortRegData15definition of ShortRegData14definition of ShortRegData13definition of ShortRegData12definition of ShortRegData11definition of ShortRegData10definition of ShortRegData9definition of ShortRegData8definition of ShortRegData7definition of ShortRegData6definition of ShortRegData5definition of ShortRegData4definition of ShortRegData3definition of ShortRegData2definition of ShortRegData1#define OTM8009A_CMD_PASET 0x2Bdefinition of lcdRegData28#define OTM8009A_CMD_CASET 0x2Adefinition of lcdRegData27definition of lcdRegData25definition of lcdRegData24definition of lcdRegData23definition of lcdRegData22definition of lcdRegData21definition of lcdRegData20definition of lcdRegData19definition of lcdRegData18definition of lcdRegData17definition of lcdRegData16definition of lcdRegData15definition of lcdRegData14definition of lcdRegData13definition of lcdRegData12definition of lcdRegData11definition of lcdRegData10definition of lcdRegData9definition of lcdRegData8definition of lcdRegData7definition of lcdRegData6definition of lcdRegData5definition of lcdRegData4definition of lcdRegData3definition of lcdRegData2definition of lcdRegData1#define __weak __attribute__((weak))#define STMPE811_TS_CTRL_STATUS 0x80#define STMPE811_TS_CTRL_ENABLE 0x01#define STMPE811_EDGE_RISING 0x02#define STMPE811_EDGE_FALLING 0x01#define STMPE811_POLARITY_HIGH 0x04#define STMPE811_POLARITY_LOW 0x00#define STMPE811_TYPE_EDGE 0x02#define STMPE811_TYPE_LEVEL 0x00#define STMPE811_DIRECTION_OUT 0x01#define STMPE811_DIRECTION_IN 0x00#define STMPE811_PIN_ALL 0xFF#define STMPE811_PIN_7 0x80#define STMPE811_PIN_6 0x40#define STMPE811_PIN_5 0x20#define STMPE811_PIN_4 0x10#define STMPE811_PIN_3 0x08#define STMPE811_PIN_2 0x04#define STMPE811_PIN_1 0x02#define STMPE811_PIN_0 0x01#define STMPE811_TOUCH_IO_ALL (uint32_t)(STMPE811_TOUCH_YD | STMPE811_TOUCH_XD | STMPE811_TOUCH_YU | STMPE811_TOUCH_XU)#define STMPE811_TOUCH_XU STMPE811_PIN_4#define STMPE811_TOUCH_YU STMPE811_PIN_5#define STMPE811_TOUCH_XD STMPE811_PIN_6#define STMPE811_TOUCH_YD STMPE811_PIN_7#define STMPE811_REG_TSC_SHIELD 0x59#define STMPE811_REG_TSC_I_DRIVE 0x58#define STMPE811_REG_TSC_DATA_NON_INC 0xD7#define STMPE811_REG_TSC_DATA_INC 0x57#define STMPE811_REG_TSC_FRACT_XYZ 0x56#define STMPE811_REG_TSC_DATA_XYZ 0x52#define STMPE811_REG_TSC_DATA_Z 0x51#define STMPE811_REG_TSC_DATA_Y 0x4F#define STMPE811_REG_TSC_DATA_X 0x4D#define STMPE811_REG_FIFO_SIZE 0x4C#define STMPE811_REG_FIFO_STA 0x4B#define STMPE811_REG_FIFO_TH 0x4A#define STMPE811_REG_WDM_BL_Y 0x48#define STMPE811_REG_WDM_BL_X 0x46#define STMPE811_REG_WDM_TR_Y 0x44#define STMPE811_REG_WDM_TR_X 0x42#define STMPE811_REG_TSC_CFG 0x41#define STMPE811_REG_TSC_CTRL 0x40#define STMPE811_REG_ADC_DATA_CH7 0x3C#define STMPE811_REG_ADC_DATA_CH6 0x3B#define STMPE811_REG_ADC_DATA_CH5 0x3A#define STMPE811_REG_ADC_DATA_CH4 0x38#define STMPE811_REG_ADC_DATA_CH3 0x36#define STMPE811_REG_ADC_DATA_CH2 0x34#define STMPE811_REG_ADC_DATA_CH1 0x32#define STMPE811_REG_ADC_DATA_CH0 0x30#define STMPE811_REG_ADC_CAPT 0x22#define STMPE811_REG_ADC_CTRL2 0x21#define STMPE811_REG_ADC_CTRL1 0x20#define STMPE811_REG_ADC_INT_STA 0x0F#define STMPE811_REG_ADC_INT_EN 0x0E#define STMPE811_REG_IO_AF 0x17#define STMPE811_REG_IO_FE 0x16#define STMPE811_REG_IO_RE 0x15#define STMPE811_REG_IO_ED 0x14#define STMPE811_REG_IO_DIR 0x13#define STMPE811_REG_IO_MP_STA 0x12#define STMPE811_REG_IO_CLR_PIN 0x11#define STMPE811_REG_IO_SET_PIN 0x10#define STMPE811_REG_IO_INT_STA 0x0D#define STMPE811_REG_IO_INT_EN 0x0C#define STMPE811_REG_INT_STA 0x0B#define STMPE811_REG_INT_EN 0x0A#define STMPE811_REG_INT_CTRL 0x09#define STMPE811_REG_SPI_CFG 0x08#define STMPE811_REG_SYS_CTRL2 0x04#define STMPE811_REG_SYS_CTRL1 0x03#define STMPE811_TS_IT (STMPE811_GIT_TOUCH | STMPE811_GIT_FTH | STMPE811_GIT_FOV | STMPE811_GIT_FF | STMPE811_GIT_FE)#define STMPE811_ALL_GIT 0x1F#define STMPE811_GIT_TOUCH 0x01#define STMPE811_GIT_FTH 0x02#define STMPE811_GIT_FOV 0x04#define STMPE811_GIT_FF 0x08#define STMPE811_GIT_FE 0x10#define STMPE811_GIT_TEMP 0x20#define STMPE811_GIT_ADC 0x40#define STMPE811_GIT_IO 0x80#define STMPE811_TEMPSENS_FCT 0x08#define STMPE811_IO_FCT 0x04#define STMPE811_TS_FCT 0x02#define STMPE811_ADC_FCT 0x01#define STMPE811_GIT_EN 0x01#define STMPE811_REG_ID_VER 0x02#define STMPE811_REG_CHP_ID_MSB 0x01#define STMPE811_REG_CHP_ID_LSB 0x00#define STMPE811_ID 0x0811#define __STMPE811_H#ifndef __STMPE811_Hdeclaration of stmpe811_io_drvdeclaration of stmpe811_ts_drvdeclaration of IOE_ReadMultipledeclaration of IOE_Readdeclaration of IOE_Writedeclaration of IOE_Delaydeclaration of IOE_ITConfigdeclaration of IOE_Initdeclaration of stmpe811_TS_ClearITdeclaration of stmpe811_TS_ITStatusdeclaration of stmpe811_TS_DisableITdeclaration of stmpe811_TS_EnableITdeclaration of stmpe811_TS_GetXYdeclaration of stmpe811_TS_DetectTouchdeclaration of stmpe811_TS_Startdeclaration of stmpe811_IO_ClearITdeclaration of stmpe811_IO_ITStatusdeclaration of stmpe811_IO_DisablePinITdeclaration of stmpe811_IO_EnablePinITdeclaration of stmpe811_IO_DisableITdeclaration of stmpe811_IO_EnableITdeclaration of stmpe811_IO_ReadPindeclaration of stmpe811_IO_WritePindeclaration of stmpe811_IO_SetEdgeModedeclaration of Edgedeclaration of stmpe811_IO_DisableAFdeclaration of stmpe811_IO_EnableAFdeclaration of stmpe811_IO_InitPindeclaration of stmpe811_IO_Configdeclaration of stmpe811_IO_Startdeclaration of stmpe811_ClearGlobalITdeclaration of stmpe811_ReadGITStatusdeclaration of stmpe811_GlobalITStatusdeclaration of stmpe811_SetITTypedeclaration of stmpe811_SetITPolaritydeclaration of stmpe811_DisableITSourcedeclaration of stmpe811_EnableITSourcedeclaration of stmpe811_DisableGlobalITdeclaration of stmpe811_EnableGlobalITdeclaration of stmpe811_ReadIDdeclaration of stmpe811_Resetdeclaration of stmpe811_Init#include "stmpe811.h"definition of stmpe811_GetInstance#define STMPE811_MAX_INSTANCE 2definition of stmpe811_TS_ClearITdefinition of stmpe811_TS_ITStatusdefinition of stmpe811_TS_DisableITdefinition of stmpe811_TS_EnableITdefinition of stmpe811_TS_GetXYdefinition of dataXYZdefinition of uldataXYZdefinition of stmpe811_TS_DetectTouchdefinition of stmpe811_TS_Startdefinition of stmpe811_IO_ClearITdefinition of stmpe811_IO_ITStatusdefinition of stmpe811_IO_DisablePinITdefinition of stmpe811_IO_EnablePinITdefinition of stmpe811_IO_DisableITdefinition of stmpe811_IO_EnableITdefinition of stmpe811_IO_ReadPindefinition of stmpe811_IO_WritePindefinition of stmpe811_IO_SetEdgeModedefinition of Edgedefinition of stmpe811_IO_EnableAFdefinition of stmpe811_IO_DisableAFdefinition of stmpe811_IO_InitPindefinition of stmpe811_IO_Configdefinition of stmpe811_IO_Startdefinition of stmpe811_ClearGlobalITdefinition of stmpe811_ReadGITStatusdefinition of stmpe811_GlobalITStatusdefinition of stmpe811_SetITTypedefinition of stmpe811_SetITPolaritydefinition of stmpe811_DisableITSourcedefinition of stmpe811_EnableITSourcedefinition of stmpe811_DisableGlobalITdefinition of stmpe811_EnableGlobalITdefinition of stmpe811_ReadIDdefinition of stmpe811_Resetdefinition of stmpe811_Initdefinition of stmpe811definition of stmpe811_io_drvdefinition of stmpe811_ts_drvdeclaration of stmpe811_GetInstance#include "stm32f7xx_hal.h"declaration of COM_TypeDefdefinition of (unnamed enum)declaration of JOYState_TypeDefdeclaration of JOYMode_TypeDefdeclaration of ButtonMode_TypeDefdeclaration of Button_TypeDefdeclaration of Led_TypeDef#define EVAL_I2Cx_TIMING ((uint32_t)0x40912732)#define EVAL_I2Cx_ER_IRQn I2C1_ER_IRQn#define EVAL_I2Cx_EV_IRQn I2C1_EV_IRQn#define EVAL_I2Cx_SDA_PIN GPIO_PIN_9#define EVAL_I2Cx_SCL_SDA_AF GPIO_AF4_I2C1#define EVAL_I2Cx_SCL_SDA_GPIO_PORT GPIOB#define EVAL_I2Cx_SCL_PIN GPIO_PIN_8#define EVAL_I2Cx_RELEASE_RESET() __HAL_RCC_I2C1_RELEASE_RESET()#define EVAL_I2Cx_FORCE_RESET() __HAL_RCC_I2C1_FORCE_RESET()#define EVAL_I2Cx_SCL_SDA_GPIO_CLK_ENABLE() __HAL_RCC_GPIOB_CLK_ENABLE()#define EVAL_DMAx_CLK_ENABLE() __HAL_RCC_DMA1_CLK_ENABLE()#define EVAL_I2Cx_CLK_ENABLE() __HAL_RCC_I2C1_CLK_ENABLE()#define EVAL_I2Cx I2C1#define I2C_SPEED ((uint32_t)100000)#define EEPROM_I2C_ADDRESS_A02 ((uint16_t)0xA6)#define EEPROM_I2C_ADDRESS_A01 ((uint16_t)0xA0)#define AUDIO_I2C_ADDRESS ((uint16_t)0x34)#define CAMERA_I2C_ADDRESS_2 ((uint16_t)0x78)#define CAMERA_I2C_ADDRESS ((uint16_t)0x5A)#define LCD_DSI_ADDRESS_A02 TS_I2C_ADDRESS_A02#define LCD_DSI_ADDRESS TS_I2C_ADDRESS#define TS_I2C_ADDRESS_A02 ((uint16_t)0x70)#define TS_I2C_ADDRESS ((uint16_t)0x54)#define IO_I2C_ADDRESS_2 ((uint16_t)0x86)#define IO_I2C_ADDRESS ((uint16_t)0x84)#define SD_DETECT_PIN SD1_DETECT_PIN#define SD2_DETECT_PIN IO_PIN_10#define SD1_DETECT_PIN IO_PIN_15#define OTG_FS2_POWER_SWITCH_PIN IO_PIN_9#define OTG_FS2_OVER_CURRENT_PIN IO_PIN_8#define OTG_FS1_POWER_SWITCH_PIN IO_PIN_7#define OTG_FS1_OVER_CURRENT_PIN IO_PIN_6#define AUDIO_INT_PIN IO_PIN_5#define TS_INT_PIN IO_PIN_14#define CAM_PLUG_PIN IO_PIN_12#define RSTI_PIN IO_PIN_11#define MII_INT_PIN IO_PIN_13#define XSDN_PIN IO_PIN_16#define JOY_ALL_PINS (IO_PIN_0 | IO_PIN_1 | IO_PIN_2 | IO_PIN_3 | IO_PIN_4)#define JOY_NONE_PIN JOY_ALL_PINS#define JOY_UP_PIN IO_PIN_4#define JOY_RIGHT_PIN IO_PIN_3#define JOY_LEFT_PIN IO_PIN_2#define JOY_DOWN_PIN IO_PIN_1#define JOY_SEL_PIN IO_PIN_0#define ADCx_POLL_TIMEOUT 10#define SAMPLINGTIME ADC_SAMPLETIME_3CYCLES#define ADCx_CHANNEL ADC_CHANNEL_8#define ADCx_CHANNEL_GPIO_PORT GPIOF#define ADCx_CHANNEL_PIN GPIO_PIN_10#define ADCx_RELEASE_RESET() __HAL_RCC_ADC_RELEASE_RESET()#define ADCx_FORCE_RESET() __HAL_RCC_ADC_FORCE_RESET()#define ADCx_CHANNEL_GPIO_CLK_ENABLE() __HAL_RCC_GPIOF_CLK_ENABLE()#define ADCx_CLK_ENABLE() __HAL_RCC_ADC3_CLK_ENABLE()#define ADCx ADC3#define EVAL_COMx_RX_GPIO_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? EVAL_COM1_RX_GPIO_CLK_DISABLE() : 0)#define EVAL_COMx_RX_GPIO_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == COM1) EVAL_COM1_RX_GPIO_CLK_ENABLE(); } while(0)#define EVAL_COMx_TX_GPIO_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? EVAL_COM1_TX_GPIO_CLK_DISABLE() : 0)#define EVAL_COMx_TX_GPIO_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == COM1) EVAL_COM1_TX_GPIO_CLK_ENABLE(); } while(0)#define EVAL_COMx_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? EVAL_COM1_CLK_DISABLE() : 0)#define EVAL_COMx_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == COM1) EVAL_COM1_CLK_ENABLE(); } while(0)#define EVAL_COM1_IRQn USART1_IRQn#define EVAL_COM1_RX_AF GPIO_AF7_USART1#define EVAL_COM1_RX_GPIO_CLK_DISABLE() __HAL_RCC_GPIOA_CLK_DISABLE()#define EVAL_COM1_RX_GPIO_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()#define EVAL_COM1_RX_GPIO_PORT GPIOA#define EVAL_COM1_RX_PIN GPIO_PIN_10#define EVAL_COM1_TX_AF GPIO_AF7_USART1#define EVAL_COM1_TX_GPIO_CLK_DISABLE() __HAL_RCC_GPIOA_CLK_DISABLE()#define EVAL_COM1_TX_GPIO_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()#define EVAL_COM1_TX_GPIO_PORT GPIOA#define EVAL_COM1_TX_PIN GPIO_PIN_9#define EVAL_COM1_CLK_DISABLE() __HAL_RCC_USART1_CLK_DISABLE()#define EVAL_COM1_CLK_ENABLE() __HAL_RCC_USART1_CLK_ENABLE()#define EVAL_COM1 USART1#define COMn ((uint8_t)1)#define BUTTONx_GPIO_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? WAKEUP_BUTTON_GPIO_CLK_DISABLE() : ((__INDEX__) == 1) ? TAMPER_BUTTON_GPIO_CLK_DISABLE() : KEY_BUTTON_GPIO_CLK_DISABLE())#define BUTTONx_GPIO_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == 0) WAKEUP_BUTTON_GPIO_CLK_ENABLE(); else if((__INDEX__) == 1) TAMPER_BUTTON_GPIO_CLK_ENABLE(); else KEY_BUTTON_GPIO_CLK_ENABLE(); } while(0)#define KEY_BUTTON_EXTI_IRQn EXTI15_10_IRQn#define KEY_BUTTON_GPIO_CLK_DISABLE() __HAL_RCC_GPIOC_CLK_DISABLE()#define KEY_BUTTON_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()#define KEY_BUTTON_GPIO_PORT GPIOC#define KEY_BUTTON_PIN GPIO_PIN_13#define TAMPER_BUTTON_EXTI_IRQn EXTI15_10_IRQn#define TAMPER_BUTTON_GPIO_CLK_DISABLE() __HAL_RCC_GPIOC_CLK_DISABLE()#define TAMPER_BUTTON_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()#define TAMPER_BUTTON_GPIO_PORT GPIOC#define TAMPER_BUTTON_PIN GPIO_PIN_13#define WAKEUP_BUTTON_EXTI_IRQn EXTI15_10_IRQn#define WAKEUP_BUTTON_GPIO_CLK_DISABLE() __HAL_RCC_GPIOC_CLK_DISABLE()#define WAKEUP_BUTTON_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()#define WAKEUP_BUTTON_GPIO_PORT GPIOC#define WAKEUP_BUTTON_PIN GPIO_PIN_13#define BUTTONn ((uint8_t)3)#define MFX_IRQOUT_EXTI_IRQn EXTI9_5_IRQn#define MFX_IRQOUT_GPIO_CLK_DISABLE() __HAL_RCC_GPIOI_CLK_DISABLE()#define MFX_IRQOUT_GPIO_CLK_ENABLE() __HAL_RCC_GPIOI_CLK_ENABLE()#define MFX_IRQOUT_GPIO_PORT GPIOI#define MFX_IRQOUT_PIN GPIO_PIN_8#define LEDx_GPIO_CLK_DISABLE(__INDEX__) do{if((__INDEX__) == 0) LED1_GPIO_CLK_DISABLE(); else if((__INDEX__) == 1) LED2_GPIO_CLK_DISABLE(); else if((__INDEX__) == 2) LED3_GPIO_CLK_DISABLE(); else if((__INDEX__) == 3) LED4_GPIO_CLK_DISABLE(); }while(0)#define LEDx_GPIO_CLK_ENABLE(__INDEX__) do{if((__INDEX__) == 0) LED1_GPIO_CLK_ENABLE(); else if((__INDEX__) == 1) LED2_GPIO_CLK_ENABLE(); else if((__INDEX__) == 2) LED3_GPIO_CLK_ENABLE(); else if((__INDEX__) == 3) LED4_GPIO_CLK_ENABLE(); }while(0)#define LED4_PIN GPIO_PIN_3#define LED4_GPIO_CLK_DISABLE() __HAL_RCC_GPIOJ_CLK_DISABLE()#define LED4_GPIO_CLK_ENABLE() __HAL_RCC_GPIOJ_CLK_ENABLE()#define LED4_GPIO_PORT GPIOJ#define LED3_PIN GPIO_PIN_1#define LED3_GPIO_CLK_DISABLE() __HAL_RCC_GPIOJ_CLK_DISABLE()#define LED3_GPIO_CLK_ENABLE() __HAL_RCC_GPIOJ_CLK_ENABLE()#define LED3_GPIO_PORT GPIOJ#define LED2_PIN GPIO_PIN_0#define LED2_GPIO_CLK_DISABLE() __HAL_RCC_GPIOJ_CLK_DISABLE()#define LED2_GPIO_CLK_ENABLE() __HAL_RCC_GPIOJ_CLK_ENABLE()#define LED2_GPIO_PORT GPIOJ#define LED1_PIN GPIO_PIN_15#define LED1_GPIO_CLK_DISABLE() __HAL_RCC_GPIOI_CLK_DISABLE()#define LED1_GPIO_CLK_ENABLE() __HAL_RCC_GPIOI_CLK_ENABLE()#define LED1_GPIO_PORT GPIOI#define LEDn ((uint32_t)4)#define __STM32F769I_EVAL_H#ifndef __STM32F769I_EVAL_H#if defined(USE_IOEXPANDER)#if !defined (USE_STM32F769I_EVAL)#ifndef I2C_SPEED#ifndef EVAL_I2Cx_TIMINGdeclaration of BSP_JOY_GetStatedeclaration of BSP_JOY_DeInitdeclaration of BSP_JOY_Initdeclaration of JoyModedeclaration of BSP_POTENTIOMETER_GetLeveldeclaration of BSP_POTENTIOMETER_Initdeclaration of BSP_COM_DeInitdeclaration of COMdeclaration of huartdeclaration of BSP_COM_Initdeclaration of huart as husartdeclaration of BSP_PB_GetStatedeclaration of Buttondeclaration of BSP_PB_DeInitdeclaration of BSP_PB_Initdeclaration of ButtonModedeclaration of BSP_LED_Toggledeclaration of Leddeclaration of BSP_LED_Offdeclaration of BSP_LED_Ondeclaration of BSP_LED_DeInitdeclaration of BSP_LED_Initdeclaration of BSP_GetVersion#define USE_IOEXPANDER 1#define USE_STM32F769I_EVAL 1declaration of TS_DrvTypeDefdefinition of DisableITdefinition of GetITStatusdefinition of ClearITdefinition of EnableITdefinition of GetXYdefinition of DetectTouchdefinition of Startdefinition of Resetdefinition of ReadID#define __TS_H#ifndef __TS_Hdeclaration of IO_DrvTypeDefdeclaration of IO_ModeTypedefdeclaration of IO_PinStatedefinition of ITStatusdefinition of ReadPindefinition of WritePindefinition of Config#define __IO_H#ifndef __IO_Hdeclaration of IDD_DrvTypeDefdeclaration of IDD_ConfigTypeDefdefinition of ErrorGetCodedefinition of ErrorGetSrcdefinition of ErrorDisableITdefinition of ErrorGetITStatusdefinition of ErrorClearITdefinition of ErrorEnableITdefinition of GetValuedefinition of WakeUpdefinition of LowPowerdefinition of DeltaDelayValuedefinition of DeltaDelayUnitdefinition of MeasureNbdefinition of PreDelayValuedefinition of PreDelayUnitdefinition of Calibrationdefinition of VrefMeasurementdefinition of ShuntNbUseddefinition of ShuntNbOnBoarddefinition of Shunt4StabDelaydefinition of Shunt3StabDelaydefinition of Shunt2StabDelaydefinition of Shunt1StabDelaydefinition of Shunt0StabDelaydefinition of Shunt4Valuedefinition of Shunt3Valuedefinition of Shunt2Valuedefinition of Shunt1Valuedefinition of Shunt0Valuedefinition of VddMindefinition of AmpliGain#define __IDD_H#ifndef __IDD_H#include "../Components/mfxstm32l152/mfxstm32l152.h"#include "stm32f769i_eval.h"declaration of IO_StatusTypeDefdeclaration of BSP_IO_PinStateTypeDef#define IO_PIN_ALL ((uint32_t)0xFFFFFF)#define IO_PIN_23 ((uint32_t)0x800000)#define IO_PIN_22 ((uint32_t)0x400000)#define IO_PIN_21 ((uint32_t)0x200000)#define IO_PIN_20 ((uint32_t)0x100000)#define IO_PIN_19 ((uint32_t)0x080000)#define IO_PIN_18 ((uint32_t)0x040000)#define IO_PIN_17 ((uint32_t)0x020000)#define IO_PIN_16 ((uint32_t)0x010000)#define IO_PIN_15 ((uint32_t)0x8000)#define IO_PIN_14 ((uint32_t)0x4000)#define IO_PIN_13 ((uint32_t)0x2000)#define IO_PIN_12 ((uint32_t)0x1000)#define IO_PIN_11 ((uint32_t)0x0800)#define IO_PIN_10 ((uint32_t)0x0400)#define IO_PIN_9 ((uint32_t)0x0200)#define IO_PIN_8 ((uint32_t)0x0100)#define IO_PIN_7 ((uint32_t)0x0080)#define IO_PIN_6 ((uint32_t)0x0040)#define IO_PIN_5 ((uint32_t)0x0020)#define IO_PIN_4 ((uint32_t)0x0010)#define IO_PIN_3 ((uint32_t)0x0008)#define IO_PIN_2 ((uint32_t)0x0004)#define IO_PIN_1 ((uint32_t)0x0002)#define IO_PIN_0 ((uint32_t)0x0001)#define __STM32F769I_EVAL_IO_H#ifndef __STM32F769I_EVAL_IO_Hdeclaration of BSP_IO_TogglePindeclaration of IoPindeclaration of BSP_IO_ReadPindeclaration of BSP_IO_WritePindeclaration of BSP_IO_ConfigPindeclaration of IoModedeclaration of BSP_IO_ITClearPindeclaration of IO_Pins_To_Cleardeclaration of BSP_IO_ITCleardeclaration of BSP_IO_ITGetStatusdeclaration of BSP_IO_ConfigIrqOutPindeclaration of IoIrqOutPinPolaritydeclaration of IoIrqOutPinTypedeclaration of BSP_IO_DeInitdeclaration of BSP_IO_Init#include "stm32f769i_eval_io.h"definition of OTM8009A_IO_Delaydefinition of Delaydefinition of TS_IO_Delaydefinition of TS_IO_WriteMultipledefinition of Addrdefinition of Bufferdefinition of Length#define I2C_MEMADD_SIZE_8BIT (0x00000001U)definition of TS_IO_ReadMultipledefinition of TS_IO_Readdefinition of TS_IO_Writedefinition of TS_IO_Initdefinition of EEPROM_IO_IsDeviceReadydefinition of DevAddressdefinition of Trialsdefinition of EEPROM_IO_ReadDatadefinition of MemAddressdefinition of pBufferdefinition of BufferSize#define I2C_MEMADD_SIZE_16BIT (0x00000002U)definition of EEPROM_IO_WriteDatadefinition of EEPROM_IO_Initdefinition of CAMERA_Delaydefinition of CAMERA_IO_Readdefinition of read_valuedefinition of CAMERA_IO_Writedefinition of CAMERA_IO_Initdefinition of AUDIO_IO_Delaydefinition of AUDIO_IO_Readdefinition of AUDIO_IO_Writedefinition of AUDIO_IO_DeInitdefinition of AUDIO_IO_Initdefinition of MFX_IO_EnableWakeupPindefinition of MFX_IO_Wakeupdefinition of MFX_IO_Delaydefinition of MFX_IO_ReadMultipledefinition of MFX_IO_Readdefinition of MFX_IO_Writedefinition of MFX_IO_ITConfigdefinition of mfx_io_it_enableddefinition of gpio_init_structure#define __HAL_RCC_GPIOI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); UNUSED(tmpreg); } while(0)#define __IO volatile#define SET_BIT(REG,BIT) ((REG) |= (BIT))#define RCC ((RCC_TypeDef *) RCC_BASE)#define RCC_BASE (AHB1PERIPH_BASE + 0x3800UL)#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)#define PERIPH_BASE 0x40000000UL#define RCC_AHB1ENR_GPIOIEN RCC_AHB1ENR_GPIOIEN_Msk#define RCC_AHB1ENR_GPIOIEN_Msk (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)#define RCC_AHB1ENR_GPIOIEN_Pos (8U)#define READ_BIT(REG,BIT) ((REG) & (BIT))#define UNUSED(X) (void)X#define __HAL_RCC_SYSCFG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); UNUSED(tmpreg); } while(0)#define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk#define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)#define RCC_APB2ENR_SYSCFGEN_Pos (14U)#define GPIO_PIN_8 ((uint16_t)0x0100U)#define GPIO_NOPULL ((uint32_t)0x00000000U)#define GPIO_SPEED_FREQ_LOW ((uint32_t)0x00000000U)#define GPIO_MODE_IT_RISING (MODE_INPUT | EXTI_IT | TRIGGER_RISING)#define MODE_INPUT (0x0UL << GPIO_MODE_Pos)#define GPIO_MODE_Pos 0U#define EXTI_IT (0x1UL << EXTI_MODE_Pos)#define EXTI_MODE_Pos 16U#define TRIGGER_RISING (0x1UL << TRIGGER_MODE_Pos)#define TRIGGER_MODE_Pos 20U#define GPIOI ((GPIO_TypeDef *) GPIOI_BASE)#define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000UL)definition of tmpregdefinition of MFX_IO_DeInitdefinition of MFX_IO_Initdefinition of IOE_Delaydefinition of IOE_WriteMultipledefinition of IOE_ReadMultipledefinition of IOE_Readdefinition of IOE_Writedefinition of IOE_ITConfigdefinition of IOE_Initdefinition of I2Cx_Errordefinition of I2Cx_IsDeviceReadydefinition of I2Cx_WriteMultipledefinition of I2Cx_ReadMultipledefinition of I2Cx_Readdefinition of I2Cx_Writedefinition of I2Cx_Init#define I2C1 ((I2C_TypeDef *) I2C1_BASE)#define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL)#define APB1PERIPH_BASE PERIPH_BASE#define I2C_ADDRESSINGMODE_7BIT (0x00000001U)#define I2C_DUALADDRESS_DISABLE (0x00000000U)#define I2C_GENERALCALL_DISABLE (0x00000000U)#define I2C_NOSTRETCH_DISABLE (0x00000000U)definition of I2Cx_MspInit#define __HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk#define RCC_AHB1ENR_GPIOBEN_Msk (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)#define RCC_AHB1ENR_GPIOBEN_Pos (1U)#define GPIO_MODE_AF_OD (MODE_AF | OUTPUT_OD)#define MODE_AF (0x2UL << GPIO_MODE_Pos)#define OUTPUT_OD (0x1UL << OUTPUT_TYPE_Pos)#define OUTPUT_TYPE_Pos 4U#define GPIO_SPEED_FREQ_HIGH ((uint32_t)0x00000002U)#define GPIO_AF4_I2C1 ((uint8_t)0x04U)#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)#define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL)#define GPIO_PIN_9 ((uint16_t)0x0200U)#define __HAL_RCC_I2C1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); UNUSED(tmpreg); } while(0)#define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk#define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos)#define RCC_APB1ENR_I2C1EN_Pos (21U)#define __HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST))#define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk#define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)#define RCC_APB1RSTR_I2C1RST_Pos (21U)#define __HAL_RCC_I2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST))definition of BSP_JOY_GetStatedefinition of pin_statusdefinition of BSP_JOY_DeInitdefinition of BSP_JOY_Initdefinition of JoyModedefinition of BSP_POTENTIOMETER_GetLeveldefinition of BSP_POTENTIOMETER_Initdefinition of GPIO_InitStructdefinition of ADC_Config#define __HAL_RCC_ADC3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); UNUSED(tmpreg); } while(0)#define RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk#define RCC_APB2ENR_ADC3EN_Msk (0x1UL << RCC_APB2ENR_ADC3EN_Pos)#define RCC_APB2ENR_ADC3EN_Pos (10U)#define __HAL_RCC_GPIOF_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk#define RCC_AHB1ENR_GPIOFEN_Msk (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)#define RCC_AHB1ENR_GPIOFEN_Pos (5U)#define GPIO_PIN_10 ((uint16_t)0x0400U)#define GPIO_MODE_ANALOG MODE_ANALOG#define MODE_ANALOG (0x3UL << GPIO_MODE_Pos)#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)#define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400UL)#define ADC3 ((ADC_TypeDef *) ADC3_BASE)#define ADC3_BASE (APB2PERIPH_BASE + 0x2200UL)#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)#define ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4#define ADC_CLOCK_SYNC_PCLK_DIV4 ((uint32_t)ADC_CCR_ADCPRE_0)#define ADC_CCR_ADCPRE_0 (0x1UL << ADC_CCR_ADCPRE_Pos)#define ADC_CCR_ADCPRE_Pos (16U)#define ADC_RESOLUTION_12B ((uint32_t)0x00000000U)#define ADC_DATAALIGN_RIGHT ((uint32_t)0x00000000U)#define ADC_EXTERNALTRIGCONV_T1_CC1 ((uint32_t)0x00000000U)#define ADC_EXTERNALTRIGCONVEDGE_NONE ((uint32_t)0x00000000U)#define ADC_CHANNEL_8 ((uint32_t)ADC_CR1_AWDCH_3)#define ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos)#define ADC_CR1_AWDCH_Pos (0U)#define ADC_SAMPLETIME_3CYCLES ((uint32_t)0x00000000U)definition of BSP_COM_DeInitdefinition of COMdefinition of huart#define __HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN))#define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk#define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos)#define RCC_APB2ENR_USART1EN_Pos (4U)definition of BSP_COM_Init#define __HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk#define RCC_AHB1ENR_GPIOAEN_Msk (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)#define RCC_AHB1ENR_GPIOAEN_Pos (0U)#define __HAL_RCC_USART1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); UNUSED(tmpreg); } while(0)#define GPIO_MODE_AF_PP (MODE_AF | OUTPUT_PP)#define OUTPUT_PP (0x0UL << OUTPUT_TYPE_Pos)#define GPIO_PULLUP ((uint32_t)0x00000001U)definition of BSP_PB_GetStatedefinition of Buttondefinition of BSP_PB_DeInitdefinition of BSP_PB_Initdefinition of ButtonMode#define __HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk#define RCC_AHB1ENR_GPIOCEN_Msk (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)#define RCC_AHB1ENR_GPIOCEN_Pos (2U)#define GPIO_MODE_INPUT MODE_INPUT#define GPIO_MODE_IT_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_FALLING)#define TRIGGER_FALLING (0x2UL << TRIGGER_MODE_Pos)definition of BSP_LED_Toggledefinition of Leddefinition of BSP_LED_Offdefinition of BSP_LED_Ondefinition of BSP_LED_DeInitdefinition of BSP_LED_Init#define __HAL_RCC_GPIOJ_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOJEN RCC_AHB1ENR_GPIOJEN_Msk#define RCC_AHB1ENR_GPIOJEN_Msk (0x1UL << RCC_AHB1ENR_GPIOJEN_Pos)#define RCC_AHB1ENR_GPIOJEN_Pos (9U)#define GPIO_MODE_OUTPUT_PP (MODE_OUTPUT | OUTPUT_PP)#define MODE_OUTPUT (0x1UL << GPIO_MODE_Pos)definition of BSP_GetVersion#define __STM32F769I_EVAL_BSP_VERSION ((__STM32F769I_EVAL_BSP_VERSION_MAIN << 24) |(__STM32F769I_EVAL_BSP_VERSION_SUB1 << 16) |(__STM32F769I_EVAL_BSP_VERSION_SUB2 << 8 ) |(__STM32F769I_EVAL_BSP_VERSION_RC))#define __STM32F769I_EVAL_BSP_VERSION_MAIN (0x02)#define __STM32F769I_EVAL_BSP_VERSION_SUB1 (0x01)#define __STM32F769I_EVAL_BSP_VERSION_SUB2 (0x01)#define __STM32F769I_EVAL_BSP_VERSION_RC (0x00)definition of hEvalADCdefinition of hEvalI2c#define GPIO_AF7_USART1 ((uint8_t)0x07U)definition of COM_RX_AFdefinition of COM_TX_AFdefinition of COM_RX_PINdefinition of COM_TX_PIN#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)#define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL)definition of COM_RX_PORTdefinition of COM_TX_PORT#define USART1 ((USART_TypeDef *) USART1_BASE)#define USART1_BASE (APB2PERIPH_BASE + 0x1000UL)definition of COM_USARTdefinition of BUTTON_IRQn#define GPIO_PIN_13 ((uint16_t)0x2000U)definition of BUTTON_PIN#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)#define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL)definition of BUTTON_PORT#define GPIO_PIN_15 ((uint16_t)0x8000U)#define GPIO_PIN_0 ((uint16_t)0x0001U)#define GPIO_PIN_1 ((uint16_t)0x0002U)#define GPIO_PIN_3 ((uint16_t)0x0008U)definition of GPIO_PIN#define GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE)#define GPIOJ_BASE (AHB1PERIPH_BASE + 0x2400UL)definition of GPIO_PORT#if defined(USE_LCD_HDMI)declaration of OTM8009A_IO_Delaydeclaration of Delaydeclaration of TS_IO_Delaydeclaration of TS_IO_WriteMultipledeclaration of Addrdeclaration of Regdeclaration of Bufferdeclaration of Lengthdeclaration of TS_IO_ReadMultipledeclaration of TS_IO_Readdeclaration of TS_IO_Writedeclaration of TS_IO_Initdeclaration of EEPROM_IO_IsDeviceReadydeclaration of DevAddressdeclaration of Trialsdeclaration of EEPROM_IO_ReadDatadeclaration of MemAddressdeclaration of pBufferdeclaration of BufferSizedeclaration of EEPROM_IO_WriteDatadeclaration of EEPROM_IO_Initdeclaration of CAMERA_IO_Readdeclaration of CAMERA_IO_Writedeclaration of CAMERA_Delaydeclaration of CAMERA_IO_Initdeclaration of AUDIO_IO_Delaydeclaration of AUDIO_IO_Readdeclaration of AUDIO_IO_Writedeclaration of AUDIO_IO_DeInitdeclaration of AUDIO_IO_Initdeclaration of IOE_WriteMultipledeclaration of I2Cx_Errordeclaration of I2Cx_IsDeviceReadydeclaration of I2Cx_WriteMultipledeclaration of MemAddress as MemAddSizedeclaration of I2Cx_ReadMultipledeclaration of I2Cx_Readdeclaration of I2Cx_Writedeclaration of I2Cx_Initdeclaration of I2Cx_MspInitdefinition of BSP_IO_TogglePindefinition of IoPindefinition of BSP_IO_ReadPindefinition of BSP_IO_WritePindefinition of BSP_IO_ConfigIrqOutPindefinition of IoIrqOutPinPolaritydefinition of IoIrqOutPinTypedefinition of BSP_IO_ConfigPindefinition of IoModedefinition of BSP_IO_ITClearPindefinition of IO_Pins_To_Cleardefinition of BSP_IO_ITCleardefinition of BSP_IO_ITGetStatusdefinition of BSP_IO_DeInit#define NULL ((void *)0)definition of BSP_IO_Initdefinition of mfxstm32l152Identifierdefinition of IoDrv#define OTM8009A_480X800_FREQUENCY_DIVIDER 2#define OTM8009A_CMD_ID3 0xDC#define OTM8009A_CMD_ID2 0xDB#define OTM8009A_CMD_RDSCNL 0x45#define OTM8009A_CMD_WRTESCN 0x44#define OTM8009A_CMD_RAMRDC 0x3E#define OTM8009A_CMD_RAMWRC 0x3C#define OTM8009A_CMD_IDMON 0x39#define OTM8009A_CMD_IDMOFF 0x38#define OTM8009A_MADCTR_MODE_PORTRAIT 0x00#define OTM8009A_TEEON_TELOM_VBLANKING_AND_HBLANKING_INFO 0x01#define OTM8009A_TEEON_TELOM_VBLANKING_INFO_ONLY 0x00#define OTM8009A_CMD_TEEON 0x35#define OTM8009A_CMD_TEOFF 0x34#define OTM8009A_CMD_PLTAR 0x30#define OTM8009A_CMD_RAMRD 0x2E#define OTM8009A_CMD_DISPOFF 0x28#define OTM8009A_CMD_PTLON 0x12#define OTM8009A_CMD_SLPIN 0x10#define OTM8009A_CMD_RDDCOLMOD 0x0C#define OTM8009A_CMD_RDDMADCTL 0x0B#define OTM8009A_CMD_SWRESET 0x01#define OTM8009A_800X480_VFP OTM8009A_480X800_HFP#define OTM8009A_800X480_VBP OTM8009A_480X800_HBP#define OTM8009A_800X480_VSYNC OTM8009A_480X800_HSYNC#define OTM8009A_800X480_HFP OTM8009A_480X800_VFP#define OTM8009A_800X480_HBP OTM8009A_480X800_VBP#define OTM8009A_800X480_HSYNC OTM8009A_480X800_VSYNC#define OTM8009A_480X800_VFP ((uint16_t)16)#define OTM8009A_480X800_VBP ((uint16_t)15)#define OTM8009A_480X800_VSYNC ((uint16_t)1)#define OTM8009A_480X800_HFP ((uint16_t)34)#define OTM8009A_480X800_HBP ((uint16_t)34)#define OTM8009A_480X800_HSYNC ((uint16_t)2)#define OTM8009A_800X480_HEIGHT ((uint16_t)480)#define OTM8009A_800X480_WIDTH ((uint16_t)800)#define OTM8009A_480X800_HEIGHT ((uint16_t)800)#define OTM8009A_480X800_WIDTH ((uint16_t)480)#define OTM8009A_ORIENTATION_PORTRAIT ((uint32_t)0x00)#define OTM8009A_ID 0x40#define __OTM8009A_H#ifndef __OTM8009A_H#if defined ( __GNUC__ ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))#ifndef __weakdeclaration of OTM8009A_ReadIDdeclaration of OTM8009A_Initdeclaration of ColorCodingdeclaration of orientationdeclaration of DSI_IO_ReadCmddeclaration of pDatadeclaration of Sizedeclaration of DSI_IO_WriteCmddeclaration of NbrParamsdeclaration of pParams#define __GNUC__ 14#include <stddef.h>#include "Legacy/stm32_hal_legacy.h"#include "stm32f7xx.h"declaration of HAL_LockTypeDefdeclaration of HAL_StatusTypeDef#define __NOINLINE __attribute__ ( (noinline) )#define __RAM_FUNC __attribute__((section(".RamFunc")))#define ALIGN_32BYTES(buf) buf __attribute__ ((aligned (32)))#define __ALIGN_BEGIN#define __ALIGN_END __attribute__ ((aligned (4)))#define __packed __attribute__((__packed__))#define __HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0U)#define __HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0U)#define __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U)#define __HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0)#define HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == 0U)#define HAL_IS_BIT_SET(REG,BIT) (((REG) & (BIT)) == (BIT))#define HAL_MAX_DELAY 0xFFFFFFFFU#define __STM32F7xx_HAL_DEF#ifndef __STM32F7xx_HAL_DEF#if !defined(UNUSED)#if (USE_RTOS == 1U)#else#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)#ifndef __packed#elif defined ( __GNUC__ ) && !defined (__CC_ARM)#ifndef __ALIGN_BEGIN#ifndef __ALIGN_END#if defined (__CC_ARM)#elif defined (__ICCARM__)#if defined (__GNUC__)#elif defined (__CC_ARM)#if defined ( __CC_ARM ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))#elif defined ( __ICCARM__ )#elif defined ( __GNUC__ )#if defined ( __CC_ARM ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) || defined ( __GNUC__ )#define USE_RTOS 0U#define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE ((uint16_t)0x0200)#define SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED ((uint16_t)0x0000)#define SDRAM_MODEREG_OPERATING_MODE_STANDARD ((uint16_t)0x0000)#define SDRAM_MODEREG_CAS_LATENCY_3 ((uint16_t)0x0030)#define SDRAM_MODEREG_CAS_LATENCY_2 ((uint16_t)0x0020)#define SDRAM_MODEREG_BURST_TYPE_INTERLEAVED ((uint16_t)0x0008)#define SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL ((uint16_t)0x0000)#define SDRAM_MODEREG_BURST_LENGTH_8 ((uint16_t)0x0004)#define SDRAM_MODEREG_BURST_LENGTH_4 ((uint16_t)0x0002)#define SDRAM_MODEREG_BURST_LENGTH_2 ((uint16_t)0x0001)#define SDRAM_MODEREG_BURST_LENGTH_1 ((uint16_t)0x0000)#define BSP_SDRAM_DMA_IRQHandler DMA2_Stream0_IRQHandler#define SDRAM_DMAx_IRQn DMA2_Stream0_IRQn#define SDRAM_DMAx_STREAM DMA2_Stream0#define SDRAM_DMAx_CHANNEL DMA_CHANNEL_0#define __DMAx_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE#define __DMAx_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE#define SDRAM_TIMEOUT ((uint32_t)0xFFFF)#define REFRESH_COUNT ((uint32_t)0x0603)#define SDCLOCK_PERIOD FMC_SDRAM_CLOCK_PERIOD_2#define SDRAM_MEMORY_WIDTH FMC_SDRAM_MEM_BUS_WIDTH_32#define SDRAM_DEVICE_SIZE ((uint32_t)0x2000000)#define SDRAM_DEVICE_ADDR ((uint32_t)0xC0000000)#define SDRAM_ERROR ((uint8_t)0x01)#define SDRAM_OK ((uint8_t)0x00)#define __STM32F769I_EVAL_SDRAM_H#ifndef __STM32F769I_EVAL_SDRAM_Hdeclaration of BSP_SDRAM_MspDeInitdeclaration of hsdramdeclaration of Paramsdeclaration of BSP_SDRAM_MspInitdeclaration of BSP_SDRAM_Sendcmddeclaration of SdramCmddeclaration of BSP_SDRAM_WriteData_DMAdeclaration of uwStartAddressdeclaration of uwDataSizedeclaration of BSP_SDRAM_WriteDatadeclaration of BSP_SDRAM_ReadData_DMAdeclaration of BSP_SDRAM_ReadDatadeclaration of BSP_SDRAM_Initialization_sequencedeclaration of RefreshCountdeclaration of BSP_SDRAM_DeInitdeclaration of BSP_SDRAM_Initdeclaration of sFONTdefinition of _tFontdefinition of Heightdefinition of Widthdefinition of table#define LINE(x) ((x) * (((sFONT *)BSP_LCD_GetFont())->Height))#define __FONTS_H#ifndef __FONTS_Hdeclaration of Font8declaration of Font12declaration of Font16declaration of Font20declaration of Font24#include <string.h>#include "../../../Utilities/Fonts/fonts.h"#include "stm32f769i_eval_sdram.h"#include "../Components/otm8009a/otm8009a.h"declaration of LCD_OrientationTypeDefdeclaration of Text_AlignModeTypdefdeclaration of pPointdeclaration of Pointdeclaration of LCD_DrawPropTypeDefdefinition of pFontdefinition of BackColordefinition of TextColor#define LCD_DSI_PIXEL_DATA_FMT_RBG565 DSI_RGB565#define LCD_DSI_PIXEL_DATA_FMT_RBG888 DSI_RGB888#define LCD_DEFAULT_FONT Font24#define LCD_COLOR_TRANSPARENT ((uint32_t) 0xFF000000)#define LCD_COLOR_ORANGE ((uint32_t) 0xFFFFA500)#define LCD_COLOR_BROWN ((uint32_t) 0xFFA52A2A)#define LCD_COLOR_BLACK ((uint32_t) 0xFF000000)#define LCD_COLOR_DARKGRAY ((uint32_t) 0xFF404040)#define LCD_COLOR_GRAY ((uint32_t) 0xFF808080)#define LCD_COLOR_LIGHTGRAY ((uint32_t) 0xFFD3D3D3)#define LCD_COLOR_WHITE ((uint32_t) 0xFFFFFFFF)#define LCD_COLOR_DARKYELLOW ((uint32_t) 0xFF808000)#define LCD_COLOR_DARKMAGENTA ((uint32_t) 0xFF800080)#define LCD_COLOR_DARKCYAN ((uint32_t) 0xFF008080)#define LCD_COLOR_DARKRED ((uint32_t) 0xFF800000)#define LCD_COLOR_DARKGREEN ((uint32_t) 0xFF008000)#define LCD_COLOR_DARKBLUE ((uint32_t) 0xFF000080)#define LCD_COLOR_LIGHTYELLOW ((uint32_t) 0xFFFFFF80)#define LCD_COLOR_LIGHTMAGENTA ((uint32_t) 0xFFFF80FF)#define LCD_COLOR_LIGHTCYAN ((uint32_t) 0xFF80FFFF)#define LCD_COLOR_LIGHTRED ((uint32_t) 0xFFFF8080)#define LCD_COLOR_LIGHTGREEN ((uint32_t) 0xFF80FF80)#define LCD_COLOR_LIGHTBLUE ((uint32_t) 0xFF8080FF)#define LCD_COLOR_YELLOW ((uint32_t) 0xFFFFFF00)#define LCD_COLOR_MAGENTA ((uint32_t) 0xFFFF00FF)#define LCD_COLOR_CYAN ((uint32_t) 0xFF00FFFF)#define LCD_COLOR_RED ((uint32_t) 0xFFFF0000)#define LCD_COLOR_GREEN ((uint32_t) 0xFF00FF00)#define LCD_COLOR_BLUE ((uint32_t) 0xFF0000FF)#define LCD_OTM8009A_ID ((uint32_t) 0)#define LCD_TIMEOUT 0x02#define LCD_ERROR 0x01#define LCD_OK 0x00#define LTDC_DEFAULT_ACTIVE_LAYER LTDC_ACTIVE_LAYER_FOREGROUND#define LTDC_NB_OF_LAYERS ((uint32_t) 2)#define LTDC_ACTIVE_LAYER_FOREGROUND ((uint32_t) 1)#define LTDC_ACTIVE_LAYER_BACKGROUND ((uint32_t) 0)#define LTDC_MAX_LAYER_NUMBER ((uint32_t) 2)#define LCD_FB_START_ADDRESS ((uint32_t)0xC0000000)#define LCD_LayerCfgTypeDef LTDC_LayerCfgTypeDef#define BSP_LCD_LTDC_ER_IRQHandler LTDC_ER_IRQHandler#define BSP_LCD_LTDC_IRQHandler LTDC_IRQHandler#define BSP_LCD_DSI_IRQHandler DSI_IRQHandler#define BSP_LCD_DMA2D_IRQHandler DMA2D_IRQHandler#define __STM32F769I_EVAL_LCD_H#ifndef __STM32F769I_EVAL_LCD_Hdeclaration of hdma2d_evaldeclaration of BSP_LCD_SetBrightnessdeclaration of BrightnessValuedeclaration of BSP_LCD_DisplayOndeclaration of BSP_LCD_DisplayOffdeclaration of BSP_LCD_FillEllipsedeclaration of Xposdeclaration of Yposdeclaration of XRadiusdeclaration of YRadiusdeclaration of BSP_LCD_FillPolygondeclaration of Pointsdeclaration of PointCountdeclaration of BSP_LCD_FillCircledeclaration of Radiusdeclaration of BSP_LCD_FillRectdeclaration of Widthdeclaration of Heightdeclaration of BSP_LCD_DrawBitmapdeclaration of pbmpdeclaration of BSP_LCD_DrawEllipsedeclaration of BSP_LCD_DrawPolygondeclaration of BSP_LCD_DrawCircledeclaration of BSP_LCD_DrawRectdeclaration of BSP_LCD_DrawLinedeclaration of x1declaration of y1declaration of x2declaration of y2declaration of BSP_LCD_DrawVLinedeclaration of BSP_LCD_DrawHLinedeclaration of BSP_LCD_DisplayChardeclaration of Asciideclaration of BSP_LCD_DisplayStringAtdeclaration of Textdeclaration of Modedeclaration of BSP_LCD_DisplayStringAtLinedeclaration of Linedeclaration of ptrdeclaration of BSP_LCD_ClearStringLinedeclaration of BSP_LCD_Cleardeclaration of Colordeclaration of BSP_LCD_DrawPixeldeclaration of RGB_Code as pixeldeclaration of BSP_LCD_ReadPixeldeclaration of BSP_LCD_GetFontdeclaration of BSP_LCD_SetFontdeclaration of fontsdeclaration of BSP_LCD_GetBackColordeclaration of BSP_LCD_SetBackColordeclaration of BSP_LCD_GetTextColordeclaration of BSP_LCD_SetTextColordeclaration of BSP_LCD_SetLayerVisibledeclaration of LayerIndexdeclaration of Statedeclaration of BSP_LCD_SelectLayerdeclaration of BSP_LCD_SetLayerWindowdeclaration of BSP_LCD_ResetColorKeyingdeclaration of BSP_LCD_SetColorKeyingdeclaration of RGBValuedeclaration of BSP_LCD_SetLayerAddressdeclaration of Addressdeclaration of BSP_LCD_SetTransparencydeclaration of Transparencydeclaration of BSP_LCD_LayerDefaultInitdeclaration of FB_Addressdeclaration of BSP_LCD_SetYSizedeclaration of imageHeightPixelsdeclaration of BSP_LCD_SetXSizedeclaration of imageWidthPixelsdeclaration of BSP_LCD_GetYSizedeclaration of BSP_LCD_GetXSizedeclaration of BSP_LCD_Resetdeclaration of BSP_LCD_MspInitdeclaration of BSP_LCD_MspDeInitdeclaration of BSP_LCD_InitExdeclaration of BSP_LCD_Init#include "fonts.h"definition of Font24definition of Font24_Tabledefinition of Font20definition of Font20_Tabledefinition of Font16definition of Font16_Tabledefinition of Font12definition of Font12_Tabledefinition of Font8definition of Font8_Table#include "../../../Utilities/Fonts/font8.c"#include "../../../Utilities/Fonts/font12.c"#include "../../../Utilities/Fonts/font16.c"#include "../../../Utilities/Fonts/font20.c"#include "../../../Utilities/Fonts/font24.c"#include "stm32f769i_eval_lcd.h"definition of LL_ConvertLineToARGB8888definition of pSrcdefinition of pDstdefinition of xSizedefinition of ColorMode#define DMA2D_M2M_PFC DMA2D_CR_MODE_0#define DMA2D_CR_MODE_0 (0x1UL << DMA2D_CR_MODE_Pos)#define DMA2D_CR_MODE_Pos (16U)#define DMA2D_OUTPUT_ARGB8888 0x00000000U#define DMA2D_NO_MODIF_ALPHA 0x00000000U#define MAX_DMA2D_LAYER 2U#define DMA2D ((DMA2D_TypeDef *)DMA2D_BASE)#define DMA2D_BASE (AHB1PERIPH_BASE + 0xB000UL)definition of LL_FillBufferdefinition of LayerIndexdefinition of ySizedefinition of OffLinedefinition of ColorIndex#define DMA2D_R2M DMA2D_CR_MODE#define DMA2D_CR_MODE DMA2D_CR_MODE_Msk#define DMA2D_CR_MODE_Msk (0x3UL << DMA2D_CR_MODE_Pos)definition of FillTriangledefinition of x1definition of x2definition of x3definition of y1definition of y2definition of y3definition of deltaxdefinition of deltaydefinition of xdefinition of ydefinition of xinc1definition of xinc2definition of yinc1definition of yinc2definition of dendefinition of numdefinition of numadddefinition of numpixelsdefinition of curpixel#define ABS(X) ((X) > 0 ? (X) : -(X))definition of DrawChardefinition of Xposdefinition of Yposdefinition of cdefinition of idefinition of jdefinition of heightdefinition of widthdefinition of offsetdefinition of pchardefinition of linedefinition of BSP_LCD_DrawPixeldefinition of RGB_Code#define MAX_LAYER 2Udefinition of BSP_LCD_MspInit#define __HAL_RCC_LTDC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); UNUSED(tmpreg); } while(0)#define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk#define RCC_APB2ENR_LTDCEN_Msk (0x1UL << RCC_APB2ENR_LTDCEN_Pos)#define RCC_APB2ENR_LTDCEN_Pos (26U)#define __HAL_RCC_LTDC_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_LTDCRST))#define RCC_APB2RSTR_LTDCRST RCC_APB2RSTR_LTDCRST_Msk#define RCC_APB2RSTR_LTDCRST_Msk (0x1UL << RCC_APB2RSTR_LTDCRST_Pos)#define RCC_APB2RSTR_LTDCRST_Pos (26U)#define __HAL_RCC_LTDC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_LTDCRST))#define __HAL_RCC_DMA2D_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_DMA2DEN RCC_AHB1ENR_DMA2DEN_Msk#define RCC_AHB1ENR_DMA2DEN_Msk (0x1UL << RCC_AHB1ENR_DMA2DEN_Pos)#define RCC_AHB1ENR_DMA2DEN_Pos (23U)#define __HAL_RCC_DMA2D_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2DRST))#define RCC_AHB1RSTR_DMA2DRST RCC_AHB1RSTR_DMA2DRST_Msk#define RCC_AHB1RSTR_DMA2DRST_Msk (0x1UL << RCC_AHB1RSTR_DMA2DRST_Pos)#define RCC_AHB1RSTR_DMA2DRST_Pos (23U)#define __HAL_RCC_DMA2D_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2DRST))#define __HAL_RCC_DSI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN); UNUSED(tmpreg); } while(0)#define RCC_APB2ENR_DSIEN RCC_APB2ENR_DSIEN_Msk#define RCC_APB2ENR_DSIEN_Msk (0x1UL << RCC_APB2ENR_DSIEN_Pos)#define RCC_APB2ENR_DSIEN_Pos (27U)#define __HAL_RCC_DSI_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_DSIRST))#define RCC_APB2RSTR_DSIRST RCC_APB2RSTR_DSIRST_Msk#define RCC_APB2RSTR_DSIRST_Msk (0x1UL << RCC_APB2RSTR_DSIRST_Pos)#define RCC_APB2RSTR_DSIRST_Pos (27U)#define __HAL_RCC_DSI_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DSIRST))definition of BSP_LCD_MspDeInit#define __HAL_RCC_LTDC_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_LTDCEN))#define __HAL_RCC_DMA2D_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2DEN))#define __HAL_RCC_DSI_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_DSIEN))definition of LCD_IO_GetID#define LCD_DSI_ID 0x11#define DSI_DCS_SHORT_PKT_WRITE_P1 0x00000015U#define DSI_DCS_LONG_PKT_WRITE 0x00000039Udefinition of BSP_LCD_SetBrightnessdefinition of BrightnessValuedefinition of BSP_LCD_DisplayOffdefinition of BSP_LCD_DisplayOndefinition of BSP_LCD_FillEllipsedefinition of XRadiusdefinition of YRadiusdefinition of errdefinition of e2definition of Kdefinition of rad1definition of rad2definition of BSP_LCD_FillPolygondefinition of Pointsdefinition of PointCountdefinition of X2definition of Y2definition of X_centerdefinition of Y_centerdefinition of X_firstdefinition of Y_firstdefinition of pixelXdefinition of pixelYdefinition of counterdefinition of IMAGE_LEFTdefinition of IMAGE_RIGHTdefinition of IMAGE_TOPdefinition of IMAGE_BOTTOM#define POLY_X(Z) ((int32_t)((Points + (Z))->X))#define POLY_Y(Z) ((int32_t)((Points + (Z))->Y))definition of BSP_LCD_FillCircledefinition of Radiusdefinition of Ddefinition of CurXdefinition of CurYdefinition of BSP_LCD_FillRectdefinition of Xaddressdefinition of BSP_LCD_DrawBitmapdefinition of pbmpdefinition of indexdefinition of bit_pixeldefinition of Addressdefinition of InputColorMode#define DMA2D_INPUT_ARGB8888 0x00000000U#define DMA2D_INPUT_RGB565 0x00000002U#define DMA2D_INPUT_RGB888 0x00000001Udefinition of BSP_LCD_DrawEllipsedefinition of BSP_LCD_DrawPolygondefinition of BSP_LCD_DrawCircledefinition of BSP_LCD_DrawRectdefinition of BSP_LCD_DrawLinedefinition of BSP_LCD_DrawVLinedefinition of BSP_LCD_DrawHLinedefinition of BSP_LCD_DisplayStringAtLinedefinition of Linedefinition of ptrdefinition of BSP_LCD_DisplayStringAtdefinition of Textdefinition of Modedefinition of refcolumndefinition of sizedefinition of xsizedefinition of BSP_LCD_DisplayChardefinition of Asciidefinition of BSP_LCD_ClearStringLinedefinition of color_backupdefinition of BSP_LCD_Cleardefinition of Colordefinition of BSP_LCD_ReadPixel#define LTDC_PIXEL_FORMAT_ARGB8888 0x00000000U#define LTDC_PIXEL_FORMAT_RGB888 0x00000001U#define LTDC_PIXEL_FORMAT_RGB565 0x00000002U#define LTDC_PIXEL_FORMAT_ARGB4444 0x00000004U#define LTDC_PIXEL_FORMAT_AL88 0x00000007Udefinition of BSP_LCD_GetFontdefinition of BSP_LCD_SetFontdefinition of fontsdefinition of BSP_LCD_GetBackColordefinition of BSP_LCD_SetBackColordefinition of BSP_LCD_GetTextColordefinition of BSP_LCD_SetTextColordefinition of BSP_LCD_ResetColorKeyingdefinition of BSP_LCD_SetColorKeyingdefinition of RGBValuedefinition of BSP_LCD_SetLayerWindowdefinition of BSP_LCD_SetLayerAddressdefinition of BSP_LCD_SetTransparencydefinition of Transparencydefinition of BSP_LCD_SetLayerVisibledefinition of State#define __HAL_LTDC_LAYER_ENABLE(__HANDLE__,__LAYER__) ((LTDC_LAYER((__HANDLE__), (__LAYER__)))->CR |= (uint32_t)LTDC_LxCR_LEN)#define LTDC_LAYER(__HANDLE__,__LAYER__) ((LTDC_Layer_TypeDef *)((uint32_t)( ((uint32_t)((__HANDLE__)->Instance)) + 0x84U + (0x80U*(__LAYER__)))))#define LTDC_LxCR_LEN LTDC_LxCR_LEN_Msk#define LTDC_LxCR_LEN_Msk (0x1UL << LTDC_LxCR_LEN_Pos)#define LTDC_LxCR_LEN_Pos (0U)#define __HAL_LTDC_LAYER_DISABLE(__HANDLE__,__LAYER__) ((LTDC_LAYER((__HANDLE__), (__LAYER__)))->CR &= ~(uint32_t)LTDC_LxCR_LEN)#define LTDC_SRCR_IMR LTDC_SRCR_IMR_Msk#define __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG(__HANDLE__) ((__HANDLE__)->Instance->SRCR |= LTDC_SRCR_IMR)#define __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG#define LTDC_SRCR_IMR_Msk (0x1UL << LTDC_SRCR_IMR_Pos)#define LTDC_SRCR_IMR_Pos (0U)definition of BSP_LCD_SelectLayerdefinition of BSP_LCD_LayerDefaultInitdefinition of FB_Addressdefinition of Layercfg#define LTDC_BLENDING_FACTOR1_PAxCA 0x00000600U#define LTDC_BLENDING_FACTOR2_PAxCA 0x00000007Udefinition of BSP_LCD_SetYSizedefinition of imageHeightPixelsdefinition of BSP_LCD_SetXSizedefinition of imageWidthPixelsdefinition of BSP_LCD_GetYSizedefinition of BSP_LCD_GetXSizedefinition of BSP_LCD_Reset#define __HAL_RCC_GPIOK_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOKEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOKEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOKEN RCC_AHB1ENR_GPIOKEN_Msk#define RCC_AHB1ENR_GPIOKEN_Msk (0x1UL << RCC_AHB1ENR_GPIOKEN_Pos)#define RCC_AHB1ENR_GPIOKEN_Pos (10U)#define GPIO_PIN_7 ((uint16_t)0x0080U)#define GPIO_SPEED_FREQ_VERY_HIGH ((uint32_t)0x00000003U)#define GPIOK ((GPIO_TypeDef *) GPIOK_BASE)#define GPIOK_BASE (AHB1PERIPH_BASE + 0x2800UL)definition of BSP_LCD_InitExdefinition of dsiPllInitdefinition of PeriphClkInitStructdefinition of LcdClockdefinition of read_iddefinition of laneByteClk_kHzdefinition of VSAdefinition of VBPdefinition of VFPdefinition of VACTdefinition of HSAdefinition of HBPdefinition of HFPdefinition of HACT#define DSI ((DSI_TypeDef *)DSI_BASE)#define DSI_BASE (APB2PERIPH_BASE + 0x6C00UL)#define DSI_PLL_IN_DIV5 0x00000005U#define DSI_PLL_OUT_DIV1 0x00000000U#define DSI_TWO_DATA_LANES 1U#define DSI_RGB888 0x00000005U#define DSI_VSYNC_ACTIVE_HIGH 0x00000000U#define DSI_HSYNC_ACTIVE_HIGH 0x00000000U#define DSI_DATA_ENABLE_ACTIVE_HIGH 0x00000000U#define DSI_VID_MODE_BURST 2U#define DSI_LP_COMMAND_ENABLE DSI_VMCR_LPCE#define DSI_VMCR_LPCE DSI_VMCR_LPCE_Msk#define DSI_VMCR_LPCE_Msk (0x1UL << DSI_VMCR_LPCE_Pos)#define DSI_VMCR_LPCE_Pos (15U)#define DSI_LP_HFP_ENABLE DSI_VMCR_LPHFPE#define DSI_VMCR_LPHFPE DSI_VMCR_LPHFPE_Msk#define DSI_VMCR_LPHFPE_Msk (0x1UL << DSI_VMCR_LPHFPE_Pos)#define DSI_VMCR_LPHFPE_Pos (13U)#define DSI_LP_HBP_ENABLE DSI_VMCR_LPHBPE#define DSI_VMCR_LPHBPE DSI_VMCR_LPHBPE_Msk#define DSI_VMCR_LPHBPE_Msk (0x1UL << DSI_VMCR_LPHBPE_Pos)#define DSI_VMCR_LPHBPE_Pos (12U)#define DSI_LP_VACT_ENABLE DSI_VMCR_LPVAE#define DSI_VMCR_LPVAE DSI_VMCR_LPVAE_Msk#define DSI_VMCR_LPVAE_Msk (0x1UL << DSI_VMCR_LPVAE_Pos)#define DSI_VMCR_LPVAE_Pos (11U)#define DSI_LP_VFP_ENABLE DSI_VMCR_LPVFPE#define DSI_VMCR_LPVFPE DSI_VMCR_LPVFPE_Msk#define DSI_VMCR_LPVFPE_Msk (0x1UL << DSI_VMCR_LPVFPE_Pos)#define DSI_VMCR_LPVFPE_Pos (10U)#define DSI_LP_VBP_ENABLE DSI_VMCR_LPVBPE#define DSI_VMCR_LPVBPE DSI_VMCR_LPVBPE_Msk#define DSI_VMCR_LPVBPE_Msk (0x1UL << DSI_VMCR_LPVBPE_Pos)#define DSI_VMCR_LPVBPE_Pos (9U)#define DSI_LP_VSYNC_ENABLE DSI_VMCR_LPVSAE#define DSI_VMCR_LPVSAE DSI_VMCR_LPVSAE_Msk#define DSI_VMCR_LPVSAE_Msk (0x1UL << DSI_VMCR_LPVSAE_Pos)#define DSI_VMCR_LPVSAE_Pos (8U)#define RCC_PERIPHCLK_LTDC ((uint32_t)0x00000008U)#define RCC_PLLSAIDIVR_2 ((uint32_t)0x00000000U)#define LTDC_PCPOLARITY_IPC 0x00000000U#define LTDC ((LTDC_TypeDef *)LTDC_BASE)#define LTDC_BASE (APB2PERIPH_BASE + 0x6800UL)#define HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfigdefinition of BSP_LCD_Initdefinition of DrawPropdefinition of ActiveLayerdefinition of lcd_y_sizedefinition of lcd_x_sizedefinition of hdsi_evaldefinition of hltdc_evaldefinition of hdma2d_evaldefinition of hdsivideo_handle#define LCD_DSI_ID_REG 0xA8#if !defined(DATA_IN_ExtSDRAM)declaration of LCD_IO_GetIDdeclaration of LL_ConvertLineToARGB8888declaration of pSrcdeclaration of pDstdeclaration of xSizedeclaration of ColorModedeclaration of LL_FillBufferdeclaration of ySizedeclaration of OffLinedeclaration of ColorIndexdeclaration of FillTriangledeclaration of x3declaration of y3declaration of DrawChardeclaration of c#define SD_DetectIRQHandler() HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8)#define BSP_SDMMC2_IRQHandler SDMMC2_IRQHandler#define BSP_SDMMC2_DMA_Rx_IRQHandler DMA2_Stream0_IRQHandler#define BSP_SDMMC2_DMA_Tx_IRQHandler DMA2_Stream5_IRQHandler#define SD2_DMAx_Rx_IRQn DMA2_Stream0_IRQn#define SD2_DMAx_Tx_IRQn DMA2_Stream5_IRQn#define SD2_DMAx_Rx_STREAM DMA2_Stream0#define SD2_DMAx_Tx_STREAM DMA2_Stream5#define SD2_DMAx_Rx_CHANNEL DMA_CHANNEL_11#define SD2_DMAx_Tx_CHANNEL DMA_CHANNEL_11#define BSP_SDMMC1_IRQHandler SDMMC1_IRQHandler#define BSP_SDMMC1_DMA_Rx_IRQHandler DMA2_Stream3_IRQHandler#define BSP_SDMMC1_DMA_Tx_IRQHandler DMA2_Stream6_IRQHandler#define SD1_DMAx_Rx_IRQn DMA2_Stream3_IRQn#define SD1_DMAx_Tx_IRQn DMA2_Stream6_IRQn#define SD1_DMAx_Rx_STREAM DMA2_Stream3#define SD1_DMAx_Tx_STREAM DMA2_Stream6#define SD1_DMAx_Rx_CHANNEL DMA_CHANNEL_4#define SD1_DMAx_Tx_CHANNEL DMA_CHANNEL_4#define __DMAx_TxRx_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE#define SD_DATATIMEOUT ((uint32_t)100000000)#define SD_CARD2 ((uint32_t)0x01)#define SD_CARD1 ((uint32_t)0x00)#define SD_NOT_PRESENT ((uint8_t)0x00)#define SD_PRESENT ((uint8_t)0x01)#define SD_TRANSFER_BUSY ((uint8_t)0x01)#define SD_TRANSFER_OK ((uint8_t)0x00)#define MSD_ERROR_SD_NOT_PRESENT ((uint8_t)0x02)#define MSD_ERROR ((uint8_t)0x01)#define MSD_OK ((uint8_t)0x00)#define BSP_SD_CardInfo HAL_SD_CardInfoTypeDef#define __STM32F769I_EVAL_SD_H#ifndef __STM32F769I_EVAL_SD_Hdeclaration of BSP_SD_ReadCpltCallbackdeclaration of SdCarddeclaration of BSP_SD_WriteCpltCallbackdeclaration of BSP_SD_AbortCallbackdeclaration of BSP_SD_MspDeInitdeclaration of hsddeclaration of BSP_SD_MspInitdeclaration of BSP_SD_IsDetectedExdeclaration of BSP_SD_IsDetecteddeclaration of BSP_SD_GetCardInfoExdeclaration of CardInfodeclaration of BSP_SD_GetCardInfodeclaration of BSP_SD_GetCardStateExdeclaration of BSP_SD_GetCardStatedeclaration of BSP_SD_EraseExdeclaration of StartAddrdeclaration of EndAddrdeclaration of BSP_SD_Erasedeclaration of BSP_SD_WriteBlocks_DMAExdeclaration of WriteAddrdeclaration of NumOfBlocksdeclaration of BSP_SD_WriteBlocks_DMAdeclaration of BSP_SD_ReadBlocks_DMAExdeclaration of ReadAddrdeclaration of BSP_SD_ReadBlocks_DMAdeclaration of BSP_SD_WriteBlocksExdeclaration of Timeoutdeclaration of BSP_SD_WriteBlocksdeclaration of BSP_SD_ReadBlocksExdeclaration of BSP_SD_ReadBlocksdeclaration of BSP_SD_ITConfigExdeclaration of BSP_SD_ITConfigdeclaration of BSP_SD_DeInitExdeclaration of BSP_SD_DeInitdeclaration of BSP_SD_InitExdeclaration of BSP_SD_Init#include "stm32f769i_eval_sd.h"definition of BSP_SD_ReadCpltCallbackdefinition of SdCarddefinition of BSP_SD_WriteCpltCallbackdefinition of BSP_SD_AbortCallbackdefinition of HAL_SD_RxCpltCallbackdefinition of hsddefinition of HAL_SD_TxCpltCallbackdefinition of HAL_SD_AbortCallbackdefinition of BSP_SD_GetCardInfoExdefinition of CardInfodefinition of BSP_SD_GetCardInfodefinition of BSP_SD_GetCardStateEx#define HAL_SD_CARD_TRANSFER 0x00000004Udefinition of BSP_SD_GetCardStatedefinition of BSP_SD_MspDeInitdefinition of Paramsdefinition of dma_rx_handledefinition of dma_tx_handledefinition of dma_rx_handle2definition of dma_tx_handle2#define SDMMC1 ((SDMMC_TypeDef *) SDMMC1_BASE)#define SDMMC1_BASE (APB2PERIPH_BASE + 0x2C00UL)#define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)#define DMA2_Stream3_BASE (DMA2_BASE + 0x058UL)#define DMA2_BASE (AHB1PERIPH_BASE + 0x6400UL)#define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)#define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL)#define __HAL_RCC_SDMMC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SDMMC1EN))#define RCC_APB2ENR_SDMMC1EN RCC_APB2ENR_SDMMC1EN_Msk#define RCC_APB2ENR_SDMMC1EN_Msk (0x1UL << RCC_APB2ENR_SDMMC1EN_Pos)#define RCC_APB2ENR_SDMMC1EN_Pos (11U)#define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)#define DMA2_Stream0_BASE (DMA2_BASE + 0x010UL)#define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)#define DMA2_Stream5_BASE (DMA2_BASE + 0x088UL)#define __HAL_RCC_SDMMC2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SDMMC2EN))#define RCC_APB2ENR_SDMMC2EN RCC_APB2ENR_SDMMC2EN_Msk#define RCC_APB2ENR_SDMMC2EN_Msk (0x1UL << RCC_APB2ENR_SDMMC2EN_Pos)#define RCC_APB2ENR_SDMMC2EN_Pos (7U)definition of BSP_SD_MspInit#define __HAL_RCC_SDMMC1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_DMA2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk#define RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)#define RCC_AHB1ENR_DMA2EN_Pos (22U)#define __HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk#define RCC_AHB1ENR_GPIODEN_Msk (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)#define RCC_AHB1ENR_GPIODEN_Pos (3U)#define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH#define GPIO_AF12_SDMMC1 ((uint8_t)0xCU)#define GPIO_PIN_11 ((uint16_t)0x0800U)#define GPIO_PIN_12 ((uint16_t)0x1000U)#define GPIO_PIN_2 ((uint16_t)0x0004U)#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)#define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL)#define DMA_CHANNEL_4 0x08000000U#define DMA_PERIPH_TO_MEMORY 0x00000000U#define DMA_PINC_DISABLE 0x00000000U#define DMA_MINC_ENABLE DMA_SxCR_MINC#define DMA_SxCR_MINC DMA_SxCR_MINC_Msk#define DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos)#define DMA_SxCR_MINC_Pos (10U)#define DMA_PDATAALIGN_WORD DMA_SxCR_PSIZE_1#define DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos)#define DMA_SxCR_PSIZE_Pos (11U)#define DMA_MDATAALIGN_WORD DMA_SxCR_MSIZE_1#define DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos)#define DMA_SxCR_MSIZE_Pos (13U)#define DMA_PFCTRL DMA_SxCR_PFCTRL#define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk#define DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos)#define DMA_SxCR_PFCTRL_Pos (5U)#define DMA_PRIORITY_VERY_HIGH DMA_SxCR_PL#define DMA_SxCR_PL DMA_SxCR_PL_Msk#define DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos)#define DMA_SxCR_PL_Pos (16U)#define DMA_FIFOMODE_ENABLE DMA_SxFCR_DMDIS#define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk#define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos)#define DMA_SxFCR_DMDIS_Pos (2U)#define DMA_FIFO_THRESHOLD_FULL DMA_SxFCR_FTH#define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk#define DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos)#define DMA_SxFCR_FTH_Pos (0U)#define DMA_MBURST_INC4 DMA_SxCR_MBURST_0#define DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos)#define DMA_SxCR_MBURST_Pos (23U)#define DMA_PBURST_INC4 DMA_SxCR_PBURST_0#define DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos)#define DMA_SxCR_PBURST_Pos (21U)#define DMA_MEMORY_TO_PERIPH DMA_SxCR_DIR_0#define DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos)#define DMA_SxCR_DIR_Pos (6U)#define __HAL_RCC_SDMMC2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_GPIOG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk#define RCC_AHB1ENR_GPIOGEN_Msk (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos)#define RCC_AHB1ENR_GPIOGEN_Pos (6U)#define GPIO_AF10_SDMMC2 ((uint8_t)0x0AU)#define GPIO_PIN_4 ((uint16_t)0x0010U)#define GPIO_PIN_6 ((uint16_t)0x0040U)#define GPIO_AF11_SDMMC2 ((uint8_t)0x0BU)#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)#define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800UL)#define DMA_CHANNEL_11 0x16000000U#define DMA_MDATAALIGN_BYTE 0x00000000U#define DMA_MBURST_INC16 DMA_SxCR_MBURST#define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk#define DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos)definition of BSP_SD_EraseExdefinition of StartAddrdefinition of EndAddrdefinition of sd_statedefinition of BSP_SD_Erasedefinition of BSP_SD_WriteBlocks_DMAExdefinition of WriteAddrdefinition of NumOfBlocksdefinition of BSP_SD_WriteBlocks_DMAdefinition of BSP_SD_ReadBlocks_DMAExdefinition of ReadAddrdefinition of BSP_SD_ReadBlocks_DMAdefinition of BSP_SD_WriteBlocksExdefinition of Timeoutdefinition of BSP_SD_WriteBlocksdefinition of BSP_SD_ReadBlocksExdefinition of BSP_SD_ReadBlocksdefinition of BSP_SD_IsDetectedExdefinition of BSP_SD_IsDetecteddefinition of BSP_SD_ITConfigExdefinition of BSP_SD_ITConfigdefinition of BSP_SD_DeInitEx#define SDMMC2 ((SDMMC_TypeDef *) SDMMC2_BASE)#define SDMMC2_BASE (APB2PERIPH_BASE + 0x1C00UL)definition of BSP_SD_DeInitdefinition of BSP_SD_InitEx#define SDMMC_CLOCK_EDGE_RISING 0x00000000U#define SDMMC_CLOCK_BYPASS_DISABLE 0x00000000U#define SDMMC_CLOCK_POWER_SAVE_DISABLE 0x00000000U#define SDMMC_BUS_WIDE_1B 0x00000000U#define SDMMC_HARDWARE_FLOW_CONTROL_DISABLE 0x00000000U#define SDMMC_TRANSFER_CLK_DIV ((uint8_t)0x0)#define SDMMC_BUS_WIDE_4B SDMMC_CLKCR_WIDBUS_0#define SDMMC_CLKCR_WIDBUS_0 (0x1UL << SDMMC_CLKCR_WIDBUS_Pos)#define SDMMC_CLKCR_WIDBUS_Pos (11U)definition of BSP_SD_Initdefinition of UseExtiModeDetectiondefinition of uSdHandle2definition of uSdHandledefinition of BSP_SDRAM_MspDeInitdefinition of hsdramdefinition of dma_handledefinition of BSP_SDRAM_MspInit#define __HAL_RCC_FMC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); UNUSED(tmpreg); } while(0)#define RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk#define RCC_AHB3ENR_FMCEN_Msk (0x1UL << RCC_AHB3ENR_FMCEN_Pos)#define RCC_AHB3ENR_FMCEN_Pos (0U)#define __HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk#define RCC_AHB1ENR_GPIOEEN_Msk (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)#define RCC_AHB1ENR_GPIOEEN_Pos (4U)#define __HAL_RCC_GPIOH_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk#define RCC_AHB1ENR_GPIOHEN_Msk (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)#define RCC_AHB1ENR_GPIOHEN_Pos (7U)#define GPIO_AF12_FMC ((uint8_t)0xCU)#define GPIO_PIN_14 ((uint16_t)0x4000U)#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)#define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000UL)#define GPIO_PIN_5 ((uint16_t)0x0020U)#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)#define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL)#define DMA_CHANNEL_0 0x00000000U#define DMA_MEMORY_TO_MEMORY DMA_SxCR_DIR_1#define DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos)#define DMA_PINC_ENABLE DMA_SxCR_PINC#define DMA_SxCR_PINC DMA_SxCR_PINC_Msk#define DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos)#define DMA_SxCR_PINC_Pos (9U)#define DMA_NORMAL 0x00000000U#define DMA_PRIORITY_HIGH DMA_SxCR_PL_1#define DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos)#define DMA_FIFOMODE_DISABLE 0x00000000U#define DMA_MBURST_SINGLE 0x00000000U#define DMA_PBURST_SINGLE 0x00000000Udefinition of BSP_SDRAM_Sendcmddefinition of SdramCmddefinition of BSP_SDRAM_WriteData_DMAdefinition of uwStartAddressdefinition of uwDataSizedefinition of BSP_SDRAM_WriteDatadefinition of BSP_SDRAM_ReadData_DMAdefinition of BSP_SDRAM_ReadDatadefinition of BSP_SDRAM_Initialization_sequencedefinition of RefreshCountdefinition of tmpmrd#define FMC_SDRAM_CMD_CLK_ENABLE (0x00000001U)#define FMC_SDRAM_CMD_TARGET_BANK1 FMC_SDCMR_CTB1#define FMC_SDCMR_CTB1 FMC_SDCMR_CTB1_Msk#define FMC_SDCMR_CTB1_Msk (0x1UL << FMC_SDCMR_CTB1_Pos)#define FMC_SDCMR_CTB1_Pos (4U)#define FMC_SDRAM_CMD_PALL (0x00000002U)#define FMC_SDRAM_CMD_AUTOREFRESH_MODE (0x00000003U)#define FMC_SDRAM_CMD_LOAD_MODE (0x00000004U)definition of BSP_SDRAM_DeInitdefinition of sdramstatus#define FMC_SDRAM_DEVICE FMC_Bank5_6#define FMC_Bank5_6 ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)#define FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140UL)#define FMC_R_BASE 0xA0000000ULdefinition of BSP_SDRAM_Init#define FMC_SDRAM_BANK1 (0x00000000U)#define FMC_SDRAM_COLUMN_BITS_NUM_9 (0x00000001U)#define FMC_SDRAM_ROW_BITS_NUM_12 (0x00000004U)#define FMC_SDRAM_MEM_BUS_WIDTH_32 (0x00000020U)#define FMC_SDRAM_INTERN_BANKS_NUM_4 (0x00000040U)#define FMC_SDRAM_CAS_LATENCY_3 (0x00000180U)#define FMC_SDRAM_WRITE_PROTECTION_DISABLE (0x00000000U)#define FMC_SDRAM_CLOCK_PERIOD_2 (0x00000800U)#define FMC_SDRAM_RBURST_ENABLE (0x00001000U)#define FMC_SDRAM_RPIPE_DELAY_0 (0x00000000U)definition of Commanddefinition of Timingdefinition of sdramHandle#define BSP_SRAM_DMA_IRQHandler DMA2_Stream4_IRQHandler#define SRAM_DMAx_IRQn DMA2_Stream4_IRQn#define SRAM_DMAx_STREAM DMA2_Stream4#define SRAM_DMAx_CHANNEL DMA_CHANNEL_0#define __SRAM_DMAx_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE#define __SRAM_DMAx_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE#define CONTINUOUSCLOCK_FEATURE FMC_CONTINUOUS_CLOCK_SYNC_ONLY#define SRAM_WRITEBURST FMC_WRITE_BURST_DISABLE#define SRAM_BURSTACCESS FMC_BURST_ACCESS_MODE_DISABLE#define SRAM_MEMORY_WIDTH FMC_NORSRAM_MEM_BUS_WIDTH_16#define SRAM_DEVICE_SIZE ((uint32_t)0x200000)#define SRAM_DEVICE_ADDR ((uint32_t)0x68000000)#define SRAM_ERROR ((uint8_t)0x01)#define SRAM_OK ((uint8_t)0x00)#define __STM32F769I_EVAL_SRAM_H#ifndef __STM32F769I_EVAL_SRAM_Hdeclaration of BSP_SRAM_MspDeInitdeclaration of hsramdeclaration of BSP_SRAM_MspInitdeclaration of BSP_SRAM_WriteData_DMAdeclaration of BSP_SRAM_WriteDatadeclaration of BSP_SRAM_ReadData_DMAdeclaration of BSP_SRAM_ReadDatadeclaration of BSP_SRAM_DeInitdeclaration of BSP_SRAM_Init#include "stm32f769i_eval_sram.h"definition of BSP_SRAM_MspDeInitdefinition of hsram#define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)#define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL)definition of BSP_SRAM_MspInit#define DMA_PDATAALIGN_HALFWORD DMA_SxCR_PSIZE_0#define DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos)#define DMA_MDATAALIGN_HALFWORD DMA_SxCR_MSIZE_0#define DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos)definition of BSP_SRAM_WriteData_DMAdefinition of BSP_SRAM_WriteDatadefinition of BSP_SRAM_ReadData_DMAdefinition of BSP_SRAM_ReadDatadefinition of BSP_SRAM_DeInitdefinition of sram_status#define FMC_NORSRAM_DEVICE FMC_Bank1#define FMC_Bank1 ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)#define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000UL)#define FMC_NORSRAM_EXTENDED_DEVICE FMC_Bank1E#define FMC_Bank1E ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)#define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104UL)definition of BSP_SRAM_Init#define FMC_ACCESS_MODE_A (0x00000000U)#define FMC_NORSRAM_BANK3 (0x00000004U)#define FMC_DATA_ADDRESS_MUX_DISABLE (0x00000000U)#define FMC_MEMORY_TYPE_SRAM (0x00000000U)#define FMC_NORSRAM_MEM_BUS_WIDTH_16 (0x00000010U)#define FMC_BURST_ACCESS_MODE_DISABLE (0x00000000U)#define FMC_WAIT_SIGNAL_POLARITY_LOW (0x00000000U)#define FMC_WAIT_TIMING_BEFORE_WS (0x00000000U)#define FMC_WRITE_OPERATION_ENABLE (0x00001000U)#define FMC_WAIT_SIGNAL_DISABLE (0x00000000U)#define FMC_EXTENDED_MODE_DISABLE (0x00000000U)#define FMC_ASYNCHRONOUS_WAIT_DISABLE (0x00000000U)#define FMC_WRITE_BURST_DISABLE (0x00000000U)#define FMC_CONTINUOUS_CLOCK_SYNC_ONLY (0x00000000U)definition of sramHandle#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB )#define __CM_CMSIS_VERSION_SUB ( 1U)#define __CM_CMSIS_VERSION_MAIN ( 5U)#define __CMSIS_VERSION_H#if defined ( __ICCARM__ )#elif defined (__clang__)#ifndef __CMSIS_VERSION_Hdeclaration of __zero_table_tdeclaration of __copy_table_tdefinition of __SMMLAdefinition of op1definition of op2definition of op3definition of resultdefinition of __QSUBdefinition of __QADDdefinition of __SELdefinition of __SMLSLDXdefinition of accdefinition of llreg_udefinition of llrdefinition of __SMLSLDdefinition of __SMLSDXdefinition of __SMLSDdefinition of __SMUSDXdefinition of __SMUSDdefinition of __SMLALDXdefinition of __SMLALDdefinition of __SMLADXdefinition of __SMLADdefinition of __SMUADXdefinition of __SMUADdefinition of __SXTAB16definition of __SXTB16definition of __UXTAB16definition of __UXTB16definition of __USADA8definition of __USAD8definition of __UHSAXdefinition of __UQSAXdefinition of __USAXdefinition of __SHSAXdefinition of __QSAXdefinition of __SSAXdefinition of __UHASXdefinition of __UQASXdefinition of __UASXdefinition of __SHASXdefinition of __QASXdefinition of __SASXdefinition of __UHSUB16definition of __UQSUB16definition of __USUB16definition of __SHSUB16definition of __QSUB16definition of __SSUB16definition of __UHADD16definition of __UQADD16definition of __UADD16definition of __SHADD16definition of __QADD16definition of __SADD16definition of __UHSUB8definition of __UQSUB8definition of __USUB8definition of __SHSUB8definition of __QSUB8definition of __SSUB8definition of __UHADD8definition of __UQADD8definition of __UADD8definition of __SHADD8definition of __QADD8definition of __SADD8definition of __STRTdefinition of __STRHTdefinition of __STRBTdefinition of __LDRTdefinition of __LDRHTdefinition of __LDRBTdefinition of __RRXdefinition of __CLREXdefinition of __STREXWdefinition of __STREXHdefinition of __STREXBdefinition of __LDREXWdefinition of __LDREXHdefinition of __LDREXBdefinition of __CLZ(unnamed parameter 0)definition of __RBITdefinition of __RORdefinition of __REVSHdefinition of __REV16definition of __REVdefinition of __DMBdefinition of __DSBdefinition of __ISBdefinition of __set_FPSCRdefinition of fpscr#define __FPU_PRESENT 1U#define __FPU_USED 1Udefinition of __get_FPSCRdefinition of __set_FAULTMASKdefinition of faultMaskdefinition of __get_FAULTMASKdefinition of __set_BASEPRI_MAXdefinition of basePridefinition of __set_BASEPRIdefinition of __get_BASEPRIdefinition of __disable_fault_irqdefinition of __enable_fault_irqdefinition of __set_PRIMASKdefinition of priMaskdefinition of __get_PRIMASKdefinition of __set_MSPdefinition of topOfMainStackdefinition of __get_MSPdefinition of __set_PSPdefinition of topOfProcStackdefinition of __get_PSPdefinition of __get_xPSRdefinition of __get_APSRdefinition of __get_IPSRdefinition of __set_CONTROLdefinition of controldefinition of __get_CONTROLdefinition of __disable_irqdefinition of __enable_irqdefinition of __cmsis_start#define __NO_RETURN __attribute__((__noreturn__))definition of pTable#define __PACKED_STRUCT struct __attribute__((packed, aligned(1)))definition of T_UINT32_READdefinition of T_UINT32_WRITEdefinition of T_UINT16_READdefinition of T_UINT16_WRITEdefinition of T_UINT32definition of w64definition of w32definition of wlendefinition of destdefinition of srcdefinition of v#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) )#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) )#define __USAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })#define __SSAT16(ARG1,ARG2) ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })#define __USAT(ARG1,ARG2) __extension__ ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })#define __SSAT(ARG1,ARG2) __extension__ ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })#define __BKPT(value)#define __SEV()#define __WFE()#define __WFI()#define __NOP()#define __CMSIS_GCC_USE_REG(r) "r" (r)#define __CMSIS_GCC_RW_REG(r) "+r" (r)#define __CMSIS_GCC_OUT_REG(r) "=r" (r)#define __VECTOR_TABLE_ATTRIBUTE __attribute((used, section(".vectors")))#define __VECTOR_TABLE __Vectors#define __STACK_LIMIT __StackLimit#define __INITIAL_SP __StackTop#define __PROGRAM_START __cmsis_start#define __COMPILER_BARRIER()#define __RESTRICT __restrict#define __ALIGNED(x) __attribute__((aligned(x)))#define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v)#define __UNALIGNED_UINT32_WRITE(addr,val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))#define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v)#define __UNALIGNED_UINT16_WRITE(addr,val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))#define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)#define __PACKED_UNION union __attribute__((packed, aligned(1)))#define __PACKED __attribute__((packed, aligned(1)))#define __WEAK __attribute__((weak))#define __USED __attribute__((used))#define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline#define __STATIC_INLINE static inline#define __INLINE inline#define __ASM __asm#define __CMSIS_GCC_H#ifndef __CMSIS_GCC_H#pragma GCC diagnostic push#pragma GCC diagnostic ignored "-Wsign-conversion"#pragma GCC diagnostic ignored "-Wconversion"#pragma GCC diagnostic ignored "-Wunused-parameter"#ifndef __has_builtin#ifndef __ASM#ifndef __INLINE#ifndef __STATIC_INLINE#ifndef __STATIC_FORCEINLINE#ifndef __NO_RETURN#ifndef __USED#ifndef __WEAK#ifndef __PACKED#ifndef __PACKED_STRUCT#ifndef __PACKED_UNION#ifndef __UNALIGNED_UINT32#pragma GCC diagnostic ignored "-Wpacked"#pragma GCC diagnostic ignored "-Wattributes"#pragma GCC diagnostic pop#ifndef __UNALIGNED_UINT16_WRITE#ifndef __UNALIGNED_UINT16_READ#ifndef __UNALIGNED_UINT32_WRITE#ifndef __UNALIGNED_UINT32_READ#ifndef __ALIGNED#ifndef __RESTRICT#ifndef __COMPILER_BARRIER#ifndef __PROGRAM_START#ifndef __INITIAL_SP#ifndef __STACK_LIMIT#ifndef __VECTOR_TABLE#ifndef __VECTOR_TABLE_ATTRIBUTE#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) )#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) )#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && (defined (__FPU_USED ) && (__FPU_USED == 1U)) )#if __has_builtin(__builtin_arm_get_fpscr)#if __has_builtin(__builtin_arm_set_fpscr)#if defined (__thumb__) && !defined (__thumb2__)#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) )#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))#ifndef __ARMEB__#if 0declaration of __zero_table_end__declaration of __zero_table_start__declaration of __copy_table_end__declaration of __copy_table_start__declaration of _start#define __ARM_FEATURE_DSP 1#define __GNUC_MINOR__ 3#define __ARM_ARCH_7EM__ 1#define __thumb2__ 1#define __thumb__ 1#define #include "cmsis_gcc.h"#define __CMSIS_COMPILER_H#ifndef __CMSIS_COMPILER_H#if defined ( __CC_ARM )#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)#elif defined ( __TI_ARM__ )#elif defined ( __TASKING__ )#elif defined ( __CSMC__ )definition of ARM_MPU_Loaddefinition of cntdefinition of rowWordSize#define MPU_TYPE_RALIASES 4U#define MPU ((MPU_Type *) MPU_BASE )#define MPU_BASE (SCS_BASE + 0x0D90UL)#define SCS_BASE (0xE000E000UL)definition of orderedCpydefinition of dstdefinition of lendefinition of ARM_MPU_SetRegionExdefinition of rnrdefinition of rbardefinition of rasrdefinition of ARM_MPU_SetRegiondefinition of ARM_MPU_ClrRegiondefinition of ARM_MPU_Disable#define SCB_BASE (SCS_BASE + 0x0D00UL)#define SCB ((SCB_Type *) SCB_BASE )#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)#define SCB_SHCSR_MEMFAULTENA_Pos 16U#define MPU_CTRL_ENABLE_Msk (1UL )definition of ARM_MPU_Enabledefinition of MPU_Controldeclaration of ARM_MPU_Region_tdefinition of RASRdefinition of RBAR#define ARM_MPU_CACHEP_WB_NWA 3U#define ARM_MPU_CACHEP_WT_NWA 2U#define ARM_MPU_CACHEP_WB_WRA 1U#define ARM_MPU_CACHEP_NOCACHE 0U#define ARM_MPU_ACCESS_NORMAL(OuterCp,InnerCp,IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U))#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U)#define ARM_MPU_RASR(DisableExec,AccessPermission,TypeExtField,IsShareable,IsCacheable,IsBufferable,SubRegionDisable,Size) ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)#define ARM_MPU_RASR_EX(DisableExec,AccessPermission,AccessAttributes,SubRegionDisable,Size) ((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | (((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk)))#define ARM_MPU_ACCESS_(TypeExtField,IsShareable,IsCacheable,IsBufferable) ((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | (((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | (((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk))#define ARM_MPU_RBAR(Region,BaseAddress) (((BaseAddress) & MPU_RBAR_ADDR_Msk) | ((Region) & MPU_RBAR_REGION_Msk) | (MPU_RBAR_VALID_Msk))#define ARM_MPU_AP_RO 6U#define ARM_MPU_AP_PRO 5U#define ARM_MPU_AP_FULL 3U#define ARM_MPU_AP_URO 2U#define ARM_MPU_AP_PRIV 1U#define ARM_MPU_AP_NONE 0U#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU)#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU)#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU)#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU)#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU)#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU)#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U)#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U)#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U)#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U)#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U)#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U)#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U)#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U)#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U)#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U)#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU)#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU)#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU)#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU)#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU)#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU)#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U)#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U)#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U)#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U)#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U)#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U)#define ARM_MPU_ARMV7_H#ifndef ARM_MPU_ARMV7_H#ifdef SCB_SHCSR_MEMFAULTENA_Msk#include "mpu_armv7.h"#include "cmsis_compiler.h"#include "cmsis_version.h"definition of ITM_CheckChar#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U)definition of ITM_ReceiveChardefinition of chdefinition of ITM_SendChar#define ITM ((ITM_Type *) ITM_BASE )#define ITM_BASE (0xE0000000UL)#define ITM_TCR_ITMENA_Msk (1UL )definition of SysTick_Configdefinition of ticks#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )#define SysTick_BASE (SCS_BASE + 0x0010UL)#define SysTick ((SysTick_Type *) SysTick_BASE )#define __NVIC_PRIO_BITS 4U#define NVIC_SetPriority __NVIC_SetPriority#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)#define SysTick_CTRL_CLKSOURCE_Pos 2U#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)#define SysTick_CTRL_TICKINT_Pos 1U#define SysTick_CTRL_ENABLE_Msk (1UL )definition of SCB_CleanInvalidateDCache_by_Addrdefinition of dsizedefinition of op_sizedefinition of op_addrdefinition of linesize#define __DCACHE_PRESENT 1Udefinition of SCB_CleanDCache_by_Addrdefinition of SCB_InvalidateDCache_by_Addrdefinition of SCB_CleanInvalidateDCachedefinition of ccsidrdefinition of setsdefinition of ways#define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos )#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)#define SCB_CCSIDR_NUMSETS_Pos 13U#define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U#define SCB_DCCISW_SET_Pos 5U#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos)#define SCB_DCCISW_WAY_Pos 30U#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos)definition of SCB_CleanDCache#define SCB_DCCSW_SET_Pos 5U#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos)#define SCB_DCCSW_WAY_Pos 30U#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos)definition of SCB_InvalidateDCache#define SCB_DCISW_SET_Pos 5U#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos)#define SCB_DCISW_WAY_Pos 30U#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos)definition of SCB_DisableDCache#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos)#define SCB_CCR_DC_Pos 16Udefinition of SCB_EnableDCachedefinition of SCB_InvalidateICache#define __ICACHE_PRESENT 1Udefinition of SCB_DisableICache#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos)#define SCB_CCR_IC_Pos 17Udefinition of SCB_EnableICachedefinition of SCB_GetFPUTypedefinition of mvfr0#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos)#define FPU_MVFR0_Single_precision_Pos 4U#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos)#define FPU_MVFR0_Double_precision_Pos 8Udefinition of __NVIC_SystemReset#define SCB_AIRCR_VECTKEY_Pos 16U#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)#define SCB_AIRCR_PRIGROUP_Pos 8U#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)#define SCB_AIRCR_SYSRESETREQ_Pos 2Udefinition of __NVIC_GetVectordefinition of IRQndefinition of vectors#define NVIC_USER_IRQ_OFFSET 16definition of __NVIC_SetVectordefinition of vectordefinition of NVIC_DecodePrioritydefinition of Prioritydefinition of PriorityGroupdefinition of pPreemptPrioritydefinition of pSubPrioritydefinition of PriorityGroupTmpdefinition of PreemptPriorityBitsdefinition of SubPriorityBitsdefinition of NVIC_EncodePrioritydefinition of PreemptPrioritydefinition of SubPrioritydefinition of __NVIC_GetPriority#define NVIC ((NVIC_Type *) NVIC_BASE )#define NVIC_BASE (SCS_BASE + 0x0100UL)definition of __NVIC_SetPrioritydefinition of prioritydefinition of __NVIC_GetActivedefinition of __NVIC_ClearPendingIRQdefinition of __NVIC_SetPendingIRQdefinition of __NVIC_GetPendingIRQdefinition of __NVIC_DisableIRQdefinition of __NVIC_GetEnableIRQdefinition of __NVIC_EnableIRQdefinition of __NVIC_GetPriorityGroupingdefinition of __NVIC_SetPriorityGroupingdefinition of reg_value#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)declaration of CoreDebug_Typedeclaration of FPU_Typedeclaration of MPU_Typedeclaration of TPI_Typedeclaration of DWT_Typedeclaration of ITM_Typedeclaration of SysTick_Typedeclaration of SCnSCB_Typedeclaration of SCB_Typedeclaration of NVIC_Typedeclaration of CONTROL_Typedeclaration of xPSR_Typedeclaration of IPSR_Typedeclaration of APSR_Typedefinition of DEMCRdefinition of DCRDRdefinition of DCRSRdefinition of DHCSRdefinition of MVFR2definition of MVFR1definition of MVFR0definition of FPDSCRdefinition of FPCARdefinition of FPCCRdefinition of RESERVED0definition of RASR_A3definition of RBAR_A3definition of RASR_A2definition of RBAR_A2definition of RASR_A1definition of RBAR_A1definition of RNRdefinition of CTRLdefinition of TYPEdefinition of DEVTYPEdefinition of DEVIDdefinition of RESERVED7definition of CLAIMCLRdefinition of CLAIMSETdefinition of RESERVED5definition of ITCTRLdefinition of FIFO1definition of ITATBCTR0definition of RESERVED4definition of ITATBCTR2definition of FIFO0definition of TRIGGERdefinition of RESERVED3definition of FSCRdefinition of FFCRdefinition of FFSRdefinition of RESERVED2definition of SPPRdefinition of RESERVED1definition of ACPRdefinition of CSPSRdefinition of SSPSRdefinition of LSRdefinition of LARdefinition of FUNCTION3definition of MASK3definition of COMP3definition of FUNCTION2definition of MASK2definition of COMP2definition of FUNCTION1definition of MASK1definition of COMP1definition of FUNCTION0definition of MASK0definition of COMP0definition of PCSRdefinition of FOLDCNTdefinition of LSUCNTdefinition of SLEEPCNTdefinition of EXCCNTdefinition of CPICNTdefinition of CYCCNTdefinition of CID3definition of CID2definition of CID1definition of CID0definition of PID3definition of PID2definition of PID1definition of PID0definition of PID7definition of PID6definition of PID5definition of PID4definition of IMCRdefinition of IRRdefinition of IWRdefinition of TCRdefinition of TPRdefinition of TERdefinition of PORTdefinition of u32definition of u16definition of u8definition of CALIBdefinition of VALdefinition of LOADdefinition of ACTLRdefinition of ICTRdefinition of ABFSRdefinition of RESERVED8definition of AHBSCRdefinition of CACRdefinition of AHBPCRdefinition of DTCMCRdefinition of ITCMCRdefinition of DCCISWdefinition of DCCIMVACdefinition of DCCSWdefinition of DCCMVACdefinition of DCCMVAUdefinition of DCISWdefinition of DCIMVACdefinition of ICIMVAUdefinition of RESERVED6definition of ICIALLUdefinition of STIRdefinition of CPACRdefinition of CSSELRdefinition of CCSIDRdefinition of CTRdefinition of CLIDRdefinition of ID_ISARdefinition of ID_MFRdefinition of ID_AFRdefinition of ID_DFRdefinition of ID_PFRdefinition of AFSRdefinition of BFARdefinition of MMFARdefinition of DFSRdefinition of HFSRdefinition of CFSRdefinition of SHCSRdefinition of SHPRdefinition of CCRdefinition of SCRdefinition of AIRCRdefinition of VTORdefinition of ICSRdefinition of CPUIDdefinition of IPdefinition of IABRdefinition of ICPRdefinition of ISPRdefinition of RSERVED1definition of ICERdefinition of ISERdefinition of wdefinition of bdefinition of _reserved0definition of FPCAdefinition of SPSELdefinition of nPRIVdefinition of Ndefinition of Zdefinition of Cdefinition of Vdefinition of Qdefinition of ICI_IT_2definition of Tdefinition of _reserved1definition of GEdefinition of ICI_IT_1definition of ISR#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL)#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL)#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL)#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL)#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL)#define EXC_RETURN_HANDLER (0xFFFFFFF1UL)#define NVIC_GetVector __NVIC_GetVector#define NVIC_SetVector __NVIC_SetVector#define NVIC_SystemReset __NVIC_SystemReset#define NVIC_GetPriority __NVIC_GetPriority#define NVIC_GetActive __NVIC_GetActive#define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ#define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ#define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ#define NVIC_DisableIRQ __NVIC_DisableIRQ#define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ#define NVIC_EnableIRQ __NVIC_EnableIRQ#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping#define FPU ((FPU_Type *) FPU_BASE )#define FPU_BASE (SCS_BASE + 0x0F30UL)#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)#define TPI ((TPI_Type *) TPI_BASE )#define DWT ((DWT_Type *) DWT_BASE )#define SCnSCB ((SCnSCB_Type *) SCS_BASE )#define CoreDebug_BASE (0xE000EDF0UL)#define TPI_BASE (0xE0040000UL)#define DWT_BASE (0xE0001000UL)#define _FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)#define _VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL )#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)#define CoreDebug_DEMCR_VC_MMERR_Pos 4U#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)#define CoreDebug_DEMCR_VC_STATERR_Pos 7U#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)#define CoreDebug_DEMCR_VC_INTERR_Pos 9U#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)#define CoreDebug_DEMCR_MON_EN_Pos 16U#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)#define CoreDebug_DEMCR_MON_PEND_Pos 17U#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)#define CoreDebug_DEMCR_MON_STEP_Pos 18U#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)#define CoreDebug_DEMCR_MON_REQ_Pos 19U#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)#define CoreDebug_DEMCR_TRCENA_Pos 24U#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL )#define CoreDebug_DCRSR_REGSEL_Pos 0U#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)#define CoreDebug_DCRSR_REGWnR_Pos 16U#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL )#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)#define CoreDebug_DHCSR_C_HALT_Pos 1U#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)#define CoreDebug_DHCSR_C_STEP_Pos 2U#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)#define CoreDebug_DHCSR_S_REGRDY_Pos 16U#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)#define CoreDebug_DHCSR_S_HALT_Pos 17U#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)#define CoreDebug_DHCSR_S_SLEEP_Pos 18U#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)#define CoreDebug_DHCSR_DBGKEY_Pos 16U#define FPU_MVFR1_FtZ_mode_Msk (0xFUL )#define FPU_MVFR1_FtZ_mode_Pos 0U#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)#define FPU_MVFR1_D_NaN_mode_Pos 4U#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos)#define FPU_MVFR1_FP_HPFP_Pos 24U#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)#define FPU_MVFR1_FP_fused_MAC_Pos 28U#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL )#define FPU_MVFR0_A_SIMD_registers_Pos 0U#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)#define FPU_MVFR0_FP_excep_trapping_Pos 12U#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos)#define FPU_MVFR0_Divide_Pos 16U#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos)#define FPU_MVFR0_Square_root_Pos 20U#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos)#define FPU_MVFR0_Short_vectors_Pos 24U#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)#define FPU_MVFR0_FP_rounding_modes_Pos 28U#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos)#define FPU_FPDSCR_RMode_Pos 22U#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos)#define FPU_FPDSCR_FZ_Pos 24U#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos)#define FPU_FPDSCR_DN_Pos 25U#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos)#define FPU_FPDSCR_AHP_Pos 26U#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)#define FPU_FPCAR_ADDRESS_Pos 3U#define FPU_FPCCR_LSPACT_Msk (1UL )#define FPU_FPCCR_LSPACT_Pos 0U#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos)#define FPU_FPCCR_USER_Pos 1U#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos)#define FPU_FPCCR_THREAD_Pos 3U#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos)#define FPU_FPCCR_HFRDY_Pos 4U#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos)#define FPU_FPCCR_MMRDY_Pos 5U#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos)#define FPU_FPCCR_BFRDY_Pos 6U#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos)#define FPU_FPCCR_MONRDY_Pos 8U#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos)#define FPU_FPCCR_LSPEN_Pos 30U#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos)#define FPU_FPCCR_ASPEN_Pos 31U#define MPU_RASR_ENABLE_Msk (1UL )#define MPU_RASR_ENABLE_Pos 0U#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)#define MPU_RASR_SIZE_Pos 1U#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)#define MPU_RASR_SRD_Pos 8U#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)#define MPU_RASR_B_Pos 16U#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)#define MPU_RASR_C_Pos 17U#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)#define MPU_RASR_S_Pos 18U#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)#define MPU_RASR_TEX_Pos 19U#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)#define MPU_RASR_AP_Pos 24U#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)#define MPU_RASR_XN_Pos 28U#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)#define MPU_RASR_ATTRS_Pos 16U#define MPU_RBAR_REGION_Msk (0xFUL )#define MPU_RBAR_REGION_Pos 0U#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)#define MPU_RBAR_VALID_Pos 4U#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)#define MPU_RBAR_ADDR_Pos 5U#define MPU_RNR_REGION_Msk (0xFFUL )#define MPU_RNR_REGION_Pos 0U#define MPU_CTRL_ENABLE_Pos 0U#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)#define MPU_CTRL_HFNMIENA_Pos 1U#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)#define MPU_CTRL_PRIVDEFENA_Pos 2U#define MPU_TYPE_SEPARATE_Msk (1UL )#define MPU_TYPE_SEPARATE_Pos 0U#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)#define MPU_TYPE_DREGION_Pos 8U#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)#define MPU_TYPE_IREGION_Pos 16U#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)#define TPI_DEVTYPE_MajorType_Pos 0U#define TPI_DEVTYPE_SubType_Msk (0xFUL )#define TPI_DEVTYPE_SubType_Pos 4U#define TPI_DEVID_NrTraceInput_Msk (0x1FUL )#define TPI_DEVID_NrTraceInput_Pos 0U#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)#define TPI_DEVID_AsynClkIn_Pos 5U#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)#define TPI_DEVID_MinBufSz_Pos 6U#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)#define TPI_DEVID_PTINVALID_Pos 9U#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)#define TPI_DEVID_MANCVALID_Pos 10U#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)#define TPI_DEVID_NRZVALID_Pos 11U#define TPI_ITCTRL_Mode_Msk (0x3UL )#define TPI_ITCTRL_Mode_Pos 0U#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL )#define TPI_ITATBCTR0_ATREADY1_Pos 0U#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL )#define TPI_ITATBCTR0_ATREADY2_Pos 0U#define TPI_FIFO1_ITM0_Msk (0xFFUL )#define TPI_FIFO1_ITM0_Pos 0U#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)#define TPI_FIFO1_ITM1_Pos 8U#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)#define TPI_FIFO1_ITM2_Pos 16U#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)#define TPI_FIFO1_ETM_bytecount_Pos 24U#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)#define TPI_FIFO1_ETM_ATVALID_Pos 26U#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)#define TPI_FIFO1_ITM_bytecount_Pos 27U#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)#define TPI_FIFO1_ITM_ATVALID_Pos 29U#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL )#define TPI_ITATBCTR2_ATREADY1_Pos 0U#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL )#define TPI_ITATBCTR2_ATREADY2_Pos 0U#define TPI_FIFO0_ETM0_Msk (0xFFUL )#define TPI_FIFO0_ETM0_Pos 0U#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)#define TPI_FIFO0_ETM1_Pos 8U#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)#define TPI_FIFO0_ETM2_Pos 16U#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)#define TPI_FIFO0_ETM_bytecount_Pos 24U#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)#define TPI_FIFO0_ETM_ATVALID_Pos 26U#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)#define TPI_FIFO0_ITM_bytecount_Pos 27U#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)#define TPI_FIFO0_ITM_ATVALID_Pos 29U#define TPI_TRIGGER_TRIGGER_Msk (0x1UL )#define TPI_TRIGGER_TRIGGER_Pos 0U#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)#define TPI_FFCR_EnFCont_Pos 1U#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)#define TPI_FFCR_TrigIn_Pos 8U#define TPI_FFSR_FlInProg_Msk (0x1UL )#define TPI_FFSR_FlInProg_Pos 0U#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)#define TPI_FFSR_FtStopped_Pos 1U#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)#define TPI_FFSR_TCPresent_Pos 2U#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)#define TPI_FFSR_FtNonStop_Pos 3U#define TPI_SPPR_TXMODE_Msk (0x3UL )#define TPI_SPPR_TXMODE_Pos 0U#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL )#define TPI_ACPR_PRESCALER_Pos 0U#define DWT_FUNCTION_FUNCTION_Msk (0xFUL )#define DWT_FUNCTION_FUNCTION_Pos 0U#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)#define DWT_FUNCTION_EMITRANGE_Pos 5U#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)#define DWT_FUNCTION_CYCMATCH_Pos 7U#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)#define DWT_FUNCTION_DATAVMATCH_Pos 8U#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)#define DWT_FUNCTION_LNK1ENA_Pos 9U#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)#define DWT_FUNCTION_DATAVSIZE_Pos 10U#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)#define DWT_FUNCTION_DATAVADDR0_Pos 12U#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)#define DWT_FUNCTION_DATAVADDR1_Pos 16U#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)#define DWT_FUNCTION_MATCHED_Pos 24U#define DWT_MASK_MASK_Msk (0x1FUL )#define DWT_MASK_MASK_Pos 0U#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL )#define DWT_FOLDCNT_FOLDCNT_Pos 0U#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL )#define DWT_LSUCNT_LSUCNT_Pos 0U#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL )#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL )#define DWT_EXCCNT_EXCCNT_Pos 0U#define DWT_CPICNT_CPICNT_Msk (0xFFUL )#define DWT_CPICNT_CPICNT_Pos 0U#define DWT_CTRL_CYCCNTENA_Msk (0x1UL )#define DWT_CTRL_CYCCNTENA_Pos 0U#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)#define DWT_CTRL_POSTPRESET_Pos 1U#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)#define DWT_CTRL_POSTINIT_Pos 5U#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)#define DWT_CTRL_CYCTAP_Pos 9U#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)#define DWT_CTRL_SYNCTAP_Pos 10U#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)#define DWT_CTRL_PCSAMPLENA_Pos 12U#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)#define DWT_CTRL_EXCTRCENA_Pos 16U#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)#define DWT_CTRL_CPIEVTENA_Pos 17U#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)#define DWT_CTRL_EXCEVTENA_Pos 18U#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)#define DWT_CTRL_SLEEPEVTENA_Pos 19U#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)#define DWT_CTRL_LSUEVTENA_Pos 20U#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)#define DWT_CTRL_FOLDEVTENA_Pos 21U#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)#define DWT_CTRL_CYCEVTENA_Pos 22U#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)#define DWT_CTRL_NOPRFCNT_Pos 24U#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)#define DWT_CTRL_NOCYCCNT_Pos 25U#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)#define DWT_CTRL_NOEXTTRIG_Pos 26U#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)#define DWT_CTRL_NOTRCPKT_Pos 27U#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)#define DWT_CTRL_NUMCOMP_Pos 28U#define ITM_LSR_Present_Msk (1UL )#define ITM_LSR_Present_Pos 0U#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)#define ITM_LSR_Access_Pos 1U#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)#define ITM_LSR_ByteAcc_Pos 2U#define ITM_IMCR_INTEGRATION_Msk (1UL )#define ITM_IMCR_INTEGRATION_Pos 0U#define ITM_IRR_ATREADYM_Msk (1UL )#define ITM_IRR_ATREADYM_Pos 0U#define ITM_IWR_ATVALIDM_Msk (1UL )#define ITM_IWR_ATVALIDM_Pos 0U#define ITM_TCR_ITMENA_Pos 0U#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)#define ITM_TCR_TSENA_Pos 1U#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)#define ITM_TCR_SYNCENA_Pos 2U#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)#define ITM_TCR_DWTENA_Pos 3U#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)#define ITM_TCR_SWOENA_Pos 4U#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)#define ITM_TCR_TSPrescale_Pos 8U#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)#define ITM_TCR_GTSFREQ_Pos 10U#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)#define ITM_TCR_TraceBusID_Pos 16U#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)#define ITM_TCR_BUSY_Pos 23U#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL )#define ITM_TPR_PRIVMASK_Pos 0U#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL )#define SysTick_CALIB_TENMS_Pos 0U#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)#define SysTick_CALIB_SKEW_Pos 30U#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)#define SysTick_CALIB_NOREF_Pos 31U#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL )#define SysTick_VAL_CURRENT_Pos 0U#define SysTick_LOAD_RELOAD_Pos 0U#define SysTick_CTRL_ENABLE_Pos 0U#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)#define SysTick_CTRL_COUNTFLAG_Pos 16U#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL )#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)#define SCnSCB_ACTLR_DISFOLD_Pos 2U#define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)#define SCnSCB_ACTLR_FPEXCODIS_Pos 10U#define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)#define SCnSCB_ACTLR_DISRAMODE_Pos 11U#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL )#define SCnSCB_ICTR_INTLINESNUM_Pos 0U#define SCB_ABFSR_ITCM_Msk (1UL )#define SCB_ABFSR_ITCM_Pos 0U#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos)#define SCB_ABFSR_DTCM_Pos 1U#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos)#define SCB_ABFSR_AHBP_Pos 2U#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos)#define SCB_ABFSR_AXIM_Pos 3U#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos)#define SCB_ABFSR_EPPB_Pos 4U#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos)#define SCB_ABFSR_AXIMTYPE_Pos 8U#define SCB_AHBSCR_CTL_Msk (3UL )#define SCB_AHBSCR_CTL_Pos 0U#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos)#define SCB_AHBSCR_TPRI_Pos 2U#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)#define SCB_AHBSCR_INITCOUNT_Pos 11U#define SCB_CACR_SIWT_Msk (1UL )#define SCB_CACR_SIWT_Pos 0U#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos)#define SCB_CACR_ECCEN_Pos 1U#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos)#define SCB_CACR_FORCEWT_Pos 2U#define SCB_AHBPCR_EN_Msk (1UL )#define SCB_AHBPCR_EN_Pos 0U#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos)#define SCB_AHBPCR_SZ_Pos 1U#define SCB_DTCMCR_EN_Msk (1UL )#define SCB_DTCMCR_EN_Pos 0U#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos)#define SCB_DTCMCR_RMW_Pos 1U#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos)#define SCB_DTCMCR_RETEN_Pos 2U#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos)#define SCB_DTCMCR_SZ_Pos 3U#define SCB_ITCMCR_EN_Msk (1UL )#define SCB_ITCMCR_EN_Pos 0U#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos)#define SCB_ITCMCR_RMW_Pos 1U#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos)#define SCB_ITCMCR_RETEN_Pos 2U#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos)#define SCB_ITCMCR_SZ_Pos 3U#define SCB_STIR_INTID_Msk (0x1FFUL )#define SCB_STIR_INTID_Pos 0U#define SCB_CSSELR_IND_Msk (1UL )#define SCB_CSSELR_IND_Pos 0U#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos)#define SCB_CSSELR_LEVEL_Pos 1U#define SCB_CCSIDR_LINESIZE_Msk (7UL )#define SCB_CCSIDR_LINESIZE_Pos 0U#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos)#define SCB_CCSIDR_WA_Pos 28U#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos)#define SCB_CCSIDR_RA_Pos 29U#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos)#define SCB_CCSIDR_WB_Pos 30U#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos)#define SCB_CCSIDR_WT_Pos 31U#define SCB_CTR_IMINLINE_Msk (0xFUL )#define SCB_CTR_IMINLINE_Pos 0U#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos)#define SCB_CTR_DMINLINE_Pos 16U#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos)#define SCB_CTR_ERG_Pos 20U#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos)#define SCB_CTR_CWG_Pos 24U#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos)#define SCB_CTR_FORMAT_Pos 29U#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos)#define SCB_CLIDR_LOC_Pos 24U#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos)#define SCB_CLIDR_LOUU_Pos 27U#define SCB_DFSR_HALTED_Msk (1UL )#define SCB_DFSR_HALTED_Pos 0U#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)#define SCB_DFSR_BKPT_Pos 1U#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)#define SCB_DFSR_DWTTRAP_Pos 2U#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)#define SCB_DFSR_VCATCH_Pos 3U#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)#define SCB_DFSR_EXTERNAL_Pos 4U#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)#define SCB_HFSR_VECTTBL_Pos 1U#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)#define SCB_HFSR_FORCED_Pos 30U#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)#define SCB_HFSR_DEBUGEVT_Pos 31U#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos)#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U)#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos)#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U)#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos)#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U)#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos)#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U)#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos)#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U)#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos)#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U)#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos)#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U)#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos)#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U)#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos)#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U)#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos)#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U)#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos)#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U)#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos)#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U)#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos)#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U)#define SCB_CFSR_IACCVIOL_Msk (1UL )#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U)#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos)#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U)#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos)#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U)#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos)#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U)#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos)#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U)#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos)#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U)#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL )#define SCB_CFSR_MEMFAULTSR_Pos 0U#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)#define SCB_CFSR_BUSFAULTSR_Pos 8U#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)#define SCB_CFSR_USGFAULTSR_Pos 16U#define SCB_SHCSR_MEMFAULTACT_Msk (1UL )#define SCB_SHCSR_MEMFAULTACT_Pos 0U#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)#define SCB_SHCSR_BUSFAULTACT_Pos 1U#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)#define SCB_SHCSR_USGFAULTACT_Pos 3U#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)#define SCB_SHCSR_SVCALLACT_Pos 7U#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)#define SCB_SHCSR_MONITORACT_Pos 8U#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)#define SCB_SHCSR_PENDSVACT_Pos 10U#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)#define SCB_SHCSR_SYSTICKACT_Pos 11U#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)#define SCB_SHCSR_USGFAULTPENDED_Pos 12U#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)#define SCB_SHCSR_SVCALLPENDED_Pos 15U#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)#define SCB_SHCSR_BUSFAULTENA_Pos 17U#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)#define SCB_SHCSR_USGFAULTENA_Pos 18U#define SCB_CCR_NONBASETHRDENA_Msk (1UL )#define SCB_CCR_NONBASETHRDENA_Pos 0U#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)#define SCB_CCR_USERSETMPEND_Pos 1U#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)#define SCB_CCR_UNALIGN_TRP_Pos 3U#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)#define SCB_CCR_DIV_0_TRP_Pos 4U#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)#define SCB_CCR_BFHFNMIGN_Pos 8U#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)#define SCB_CCR_STKALIGN_Pos 9U#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos)#define SCB_CCR_BP_Pos 18U#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)#define SCB_SCR_SLEEPONEXIT_Pos 1U#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)#define SCB_SCR_SLEEPDEEP_Pos 2U#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)#define SCB_SCR_SEVONPEND_Pos 4U#define SCB_AIRCR_VECTRESET_Msk (1UL )#define SCB_AIRCR_VECTRESET_Pos 0U#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)#define SCB_AIRCR_ENDIANESS_Pos 15U#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)#define SCB_AIRCR_VECTKEYSTAT_Pos 16U#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)#define SCB_VTOR_TBLOFF_Pos 7U#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL )#define SCB_ICSR_VECTACTIVE_Pos 0U#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)#define SCB_ICSR_RETTOBASE_Pos 11U#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)#define SCB_ICSR_VECTPENDING_Pos 12U#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)#define SCB_ICSR_ISRPENDING_Pos 22U#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)#define SCB_ICSR_ISRPREEMPT_Pos 23U#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)#define SCB_ICSR_PENDSTCLR_Pos 25U#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)#define SCB_ICSR_PENDSTSET_Pos 26U#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)#define SCB_ICSR_PENDSVCLR_Pos 27U#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)#define SCB_ICSR_PENDSVSET_Pos 28U#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)#define SCB_ICSR_NMIPENDSET_Pos 31U#define SCB_CPUID_REVISION_Msk (0xFUL )#define SCB_CPUID_REVISION_Pos 0U#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)#define SCB_CPUID_PARTNO_Pos 4U#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)#define SCB_CPUID_ARCHITECTURE_Pos 16U#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)#define SCB_CPUID_VARIANT_Pos 20U#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)#define SCB_CPUID_IMPLEMENTER_Pos 24U#define NVIC_STIR_INTID_Msk (0x1FFUL )#define NVIC_STIR_INTID_Pos 0U#define CONTROL_nPRIV_Msk (1UL )#define CONTROL_nPRIV_Pos 0U#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)#define CONTROL_SPSEL_Pos 1U#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos)#define CONTROL_FPCA_Pos 2U#define xPSR_ISR_Msk (0x1FFUL )#define xPSR_ISR_Pos 0U#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos)#define xPSR_ICI_IT_1_Pos 10U#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos)#define xPSR_GE_Pos 16U#define xPSR_T_Msk (1UL << xPSR_T_Pos)#define xPSR_T_Pos 24U#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos)#define xPSR_ICI_IT_2_Pos 25U#define xPSR_Q_Msk (1UL << xPSR_Q_Pos)#define xPSR_Q_Pos 27U#define xPSR_V_Msk (1UL << xPSR_V_Pos)#define xPSR_V_Pos 28U#define xPSR_C_Msk (1UL << xPSR_C_Pos)#define xPSR_C_Pos 29U#define xPSR_Z_Msk (1UL << xPSR_Z_Pos)#define xPSR_Z_Pos 30U#define xPSR_N_Msk (1UL << xPSR_N_Pos)#define xPSR_N_Pos 31U#define IPSR_ISR_Msk (0x1FFUL )#define IPSR_ISR_Pos 0U#define APSR_GE_Msk (0xFUL << APSR_GE_Pos)#define APSR_GE_Pos 16U#define APSR_Q_Msk (1UL << APSR_Q_Pos)#define APSR_Q_Pos 27U#define APSR_V_Msk (1UL << APSR_V_Pos)#define APSR_V_Pos 28U#define APSR_C_Msk (1UL << APSR_C_Pos)#define APSR_C_Pos 29U#define APSR_Z_Msk (1UL << APSR_Z_Pos)#define APSR_Z_Pos 30U#define APSR_N_Msk (1UL << APSR_N_Pos)#define APSR_N_Pos 31U#define __IOM volatile#define __OM volatile#define __IM volatile const#define __O volatile#define __I volatile const#define __CORE_CM7_H_DEPENDANT#define __CORTEX_M (7U)#define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | __CM7_CMSIS_VERSION_SUB )#define __CM7_CMSIS_VERSION_SUB ( __CM_CMSIS_VERSION_SUB)#define __CM7_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)#define __CORE_CM7_H_GENERIC#ifndef __CORE_CM7_H_GENERIC#if defined __TARGET_FPU_VFP#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)#if defined __ARM_PCS_VFP#if defined (__VFP_FP__) && !defined(__SOFTFP__)#if defined __ARMVFP__#if defined __TI_VFP_SUPPORT__#if defined __FPU_VFP__#if ( __CSMC__ & 0x400U)#ifndef __CMSIS_GENERIC#ifndef __CORE_CM7_H_DEPENDANT#if defined __CHECK_DEVICE_DEFINES#ifndef __CM7_REV#ifndef __FPU_PRESENT#ifndef __MPU_PRESENT#ifndef __ICACHE_PRESENT#ifndef __DCACHE_PRESENT#ifndef __DTCM_PRESENT#ifndef __NVIC_PRIO_BITS#ifndef __Vendor_SysTickConfig#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)#ifdef CMSIS_NVIC_VIRTUAL#ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE#ifdef CMSIS_VECTAB_VIRTUAL#ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE#if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)#if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)declaration of ITM_RxBuffer#define __MPU_PRESENT 1U#define __Vendor_SysTickConfig 0U#define __VFP_FP__ 1#define __SYSTEM_STM32F7XX_H#ifndef __SYSTEM_STM32F7XX_Hdeclaration of SystemCoreClockUpdatedeclaration of SystemInitdeclaration of APBPrescTabledeclaration of AHBPrescTabledeclaration of SystemCoreClock#include "system_stm32f7xx.h"#include "core_cm7.h"declaration of DSI_TypeDefdeclaration of MDIOS_TypeDefdeclaration of JPEG_TypeDefdeclaration of USB_OTG_HostChannelTypeDefdeclaration of USB_OTG_HostTypeDefdeclaration of USB_OTG_OUTEndpointTypeDefdeclaration of USB_OTG_INEndpointTypeDefdeclaration of USB_OTG_DeviceTypeDefdeclaration of USB_OTG_GlobalTypeDefdeclaration of RNG_TypeDefdeclaration of WWDG_TypeDefdeclaration of USART_TypeDefdeclaration of LPTIM_TypeDefdeclaration of TIM_TypeDefdeclaration of QUADSPI_TypeDefdeclaration of SPI_TypeDefdeclaration of SDMMC_TypeDefdeclaration of SPDIFRX_TypeDefdeclaration of SAI_Block_TypeDefdeclaration of SAI_TypeDefdeclaration of RTC_TypeDefdeclaration of RCC_TypeDefdeclaration of PWR_TypeDefdeclaration of LTDC_Layer_TypeDefdeclaration of LTDC_TypeDefdeclaration of IWDG_TypeDefdeclaration of I2C_TypeDefdeclaration of SYSCFG_TypeDefdeclaration of GPIO_TypeDefdeclaration of FMC_Bank5_6_TypeDefdeclaration of FMC_Bank3_TypeDefdeclaration of FMC_Bank1E_TypeDefdeclaration of FMC_Bank1_TypeDefdeclaration of FLASH_TypeDefdeclaration of EXTI_TypeDefdeclaration of ETH_TypeDefdeclaration of DMA2D_TypeDefdeclaration of DMA_TypeDefdeclaration of DMA_Stream_TypeDefdeclaration of DCMI_TypeDefdeclaration of DBGMCU_TypeDefdeclaration of DFSDM_Channel_TypeDefdeclaration of DFSDM_Filter_TypeDefdeclaration of DAC_TypeDefdeclaration of CRC_TypeDefdeclaration of CEC_TypeDefdeclaration of CAN_TypeDefdeclaration of CAN_FilterRegister_TypeDefdeclaration of CAN_FIFOMailBox_TypeDefdeclaration of CAN_TxMailBox_TypeDefdeclaration of ADC_Common_TypeDefdeclaration of ADC_TypeDefdeclaration of IRQn_Typedefinition of WRPCRdefinition of RESERVED10definition of WPCRdefinition of RESERVED9definition of WIFCRdefinition of WISRdefinition of WIERdefinition of WCRdefinition of WCFGRdefinition of TDCCRdefinition of VVACCRdefinition of VVFPCCRdefinition of VVBPCCRdefinition of VVSACCRdefinition of VLCCRdefinition of VHBPCCRdefinition of VHSACCRdefinition of VNPCCRdefinition of VCCCRdefinition of VPCCRdefinition of VMCCRdefinition of LPMCCRdefinition of LCCCRdefinition of LCVCIDRdefinition of VSCRdefinition of FIRdefinition of IERdefinition of PSRdefinition of PTTCRdefinition of PUCRdefinition of PCONFRdefinition of PCTLRdefinition of DLTCRdefinition of CLTCRdefinition of CLCRdefinition of TDCRdefinition of TCCRdefinition of GPSRdefinition of GPDRdefinition of GHCRdefinition of CMCRdefinition of LCCRdefinition of VVACRdefinition of VVFPCRdefinition of VVBPCRdefinition of VVSACRdefinition of VLCRdefinition of VHBPCRdefinition of VHSACRdefinition of VNPCRdefinition of VCCRdefinition of VPCRdefinition of VMCRdefinition of MCRdefinition of GVCIDRdefinition of PCRdefinition of LPMCRdefinition of LPCRdefinition of LCOLCRdefinition of LVCIDRdefinition of CRdefinition of VRdefinition of DOUTR31definition of DOUTR30definition of DOUTR29definition of DOUTR28definition of DOUTR27definition of DOUTR26definition of DOUTR25definition of DOUTR24definition of DOUTR23definition of DOUTR22definition of DOUTR21definition of DOUTR20definition of DOUTR19definition of DOUTR18definition of DOUTR17definition of DOUTR16definition of DOUTR15definition of DOUTR14definition of DOUTR13definition of DOUTR12definition of DOUTR11definition of DOUTR10definition of DOUTR9definition of DOUTR8definition of DOUTR7definition of DOUTR6definition of DOUTR5definition of DOUTR4definition of DOUTR3definition of DOUTR2definition of DOUTR1definition of DOUTR0definition of DINR31definition of DINR30definition of DINR29definition of DINR28definition of DINR27definition of DINR26definition of DINR25definition of DINR24definition of DINR23definition of DINR22definition of DINR21definition of DINR20definition of DINR19definition of DINR18definition of DINR17definition of DINR16definition of DINR15definition of DINR14definition of DINR13definition of DINR12definition of DINR11definition of DINR10definition of DINR9definition of DINR8definition of DINR7definition of DINR6definition of DINR5definition of DINR4definition of DINR3definition of DINR2definition of DINR1definition of DINR0definition of CLRFRdefinition of SRdefinition of CRDFRdefinition of RDFRdefinition of CWRFRdefinition of WRFRdefinition of HUFFENC_DC1definition of HUFFENC_DC0definition of HUFFENC_AC1definition of HUFFENC_AC0definition of Reserved4FCdefinition of DHTMEMdefinition of HUFFSYMBdefinition of HUFFBASEdefinition of HUFFMINdefinition of QMEM3definition of QMEM2definition of QMEM1definition of QMEM0definition of Reserved48definition of DORdefinition of DIRdefinition of Reserved3cdefinition of CFRdefinition of Reserved20definition of CONFR7definition of CONFR6definition of CONFR5definition of CONFR4definition of CONFR3definition of CONFR2definition of CONFR1definition of CONFR0definition of Reserveddefinition of HCDMAdefinition of HCTSIZdefinition of HCINTMSKdefinition of HCINTdefinition of HCSPLTdefinition of HCCHARdefinition of HAINTMSKdefinition of HAINTdefinition of HPTXSTSdefinition of Reserved40Cdefinition of HFNUMdefinition of HFIRdefinition of HCFGdefinition of Reserved18definition of DOEPDMAdefinition of DOEPTSIZdefinition of Reserved0Cdefinition of DOEPINTdefinition of Reserved04definition of DOEPCTLdefinition of DTXFSTSdefinition of DIEPDMAdefinition of DIEPTSIZdefinition of DIEPINTdefinition of DIEPCTLdefinition of DOUTEP1MSKdefinition of Reserved44definition of DINEP1MSKdefinition of Reserved40definition of DEACHMSKdefinition of DEACHINTdefinition of DIEPEMPMSKdefinition of DTHRCTLdefinition of DVBUSPULSEdefinition of DVBUSDISdefinition of Reserved9definition of DAINTMSKdefinition of DAINTdefinition of DOEPMSKdefinition of DIEPMSKdefinition of DSTSdefinition of DCTLdefinition of DCFGdefinition of DIEPTXFdefinition of HPTXFSIZdefinition of Reserved43definition of GDFIFOCFGdefinition of Reserved7definition of GLPMCFGdefinition of Reserved6definition of GHWCFG3definition of Reserved5definition of CIDdefinition of GCCFGdefinition of Reserved30definition of HNPTXSTSdefinition of DIEPTXF0_HNPTXFSIZdefinition of GRXFSIZdefinition of GRXSTSPdefinition of GRXSTSRdefinition of GINTMSKdefinition of GINTSTSdefinition of GRSTCTLdefinition of GUSBCFGdefinition of GAHBCFGdefinition of GOTGINTdefinition of GOTGCTLdefinition of DRdefinition of TDRdefinition of RDRdefinition of ICRdefinition of RQRdefinition of RTORdefinition of GTPRdefinition of BRRdefinition of CR3definition of CR2definition of CR1definition of CNTdefinition of ARRdefinition of CMPdefinition of CFGRdefinition of AF2definition of AF1definition of CCR6definition of CCR5definition of CCMR3definition of ORdefinition of DMARdefinition of DCRdefinition of BDTRdefinition of CCR4definition of CCR3definition of CCR2definition of CCR1definition of RCRdefinition of PSCdefinition of CCERdefinition of CCMR2definition of CCMR1definition of EGRdefinition of DIERdefinition of SMCRdefinition of LPTRdefinition of PIRdefinition of PSMARdefinition of PSMKRdefinition of ABRdefinition of ARdefinition of DLRdefinition of FCRdefinition of I2SPRdefinition of I2SCFGRdefinition of TXCRCRdefinition of RXCRCRdefinition of CRCPRdefinition of FIFOdefinition of FIFOCNTdefinition of MASKdefinition of STAdefinition of DCOUNTdefinition of DCTRLdefinition of DLENdefinition of DTIMERdefinition of RESP4definition of RESP3definition of RESP2definition of RESP1definition of RESPCMDdefinition of CMDdefinition of ARGdefinition of CLKCRdefinition of POWERdefinition of CSRdefinition of IFCRdefinition of IMRdefinition of SLOTRdefinition of FRCRdefinition of GCRdefinition of BKP31Rdefinition of BKP30Rdefinition of BKP29Rdefinition of BKP28Rdefinition of BKP27Rdefinition of BKP26Rdefinition of BKP25Rdefinition of BKP24Rdefinition of BKP23Rdefinition of BKP22Rdefinition of BKP21Rdefinition of BKP20Rdefinition of BKP19Rdefinition of BKP18Rdefinition of BKP17Rdefinition of BKP16Rdefinition of BKP15Rdefinition of BKP14Rdefinition of BKP13Rdefinition of BKP12Rdefinition of BKP11Rdefinition of BKP10Rdefinition of BKP9Rdefinition of BKP8Rdefinition of BKP7Rdefinition of BKP6Rdefinition of BKP5Rdefinition of BKP4Rdefinition of BKP3Rdefinition of BKP2Rdefinition of BKP1Rdefinition of BKP0Rdefinition of ALRMBSSRdefinition of ALRMASSRdefinition of TAMPCRdefinition of CALRdefinition of TSSSRdefinition of TSDRdefinition of TSTRdefinition of SHIFTRdefinition of SSRdefinition of WPRdefinition of ALRMBRdefinition of ALRMARdefinition of reserveddefinition of WUTRdefinition of PRERdefinition of TRdefinition of DCKCFGR2definition of DCKCFGR1definition of PLLSAICFGRdefinition of PLLI2SCFGRdefinition of SSCGRdefinition of BDCRdefinition of APB2LPENRdefinition of APB1LPENRdefinition of AHB3LPENRdefinition of AHB2LPENRdefinition of AHB1LPENRdefinition of APB2ENRdefinition of APB1ENRdefinition of AHB3ENRdefinition of AHB2ENRdefinition of AHB1ENRdefinition of APB2RSTRdefinition of APB1RSTRdefinition of AHB3RSTRdefinition of AHB2RSTRdefinition of AHB1RSTRdefinition of CIRdefinition of PLLCFGRdefinition of CSR2definition of CSR1definition of CLUTWRdefinition of CFBLNRdefinition of CFBLRdefinition of CFBARdefinition of BFCRdefinition of DCCRdefinition of PFCRdefinition of CKCRdefinition of WVPCRdefinition of WHPCRdefinition of CDSRdefinition of CPSRdefinition of LIPCRdefinition of BCCRdefinition of SRCRdefinition of TWCRdefinition of AWCRdefinition of BPCRdefinition of SSCRdefinition of WINRdefinition of RLRdefinition of PRdefinition of KRdefinition of TXDRdefinition of RXDRdefinition of PECRdefinition of TIMEOUTRdefinition of TIMINGRdefinition of OAR2definition of OAR1definition of CMPCRdefinition of CBRdefinition of RESERVEDdefinition of EXTICRdefinition of PMCdefinition of MEMRMPdefinition of AFRdefinition of LCKRdefinition of BSRRdefinition of ODRdefinition of IDRdefinition of PUPDRdefinition of OSPEEDRdefinition of OTYPERdefinition of MODERdefinition of SDSRdefinition of SDRTRdefinition of SDCMRdefinition of SDTRdefinition of SDCRdefinition of ECCRdefinition of PATTdefinition of PMEMdefinition of BWTRdefinition of BTCRdefinition of OPTCR1definition of OPTCRdefinition of OPTKEYRdefinition of KEYRdefinition of ACRdefinition of SWIERdefinition of FTSRdefinition of RTSRdefinition of EMRdefinition of DMACHRBARdefinition of DMACHTBARdefinition of DMACHRDRdefinition of DMACHTDRdefinition of DMARSWTRdefinition of DMAMFBOCRdefinition of DMAIERdefinition of DMAOMRdefinition of DMASRdefinition of DMATDLARdefinition of DMARDLARdefinition of DMARPDRdefinition of DMATPDRdefinition of DMABMRdefinition of PTPPPSCRdefinition of PTPTSSRdefinition of PTPTTLRdefinition of PTPTTHRdefinition of PTPTSARdefinition of PTPTSLURdefinition of PTPTSHURdefinition of PTPTSLRdefinition of PTPTSHRdefinition of PTPSSIRdefinition of PTPTSCRdefinition of MMCRGUFCRdefinition of MMCRFAECRdefinition of MMCRFCECRdefinition of MMCTGFCRdefinition of MMCTGFMSCCRdefinition of MMCTGFSCCRdefinition of MMCTIMRdefinition of MMCRIMRdefinition of MMCTIRdefinition of MMCRIRdefinition of MMCCRdefinition of MACA3LRdefinition of MACA3HRdefinition of MACA2LRdefinition of MACA2HRdefinition of MACA1LRdefinition of MACA1HRdefinition of MACA0LRdefinition of MACA0HRdefinition of MACIMRdefinition of MACSRdefinition of MACDBGRdefinition of MACPMTCSRdefinition of MACRWUFFRdefinition of MACVLANTRdefinition of MACFCRdefinition of MACMIIDRdefinition of MACMIIARdefinition of MACHTLRdefinition of MACHTHRdefinition of MACFFRdefinition of MACCRdefinition of BGCLUTdefinition of FGCLUTdefinition of AMTCRdefinition of LWRdefinition of NLRdefinition of OORdefinition of OMARdefinition of OCOLRdefinition of OPFCCRdefinition of BGCMARdefinition of FGCMARdefinition of BGCOLRdefinition of BGPFCCRdefinition of FGCOLRdefinition of FGPFCCRdefinition of BGORdefinition of BGMARdefinition of FGORdefinition of FGMARdefinition of HIFCRdefinition of LIFCRdefinition of HISRdefinition of LISRdefinition of M1ARdefinition of M0ARdefinition of PARdefinition of NDTRdefinition of CWSIZERdefinition of CWSTRTRdefinition of ESURdefinition of ESCRdefinition of MISRdefinition of RISRdefinition of APB2FZdefinition of APB1FZdefinition of IDCODEdefinition of CHDATINRdefinition of CHWDATARdefinition of CHAWSCDRdefinition of CHCFGR2definition of CHCFGR1definition of FLTCNVTIMRdefinition of FLTEXMINdefinition of FLTEXMAXdefinition of FLTAWCFRdefinition of FLTAWSRdefinition of FLTAWLTRdefinition of FLTAWHTRdefinition of FLTRDATARdefinition of FLTJDATARdefinition of FLTFCRdefinition of FLTJCHGRdefinition of FLTICRdefinition of FLTISRdefinition of FLTCR2definition of FLTCR1definition of DOR2definition of DOR1definition of DHR8RDdefinition of DHR12LDdefinition of DHR12RDdefinition of DHR8R2definition of DHR12L2definition of DHR12R2definition of DHR8R1definition of DHR12L1definition of DHR12R1definition of SWTRIGRdefinition of POLdefinition of INITdefinition of sFilterRegisterdefinition of FA1Rdefinition of FFA1Rdefinition of FS1Rdefinition of FM1Rdefinition of FMRdefinition of sFIFOMailBoxdefinition of sTxMailBoxdefinition of BTRdefinition of ESRdefinition of RF1Rdefinition of RF0Rdefinition of TSRdefinition of MSRdefinition of FR2definition of FR1definition of RDHRdefinition of RDLRdefinition of RDTRdefinition of RIRdefinition of TDHRdefinition of TDLRdefinition of TDTRdefinition of TIRdefinition of CDRdefinition of JDR4definition of JDR3definition of JDR2definition of JDR1definition of JSQRdefinition of SQR3definition of SQR2definition of SQR1definition of LTRdefinition of HTRdefinition of JOFR4definition of JOFR3definition of JOFR2definition of JOFR1definition of SMPR2definition of SMPR1#define HASH_RNG_IRQHandler RNG_IRQHandler#define HASH_RNG_IRQn RNG_IRQn#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS))#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS))#define IS_WWDG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == WWDG)#define IS_IWDG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == IWDG)#define IS_IRDA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_SMARTCARD_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == USART6))#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_UART_LIN_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_UART_HWFLOW_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_UART_HALFDUPLEX_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_UART_DRIVER_ENABLE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == USART6))#define IS_UART_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_USART_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == USART6))#define IS_TIM_COMMUTATION_EVENT_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM12))#define IS_TIM_REPETITION_COUNTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCK_DIVISION_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))#define IS_TIM_TRGO2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8) )#define IS_TIM_CCXN_INSTANCE(__INSTANCE__,__CHANNEL__) ((((__INSTANCE__) == TIM1) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3))) || (((__INSTANCE__) == TIM8) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3))))#define IS_TIM_CCX_INSTANCE(__INSTANCE__,__CHANNEL__) ((((__INSTANCE__) == TIM1) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6))) || (((__INSTANCE__) == TIM2) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM3) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM4) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM5) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM8) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6))) || (((__INSTANCE__) == TIM9) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))) || (((__INSTANCE__) == TIM10) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM11) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM12) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))) || (((__INSTANCE__) == TIM13) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM14) && (((__CHANNEL__) == TIM_CHANNEL_1))))#define IS_TIM_REMAP_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM11))#define IS_TIM_ETR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_SLAVE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM12))#define IS_TIM_MASTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7) || ((__INSTANCE__) == TIM8))#define IS_TIM_XOR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_ADVANCED_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_OCXREF_CLEAR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5))#define IS_TIM_ENCODER_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_DMABURST_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_DMA_CC_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_DMA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7))#define IS_TIM_CCDMA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC6_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC5_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC4_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC3_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM12))#define IS_TIM_CC1_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))#define IS_TIM_BKIN2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8))#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8))#define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8))#define IS_TIM_32B_COUNTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM5))#define IS_TIM_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))#define IS_SPI_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI1) || ((__INSTANCE__) == SPI2) || ((__INSTANCE__) == SPI3) || ((__INSTANCE__) == SPI4) || ((__INSTANCE__) == SPI5) || ((__INSTANCE__) == SPI6))#define IS_SPDIFRX_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == SPDIFRX)#define IS_SDMMC_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SDMMC1) || ((__INSTANCE__) == SDMMC2))#define IS_SAI_BLOCK_PERIPH IS_SAI_ALL_INSTANCE#define IS_SAI_ALL_INSTANCE(__PERIPH__) (((__PERIPH__) == SAI1_Block_A) || ((__PERIPH__) == SAI1_Block_B) || ((__PERIPH__) == SAI2_Block_A) || ((__PERIPH__) == SAI2_Block_B))#define IS_RTC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == RTC)#define IS_RNG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == RNG)#define IS_JPEG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == JPEG)#define IS_MDIOS_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == MDIOS)#define IS_LTDC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == LTDC)#define IS_LPTIM_INSTANCE(__INSTANCE__) ((__INSTANCE__) == LPTIM1)#define IS_I2S_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI1) || ((__INSTANCE__) == SPI2) || ((__INSTANCE__) == SPI3))#define IS_SMBUS_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == I2C1) || ((__INSTANCE__) == I2C2) || ((__INSTANCE__) == I2C3) || ((__INSTANCE__) == I2C4))#define IS_I2C_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == I2C1) || ((__INSTANCE__) == I2C2) || ((__INSTANCE__) == I2C3) || ((__INSTANCE__) == I2C4))#define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI)#define IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC)#define IS_GPIO_AF_INSTANCE(__INSTANCE__) (((__INSTANCE__) == GPIOA) || ((__INSTANCE__) == GPIOB) || ((__INSTANCE__) == GPIOC) || ((__INSTANCE__) == GPIOD) || ((__INSTANCE__) == GPIOE) || ((__INSTANCE__) == GPIOF) || ((__INSTANCE__) == GPIOG) || ((__INSTANCE__) == GPIOH) || ((__INSTANCE__) == GPIOI) || ((__INSTANCE__) == GPIOJ) || ((__INSTANCE__) == GPIOK))#define IS_GPIO_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == GPIOA) || ((__INSTANCE__) == GPIOB) || ((__INSTANCE__) == GPIOC) || ((__INSTANCE__) == GPIOD) || ((__INSTANCE__) == GPIOE) || ((__INSTANCE__) == GPIOF) || ((__INSTANCE__) == GPIOG) || ((__INSTANCE__) == GPIOH) || ((__INSTANCE__) == GPIOI) || ((__INSTANCE__) == GPIOJ) || ((__INSTANCE__) == GPIOK))#define IS_DMA_STREAM_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == DMA1_Stream0) || ((__INSTANCE__) == DMA1_Stream1) || ((__INSTANCE__) == DMA1_Stream2) || ((__INSTANCE__) == DMA1_Stream3) || ((__INSTANCE__) == DMA1_Stream4) || ((__INSTANCE__) == DMA1_Stream5) || ((__INSTANCE__) == DMA1_Stream6) || ((__INSTANCE__) == DMA1_Stream7) || ((__INSTANCE__) == DMA2_Stream0) || ((__INSTANCE__) == DMA2_Stream1) || ((__INSTANCE__) == DMA2_Stream2) || ((__INSTANCE__) == DMA2_Stream3) || ((__INSTANCE__) == DMA2_Stream4) || ((__INSTANCE__) == DMA2_Stream5) || ((__INSTANCE__) == DMA2_Stream6) || ((__INSTANCE__) == DMA2_Stream7))#define IS_DMA2D_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DMA2D)#define IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Channel0) || ((INSTANCE) == DFSDM1_Channel1) || ((INSTANCE) == DFSDM1_Channel2) || ((INSTANCE) == DFSDM1_Channel3) || ((INSTANCE) == DFSDM1_Channel4) || ((INSTANCE) == DFSDM1_Channel5) || ((INSTANCE) == DFSDM1_Channel6) || ((INSTANCE) == DFSDM1_Channel7))#define IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Filter0) || ((INSTANCE) == DFSDM1_Filter1) || ((INSTANCE) == DFSDM1_Filter2) || ((INSTANCE) == DFSDM1_Filter3))#define IS_DCMI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DCMI)#define IS_DAC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DAC1)#define IS_CRC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CRC)#define IS_CAN_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == CAN1) || ((__INSTANCE__) == CAN2) || ((__INSTANCE__) == CAN3))#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON)#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)#define IS_ADC_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == ADC1) || ((__INSTANCE__) == ADC2) || ((__INSTANCE__) == ADC3))#define DSI_WRPCR_REGEN DSI_WRPCR_REGEN_Msk#define DSI_WRPCR_REGEN_Msk (0x1UL << DSI_WRPCR_REGEN_Pos)#define DSI_WRPCR_REGEN_Pos (24U)#define DSI_WRPCR_PLL_ODF1 DSI_WRPCR_PLL_ODF1_Msk#define DSI_WRPCR_PLL_ODF1_Msk (0x1UL << DSI_WRPCR_PLL_ODF1_Pos)#define DSI_WRPCR_PLL_ODF1_Pos (17U)#define DSI_WRPCR_PLL_ODF0 DSI_WRPCR_PLL_ODF0_Msk#define DSI_WRPCR_PLL_ODF0_Msk (0x1UL << DSI_WRPCR_PLL_ODF0_Pos)#define DSI_WRPCR_PLL_ODF0_Pos (16U)#define DSI_WRPCR_PLL_ODF DSI_WRPCR_PLL_ODF_Msk#define DSI_WRPCR_PLL_ODF_Msk (0x3UL << DSI_WRPCR_PLL_ODF_Pos)#define DSI_WRPCR_PLL_ODF_Pos (16U)#define DSI_WRPCR_PLL_IDF3 DSI_WRPCR_PLL_IDF3_Msk#define DSI_WRPCR_PLL_IDF3_Msk (0x1UL << DSI_WRPCR_PLL_IDF3_Pos)#define DSI_WRPCR_PLL_IDF3_Pos (14U)#define DSI_WRPCR_PLL_IDF2 DSI_WRPCR_PLL_IDF2_Msk#define DSI_WRPCR_PLL_IDF2_Msk (0x1UL << DSI_WRPCR_PLL_IDF2_Pos)#define DSI_WRPCR_PLL_IDF2_Pos (13U)#define DSI_WRPCR_PLL_IDF1 DSI_WRPCR_PLL_IDF1_Msk#define DSI_WRPCR_PLL_IDF1_Msk (0x1UL << DSI_WRPCR_PLL_IDF1_Pos)#define DSI_WRPCR_PLL_IDF1_Pos (12U)#define DSI_WRPCR_PLL_IDF0 DSI_WRPCR_PLL_IDF0_Msk#define DSI_WRPCR_PLL_IDF0_Msk (0x1UL << DSI_WRPCR_PLL_IDF0_Pos)#define DSI_WRPCR_PLL_IDF0_Pos (11U)#define DSI_WRPCR_PLL_IDF DSI_WRPCR_PLL_IDF_Msk#define DSI_WRPCR_PLL_IDF_Msk (0xFUL << DSI_WRPCR_PLL_IDF_Pos)#define DSI_WRPCR_PLL_IDF_Pos (11U)#define DSI_WRPCR_PLL_NDIV6 DSI_WRPCR_PLL_NDIV6_Msk#define DSI_WRPCR_PLL_NDIV6_Msk (0x1UL << DSI_WRPCR_PLL_NDIV6_Pos)#define DSI_WRPCR_PLL_NDIV6_Pos (8U)#define DSI_WRPCR_PLL_NDIV5 DSI_WRPCR_PLL_NDIV5_Msk#define DSI_WRPCR_PLL_NDIV5_Msk (0x1UL << DSI_WRPCR_PLL_NDIV5_Pos)#define DSI_WRPCR_PLL_NDIV5_Pos (7U)#define DSI_WRPCR_PLL_NDIV4 DSI_WRPCR_PLL_NDIV4_Msk#define DSI_WRPCR_PLL_NDIV4_Msk (0x1UL << DSI_WRPCR_PLL_NDIV4_Pos)#define DSI_WRPCR_PLL_NDIV4_Pos (6U)#define DSI_WRPCR_PLL_NDIV3 DSI_WRPCR_PLL_NDIV3_Msk#define DSI_WRPCR_PLL_NDIV3_Msk (0x1UL << DSI_WRPCR_PLL_NDIV3_Pos)#define DSI_WRPCR_PLL_NDIV3_Pos (5U)#define DSI_WRPCR_PLL_NDIV2 DSI_WRPCR_PLL_NDIV2_Msk#define DSI_WRPCR_PLL_NDIV2_Msk (0x1UL << DSI_WRPCR_PLL_NDIV2_Pos)#define DSI_WRPCR_PLL_NDIV2_Pos (4U)#define DSI_WRPCR_PLL_NDIV1 DSI_WRPCR_PLL_NDIV1_Msk#define DSI_WRPCR_PLL_NDIV1_Msk (0x1UL << DSI_WRPCR_PLL_NDIV1_Pos)#define DSI_WRPCR_PLL_NDIV1_Pos (3U)#define DSI_WRPCR_PLL_NDIV0 DSI_WRPCR_PLL_NDIV0_Msk#define DSI_WRPCR_PLL_NDIV0_Msk (0x1UL << DSI_WRPCR_PLL_NDIV0_Pos)#define DSI_WRPCR_PLL_NDIV0_Pos (2U)#define DSI_WRPCR_PLL_NDIV DSI_WRPCR_PLL_NDIV_Msk#define DSI_WRPCR_PLL_NDIV_Msk (0x7FUL << DSI_WRPCR_PLL_NDIV_Pos)#define DSI_WRPCR_PLL_NDIV_Pos (2U)#define DSI_WRPCR_PLLEN DSI_WRPCR_PLLEN_Msk#define DSI_WRPCR_PLLEN_Msk (0x1UL << DSI_WRPCR_PLLEN_Pos)#define DSI_WRPCR_PLLEN_Pos (0U)#define DSI_WPCR4_TCLKPOST7 DSI_WPCR4_TCLKPOST7_Msk#define DSI_WPCR4_TCLKPOST7_Msk (0x1UL << DSI_WPCR4_TCLKPOST7_Pos)#define DSI_WPCR4_TCLKPOST7_Pos (7U)#define DSI_WPCR4_TCLKPOST6 DSI_WPCR4_TCLKPOST6_Msk#define DSI_WPCR4_TCLKPOST6_Msk (0x1UL << DSI_WPCR4_TCLKPOST6_Pos)#define DSI_WPCR4_TCLKPOST6_Pos (6U)#define DSI_WPCR4_TCLKPOST5 DSI_WPCR4_TCLKPOST5_Msk#define DSI_WPCR4_TCLKPOST5_Msk (0x1UL << DSI_WPCR4_TCLKPOST5_Pos)#define DSI_WPCR4_TCLKPOST5_Pos (5U)#define DSI_WPCR4_TCLKPOST4 DSI_WPCR4_TCLKPOST4_Msk#define DSI_WPCR4_TCLKPOST4_Msk (0x1UL << DSI_WPCR4_TCLKPOST4_Pos)#define DSI_WPCR4_TCLKPOST4_Pos (4U)#define DSI_WPCR4_TCLKPOST3 DSI_WPCR4_TCLKPOST3_Msk#define DSI_WPCR4_TCLKPOST3_Msk (0x1UL << DSI_WPCR4_TCLKPOST3_Pos)#define DSI_WPCR4_TCLKPOST3_Pos (3U)#define DSI_WPCR4_TCLKPOST2 DSI_WPCR4_TCLKPOST2_Msk#define DSI_WPCR4_TCLKPOST2_Msk (0x1UL << DSI_WPCR4_TCLKPOST2_Pos)#define DSI_WPCR4_TCLKPOST2_Pos (2U)#define DSI_WPCR4_TCLKPOST1 DSI_WPCR4_TCLKPOST1_Msk#define DSI_WPCR4_TCLKPOST1_Msk (0x1UL << DSI_WPCR4_TCLKPOST1_Pos)#define DSI_WPCR4_TCLKPOST1_Pos (1U)#define DSI_WPCR4_TCLKPOST0 DSI_WPCR4_TCLKPOST0_Msk#define DSI_WPCR4_TCLKPOST0_Msk (0x1UL << DSI_WPCR4_TCLKPOST0_Pos)#define DSI_WPCR4_TCLKPOST0_Pos (0U)#define DSI_WPCR4_TCLKPOST DSI_WPCR4_TCLKPOST_Msk#define DSI_WPCR4_TCLKPOST_Msk (0xFFUL << DSI_WPCR4_TCLKPOST_Pos)#define DSI_WPCR4_TCLKPOST_Pos (0U)#define DSI_WPCR3_TLPXC7 DSI_WPCR3_TLPXC7_Msk#define DSI_WPCR3_TLPXC7_Msk (0x1UL << DSI_WPCR3_TLPXC7_Pos)#define DSI_WPCR3_TLPXC7_Pos (31U)#define DSI_WPCR3_TLPXC6 DSI_WPCR3_TLPXC6_Msk#define DSI_WPCR3_TLPXC6_Msk (0x1UL << DSI_WPCR3_TLPXC6_Pos)#define DSI_WPCR3_TLPXC6_Pos (30U)#define DSI_WPCR3_TLPXC5 DSI_WPCR3_TLPXC5_Msk#define DSI_WPCR3_TLPXC5_Msk (0x1UL << DSI_WPCR3_TLPXC5_Pos)#define DSI_WPCR3_TLPXC5_Pos (29U)#define DSI_WPCR3_TLPXC4 DSI_WPCR3_TLPXC4_Msk#define DSI_WPCR3_TLPXC4_Msk (0x1UL << DSI_WPCR3_TLPXC4_Pos)#define DSI_WPCR3_TLPXC4_Pos (28U)#define DSI_WPCR3_TLPXC3 DSI_WPCR3_TLPXC3_Msk#define DSI_WPCR3_TLPXC3_Msk (0x1UL << DSI_WPCR3_TLPXC3_Pos)#define DSI_WPCR3_TLPXC3_Pos (27U)#define DSI_WPCR3_TLPXC2 DSI_WPCR3_TLPXC2_Msk#define DSI_WPCR3_TLPXC2_Msk (0x1UL << DSI_WPCR3_TLPXC2_Pos)#define DSI_WPCR3_TLPXC2_Pos (26U)#define DSI_WPCR3_TLPXC1 DSI_WPCR3_TLPXC1_Msk#define DSI_WPCR3_TLPXC1_Msk (0x1UL << DSI_WPCR3_TLPXC1_Pos)#define DSI_WPCR3_TLPXC1_Pos (25U)#define DSI_WPCR3_TLPXC0 DSI_WPCR3_TLPXC0_Msk#define DSI_WPCR3_TLPXC0_Msk (0x1UL << DSI_WPCR3_TLPXC0_Pos)#define DSI_WPCR3_TLPXC0_Pos (24U)#define DSI_WPCR3_TLPXC DSI_WPCR3_TLPXC_Msk#define DSI_WPCR3_TLPXC_Msk (0xFFUL << DSI_WPCR3_TLPXC_Pos)#define DSI_WPCR3_TLPXC_Pos (24U)#define DSI_WPCR3_THSEXIT7 DSI_WPCR3_THSEXIT7_Msk#define DSI_WPCR3_THSEXIT7_Msk (0x1UL << DSI_WPCR3_THSEXIT7_Pos)#define DSI_WPCR3_THSEXIT7_Pos (23U)#define DSI_WPCR3_THSEXIT6 DSI_WPCR3_THSEXIT6_Msk#define DSI_WPCR3_THSEXIT6_Msk (0x1UL << DSI_WPCR3_THSEXIT6_Pos)#define DSI_WPCR3_THSEXIT6_Pos (22U)#define DSI_WPCR3_THSEXIT5 DSI_WPCR3_THSEXIT5_Msk#define DSI_WPCR3_THSEXIT5_Msk (0x1UL << DSI_WPCR3_THSEXIT5_Pos)#define DSI_WPCR3_THSEXIT5_Pos (21U)#define DSI_WPCR3_THSEXIT4 DSI_WPCR3_THSEXIT4_Msk#define DSI_WPCR3_THSEXIT4_Msk (0x1UL << DSI_WPCR3_THSEXIT4_Pos)#define DSI_WPCR3_THSEXIT4_Pos (20U)#define DSI_WPCR3_THSEXIT3 DSI_WPCR3_THSEXIT3_Msk#define DSI_WPCR3_THSEXIT3_Msk (0x1UL << DSI_WPCR3_THSEXIT3_Pos)#define DSI_WPCR3_THSEXIT3_Pos (19U)#define DSI_WPCR3_THSEXIT2 DSI_WPCR3_THSEXIT2_Msk#define DSI_WPCR3_THSEXIT2_Msk (0x1UL << DSI_WPCR3_THSEXIT2_Pos)#define DSI_WPCR3_THSEXIT2_Pos (18U)#define DSI_WPCR3_THSEXIT1 DSI_WPCR3_THSEXIT1_Msk#define DSI_WPCR3_THSEXIT1_Msk (0x1UL << DSI_WPCR3_THSEXIT1_Pos)#define DSI_WPCR3_THSEXIT1_Pos (17U)#define DSI_WPCR3_THSEXIT0 DSI_WPCR3_THSEXIT0_Msk#define DSI_WPCR3_THSEXIT0_Msk (0x1UL << DSI_WPCR3_THSEXIT0_Pos)#define DSI_WPCR3_THSEXIT0_Pos (16U)#define DSI_WPCR3_THSEXIT DSI_WPCR3_THSEXIT_Msk#define DSI_WPCR3_THSEXIT_Msk (0xFFUL << DSI_WPCR3_THSEXIT_Pos)#define DSI_WPCR3_THSEXIT_Pos (16U)#define DSI_WPCR3_TLPXD7 DSI_WPCR3_TLPXD7_Msk#define DSI_WPCR3_TLPXD7_Msk (0x1UL << DSI_WPCR3_TLPXD7_Pos)#define DSI_WPCR3_TLPXD7_Pos (15U)#define DSI_WPCR3_TLPXD6 DSI_WPCR3_TLPXD6_Msk#define DSI_WPCR3_TLPXD6_Msk (0x1UL << DSI_WPCR3_TLPXD6_Pos)#define DSI_WPCR3_TLPXD6_Pos (14U)#define DSI_WPCR3_TLPXD5 DSI_WPCR3_TLPXD5_Msk#define DSI_WPCR3_TLPXD5_Msk (0x1UL << DSI_WPCR3_TLPXD5_Pos)#define DSI_WPCR3_TLPXD5_Pos (13U)#define DSI_WPCR3_TLPXD4 DSI_WPCR3_TLPXD4_Msk#define DSI_WPCR3_TLPXD4_Msk (0x1UL << DSI_WPCR3_TLPXD4_Pos)#define DSI_WPCR3_TLPXD4_Pos (12U)#define DSI_WPCR3_TLPXD3 DSI_WPCR3_TLPXD3_Msk#define DSI_WPCR3_TLPXD3_Msk (0x1UL << DSI_WPCR3_TLPXD3_Pos)#define DSI_WPCR3_TLPXD3_Pos (11U)#define DSI_WPCR3_TLPXD2 DSI_WPCR3_TLPXD2_Msk#define DSI_WPCR3_TLPXD2_Msk (0x1UL << DSI_WPCR3_TLPXD2_Pos)#define DSI_WPCR3_TLPXD2_Pos (10U)#define DSI_WPCR3_TLPXD1 DSI_WPCR3_TLPXD1_Msk#define DSI_WPCR3_TLPXD1_Msk (0x1UL << DSI_WPCR3_TLPXD1_Pos)#define DSI_WPCR3_TLPXD1_Pos (9U)#define DSI_WPCR3_TLPXD0 DSI_WPCR3_TLPXD0_Msk#define DSI_WPCR3_TLPXD0_Msk (0x1UL << DSI_WPCR3_TLPXD0_Pos)#define DSI_WPCR3_TLPXD0_Pos (8U)#define DSI_WPCR3_TLPXD DSI_WPCR3_TLPXD_Msk#define DSI_WPCR3_TLPXD_Msk (0xFFUL << DSI_WPCR3_TLPXD_Pos)#define DSI_WPCR3_TLPXD_Pos (8U)#define DSI_WPCR3_THSZERO7 DSI_WPCR3_THSZERO7_Msk#define DSI_WPCR3_THSZERO7_Msk (0x1UL << DSI_WPCR3_THSZERO7_Pos)#define DSI_WPCR3_THSZERO7_Pos (7U)#define DSI_WPCR3_THSZERO6 DSI_WPCR3_THSZERO6_Msk#define DSI_WPCR3_THSZERO6_Msk (0x1UL << DSI_WPCR3_THSZERO6_Pos)#define DSI_WPCR3_THSZERO6_Pos (6U)#define DSI_WPCR3_THSZERO5 DSI_WPCR3_THSZERO5_Msk#define DSI_WPCR3_THSZERO5_Msk (0x1UL << DSI_WPCR3_THSZERO5_Pos)#define DSI_WPCR3_THSZERO5_Pos (5U)#define DSI_WPCR3_THSZERO4 DSI_WPCR3_THSZERO4_Msk#define DSI_WPCR3_THSZERO4_Msk (0x1UL << DSI_WPCR3_THSZERO4_Pos)#define DSI_WPCR3_THSZERO4_Pos (4U)#define DSI_WPCR3_THSZERO3 DSI_WPCR3_THSZERO3_Msk#define DSI_WPCR3_THSZERO3_Msk (0x1UL << DSI_WPCR3_THSZERO3_Pos)#define DSI_WPCR3_THSZERO3_Pos (3U)#define DSI_WPCR3_THSZERO2 DSI_WPCR3_THSZERO2_Msk#define DSI_WPCR3_THSZERO2_Msk (0x1UL << DSI_WPCR3_THSZERO2_Pos)#define DSI_WPCR3_THSZERO2_Pos (2U)#define DSI_WPCR3_THSZERO1 DSI_WPCR3_THSZERO1_Msk#define DSI_WPCR3_THSZERO1_Msk (0x1UL << DSI_WPCR3_THSZERO1_Pos)#define DSI_WPCR3_THSZERO1_Pos (1U)#define DSI_WPCR3_THSZERO0 DSI_WPCR3_THSZERO0_Msk#define DSI_WPCR3_THSZERO0_Msk (0x1UL << DSI_WPCR3_THSZERO0_Pos)#define DSI_WPCR3_THSZERO0_Pos (0U)#define DSI_WPCR3_THSZERO DSI_WPCR3_THSZERO_Msk#define DSI_WPCR3_THSZERO_Msk (0xFFUL << DSI_WPCR3_THSZERO_Pos)#define DSI_WPCR3_THSZERO_Pos (0U)#define DSI_WPCR2_THSTRAIL7 DSI_WPCR2_THSTRAIL7_Msk#define DSI_WPCR2_THSTRAIL7_Msk (0x1UL << DSI_WPCR2_THSTRAIL7_Pos)#define DSI_WPCR2_THSTRAIL7_Pos (31U)#define DSI_WPCR2_THSTRAIL6 DSI_WPCR2_THSTRAIL6_Msk#define DSI_WPCR2_THSTRAIL6_Msk (0x1UL << DSI_WPCR2_THSTRAIL6_Pos)#define DSI_WPCR2_THSTRAIL6_Pos (30U)#define DSI_WPCR2_THSTRAIL5 DSI_WPCR2_THSTRAIL5_Msk#define DSI_WPCR2_THSTRAIL5_Msk (0x1UL << DSI_WPCR2_THSTRAIL5_Pos)#define DSI_WPCR2_THSTRAIL5_Pos (29U)#define DSI_WPCR2_THSTRAIL4 DSI_WPCR2_THSTRAIL4_Msk#define DSI_WPCR2_THSTRAIL4_Msk (0x1UL << DSI_WPCR2_THSTRAIL4_Pos)#define DSI_WPCR2_THSTRAIL4_Pos (28U)#define DSI_WPCR2_THSTRAIL3 DSI_WPCR2_THSTRAIL3_Msk#define DSI_WPCR2_THSTRAIL3_Msk (0x1UL << DSI_WPCR2_THSTRAIL3_Pos)#define DSI_WPCR2_THSTRAIL3_Pos (27U)#define DSI_WPCR2_THSTRAIL2 DSI_WPCR2_THSTRAIL2_Msk#define DSI_WPCR2_THSTRAIL2_Msk (0x1UL << DSI_WPCR2_THSTRAIL2_Pos)#define DSI_WPCR2_THSTRAIL2_Pos (26U)#define DSI_WPCR2_THSTRAIL1 DSI_WPCR2_THSTRAIL1_Msk#define DSI_WPCR2_THSTRAIL1_Msk (0x1UL << DSI_WPCR2_THSTRAIL1_Pos)#define DSI_WPCR2_THSTRAIL1_Pos (25U)#define DSI_WPCR2_THSTRAIL0 DSI_WPCR2_THSTRAIL0_Msk#define DSI_WPCR2_THSTRAIL0_Msk (0x1UL << DSI_WPCR2_THSTRAIL0_Pos)#define DSI_WPCR2_THSTRAIL0_Pos (24U)#define DSI_WPCR2_THSTRAIL DSI_WPCR2_THSTRAIL_Msk#define DSI_WPCR2_THSTRAIL_Msk (0xFFUL << DSI_WPCR2_THSTRAIL_Pos)#define DSI_WPCR2_THSTRAIL_Pos (24U)#define DSI_WPCR2_THSPREP7 DSI_WPCR2_THSPREP7_Msk#define DSI_WPCR2_THSPREP7_Msk (0x1UL << DSI_WPCR2_THSPREP7_Pos)#define DSI_WPCR2_THSPREP7_Pos (23U)#define DSI_WPCR2_THSPREP6 DSI_WPCR2_THSPREP6_Msk#define DSI_WPCR2_THSPREP6_Msk (0x1UL << DSI_WPCR2_THSPREP6_Pos)#define DSI_WPCR2_THSPREP6_Pos (22U)#define DSI_WPCR2_THSPREP5 DSI_WPCR2_THSPREP5_Msk#define DSI_WPCR2_THSPREP5_Msk (0x1UL << DSI_WPCR2_THSPREP5_Pos)#define DSI_WPCR2_THSPREP5_Pos (21U)#define DSI_WPCR2_THSPREP4 DSI_WPCR2_THSPREP4_Msk#define DSI_WPCR2_THSPREP4_Msk (0x1UL << DSI_WPCR2_THSPREP4_Pos)#define DSI_WPCR2_THSPREP4_Pos (20U)#define DSI_WPCR2_THSPREP3 DSI_WPCR2_THSPREP3_Msk#define DSI_WPCR2_THSPREP3_Msk (0x1UL << DSI_WPCR2_THSPREP3_Pos)#define DSI_WPCR2_THSPREP3_Pos (19U)#define DSI_WPCR2_THSPREP2 DSI_WPCR2_THSPREP2_Msk#define DSI_WPCR2_THSPREP2_Msk (0x1UL << DSI_WPCR2_THSPREP2_Pos)#define DSI_WPCR2_THSPREP2_Pos (18U)#define DSI_WPCR2_THSPREP1 DSI_WPCR2_THSPREP1_Msk#define DSI_WPCR2_THSPREP1_Msk (0x1UL << DSI_WPCR2_THSPREP1_Pos)#define DSI_WPCR2_THSPREP1_Pos (17U)#define DSI_WPCR2_THSPREP0 DSI_WPCR2_THSPREP0_Msk#define DSI_WPCR2_THSPREP0_Msk (0x1UL << DSI_WPCR2_THSPREP0_Pos)#define DSI_WPCR2_THSPREP0_Pos (16U)#define DSI_WPCR2_THSPREP DSI_WPCR2_THSPREP_Msk#define DSI_WPCR2_THSPREP_Msk (0xFFUL << DSI_WPCR2_THSPREP_Pos)#define DSI_WPCR2_THSPREP_Pos (16U)#define DSI_WPCR2_TCLKZERO7 DSI_WPCR2_TCLKZERO7_Msk#define DSI_WPCR2_TCLKZERO7_Msk (0x1UL << DSI_WPCR2_TCLKZERO7_Pos)#define DSI_WPCR2_TCLKZERO7_Pos (15U)#define DSI_WPCR2_TCLKZERO6 DSI_WPCR2_TCLKZERO6_Msk#define DSI_WPCR2_TCLKZERO6_Msk (0x1UL << DSI_WPCR2_TCLKZERO6_Pos)#define DSI_WPCR2_TCLKZERO6_Pos (14U)#define DSI_WPCR2_TCLKZERO5 DSI_WPCR2_TCLKZERO5_Msk#define DSI_WPCR2_TCLKZERO5_Msk (0x1UL << DSI_WPCR2_TCLKZERO5_Pos)#define DSI_WPCR2_TCLKZERO5_Pos (13U)#define DSI_WPCR2_TCLKZERO4 DSI_WPCR2_TCLKZERO4_Msk#define DSI_WPCR2_TCLKZERO4_Msk (0x1UL << DSI_WPCR2_TCLKZERO4_Pos)#define DSI_WPCR2_TCLKZERO4_Pos (12U)#define DSI_WPCR2_TCLKZERO3 DSI_WPCR2_TCLKZERO3_Msk#define DSI_WPCR2_TCLKZERO3_Msk (0x1UL << DSI_WPCR2_TCLKZERO3_Pos)#define DSI_WPCR2_TCLKZERO3_Pos (11U)#define DSI_WPCR2_TCLKZERO2 DSI_WPCR2_TCLKZERO2_Msk#define DSI_WPCR2_TCLKZERO2_Msk (0x1UL << DSI_WPCR2_TCLKZERO2_Pos)#define DSI_WPCR2_TCLKZERO2_Pos (10U)#define DSI_WPCR2_TCLKZERO1 DSI_WPCR2_TCLKZERO1_Msk#define DSI_WPCR2_TCLKZERO1_Msk (0x1UL << DSI_WPCR2_TCLKZERO1_Pos)#define DSI_WPCR2_TCLKZERO1_Pos (9U)#define DSI_WPCR2_TCLKZERO0 DSI_WPCR2_TCLKZERO0_Msk#define DSI_WPCR2_TCLKZERO0_Msk (0x1UL << DSI_WPCR2_TCLKZERO0_Pos)#define DSI_WPCR2_TCLKZERO0_Pos (8U)#define DSI_WPCR2_TCLKZERO DSI_WPCR2_TCLKZERO_Msk#define DSI_WPCR2_TCLKZERO_Msk (0xFFUL << DSI_WPCR2_TCLKZERO_Pos)#define DSI_WPCR2_TCLKZERO_Pos (8U)#define DSI_WPCR2_TCLKPREP7 DSI_WPCR2_TCLKPREP7_Msk#define DSI_WPCR2_TCLKPREP7_Msk (0x1UL << DSI_WPCR2_TCLKPREP7_Pos)#define DSI_WPCR2_TCLKPREP7_Pos (7U)#define DSI_WPCR2_TCLKPREP6 DSI_WPCR2_TCLKPREP6_Msk#define DSI_WPCR2_TCLKPREP6_Msk (0x1UL << DSI_WPCR2_TCLKPREP6_Pos)#define DSI_WPCR2_TCLKPREP6_Pos (6U)#define DSI_WPCR2_TCLKPREP5 DSI_WPCR2_TCLKPREP5_Msk#define DSI_WPCR2_TCLKPREP5_Msk (0x1UL << DSI_WPCR2_TCLKPREP5_Pos)#define DSI_WPCR2_TCLKPREP5_Pos (5U)#define DSI_WPCR2_TCLKPREP4 DSI_WPCR2_TCLKPREP4_Msk#define DSI_WPCR2_TCLKPREP4_Msk (0x1UL << DSI_WPCR2_TCLKPREP4_Pos)#define DSI_WPCR2_TCLKPREP4_Pos (4U)#define DSI_WPCR2_TCLKPREP3 DSI_WPCR2_TCLKPREP3_Msk#define DSI_WPCR2_TCLKPREP3_Msk (0x1UL << DSI_WPCR2_TCLKPREP3_Pos)#define DSI_WPCR2_TCLKPREP3_Pos (3U)#define DSI_WPCR2_TCLKPREP2 DSI_WPCR2_TCLKPREP2_Msk#define DSI_WPCR2_TCLKPREP2_Msk (0x1UL << DSI_WPCR2_TCLKPREP2_Pos)#define DSI_WPCR2_TCLKPREP2_Pos (2U)#define DSI_WPCR2_TCLKPREP1 DSI_WPCR2_TCLKPREP1_Msk#define DSI_WPCR2_TCLKPREP1_Msk (0x1UL << DSI_WPCR2_TCLKPREP1_Pos)#define DSI_WPCR2_TCLKPREP1_Pos (1U)#define DSI_WPCR2_TCLKPREP0 DSI_WPCR2_TCLKPREP0_Msk#define DSI_WPCR2_TCLKPREP0_Msk (0x1UL << DSI_WPCR2_TCLKPREP0_Pos)#define DSI_WPCR2_TCLKPREP0_Pos (0U)#define DSI_WPCR2_TCLKPREP DSI_WPCR2_TCLKPREP_Msk#define DSI_WPCR2_TCLKPREP_Msk (0xFFUL << DSI_WPCR2_TCLKPREP_Pos)#define DSI_WPCR2_TCLKPREP_Pos (0U)#define DSI_WPCR1_LPRXFT1 DSI_WPCR1_LPRXFT1_Msk#define DSI_WPCR1_LPRXFT1_Msk (0x1UL << DSI_WPCR1_LPRXFT1_Pos)#define DSI_WPCR1_LPRXFT1_Pos (26U)#define DSI_WPCR1_LPRXFT0 DSI_WPCR1_LPRXFT0_Msk#define DSI_WPCR1_LPRXFT0_Msk (0x1UL << DSI_WPCR1_LPRXFT0_Pos)#define DSI_WPCR1_LPRXFT0_Pos (25U)#define DSI_WPCR1_LPRXFT DSI_WPCR1_LPRXFT_Msk#define DSI_WPCR1_LPRXFT_Msk (0x3UL << DSI_WPCR1_LPRXFT_Pos)#define DSI_WPCR1_LPRXFT_Pos (25U)#define DSI_WPCR1_FLPRXLPM DSI_WPCR1_FLPRXLPM_Msk#define DSI_WPCR1_FLPRXLPM_Msk (0x1UL << DSI_WPCR1_FLPRXLPM_Pos)#define DSI_WPCR1_FLPRXLPM_Pos (22U)#define DSI_WPCR1_HSTXSRCDL1 DSI_WPCR1_HSTXSRCDL1_Msk#define DSI_WPCR1_HSTXSRCDL1_Msk (0x1UL << DSI_WPCR1_HSTXSRCDL1_Pos)#define DSI_WPCR1_HSTXSRCDL1_Pos (19U)#define DSI_WPCR1_HSTXSRCDL0 DSI_WPCR1_HSTXSRCDL0_Msk#define DSI_WPCR1_HSTXSRCDL0_Msk (0x1UL << DSI_WPCR1_HSTXSRCDL0_Pos)#define DSI_WPCR1_HSTXSRCDL0_Pos (18U)#define DSI_WPCR1_HSTXSRCDL DSI_WPCR1_HSTXSRCDL_Msk#define DSI_WPCR1_HSTXSRCDL_Msk (0x3UL << DSI_WPCR1_HSTXSRCDL_Pos)#define DSI_WPCR1_HSTXSRCDL_Pos (18U)#define DSI_WPCR1_HSTXSRCCL1 DSI_WPCR1_HSTXSRCCL1_Msk#define DSI_WPCR1_HSTXSRCCL1_Msk (0x1UL << DSI_WPCR1_HSTXSRCCL1_Pos)#define DSI_WPCR1_HSTXSRCCL1_Pos (17U)#define DSI_WPCR1_HSTXSRCCL0 DSI_WPCR1_HSTXSRCCL0_Msk#define DSI_WPCR1_HSTXSRCCL0_Msk (0x1UL << DSI_WPCR1_HSTXSRCCL0_Pos)#define DSI_WPCR1_HSTXSRCCL0_Pos (16U)#define DSI_WPCR1_HSTXSRCCL DSI_WPCR1_HSTXSRCCL_Msk#define DSI_WPCR1_HSTXSRCCL_Msk (0x3UL << DSI_WPCR1_HSTXSRCCL_Pos)#define DSI_WPCR1_HSTXSRCCL_Pos (16U)#define DSI_WPCR1_LPRXVCDL1 DSI_WPCR1_LPRXVCDL1_Msk#define DSI_WPCR1_LPRXVCDL1_Msk (0x1UL << DSI_WPCR1_LPRXVCDL1_Pos)#define DSI_WPCR1_LPRXVCDL1_Pos (15U)#define DSI_WPCR1_LPRXVCDL0 DSI_WPCR1_LPRXVCDL0_Msk#define DSI_WPCR1_LPRXVCDL0_Msk (0x1UL << DSI_WPCR1_LPRXVCDL0_Pos)#define DSI_WPCR1_LPRXVCDL0_Pos (14U)#define DSI_WPCR1_LPRXVCDL DSI_WPCR1_LPRXVCDL_Msk#define DSI_WPCR1_LPRXVCDL_Msk (0x3UL << DSI_WPCR1_LPRXVCDL_Pos)#define DSI_WPCR1_LPRXVCDL_Pos (14U)#define DSI_WPCR1_SDDC DSI_WPCR1_SDDC_Msk#define DSI_WPCR1_SDDC_Msk (0x1UL << DSI_WPCR1_SDDC_Pos)#define DSI_WPCR1_SDDC_Pos (12U)#define DSI_WPCR1_LPSRCDL1 DSI_WPCR1_LPSRCDL1_Msk#define DSI_WPCR1_LPSRCDL1_Msk (0x1UL << DSI_WPCR1_LPSRCDL1_Pos)#define DSI_WPCR1_LPSRCDL1_Pos (9U)#define DSI_WPCR1_LPSRCDL0 DSI_WPCR1_LPSRCDL0_Msk#define DSI_WPCR1_LPSRCDL0_Msk (0x1UL << DSI_WPCR1_LPSRCDL0_Pos)#define DSI_WPCR1_LPSRCDL0_Pos (8U)#define DSI_WPCR1_LPSRCDL DSI_WPCR1_LPSRCDL_Msk#define DSI_WPCR1_LPSRCDL_Msk (0x3UL << DSI_WPCR1_LPSRCDL_Pos)#define DSI_WPCR1_LPSRCDL_Pos (8U)#define DSI_WPCR1_LPSRCCL1 DSI_WPCR1_LPSRCCL1_Msk#define DSI_WPCR1_LPSRCCL1_Msk (0x1UL << DSI_WPCR1_LPSRCCL1_Pos)#define DSI_WPCR1_LPSRCCL1_Pos (7U)#define DSI_WPCR1_LPSRCCL0 DSI_WPCR1_LPSRCCL0_Msk#define DSI_WPCR1_LPSRCCL0_Msk (0x1UL << DSI_WPCR1_LPSRCCL0_Pos)#define DSI_WPCR1_LPSRCCL0_Pos (6U)#define DSI_WPCR1_LPSRCCL DSI_WPCR1_LPSRCCL_Msk#define DSI_WPCR1_LPSRCCL_Msk (0x3UL << DSI_WPCR1_LPSRCCL_Pos)#define DSI_WPCR1_LPSRCCL_Pos (6U)#define DSI_WPCR1_HSTXDDL1 DSI_WPCR1_HSTXDDL1_Msk#define DSI_WPCR1_HSTXDDL1_Msk (0x1UL << DSI_WPCR1_HSTXDDL1_Pos)#define DSI_WPCR1_HSTXDDL1_Pos (3U)#define DSI_WPCR1_HSTXDDL0 DSI_WPCR1_HSTXDDL0_Msk#define DSI_WPCR1_HSTXDDL0_Msk (0x1UL << DSI_WPCR1_HSTXDDL0_Pos)#define DSI_WPCR1_HSTXDDL0_Pos (2U)#define DSI_WPCR1_HSTXDDL DSI_WPCR1_HSTXDDL_Msk#define DSI_WPCR1_HSTXDDL_Msk (0x3UL << DSI_WPCR1_HSTXDDL_Pos)#define DSI_WPCR1_HSTXDDL_Pos (2U)#define DSI_WPCR1_HSTXDCL1 DSI_WPCR1_HSTXDCL1_Msk#define DSI_WPCR1_HSTXDCL1_Msk (0x1UL << DSI_WPCR1_HSTXDCL1_Pos)#define DSI_WPCR1_HSTXDCL1_Pos (1U)#define DSI_WPCR1_HSTXDCL0 DSI_WPCR1_HSTXDCL0_Msk#define DSI_WPCR1_HSTXDCL0_Msk (0x1UL << DSI_WPCR1_HSTXDCL0_Pos)#define DSI_WPCR1_HSTXDCL0_Pos (0U)#define DSI_WPCR1_HSTXDCL DSI_WPCR1_HSTXDCL_Msk#define DSI_WPCR1_HSTXDCL_Msk (0x3UL << DSI_WPCR1_HSTXDCL_Pos)#define DSI_WPCR1_HSTXDCL_Pos (0U)#define DSI_WPCR0_TCLKPOSTEN DSI_WPCR0_TCLKPOSTEN_Msk#define DSI_WPCR0_TCLKPOSTEN_Msk (0x1UL << DSI_WPCR0_TCLKPOSTEN_Pos)#define DSI_WPCR0_TCLKPOSTEN_Pos (27U)#define DSI_WPCR0_TLPXCEN DSI_WPCR0_TLPXCEN_Msk#define DSI_WPCR0_TLPXCEN_Msk (0x1UL << DSI_WPCR0_TLPXCEN_Pos)#define DSI_WPCR0_TLPXCEN_Pos (26U)#define DSI_WPCR0_THSEXITEN DSI_WPCR0_THSEXITEN_Msk#define DSI_WPCR0_THSEXITEN_Msk (0x1UL << DSI_WPCR0_THSEXITEN_Pos)#define DSI_WPCR0_THSEXITEN_Pos (25U)#define DSI_WPCR0_TLPXDEN DSI_WPCR0_TLPXDEN_Msk#define DSI_WPCR0_TLPXDEN_Msk (0x1UL << DSI_WPCR0_TLPXDEN_Pos)#define DSI_WPCR0_TLPXDEN_Pos (24U)#define DSI_WPCR0_THSZEROEN DSI_WPCR0_THSZEROEN_Msk#define DSI_WPCR0_THSZEROEN_Msk (0x1UL << DSI_WPCR0_THSZEROEN_Pos)#define DSI_WPCR0_THSZEROEN_Pos (23U)#define DSI_WPCR0_THSTRAILEN DSI_WPCR0_THSTRAILEN_Msk#define DSI_WPCR0_THSTRAILEN_Msk (0x1UL << DSI_WPCR0_THSTRAILEN_Pos)#define DSI_WPCR0_THSTRAILEN_Pos (22U)#define DSI_WPCR0_THSPREPEN DSI_WPCR0_THSPREPEN_Msk#define DSI_WPCR0_THSPREPEN_Msk (0x1UL << DSI_WPCR0_THSPREPEN_Pos)#define DSI_WPCR0_THSPREPEN_Pos (21U)#define DSI_WPCR0_TCLKZEROEN DSI_WPCR0_TCLKZEROEN_Msk#define DSI_WPCR0_TCLKZEROEN_Msk (0x1UL << DSI_WPCR0_TCLKZEROEN_Pos)#define DSI_WPCR0_TCLKZEROEN_Pos (20U)#define DSI_WPCR0_TCLKPREPEN DSI_WPCR0_TCLKPREPEN_Msk#define DSI_WPCR0_TCLKPREPEN_Msk (0x1UL << DSI_WPCR0_TCLKPREPEN_Pos)#define DSI_WPCR0_TCLKPREPEN_Pos (19U)#define DSI_WPCR0_PDEN DSI_WPCR0_PDEN_Msk#define DSI_WPCR0_PDEN_Msk (0x1UL << DSI_WPCR0_PDEN_Pos)#define DSI_WPCR0_PDEN_Pos (18U)#define DSI_WPCR0_TDDL DSI_WPCR0_TDDL_Msk#define DSI_WPCR0_TDDL_Msk (0x1UL << DSI_WPCR0_TDDL_Pos)#define DSI_WPCR0_TDDL_Pos (16U)#define DSI_WPCR0_CDOFFDL DSI_WPCR0_CDOFFDL_Msk#define DSI_WPCR0_CDOFFDL_Msk (0x1UL << DSI_WPCR0_CDOFFDL_Pos)#define DSI_WPCR0_CDOFFDL_Pos (14U)#define DSI_WPCR0_FTXSMDL DSI_WPCR0_FTXSMDL_Msk#define DSI_WPCR0_FTXSMDL_Msk (0x1UL << DSI_WPCR0_FTXSMDL_Pos)#define DSI_WPCR0_FTXSMDL_Pos (13U)#define DSI_WPCR0_FTXSMCL DSI_WPCR0_FTXSMCL_Msk#define DSI_WPCR0_FTXSMCL_Msk (0x1UL << DSI_WPCR0_FTXSMCL_Pos)#define DSI_WPCR0_FTXSMCL_Pos (12U)#define DSI_WPCR0_HSIDL1 DSI_WPCR0_HSIDL1_Msk#define DSI_WPCR0_HSIDL1_Msk (0x1UL << DSI_WPCR0_HSIDL1_Pos)#define DSI_WPCR0_HSIDL1_Pos (11U)#define DSI_WPCR0_HSIDL0 DSI_WPCR0_HSIDL0_Msk#define DSI_WPCR0_HSIDL0_Msk (0x1UL << DSI_WPCR0_HSIDL0_Pos)#define DSI_WPCR0_HSIDL0_Pos (10U)#define DSI_WPCR0_HSICL DSI_WPCR0_HSICL_Msk#define DSI_WPCR0_HSICL_Msk (0x1UL << DSI_WPCR0_HSICL_Pos)#define DSI_WPCR0_HSICL_Pos (9U)#define DSI_WPCR0_SWDL1 DSI_WPCR0_SWDL1_Msk#define DSI_WPCR0_SWDL1_Msk (0x1UL << DSI_WPCR0_SWDL1_Pos)#define DSI_WPCR0_SWDL1_Pos (8U)#define DSI_WPCR0_SWDL0 DSI_WPCR0_SWDL0_Msk#define DSI_WPCR0_SWDL0_Msk (0x1UL << DSI_WPCR0_SWDL0_Pos)#define DSI_WPCR0_SWDL0_Pos (7U)#define DSI_WPCR0_SWCL DSI_WPCR0_SWCL_Msk#define DSI_WPCR0_SWCL_Msk (0x1UL << DSI_WPCR0_SWCL_Pos)#define DSI_WPCR0_SWCL_Pos (6U)#define DSI_WPCR0_UIX4_5 (0x20UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_4 (0x10UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_3 (0x08UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_2 (0x04UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_1 (0x02UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_0 (0x01UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4 DSI_WPCR0_UIX4_Msk#define DSI_WPCR0_UIX4_Msk (0x3FUL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_Pos (0U)#define DSI_WIFCR_CRRIF DSI_WIFCR_CRRIF_Msk#define DSI_WIFCR_CRRIF_Msk (0x1UL << DSI_WIFCR_CRRIF_Pos)#define DSI_WIFCR_CRRIF_Pos (13U)#define DSI_WIFCR_CPLLUIF DSI_WIFCR_CPLLUIF_Msk#define DSI_WIFCR_CPLLUIF_Msk (0x1UL << DSI_WIFCR_CPLLUIF_Pos)#define DSI_WIFCR_CPLLUIF_Pos (10U)#define DSI_WIFCR_CPLLLIF DSI_WIFCR_CPLLLIF_Msk#define DSI_WIFCR_CPLLLIF_Msk (0x1UL << DSI_WIFCR_CPLLLIF_Pos)#define DSI_WIFCR_CPLLLIF_Pos (9U)#define DSI_WIFCR_CERIF DSI_WIFCR_CERIF_Msk#define DSI_WIFCR_CERIF_Msk (0x1UL << DSI_WIFCR_CERIF_Pos)#define DSI_WIFCR_CERIF_Pos (1U)#define DSI_WIFCR_CTEIF DSI_WIFCR_CTEIF_Msk#define DSI_WIFCR_CTEIF_Msk (0x1UL << DSI_WIFCR_CTEIF_Pos)#define DSI_WIFCR_CTEIF_Pos (0U)#define DSI_WISR_RRIF DSI_WISR_RRIF_Msk#define DSI_WISR_RRIF_Msk (0x1UL << DSI_WISR_RRIF_Pos)#define DSI_WISR_RRIF_Pos (13U)#define DSI_WISR_RRS DSI_WISR_RRS_Msk#define DSI_WISR_RRS_Msk (0x1UL << DSI_WISR_RRS_Pos)#define DSI_WISR_RRS_Pos (12U)#define DSI_WISR_PLLUIF DSI_WISR_PLLUIF_Msk#define DSI_WISR_PLLUIF_Msk (0x1UL << DSI_WISR_PLLUIF_Pos)#define DSI_WISR_PLLUIF_Pos (10U)#define DSI_WISR_PLLLIF DSI_WISR_PLLLIF_Msk#define DSI_WISR_PLLLIF_Msk (0x1UL << DSI_WISR_PLLLIF_Pos)#define DSI_WISR_PLLLIF_Pos (9U)#define DSI_WISR_PLLLS DSI_WISR_PLLLS_Msk#define DSI_WISR_PLLLS_Msk (0x1UL << DSI_WISR_PLLLS_Pos)#define DSI_WISR_PLLLS_Pos (8U)#define DSI_WISR_BUSY DSI_WISR_BUSY_Msk#define DSI_WISR_BUSY_Msk (0x1UL << DSI_WISR_BUSY_Pos)#define DSI_WISR_BUSY_Pos (2U)#define DSI_WISR_ERIF DSI_WISR_ERIF_Msk#define DSI_WISR_ERIF_Msk (0x1UL << DSI_WISR_ERIF_Pos)#define DSI_WISR_ERIF_Pos (1U)#define DSI_WISR_TEIF DSI_WISR_TEIF_Msk#define DSI_WISR_TEIF_Msk (0x1UL << DSI_WISR_TEIF_Pos)#define DSI_WISR_TEIF_Pos (0U)#define DSI_WIER_RRIE DSI_WIER_RRIE_Msk#define DSI_WIER_RRIE_Msk (0x1UL << DSI_WIER_RRIE_Pos)#define DSI_WIER_RRIE_Pos (13U)#define DSI_WIER_PLLUIE DSI_WIER_PLLUIE_Msk#define DSI_WIER_PLLUIE_Msk (0x1UL << DSI_WIER_PLLUIE_Pos)#define DSI_WIER_PLLUIE_Pos (10U)#define DSI_WIER_PLLLIE DSI_WIER_PLLLIE_Msk#define DSI_WIER_PLLLIE_Msk (0x1UL << DSI_WIER_PLLLIE_Pos)#define DSI_WIER_PLLLIE_Pos (9U)#define DSI_WIER_ERIE DSI_WIER_ERIE_Msk#define DSI_WIER_ERIE_Msk (0x1UL << DSI_WIER_ERIE_Pos)#define DSI_WIER_ERIE_Pos (1U)#define DSI_WIER_TEIE DSI_WIER_TEIE_Msk#define DSI_WIER_TEIE_Msk (0x1UL << DSI_WIER_TEIE_Pos)#define DSI_WIER_TEIE_Pos (0U)#define DSI_WCR_DSIEN DSI_WCR_DSIEN_Msk#define DSI_WCR_DSIEN_Msk (0x1UL << DSI_WCR_DSIEN_Pos)#define DSI_WCR_DSIEN_Pos (3U)#define DSI_WCR_LTDCEN DSI_WCR_LTDCEN_Msk#define DSI_WCR_LTDCEN_Msk (0x1UL << DSI_WCR_LTDCEN_Pos)#define DSI_WCR_LTDCEN_Pos (2U)#define DSI_WCR_SHTDN DSI_WCR_SHTDN_Msk#define DSI_WCR_SHTDN_Msk (0x1UL << DSI_WCR_SHTDN_Pos)#define DSI_WCR_SHTDN_Pos (1U)#define DSI_WCR_COLM DSI_WCR_COLM_Msk#define DSI_WCR_COLM_Msk (0x1UL << DSI_WCR_COLM_Pos)#define DSI_WCR_COLM_Pos (0U)#define DSI_WCFGR_VSPOL DSI_WCFGR_VSPOL_Msk#define DSI_WCFGR_VSPOL_Msk (0x1UL << DSI_WCFGR_VSPOL_Pos)#define DSI_WCFGR_VSPOL_Pos (7U)#define DSI_WCFGR_AR DSI_WCFGR_AR_Msk#define DSI_WCFGR_AR_Msk (0x1UL << DSI_WCFGR_AR_Pos)#define DSI_WCFGR_AR_Pos (6U)#define DSI_WCFGR_TEPOL DSI_WCFGR_TEPOL_Msk#define DSI_WCFGR_TEPOL_Msk (0x1UL << DSI_WCFGR_TEPOL_Pos)#define DSI_WCFGR_TEPOL_Pos (5U)#define DSI_WCFGR_TESRC DSI_WCFGR_TESRC_Msk#define DSI_WCFGR_TESRC_Msk (0x1UL << DSI_WCFGR_TESRC_Pos)#define DSI_WCFGR_TESRC_Pos (4U)#define DSI_WCFGR_COLMUX2 DSI_WCFGR_COLMUX2_Msk#define DSI_WCFGR_COLMUX2_Msk (0x1UL << DSI_WCFGR_COLMUX2_Pos)#define DSI_WCFGR_COLMUX2_Pos (3U)#define DSI_WCFGR_COLMUX1 DSI_WCFGR_COLMUX1_Msk#define DSI_WCFGR_COLMUX1_Msk (0x1UL << DSI_WCFGR_COLMUX1_Pos)#define DSI_WCFGR_COLMUX1_Pos (2U)#define DSI_WCFGR_COLMUX0 DSI_WCFGR_COLMUX0_Msk#define DSI_WCFGR_COLMUX0_Msk (0x1UL << DSI_WCFGR_COLMUX0_Pos)#define DSI_WCFGR_COLMUX0_Pos (1U)#define DSI_WCFGR_COLMUX DSI_WCFGR_COLMUX_Msk#define DSI_WCFGR_COLMUX_Msk (0x7UL << DSI_WCFGR_COLMUX_Pos)#define DSI_WCFGR_COLMUX_Pos (1U)#define DSI_WCFGR_DSIM DSI_WCFGR_DSIM_Msk#define DSI_WCFGR_DSIM_Msk (0x1UL << DSI_WCFGR_DSIM_Pos)#define DSI_WCFGR_DSIM_Pos (0U)#define DSI_TDCCR_S3DC DSI_TDCCR_S3DC_Msk#define DSI_TDCCR_S3DC_Msk (0x1UL << DSI_TDCCR_S3DC_Pos)#define DSI_TDCCR_S3DC_Pos (16U)#define DSI_TDCCR_RF DSI_TDCCR_RF_Msk#define DSI_TDCCR_RF_Msk (0x1UL << DSI_TDCCR_RF_Pos)#define DSI_TDCCR_RF_Pos (5U)#define DSI_TDCCR_SVS DSI_TDCCR_SVS_Msk#define DSI_TDCCR_SVS_Msk (0x1UL << DSI_TDCCR_SVS_Pos)#define DSI_TDCCR_SVS_Pos (4U)#define DSI_TDCCR_3DF1 0x00000008U#define DSI_TDCCR_3DF0 0x00000004U#define DSI_TDCCR_3DF 0x0000000CU#define DSI_TDCCR_3DM1 0x00000002U#define DSI_TDCCR_3DM0 0x00000001U#define DSI_TDCCR_3DM 0x00000003U#define DSI_VVACCR_VA13 DSI_VVACCR_VA13_Msk#define DSI_VVACCR_VA13_Msk (0x1UL << DSI_VVACCR_VA13_Pos)#define DSI_VVACCR_VA13_Pos (13U)#define DSI_VVACCR_VA12 DSI_VVACCR_VA12_Msk#define DSI_VVACCR_VA12_Msk (0x1UL << DSI_VVACCR_VA12_Pos)#define DSI_VVACCR_VA12_Pos (12U)#define DSI_VVACCR_VA11 DSI_VVACCR_VA11_Msk#define DSI_VVACCR_VA11_Msk (0x1UL << DSI_VVACCR_VA11_Pos)#define DSI_VVACCR_VA11_Pos (11U)#define DSI_VVACCR_VA10 DSI_VVACCR_VA10_Msk#define DSI_VVACCR_VA10_Msk (0x1UL << DSI_VVACCR_VA10_Pos)#define DSI_VVACCR_VA10_Pos (10U)#define DSI_VVACCR_VA9 DSI_VVACCR_VA9_Msk#define DSI_VVACCR_VA9_Msk (0x1UL << DSI_VVACCR_VA9_Pos)#define DSI_VVACCR_VA9_Pos (9U)#define DSI_VVACCR_VA8 DSI_VVACCR_VA8_Msk#define DSI_VVACCR_VA8_Msk (0x1UL << DSI_VVACCR_VA8_Pos)#define DSI_VVACCR_VA8_Pos (8U)#define DSI_VVACCR_VA7 DSI_VVACCR_VA7_Msk#define DSI_VVACCR_VA7_Msk (0x1UL << DSI_VVACCR_VA7_Pos)#define DSI_VVACCR_VA7_Pos (7U)#define DSI_VVACCR_VA6 DSI_VVACCR_VA6_Msk#define DSI_VVACCR_VA6_Msk (0x1UL << DSI_VVACCR_VA6_Pos)#define DSI_VVACCR_VA6_Pos (6U)#define DSI_VVACCR_VA5 DSI_VVACCR_VA5_Msk#define DSI_VVACCR_VA5_Msk (0x1UL << DSI_VVACCR_VA5_Pos)#define DSI_VVACCR_VA5_Pos (5U)#define DSI_VVACCR_VA4 DSI_VVACCR_VA4_Msk#define DSI_VVACCR_VA4_Msk (0x1UL << DSI_VVACCR_VA4_Pos)#define DSI_VVACCR_VA4_Pos (4U)#define DSI_VVACCR_VA3 DSI_VVACCR_VA3_Msk#define DSI_VVACCR_VA3_Msk (0x1UL << DSI_VVACCR_VA3_Pos)#define DSI_VVACCR_VA3_Pos (3U)#define DSI_VVACCR_VA2 DSI_VVACCR_VA2_Msk#define DSI_VVACCR_VA2_Msk (0x1UL << DSI_VVACCR_VA2_Pos)#define DSI_VVACCR_VA2_Pos (2U)#define DSI_VVACCR_VA1 DSI_VVACCR_VA1_Msk#define DSI_VVACCR_VA1_Msk (0x1UL << DSI_VVACCR_VA1_Pos)#define DSI_VVACCR_VA1_Pos (1U)#define DSI_VVACCR_VA0 DSI_VVACCR_VA0_Msk#define DSI_VVACCR_VA0_Msk (0x1UL << DSI_VVACCR_VA0_Pos)#define DSI_VVACCR_VA0_Pos (0U)#define DSI_VVACCR_VA DSI_VVACCR_VA_Msk#define DSI_VVACCR_VA_Msk (0x3FFFUL << DSI_VVACCR_VA_Pos)#define DSI_VVACCR_VA_Pos (0U)#define DSI_VVFPCCR_VFP9 DSI_VVFPCCR_VFP9_Msk#define DSI_VVFPCCR_VFP9_Msk (0x1UL << DSI_VVFPCCR_VFP9_Pos)#define DSI_VVFPCCR_VFP9_Pos (9U)#define DSI_VVFPCCR_VFP8 DSI_VVFPCCR_VFP8_Msk#define DSI_VVFPCCR_VFP8_Msk (0x1UL << DSI_VVFPCCR_VFP8_Pos)#define DSI_VVFPCCR_VFP8_Pos (8U)#define DSI_VVFPCCR_VFP7 DSI_VVFPCCR_VFP7_Msk#define DSI_VVFPCCR_VFP7_Msk (0x1UL << DSI_VVFPCCR_VFP7_Pos)#define DSI_VVFPCCR_VFP7_Pos (7U)#define DSI_VVFPCCR_VFP6 DSI_VVFPCCR_VFP6_Msk#define DSI_VVFPCCR_VFP6_Msk (0x1UL << DSI_VVFPCCR_VFP6_Pos)#define DSI_VVFPCCR_VFP6_Pos (6U)#define DSI_VVFPCCR_VFP5 DSI_VVFPCCR_VFP5_Msk#define DSI_VVFPCCR_VFP5_Msk (0x1UL << DSI_VVFPCCR_VFP5_Pos)#define DSI_VVFPCCR_VFP5_Pos (5U)#define DSI_VVFPCCR_VFP4 DSI_VVFPCCR_VFP4_Msk#define DSI_VVFPCCR_VFP4_Msk (0x1UL << DSI_VVFPCCR_VFP4_Pos)#define DSI_VVFPCCR_VFP4_Pos (4U)#define DSI_VVFPCCR_VFP3 DSI_VVFPCCR_VFP3_Msk#define DSI_VVFPCCR_VFP3_Msk (0x1UL << DSI_VVFPCCR_VFP3_Pos)#define DSI_VVFPCCR_VFP3_Pos (3U)#define DSI_VVFPCCR_VFP2 DSI_VVFPCCR_VFP2_Msk#define DSI_VVFPCCR_VFP2_Msk (0x1UL << DSI_VVFPCCR_VFP2_Pos)#define DSI_VVFPCCR_VFP2_Pos (2U)#define DSI_VVFPCCR_VFP1 DSI_VVFPCCR_VFP1_Msk#define DSI_VVFPCCR_VFP1_Msk (0x1UL << DSI_VVFPCCR_VFP1_Pos)#define DSI_VVFPCCR_VFP1_Pos (1U)#define DSI_VVFPCCR_VFP0 DSI_VVFPCCR_VFP0_Msk#define DSI_VVFPCCR_VFP0_Msk (0x1UL << DSI_VVFPCCR_VFP0_Pos)#define DSI_VVFPCCR_VFP0_Pos (0U)#define DSI_VVFPCCR_VFP DSI_VVFPCCR_VFP_Msk#define DSI_VVFPCCR_VFP_Msk (0x3FFUL << DSI_VVFPCCR_VFP_Pos)#define DSI_VVFPCCR_VFP_Pos (0U)#define DSI_VVBPCCR_VBP9 DSI_VVBPCCR_VBP9_Msk#define DSI_VVBPCCR_VBP9_Msk (0x1UL << DSI_VVBPCCR_VBP9_Pos)#define DSI_VVBPCCR_VBP9_Pos (9U)#define DSI_VVBPCCR_VBP8 DSI_VVBPCCR_VBP8_Msk#define DSI_VVBPCCR_VBP8_Msk (0x1UL << DSI_VVBPCCR_VBP8_Pos)#define DSI_VVBPCCR_VBP8_Pos (8U)#define DSI_VVBPCCR_VBP7 DSI_VVBPCCR_VBP7_Msk#define DSI_VVBPCCR_VBP7_Msk (0x1UL << DSI_VVBPCCR_VBP7_Pos)#define DSI_VVBPCCR_VBP7_Pos (7U)#define DSI_VVBPCCR_VBP6 DSI_VVBPCCR_VBP6_Msk#define DSI_VVBPCCR_VBP6_Msk (0x1UL << DSI_VVBPCCR_VBP6_Pos)#define DSI_VVBPCCR_VBP6_Pos (6U)#define DSI_VVBPCCR_VBP5 DSI_VVBPCCR_VBP5_Msk#define DSI_VVBPCCR_VBP5_Msk (0x1UL << DSI_VVBPCCR_VBP5_Pos)#define DSI_VVBPCCR_VBP5_Pos (5U)#define DSI_VVBPCCR_VBP4 DSI_VVBPCCR_VBP4_Msk#define DSI_VVBPCCR_VBP4_Msk (0x1UL << DSI_VVBPCCR_VBP4_Pos)#define DSI_VVBPCCR_VBP4_Pos (4U)#define DSI_VVBPCCR_VBP3 DSI_VVBPCCR_VBP3_Msk#define DSI_VVBPCCR_VBP3_Msk (0x1UL << DSI_VVBPCCR_VBP3_Pos)#define DSI_VVBPCCR_VBP3_Pos (3U)#define DSI_VVBPCCR_VBP2 DSI_VVBPCCR_VBP2_Msk#define DSI_VVBPCCR_VBP2_Msk (0x1UL << DSI_VVBPCCR_VBP2_Pos)#define DSI_VVBPCCR_VBP2_Pos (2U)#define DSI_VVBPCCR_VBP1 DSI_VVBPCCR_VBP1_Msk#define DSI_VVBPCCR_VBP1_Msk (0x1UL << DSI_VVBPCCR_VBP1_Pos)#define DSI_VVBPCCR_VBP1_Pos (1U)#define DSI_VVBPCCR_VBP0 DSI_VVBPCCR_VBP0_Msk#define DSI_VVBPCCR_VBP0_Msk (0x1UL << DSI_VVBPCCR_VBP0_Pos)#define DSI_VVBPCCR_VBP0_Pos (0U)#define DSI_VVBPCCR_VBP DSI_VVBPCCR_VBP_Msk#define DSI_VVBPCCR_VBP_Msk (0x3FFUL << DSI_VVBPCCR_VBP_Pos)#define DSI_VVBPCCR_VBP_Pos (0U)#define DSI_VVSACCR_VSA9 DSI_VVSACCR_VSA9_Msk#define DSI_VVSACCR_VSA9_Msk (0x1UL << DSI_VVSACCR_VSA9_Pos)#define DSI_VVSACCR_VSA9_Pos (9U)#define DSI_VVSACCR_VSA8 DSI_VVSACCR_VSA8_Msk#define DSI_VVSACCR_VSA8_Msk (0x1UL << DSI_VVSACCR_VSA8_Pos)#define DSI_VVSACCR_VSA8_Pos (8U)#define DSI_VVSACCR_VSA7 DSI_VVSACCR_VSA7_Msk#define DSI_VVSACCR_VSA7_Msk (0x1UL << DSI_VVSACCR_VSA7_Pos)#define DSI_VVSACCR_VSA7_Pos (7U)#define DSI_VVSACCR_VSA6 DSI_VVSACCR_VSA6_Msk#define DSI_VVSACCR_VSA6_Msk (0x1UL << DSI_VVSACCR_VSA6_Pos)#define DSI_VVSACCR_VSA6_Pos (6U)#define DSI_VVSACCR_VSA5 DSI_VVSACCR_VSA5_Msk#define DSI_VVSACCR_VSA5_Msk (0x1UL << DSI_VVSACCR_VSA5_Pos)#define DSI_VVSACCR_VSA5_Pos (5U)#define DSI_VVSACCR_VSA4 DSI_VVSACCR_VSA4_Msk#define DSI_VVSACCR_VSA4_Msk (0x1UL << DSI_VVSACCR_VSA4_Pos)#define DSI_VVSACCR_VSA4_Pos (4U)#define DSI_VVSACCR_VSA3 DSI_VVSACCR_VSA3_Msk#define DSI_VVSACCR_VSA3_Msk (0x1UL << DSI_VVSACCR_VSA3_Pos)#define DSI_VVSACCR_VSA3_Pos (3U)#define DSI_VVSACCR_VSA2 DSI_VVSACCR_VSA2_Msk#define DSI_VVSACCR_VSA2_Msk (0x1UL << DSI_VVSACCR_VSA2_Pos)#define DSI_VVSACCR_VSA2_Pos (2U)#define DSI_VVSACCR_VSA1 DSI_VVSACCR_VSA1_Msk#define DSI_VVSACCR_VSA1_Msk (0x1UL << DSI_VVSACCR_VSA1_Pos)#define DSI_VVSACCR_VSA1_Pos (1U)#define DSI_VVSACCR_VSA0 DSI_VVSACCR_VSA0_Msk#define DSI_VVSACCR_VSA0_Msk (0x1UL << DSI_VVSACCR_VSA0_Pos)#define DSI_VVSACCR_VSA0_Pos (0U)#define DSI_VVSACCR_VSA DSI_VVSACCR_VSA_Msk#define DSI_VVSACCR_VSA_Msk (0x3FFUL << DSI_VVSACCR_VSA_Pos)#define DSI_VVSACCR_VSA_Pos (0U)#define DSI_VLCCR_HLINE14 DSI_VLCCR_HLINE14_Msk#define DSI_VLCCR_HLINE14_Msk (0x1UL << DSI_VLCCR_HLINE14_Pos)#define DSI_VLCCR_HLINE14_Pos (14U)#define DSI_VLCCR_HLINE13 DSI_VLCCR_HLINE13_Msk#define DSI_VLCCR_HLINE13_Msk (0x1UL << DSI_VLCCR_HLINE13_Pos)#define DSI_VLCCR_HLINE13_Pos (13U)#define DSI_VLCCR_HLINE12 DSI_VLCCR_HLINE12_Msk#define DSI_VLCCR_HLINE12_Msk (0x1UL << DSI_VLCCR_HLINE12_Pos)#define DSI_VLCCR_HLINE12_Pos (12U)#define DSI_VLCCR_HLINE11 DSI_VLCCR_HLINE11_Msk#define DSI_VLCCR_HLINE11_Msk (0x1UL << DSI_VLCCR_HLINE11_Pos)#define DSI_VLCCR_HLINE11_Pos (11U)#define DSI_VLCCR_HLINE10 DSI_VLCCR_HLINE10_Msk#define DSI_VLCCR_HLINE10_Msk (0x1UL << DSI_VLCCR_HLINE10_Pos)#define DSI_VLCCR_HLINE10_Pos (10U)#define DSI_VLCCR_HLINE9 DSI_VLCCR_HLINE9_Msk#define DSI_VLCCR_HLINE9_Msk (0x1UL << DSI_VLCCR_HLINE9_Pos)#define DSI_VLCCR_HLINE9_Pos (9U)#define DSI_VLCCR_HLINE8 DSI_VLCCR_HLINE8_Msk#define DSI_VLCCR_HLINE8_Msk (0x1UL << DSI_VLCCR_HLINE8_Pos)#define DSI_VLCCR_HLINE8_Pos (8U)#define DSI_VLCCR_HLINE7 DSI_VLCCR_HLINE7_Msk#define DSI_VLCCR_HLINE7_Msk (0x1UL << DSI_VLCCR_HLINE7_Pos)#define DSI_VLCCR_HLINE7_Pos (7U)#define DSI_VLCCR_HLINE6 DSI_VLCCR_HLINE6_Msk#define DSI_VLCCR_HLINE6_Msk (0x1UL << DSI_VLCCR_HLINE6_Pos)#define DSI_VLCCR_HLINE6_Pos (6U)#define DSI_VLCCR_HLINE5 DSI_VLCCR_HLINE5_Msk#define DSI_VLCCR_HLINE5_Msk (0x1UL << DSI_VLCCR_HLINE5_Pos)#define DSI_VLCCR_HLINE5_Pos (5U)#define DSI_VLCCR_HLINE4 DSI_VLCCR_HLINE4_Msk#define DSI_VLCCR_HLINE4_Msk (0x1UL << DSI_VLCCR_HLINE4_Pos)#define DSI_VLCCR_HLINE4_Pos (4U)#define DSI_VLCCR_HLINE3 DSI_VLCCR_HLINE3_Msk#define DSI_VLCCR_HLINE3_Msk (0x1UL << DSI_VLCCR_HLINE3_Pos)#define DSI_VLCCR_HLINE3_Pos (3U)#define DSI_VLCCR_HLINE2 DSI_VLCCR_HLINE2_Msk#define DSI_VLCCR_HLINE2_Msk (0x1UL << DSI_VLCCR_HLINE2_Pos)#define DSI_VLCCR_HLINE2_Pos (2U)#define DSI_VLCCR_HLINE1 DSI_VLCCR_HLINE1_Msk#define DSI_VLCCR_HLINE1_Msk (0x1UL << DSI_VLCCR_HLINE1_Pos)#define DSI_VLCCR_HLINE1_Pos (1U)#define DSI_VLCCR_HLINE0 DSI_VLCCR_HLINE0_Msk#define DSI_VLCCR_HLINE0_Msk (0x1UL << DSI_VLCCR_HLINE0_Pos)#define DSI_VLCCR_HLINE0_Pos (0U)#define DSI_VLCCR_HLINE DSI_VLCCR_HLINE_Msk#define DSI_VLCCR_HLINE_Msk (0x7FFFUL << DSI_VLCCR_HLINE_Pos)#define DSI_VLCCR_HLINE_Pos (0U)#define DSI_VHBPCCR_HBP11 DSI_VHBPCCR_HBP11_Msk#define DSI_VHBPCCR_HBP11_Msk (0x1UL << DSI_VHBPCCR_HBP11_Pos)#define DSI_VHBPCCR_HBP11_Pos (11U)#define DSI_VHBPCCR_HBP10 DSI_VHBPCCR_HBP10_Msk#define DSI_VHBPCCR_HBP10_Msk (0x1UL << DSI_VHBPCCR_HBP10_Pos)#define DSI_VHBPCCR_HBP10_Pos (10U)#define DSI_VHBPCCR_HBP9 DSI_VHBPCCR_HBP9_Msk#define DSI_VHBPCCR_HBP9_Msk (0x1UL << DSI_VHBPCCR_HBP9_Pos)#define DSI_VHBPCCR_HBP9_Pos (9U)#define DSI_VHBPCCR_HBP8 DSI_VHBPCCR_HBP8_Msk#define DSI_VHBPCCR_HBP8_Msk (0x1UL << DSI_VHBPCCR_HBP8_Pos)#define DSI_VHBPCCR_HBP8_Pos (8U)#define DSI_VHBPCCR_HBP7 DSI_VHBPCCR_HBP7_Msk#define DSI_VHBPCCR_HBP7_Msk (0x1UL << DSI_VHBPCCR_HBP7_Pos)#define DSI_VHBPCCR_HBP7_Pos (7U)#define DSI_VHBPCCR_HBP6 DSI_VHBPCCR_HBP6_Msk#define DSI_VHBPCCR_HBP6_Msk (0x1UL << DSI_VHBPCCR_HBP6_Pos)#define DSI_VHBPCCR_HBP6_Pos (6U)#define DSI_VHBPCCR_HBP5 DSI_VHBPCCR_HBP5_Msk#define DSI_VHBPCCR_HBP5_Msk (0x1UL << DSI_VHBPCCR_HBP5_Pos)#define DSI_VHBPCCR_HBP5_Pos (5U)#define DSI_VHBPCCR_HBP4 DSI_VHBPCCR_HBP4_Msk#define DSI_VHBPCCR_HBP4_Msk (0x1UL << DSI_VHBPCCR_HBP4_Pos)#define DSI_VHBPCCR_HBP4_Pos (4U)#define DSI_VHBPCCR_HBP3 DSI_VHBPCCR_HBP3_Msk#define DSI_VHBPCCR_HBP3_Msk (0x1UL << DSI_VHBPCCR_HBP3_Pos)#define DSI_VHBPCCR_HBP3_Pos (3U)#define DSI_VHBPCCR_HBP2 DSI_VHBPCCR_HBP2_Msk#define DSI_VHBPCCR_HBP2_Msk (0x1UL << DSI_VHBPCCR_HBP2_Pos)#define DSI_VHBPCCR_HBP2_Pos (2U)#define DSI_VHBPCCR_HBP1 DSI_VHBPCCR_HBP1_Msk#define DSI_VHBPCCR_HBP1_Msk (0x1UL << DSI_VHBPCCR_HBP1_Pos)#define DSI_VHBPCCR_HBP1_Pos (1U)#define DSI_VHBPCCR_HBP0 DSI_VHBPCCR_HBP0_Msk#define DSI_VHBPCCR_HBP0_Msk (0x1UL << DSI_VHBPCCR_HBP0_Pos)#define DSI_VHBPCCR_HBP0_Pos (0U)#define DSI_VHBPCCR_HBP DSI_VHBPCCR_HBP_Msk#define DSI_VHBPCCR_HBP_Msk (0xFFFUL << DSI_VHBPCCR_HBP_Pos)#define DSI_VHBPCCR_HBP_Pos (0U)#define DSI_VHSACCR_HSA11 DSI_VHSACCR_HSA11_Msk#define DSI_VHSACCR_HSA11_Msk (0x1UL << DSI_VHSACCR_HSA11_Pos)#define DSI_VHSACCR_HSA11_Pos (11U)#define DSI_VHSACCR_HSA10 DSI_VHSACCR_HSA10_Msk#define DSI_VHSACCR_HSA10_Msk (0x1UL << DSI_VHSACCR_HSA10_Pos)#define DSI_VHSACCR_HSA10_Pos (10U)#define DSI_VHSACCR_HSA9 DSI_VHSACCR_HSA9_Msk#define DSI_VHSACCR_HSA9_Msk (0x1UL << DSI_VHSACCR_HSA9_Pos)#define DSI_VHSACCR_HSA9_Pos (9U)#define DSI_VHSACCR_HSA8 DSI_VHSACCR_HSA8_Msk#define DSI_VHSACCR_HSA8_Msk (0x1UL << DSI_VHSACCR_HSA8_Pos)#define DSI_VHSACCR_HSA8_Pos (8U)#define DSI_VHSACCR_HSA7 DSI_VHSACCR_HSA7_Msk#define DSI_VHSACCR_HSA7_Msk (0x1UL << DSI_VHSACCR_HSA7_Pos)#define DSI_VHSACCR_HSA7_Pos (7U)#define DSI_VHSACCR_HSA6 DSI_VHSACCR_HSA6_Msk#define DSI_VHSACCR_HSA6_Msk (0x1UL << DSI_VHSACCR_HSA6_Pos)#define DSI_VHSACCR_HSA6_Pos (6U)#define DSI_VHSACCR_HSA5 DSI_VHSACCR_HSA5_Msk#define DSI_VHSACCR_HSA5_Msk (0x1UL << DSI_VHSACCR_HSA5_Pos)#define DSI_VHSACCR_HSA5_Pos (5U)#define DSI_VHSACCR_HSA4 DSI_VHSACCR_HSA4_Msk#define DSI_VHSACCR_HSA4_Msk (0x1UL << DSI_VHSACCR_HSA4_Pos)#define DSI_VHSACCR_HSA4_Pos (4U)#define DSI_VHSACCR_HSA3 DSI_VHSACCR_HSA3_Msk#define DSI_VHSACCR_HSA3_Msk (0x1UL << DSI_VHSACCR_HSA3_Pos)#define DSI_VHSACCR_HSA3_Pos (3U)#define DSI_VHSACCR_HSA2 DSI_VHSACCR_HSA2_Msk#define DSI_VHSACCR_HSA2_Msk (0x1UL << DSI_VHSACCR_HSA2_Pos)#define DSI_VHSACCR_HSA2_Pos (2U)#define DSI_VHSACCR_HSA1 DSI_VHSACCR_HSA1_Msk#define DSI_VHSACCR_HSA1_Msk (0x1UL << DSI_VHSACCR_HSA1_Pos)#define DSI_VHSACCR_HSA1_Pos (1U)#define DSI_VHSACCR_HSA0 DSI_VHSACCR_HSA0_Msk#define DSI_VHSACCR_HSA0_Msk (0x1UL << DSI_VHSACCR_HSA0_Pos)#define DSI_VHSACCR_HSA0_Pos (0U)#define DSI_VHSACCR_HSA DSI_VHSACCR_HSA_Msk#define DSI_VHSACCR_HSA_Msk (0xFFFUL << DSI_VHSACCR_HSA_Pos)#define DSI_VHSACCR_HSA_Pos (0U)#define DSI_VNPCCR_NPSIZE12 DSI_VNPCCR_NPSIZE12_Msk#define DSI_VNPCCR_NPSIZE12_Msk (0x1UL << DSI_VNPCCR_NPSIZE12_Pos)#define DSI_VNPCCR_NPSIZE12_Pos (12U)#define DSI_VNPCCR_NPSIZE11 DSI_VNPCCR_NPSIZE11_Msk#define DSI_VNPCCR_NPSIZE11_Msk (0x1UL << DSI_VNPCCR_NPSIZE11_Pos)#define DSI_VNPCCR_NPSIZE11_Pos (11U)#define DSI_VNPCCR_NPSIZE10 DSI_VNPCCR_NPSIZE10_Msk#define DSI_VNPCCR_NPSIZE10_Msk (0x1UL << DSI_VNPCCR_NPSIZE10_Pos)#define DSI_VNPCCR_NPSIZE10_Pos (10U)#define DSI_VNPCCR_NPSIZE9 DSI_VNPCCR_NPSIZE9_Msk#define DSI_VNPCCR_NPSIZE9_Msk (0x1UL << DSI_VNPCCR_NPSIZE9_Pos)#define DSI_VNPCCR_NPSIZE9_Pos (9U)#define DSI_VNPCCR_NPSIZE8 DSI_VNPCCR_NPSIZE8_Msk#define DSI_VNPCCR_NPSIZE8_Msk (0x1UL << DSI_VNPCCR_NPSIZE8_Pos)#define DSI_VNPCCR_NPSIZE8_Pos (8U)#define DSI_VNPCCR_NPSIZE7 DSI_VNPCCR_NPSIZE7_Msk#define DSI_VNPCCR_NPSIZE7_Msk (0x1UL << DSI_VNPCCR_NPSIZE7_Pos)#define DSI_VNPCCR_NPSIZE7_Pos (7U)#define DSI_VNPCCR_NPSIZE6 DSI_VNPCCR_NPSIZE6_Msk#define DSI_VNPCCR_NPSIZE6_Msk (0x1UL << DSI_VNPCCR_NPSIZE6_Pos)#define DSI_VNPCCR_NPSIZE6_Pos (6U)#define DSI_VNPCCR_NPSIZE5 DSI_VNPCCR_NPSIZE5_Msk#define DSI_VNPCCR_NPSIZE5_Msk (0x1UL << DSI_VNPCCR_NPSIZE5_Pos)#define DSI_VNPCCR_NPSIZE5_Pos (5U)#define DSI_VNPCCR_NPSIZE4 DSI_VNPCCR_NPSIZE4_Msk#define DSI_VNPCCR_NPSIZE4_Msk (0x1UL << DSI_VNPCCR_NPSIZE4_Pos)#define DSI_VNPCCR_NPSIZE4_Pos (4U)#define DSI_VNPCCR_NPSIZE3 DSI_VNPCCR_NPSIZE3_Msk#define DSI_VNPCCR_NPSIZE3_Msk (0x1UL << DSI_VNPCCR_NPSIZE3_Pos)#define DSI_VNPCCR_NPSIZE3_Pos (3U)#define DSI_VNPCCR_NPSIZE2 DSI_VNPCCR_NPSIZE2_Msk#define DSI_VNPCCR_NPSIZE2_Msk (0x1UL << DSI_VNPCCR_NPSIZE2_Pos)#define DSI_VNPCCR_NPSIZE2_Pos (2U)#define DSI_VNPCCR_NPSIZE1 DSI_VNPCCR_NPSIZE1_Msk#define DSI_VNPCCR_NPSIZE1_Msk (0x1UL << DSI_VNPCCR_NPSIZE1_Pos)#define DSI_VNPCCR_NPSIZE1_Pos (1U)#define DSI_VNPCCR_NPSIZE0 DSI_VNPCCR_NPSIZE0_Msk#define DSI_VNPCCR_NPSIZE0_Msk (0x1UL << DSI_VNPCCR_NPSIZE0_Pos)#define DSI_VNPCCR_NPSIZE0_Pos (0U)#define DSI_VNPCCR_NPSIZE DSI_VNPCCR_NPSIZE_Msk#define DSI_VNPCCR_NPSIZE_Msk (0x1FFFUL << DSI_VNPCCR_NPSIZE_Pos)#define DSI_VNPCCR_NPSIZE_Pos (0U)#define DSI_VCCCR_NUMC12 DSI_VCCCR_NUMC12_Msk#define DSI_VCCCR_NUMC12_Msk (0x1UL << DSI_VCCCR_NUMC12_Pos)#define DSI_VCCCR_NUMC12_Pos (12U)#define DSI_VCCCR_NUMC11 DSI_VCCCR_NUMC11_Msk#define DSI_VCCCR_NUMC11_Msk (0x1UL << DSI_VCCCR_NUMC11_Pos)#define DSI_VCCCR_NUMC11_Pos (11U)#define DSI_VCCCR_NUMC10 DSI_VCCCR_NUMC10_Msk#define DSI_VCCCR_NUMC10_Msk (0x1UL << DSI_VCCCR_NUMC10_Pos)#define DSI_VCCCR_NUMC10_Pos (10U)#define DSI_VCCCR_NUMC9 DSI_VCCCR_NUMC9_Msk#define DSI_VCCCR_NUMC9_Msk (0x1UL << DSI_VCCCR_NUMC9_Pos)#define DSI_VCCCR_NUMC9_Pos (9U)#define DSI_VCCCR_NUMC8 DSI_VCCCR_NUMC8_Msk#define DSI_VCCCR_NUMC8_Msk (0x1UL << DSI_VCCCR_NUMC8_Pos)#define DSI_VCCCR_NUMC8_Pos (8U)#define DSI_VCCCR_NUMC7 DSI_VCCCR_NUMC7_Msk#define DSI_VCCCR_NUMC7_Msk (0x1UL << DSI_VCCCR_NUMC7_Pos)#define DSI_VCCCR_NUMC7_Pos (7U)#define DSI_VCCCR_NUMC6 DSI_VCCCR_NUMC6_Msk#define DSI_VCCCR_NUMC6_Msk (0x1UL << DSI_VCCCR_NUMC6_Pos)#define DSI_VCCCR_NUMC6_Pos (6U)#define DSI_VCCCR_NUMC5 DSI_VCCCR_NUMC5_Msk#define DSI_VCCCR_NUMC5_Msk (0x1UL << DSI_VCCCR_NUMC5_Pos)#define DSI_VCCCR_NUMC5_Pos (5U)#define DSI_VCCCR_NUMC4 DSI_VCCCR_NUMC4_Msk#define DSI_VCCCR_NUMC4_Msk (0x1UL << DSI_VCCCR_NUMC4_Pos)#define DSI_VCCCR_NUMC4_Pos (4U)#define DSI_VCCCR_NUMC3 DSI_VCCCR_NUMC3_Msk#define DSI_VCCCR_NUMC3_Msk (0x1UL << DSI_VCCCR_NUMC3_Pos)#define DSI_VCCCR_NUMC3_Pos (3U)#define DSI_VCCCR_NUMC2 DSI_VCCCR_NUMC2_Msk#define DSI_VCCCR_NUMC2_Msk (0x1UL << DSI_VCCCR_NUMC2_Pos)#define DSI_VCCCR_NUMC2_Pos (2U)#define DSI_VCCCR_NUMC1 DSI_VCCCR_NUMC1_Msk#define DSI_VCCCR_NUMC1_Msk (0x1UL << DSI_VCCCR_NUMC1_Pos)#define DSI_VCCCR_NUMC1_Pos (1U)#define DSI_VCCCR_NUMC0 DSI_VCCCR_NUMC0_Msk#define DSI_VCCCR_NUMC0_Msk (0x1UL << DSI_VCCCR_NUMC0_Pos)#define DSI_VCCCR_NUMC0_Pos (0U)#define DSI_VCCCR_NUMC DSI_VCCCR_NUMC_Msk#define DSI_VCCCR_NUMC_Msk (0x1FFFUL << DSI_VCCCR_NUMC_Pos)#define DSI_VCCCR_NUMC_Pos (0U)#define DSI_VPCCR_VPSIZE13 DSI_VPCCR_VPSIZE13_Msk#define DSI_VPCCR_VPSIZE13_Msk (0x1UL << DSI_VPCCR_VPSIZE13_Pos)#define DSI_VPCCR_VPSIZE13_Pos (13U)#define DSI_VPCCR_VPSIZE12 DSI_VPCCR_VPSIZE12_Msk#define DSI_VPCCR_VPSIZE12_Msk (0x1UL << DSI_VPCCR_VPSIZE12_Pos)#define DSI_VPCCR_VPSIZE12_Pos (12U)#define DSI_VPCCR_VPSIZE11 DSI_VPCCR_VPSIZE11_Msk#define DSI_VPCCR_VPSIZE11_Msk (0x1UL << DSI_VPCCR_VPSIZE11_Pos)#define DSI_VPCCR_VPSIZE11_Pos (11U)#define DSI_VPCCR_VPSIZE10 DSI_VPCCR_VPSIZE10_Msk#define DSI_VPCCR_VPSIZE10_Msk (0x1UL << DSI_VPCCR_VPSIZE10_Pos)#define DSI_VPCCR_VPSIZE10_Pos (10U)#define DSI_VPCCR_VPSIZE9 DSI_VPCCR_VPSIZE9_Msk#define DSI_VPCCR_VPSIZE9_Msk (0x1UL << DSI_VPCCR_VPSIZE9_Pos)#define DSI_VPCCR_VPSIZE9_Pos (9U)#define DSI_VPCCR_VPSIZE8 DSI_VPCCR_VPSIZE8_Msk#define DSI_VPCCR_VPSIZE8_Msk (0x1UL << DSI_VPCCR_VPSIZE8_Pos)#define DSI_VPCCR_VPSIZE8_Pos (8U)#define DSI_VPCCR_VPSIZE7 DSI_VPCCR_VPSIZE7_Msk#define DSI_VPCCR_VPSIZE7_Msk (0x1UL << DSI_VPCCR_VPSIZE7_Pos)#define DSI_VPCCR_VPSIZE7_Pos (7U)#define DSI_VPCCR_VPSIZE6 DSI_VPCCR_VPSIZE6_Msk#define DSI_VPCCR_VPSIZE6_Msk (0x1UL << DSI_VPCCR_VPSIZE6_Pos)#define DSI_VPCCR_VPSIZE6_Pos (6U)#define DSI_VPCCR_VPSIZE5 DSI_VPCCR_VPSIZE5_Msk#define DSI_VPCCR_VPSIZE5_Msk (0x1UL << DSI_VPCCR_VPSIZE5_Pos)#define DSI_VPCCR_VPSIZE5_Pos (5U)#define DSI_VPCCR_VPSIZE4 DSI_VPCCR_VPSIZE4_Msk#define DSI_VPCCR_VPSIZE4_Msk (0x1UL << DSI_VPCCR_VPSIZE4_Pos)#define DSI_VPCCR_VPSIZE4_Pos (4U)#define DSI_VPCCR_VPSIZE3 DSI_VPCCR_VPSIZE3_Msk#define DSI_VPCCR_VPSIZE3_Msk (0x1UL << DSI_VPCCR_VPSIZE3_Pos)#define DSI_VPCCR_VPSIZE3_Pos (3U)#define DSI_VPCCR_VPSIZE2 DSI_VPCCR_VPSIZE2_Msk#define DSI_VPCCR_VPSIZE2_Msk (0x1UL << DSI_VPCCR_VPSIZE2_Pos)#define DSI_VPCCR_VPSIZE2_Pos (2U)#define DSI_VPCCR_VPSIZE1 DSI_VPCCR_VPSIZE1_Msk#define DSI_VPCCR_VPSIZE1_Msk (0x1UL << DSI_VPCCR_VPSIZE1_Pos)#define DSI_VPCCR_VPSIZE1_Pos (1U)#define DSI_VPCCR_VPSIZE0 DSI_VPCCR_VPSIZE0_Msk#define DSI_VPCCR_VPSIZE0_Msk (0x1UL << DSI_VPCCR_VPSIZE0_Pos)#define DSI_VPCCR_VPSIZE0_Pos (0U)#define DSI_VPCCR_VPSIZE DSI_VPCCR_VPSIZE_Msk#define DSI_VPCCR_VPSIZE_Msk (0x3FFFUL << DSI_VPCCR_VPSIZE_Pos)#define DSI_VPCCR_VPSIZE_Pos (0U)#define DSI_VMCCR_LPCE DSI_VMCCR_LPCE_Msk#define DSI_VMCCR_LPCE_Msk (0x1UL << DSI_VMCCR_LPCE_Pos)#define DSI_VMCCR_LPCE_Pos (15U)#define DSI_VMCCR_FBTAAE DSI_VMCCR_FBTAAE_Msk#define DSI_VMCCR_FBTAAE_Msk (0x1UL << DSI_VMCCR_FBTAAE_Pos)#define DSI_VMCCR_FBTAAE_Pos (14U)#define DSI_VMCCR_LPHFE DSI_VMCCR_LPHFE_Msk#define DSI_VMCCR_LPHFE_Msk (0x1UL << DSI_VMCCR_LPHFE_Pos)#define DSI_VMCCR_LPHFE_Pos (13U)#define DSI_VMCCR_LPHBPE DSI_VMCCR_LPHBPE_Msk#define DSI_VMCCR_LPHBPE_Msk (0x1UL << DSI_VMCCR_LPHBPE_Pos)#define DSI_VMCCR_LPHBPE_Pos (12U)#define DSI_VMCCR_LPVAE DSI_VMCCR_LPVAE_Msk#define DSI_VMCCR_LPVAE_Msk (0x1UL << DSI_VMCCR_LPVAE_Pos)#define DSI_VMCCR_LPVAE_Pos (11U)#define DSI_VMCCR_LPVFPE DSI_VMCCR_LPVFPE_Msk#define DSI_VMCCR_LPVFPE_Msk (0x1UL << DSI_VMCCR_LPVFPE_Pos)#define DSI_VMCCR_LPVFPE_Pos (10U)#define DSI_VMCCR_LPVBPE DSI_VMCCR_LPVBPE_Msk#define DSI_VMCCR_LPVBPE_Msk (0x1UL << DSI_VMCCR_LPVBPE_Pos)#define DSI_VMCCR_LPVBPE_Pos (9U)#define DSI_VMCCR_LPVSAE DSI_VMCCR_LPVSAE_Msk#define DSI_VMCCR_LPVSAE_Msk (0x1UL << DSI_VMCCR_LPVSAE_Pos)#define DSI_VMCCR_LPVSAE_Pos (8U)#define DSI_VMCCR_VMT1 DSI_VMCCR_VMT1_Msk#define DSI_VMCCR_VMT1_Msk (0x1UL << DSI_VMCCR_VMT1_Pos)#define DSI_VMCCR_VMT1_Pos (1U)#define DSI_VMCCR_VMT0 DSI_VMCCR_VMT0_Msk#define DSI_VMCCR_VMT0_Msk (0x1UL << DSI_VMCCR_VMT0_Pos)#define DSI_VMCCR_VMT0_Pos (0U)#define DSI_VMCCR_VMT DSI_VMCCR_VMT_Msk#define DSI_VMCCR_VMT_Msk (0x3UL << DSI_VMCCR_VMT_Pos)#define DSI_VMCCR_VMT_Pos (0U)#define DSI_LPMCCR_LPSIZE7 DSI_LPMCCR_LPSIZE7_Msk#define DSI_LPMCCR_LPSIZE7_Msk (0x1UL << DSI_LPMCCR_LPSIZE7_Pos)#define DSI_LPMCCR_LPSIZE7_Pos (23U)#define DSI_LPMCCR_LPSIZE6 DSI_LPMCCR_LPSIZE6_Msk#define DSI_LPMCCR_LPSIZE6_Msk (0x1UL << DSI_LPMCCR_LPSIZE6_Pos)#define DSI_LPMCCR_LPSIZE6_Pos (22U)#define DSI_LPMCCR_LPSIZE5 DSI_LPMCCR_LPSIZE5_Msk#define DSI_LPMCCR_LPSIZE5_Msk (0x1UL << DSI_LPMCCR_LPSIZE5_Pos)#define DSI_LPMCCR_LPSIZE5_Pos (21U)#define DSI_LPMCCR_LPSIZE4 DSI_LPMCCR_LPSIZE4_Msk#define DSI_LPMCCR_LPSIZE4_Msk (0x1UL << DSI_LPMCCR_LPSIZE4_Pos)#define DSI_LPMCCR_LPSIZE4_Pos (20U)#define DSI_LPMCCR_LPSIZE3 DSI_LPMCCR_LPSIZE3_Msk#define DSI_LPMCCR_LPSIZE3_Msk (0x1UL << DSI_LPMCCR_LPSIZE3_Pos)#define DSI_LPMCCR_LPSIZE3_Pos (19U)#define DSI_LPMCCR_LPSIZE2 DSI_LPMCCR_LPSIZE2_Msk#define DSI_LPMCCR_LPSIZE2_Msk (0x1UL << DSI_LPMCCR_LPSIZE2_Pos)#define DSI_LPMCCR_LPSIZE2_Pos (18U)#define DSI_LPMCCR_LPSIZE1 DSI_LPMCCR_LPSIZE1_Msk#define DSI_LPMCCR_LPSIZE1_Msk (0x1UL << DSI_LPMCCR_LPSIZE1_Pos)#define DSI_LPMCCR_LPSIZE1_Pos (17U)#define DSI_LPMCCR_LPSIZE0 DSI_LPMCCR_LPSIZE0_Msk#define DSI_LPMCCR_LPSIZE0_Msk (0x1UL << DSI_LPMCCR_LPSIZE0_Pos)#define DSI_LPMCCR_LPSIZE0_Pos (16U)#define DSI_LPMCCR_LPSIZE DSI_LPMCCR_LPSIZE_Msk#define DSI_LPMCCR_LPSIZE_Msk (0xFFUL << DSI_LPMCCR_LPSIZE_Pos)#define DSI_LPMCCR_LPSIZE_Pos (16U)#define DSI_LPMCCR_VLPSIZE7 DSI_LPMCCR_VLPSIZE7_Msk#define DSI_LPMCCR_VLPSIZE7_Msk (0x1UL << DSI_LPMCCR_VLPSIZE7_Pos)#define DSI_LPMCCR_VLPSIZE7_Pos (7U)#define DSI_LPMCCR_VLPSIZE6 DSI_LPMCCR_VLPSIZE6_Msk#define DSI_LPMCCR_VLPSIZE6_Msk (0x1UL << DSI_LPMCCR_VLPSIZE6_Pos)#define DSI_LPMCCR_VLPSIZE6_Pos (6U)#define DSI_LPMCCR_VLPSIZE5 DSI_LPMCCR_VLPSIZE5_Msk#define DSI_LPMCCR_VLPSIZE5_Msk (0x1UL << DSI_LPMCCR_VLPSIZE5_Pos)#define DSI_LPMCCR_VLPSIZE5_Pos (5U)#define DSI_LPMCCR_VLPSIZE4 DSI_LPMCCR_VLPSIZE4_Msk#define DSI_LPMCCR_VLPSIZE4_Msk (0x1UL << DSI_LPMCCR_VLPSIZE4_Pos)#define DSI_LPMCCR_VLPSIZE4_Pos (4U)#define DSI_LPMCCR_VLPSIZE3 DSI_LPMCCR_VLPSIZE3_Msk#define DSI_LPMCCR_VLPSIZE3_Msk (0x1UL << DSI_LPMCCR_VLPSIZE3_Pos)#define DSI_LPMCCR_VLPSIZE3_Pos (3U)#define DSI_LPMCCR_VLPSIZE2 DSI_LPMCCR_VLPSIZE2_Msk#define DSI_LPMCCR_VLPSIZE2_Msk (0x1UL << DSI_LPMCCR_VLPSIZE2_Pos)#define DSI_LPMCCR_VLPSIZE2_Pos (2U)#define DSI_LPMCCR_VLPSIZE1 DSI_LPMCCR_VLPSIZE1_Msk#define DSI_LPMCCR_VLPSIZE1_Msk (0x1UL << DSI_LPMCCR_VLPSIZE1_Pos)#define DSI_LPMCCR_VLPSIZE1_Pos (1U)#define DSI_LPMCCR_VLPSIZE0 DSI_LPMCCR_VLPSIZE0_Msk#define DSI_LPMCCR_VLPSIZE0_Msk (0x1UL << DSI_LPMCCR_VLPSIZE0_Pos)#define DSI_LPMCCR_VLPSIZE0_Pos (0U)#define DSI_LPMCCR_VLPSIZE DSI_LPMCCR_VLPSIZE_Msk#define DSI_LPMCCR_VLPSIZE_Msk (0xFFUL << DSI_LPMCCR_VLPSIZE_Pos)#define DSI_LPMCCR_VLPSIZE_Pos (0U)#define DSI_LCCCR_LPE DSI_LCCCR_LPE_Msk#define DSI_LCCCR_LPE_Msk (0x1UL << DSI_LCCCR_LPE_Pos)#define DSI_LCCCR_LPE_Pos (8U)#define DSI_LCCCR_COLC3 DSI_LCCCR_COLC3_Msk#define DSI_LCCCR_COLC3_Msk (0x1UL << DSI_LCCCR_COLC3_Pos)#define DSI_LCCCR_COLC3_Pos (3U)#define DSI_LCCCR_COLC2 DSI_LCCCR_COLC2_Msk#define DSI_LCCCR_COLC2_Msk (0x1UL << DSI_LCCCR_COLC2_Pos)#define DSI_LCCCR_COLC2_Pos (2U)#define DSI_LCCCR_COLC1 DSI_LCCCR_COLC1_Msk#define DSI_LCCCR_COLC1_Msk (0x1UL << DSI_LCCCR_COLC1_Pos)#define DSI_LCCCR_COLC1_Pos (1U)#define DSI_LCCCR_COLC0 DSI_LCCCR_COLC0_Msk#define DSI_LCCCR_COLC0_Msk (0x1UL << DSI_LCCCR_COLC0_Pos)#define DSI_LCCCR_COLC0_Pos (0U)#define DSI_LCCCR_COLC DSI_LCCCR_COLC_Msk#define DSI_LCCCR_COLC_Msk (0xFUL << DSI_LCCCR_COLC_Pos)#define DSI_LCCCR_COLC_Pos (0U)#define DSI_LCVCIDR_VCID1 DSI_LCVCIDR_VCID1_Msk#define DSI_LCVCIDR_VCID1_Msk (0x1UL << DSI_LCVCIDR_VCID1_Pos)#define DSI_LCVCIDR_VCID1_Pos (1U)#define DSI_LCVCIDR_VCID0 DSI_LCVCIDR_VCID0_Msk#define DSI_LCVCIDR_VCID0_Msk (0x1UL << DSI_LCVCIDR_VCID0_Pos)#define DSI_LCVCIDR_VCID0_Pos (0U)#define DSI_LCVCIDR_VCID DSI_LCVCIDR_VCID_Msk#define DSI_LCVCIDR_VCID_Msk (0x3UL << DSI_LCVCIDR_VCID_Pos)#define DSI_LCVCIDR_VCID_Pos (0U)#define DSI_VSCR_UR DSI_VSCR_UR_Msk#define DSI_VSCR_UR_Msk (0x1UL << DSI_VSCR_UR_Pos)#define DSI_VSCR_UR_Pos (8U)#define DSI_VSCR_EN DSI_VSCR_EN_Msk#define DSI_VSCR_EN_Msk (0x1UL << DSI_VSCR_EN_Pos)#define DSI_VSCR_EN_Pos (0U)#define DSI_FIR1_FGPRXE DSI_FIR1_FGPRXE_Msk#define DSI_FIR1_FGPRXE_Msk (0x1UL << DSI_FIR1_FGPRXE_Pos)#define DSI_FIR1_FGPRXE_Pos (12U)#define DSI_FIR1_FGPRDE DSI_FIR1_FGPRDE_Msk#define DSI_FIR1_FGPRDE_Msk (0x1UL << DSI_FIR1_FGPRDE_Pos)#define DSI_FIR1_FGPRDE_Pos (11U)#define DSI_FIR1_FGPTXE DSI_FIR1_FGPTXE_Msk#define DSI_FIR1_FGPTXE_Msk (0x1UL << DSI_FIR1_FGPTXE_Pos)#define DSI_FIR1_FGPTXE_Pos (10U)#define DSI_FIR1_FGPWRE DSI_FIR1_FGPWRE_Msk#define DSI_FIR1_FGPWRE_Msk (0x1UL << DSI_FIR1_FGPWRE_Pos)#define DSI_FIR1_FGPWRE_Pos (9U)#define DSI_FIR1_FGCWRE DSI_FIR1_FGCWRE_Msk#define DSI_FIR1_FGCWRE_Msk (0x1UL << DSI_FIR1_FGCWRE_Pos)#define DSI_FIR1_FGCWRE_Pos (8U)#define DSI_FIR1_FLPWRE DSI_FIR1_FLPWRE_Msk#define DSI_FIR1_FLPWRE_Msk (0x1UL << DSI_FIR1_FLPWRE_Pos)#define DSI_FIR1_FLPWRE_Pos (7U)#define DSI_FIR1_FEOTPE DSI_FIR1_FEOTPE_Msk#define DSI_FIR1_FEOTPE_Msk (0x1UL << DSI_FIR1_FEOTPE_Pos)#define DSI_FIR1_FEOTPE_Pos (6U)#define DSI_FIR1_FPSE DSI_FIR1_FPSE_Msk#define DSI_FIR1_FPSE_Msk (0x1UL << DSI_FIR1_FPSE_Pos)#define DSI_FIR1_FPSE_Pos (5U)#define DSI_FIR1_FCRCE DSI_FIR1_FCRCE_Msk#define DSI_FIR1_FCRCE_Msk (0x1UL << DSI_FIR1_FCRCE_Pos)#define DSI_FIR1_FCRCE_Pos (4U)#define DSI_FIR1_FECCME DSI_FIR1_FECCME_Msk#define DSI_FIR1_FECCME_Msk (0x1UL << DSI_FIR1_FECCME_Pos)#define DSI_FIR1_FECCME_Pos (3U)#define DSI_FIR1_FECCSE DSI_FIR1_FECCSE_Msk#define DSI_FIR1_FECCSE_Msk (0x1UL << DSI_FIR1_FECCSE_Pos)#define DSI_FIR1_FECCSE_Pos (2U)#define DSI_FIR1_FTOLPRX DSI_FIR1_FTOLPRX_Msk#define DSI_FIR1_FTOLPRX_Msk (0x1UL << DSI_FIR1_FTOLPRX_Pos)#define DSI_FIR1_FTOLPRX_Pos (1U)#define DSI_FIR1_FTOHSTX DSI_FIR1_FTOHSTX_Msk#define DSI_FIR1_FTOHSTX_Msk (0x1UL << DSI_FIR1_FTOHSTX_Pos)#define DSI_FIR1_FTOHSTX_Pos (0U)#define DSI_FIR0_FPE4 DSI_FIR0_FPE4_Msk#define DSI_FIR0_FPE4_Msk (0x1UL << DSI_FIR0_FPE4_Pos)#define DSI_FIR0_FPE4_Pos (20U)#define DSI_FIR0_FPE3 DSI_FIR0_FPE3_Msk#define DSI_FIR0_FPE3_Msk (0x1UL << DSI_FIR0_FPE3_Pos)#define DSI_FIR0_FPE3_Pos (19U)#define DSI_FIR0_FPE2 DSI_FIR0_FPE2_Msk#define DSI_FIR0_FPE2_Msk (0x1UL << DSI_FIR0_FPE2_Pos)#define DSI_FIR0_FPE2_Pos (18U)#define DSI_FIR0_FPE1 DSI_FIR0_FPE1_Msk#define DSI_FIR0_FPE1_Msk (0x1UL << DSI_FIR0_FPE1_Pos)#define DSI_FIR0_FPE1_Pos (17U)#define DSI_FIR0_FPE0 DSI_FIR0_FPE0_Msk#define DSI_FIR0_FPE0_Msk (0x1UL << DSI_FIR0_FPE0_Pos)#define DSI_FIR0_FPE0_Pos (16U)#define DSI_FIR0_FAE15 DSI_FIR0_FAE15_Msk#define DSI_FIR0_FAE15_Msk (0x1UL << DSI_FIR0_FAE15_Pos)#define DSI_FIR0_FAE15_Pos (15U)#define DSI_FIR0_FAE14 DSI_FIR0_FAE14_Msk#define DSI_FIR0_FAE14_Msk (0x1UL << DSI_FIR0_FAE14_Pos)#define DSI_FIR0_FAE14_Pos (14U)#define DSI_FIR0_FAE13 DSI_FIR0_FAE13_Msk#define DSI_FIR0_FAE13_Msk (0x1UL << DSI_FIR0_FAE13_Pos)#define DSI_FIR0_FAE13_Pos (13U)#define DSI_FIR0_FAE12 DSI_FIR0_FAE12_Msk#define DSI_FIR0_FAE12_Msk (0x1UL << DSI_FIR0_FAE12_Pos)#define DSI_FIR0_FAE12_Pos (12U)#define DSI_FIR0_FAE11 DSI_FIR0_FAE11_Msk#define DSI_FIR0_FAE11_Msk (0x1UL << DSI_FIR0_FAE11_Pos)#define DSI_FIR0_FAE11_Pos (11U)#define DSI_FIR0_FAE10 DSI_FIR0_FAE10_Msk#define DSI_FIR0_FAE10_Msk (0x1UL << DSI_FIR0_FAE10_Pos)#define DSI_FIR0_FAE10_Pos (10U)#define DSI_FIR0_FAE9 DSI_FIR0_FAE9_Msk#define DSI_FIR0_FAE9_Msk (0x1UL << DSI_FIR0_FAE9_Pos)#define DSI_FIR0_FAE9_Pos (9U)#define DSI_FIR0_FAE8 DSI_FIR0_FAE8_Msk#define DSI_FIR0_FAE8_Msk (0x1UL << DSI_FIR0_FAE8_Pos)#define DSI_FIR0_FAE8_Pos (8U)#define DSI_FIR0_FAE7 DSI_FIR0_FAE7_Msk#define DSI_FIR0_FAE7_Msk (0x1UL << DSI_FIR0_FAE7_Pos)#define DSI_FIR0_FAE7_Pos (7U)#define DSI_FIR0_FAE6 DSI_FIR0_FAE6_Msk#define DSI_FIR0_FAE6_Msk (0x1UL << DSI_FIR0_FAE6_Pos)#define DSI_FIR0_FAE6_Pos (6U)#define DSI_FIR0_FAE5 DSI_FIR0_FAE5_Msk#define DSI_FIR0_FAE5_Msk (0x1UL << DSI_FIR0_FAE5_Pos)#define DSI_FIR0_FAE5_Pos (5U)#define DSI_FIR0_FAE4 DSI_FIR0_FAE4_Msk#define DSI_FIR0_FAE4_Msk (0x1UL << DSI_FIR0_FAE4_Pos)#define DSI_FIR0_FAE4_Pos (4U)#define DSI_FIR0_FAE3 DSI_FIR0_FAE3_Msk#define DSI_FIR0_FAE3_Msk (0x1UL << DSI_FIR0_FAE3_Pos)#define DSI_FIR0_FAE3_Pos (3U)#define DSI_FIR0_FAE2 DSI_FIR0_FAE2_Msk#define DSI_FIR0_FAE2_Msk (0x1UL << DSI_FIR0_FAE2_Pos)#define DSI_FIR0_FAE2_Pos (2U)#define DSI_FIR0_FAE1 DSI_FIR0_FAE1_Msk#define DSI_FIR0_FAE1_Msk (0x1UL << DSI_FIR0_FAE1_Pos)#define DSI_FIR0_FAE1_Pos (1U)#define DSI_FIR0_FAE0 DSI_FIR0_FAE0_Msk#define DSI_FIR0_FAE0_Msk (0x1UL << DSI_FIR0_FAE0_Pos)#define DSI_FIR0_FAE0_Pos (0U)#define DSI_IER1_GPRXEIE DSI_IER1_GPRXEIE_Msk#define DSI_IER1_GPRXEIE_Msk (0x1UL << DSI_IER1_GPRXEIE_Pos)#define DSI_IER1_GPRXEIE_Pos (12U)#define DSI_IER1_GPRDEIE DSI_IER1_GPRDEIE_Msk#define DSI_IER1_GPRDEIE_Msk (0x1UL << DSI_IER1_GPRDEIE_Pos)#define DSI_IER1_GPRDEIE_Pos (11U)#define DSI_IER1_GPTXEIE DSI_IER1_GPTXEIE_Msk#define DSI_IER1_GPTXEIE_Msk (0x1UL << DSI_IER1_GPTXEIE_Pos)#define DSI_IER1_GPTXEIE_Pos (10U)#define DSI_IER1_GPWREIE DSI_IER1_GPWREIE_Msk#define DSI_IER1_GPWREIE_Msk (0x1UL << DSI_IER1_GPWREIE_Pos)#define DSI_IER1_GPWREIE_Pos (9U)#define DSI_IER1_GCWREIE DSI_IER1_GCWREIE_Msk#define DSI_IER1_GCWREIE_Msk (0x1UL << DSI_IER1_GCWREIE_Pos)#define DSI_IER1_GCWREIE_Pos (8U)#define DSI_IER1_LPWREIE DSI_IER1_LPWREIE_Msk#define DSI_IER1_LPWREIE_Msk (0x1UL << DSI_IER1_LPWREIE_Pos)#define DSI_IER1_LPWREIE_Pos (7U)#define DSI_IER1_EOTPEIE DSI_IER1_EOTPEIE_Msk#define DSI_IER1_EOTPEIE_Msk (0x1UL << DSI_IER1_EOTPEIE_Pos)#define DSI_IER1_EOTPEIE_Pos (6U)#define DSI_IER1_PSEIE DSI_IER1_PSEIE_Msk#define DSI_IER1_PSEIE_Msk (0x1UL << DSI_IER1_PSEIE_Pos)#define DSI_IER1_PSEIE_Pos (5U)#define DSI_IER1_CRCEIE DSI_IER1_CRCEIE_Msk#define DSI_IER1_CRCEIE_Msk (0x1UL << DSI_IER1_CRCEIE_Pos)#define DSI_IER1_CRCEIE_Pos (4U)#define DSI_IER1_ECCMEIE DSI_IER1_ECCMEIE_Msk#define DSI_IER1_ECCMEIE_Msk (0x1UL << DSI_IER1_ECCMEIE_Pos)#define DSI_IER1_ECCMEIE_Pos (3U)#define DSI_IER1_ECCSEIE DSI_IER1_ECCSEIE_Msk#define DSI_IER1_ECCSEIE_Msk (0x1UL << DSI_IER1_ECCSEIE_Pos)#define DSI_IER1_ECCSEIE_Pos (2U)#define DSI_IER1_TOLPRXIE DSI_IER1_TOLPRXIE_Msk#define DSI_IER1_TOLPRXIE_Msk (0x1UL << DSI_IER1_TOLPRXIE_Pos)#define DSI_IER1_TOLPRXIE_Pos (1U)#define DSI_IER1_TOHSTXIE DSI_IER1_TOHSTXIE_Msk#define DSI_IER1_TOHSTXIE_Msk (0x1UL << DSI_IER1_TOHSTXIE_Pos)#define DSI_IER1_TOHSTXIE_Pos (0U)#define DSI_IER0_PE4IE DSI_IER0_PE4IE_Msk#define DSI_IER0_PE4IE_Msk (0x1UL << DSI_IER0_PE4IE_Pos)#define DSI_IER0_PE4IE_Pos (20U)#define DSI_IER0_PE3IE DSI_IER0_PE3IE_Msk#define DSI_IER0_PE3IE_Msk (0x1UL << DSI_IER0_PE3IE_Pos)#define DSI_IER0_PE3IE_Pos (19U)#define DSI_IER0_PE2IE DSI_IER0_PE2IE_Msk#define DSI_IER0_PE2IE_Msk (0x1UL << DSI_IER0_PE2IE_Pos)#define DSI_IER0_PE2IE_Pos (18U)#define DSI_IER0_PE1IE DSI_IER0_PE1IE_Msk#define DSI_IER0_PE1IE_Msk (0x1UL << DSI_IER0_PE1IE_Pos)#define DSI_IER0_PE1IE_Pos (17U)#define DSI_IER0_PE0IE DSI_IER0_PE0IE_Msk#define DSI_IER0_PE0IE_Msk (0x1UL << DSI_IER0_PE0IE_Pos)#define DSI_IER0_PE0IE_Pos (16U)#define DSI_IER0_AE15IE DSI_IER0_AE15IE_Msk#define DSI_IER0_AE15IE_Msk (0x1UL << DSI_IER0_AE15IE_Pos)#define DSI_IER0_AE15IE_Pos (15U)#define DSI_IER0_AE14IE DSI_IER0_AE14IE_Msk#define DSI_IER0_AE14IE_Msk (0x1UL << DSI_IER0_AE14IE_Pos)#define DSI_IER0_AE14IE_Pos (14U)#define DSI_IER0_AE13IE DSI_IER0_AE13IE_Msk#define DSI_IER0_AE13IE_Msk (0x1UL << DSI_IER0_AE13IE_Pos)#define DSI_IER0_AE13IE_Pos (13U)#define DSI_IER0_AE12IE DSI_IER0_AE12IE_Msk#define DSI_IER0_AE12IE_Msk (0x1UL << DSI_IER0_AE12IE_Pos)#define DSI_IER0_AE12IE_Pos (12U)#define DSI_IER0_AE11IE DSI_IER0_AE11IE_Msk#define DSI_IER0_AE11IE_Msk (0x1UL << DSI_IER0_AE11IE_Pos)#define DSI_IER0_AE11IE_Pos (11U)#define DSI_IER0_AE10IE DSI_IER0_AE10IE_Msk#define DSI_IER0_AE10IE_Msk (0x1UL << DSI_IER0_AE10IE_Pos)#define DSI_IER0_AE10IE_Pos (10U)#define DSI_IER0_AE9IE DSI_IER0_AE9IE_Msk#define DSI_IER0_AE9IE_Msk (0x1UL << DSI_IER0_AE9IE_Pos)#define DSI_IER0_AE9IE_Pos (9U)#define DSI_IER0_AE8IE DSI_IER0_AE8IE_Msk#define DSI_IER0_AE8IE_Msk (0x1UL << DSI_IER0_AE8IE_Pos)#define DSI_IER0_AE8IE_Pos (8U)#define DSI_IER0_AE7IE DSI_IER0_AE7IE_Msk#define DSI_IER0_AE7IE_Msk (0x1UL << DSI_IER0_AE7IE_Pos)#define DSI_IER0_AE7IE_Pos (7U)#define DSI_IER0_AE6IE DSI_IER0_AE6IE_Msk#define DSI_IER0_AE6IE_Msk (0x1UL << DSI_IER0_AE6IE_Pos)#define DSI_IER0_AE6IE_Pos (6U)#define DSI_IER0_AE5IE DSI_IER0_AE5IE_Msk#define DSI_IER0_AE5IE_Msk (0x1UL << DSI_IER0_AE5IE_Pos)#define DSI_IER0_AE5IE_Pos (5U)#define DSI_IER0_AE4IE DSI_IER0_AE4IE_Msk#define DSI_IER0_AE4IE_Msk (0x1UL << DSI_IER0_AE4IE_Pos)#define DSI_IER0_AE4IE_Pos (4U)#define DSI_IER0_AE3IE DSI_IER0_AE3IE_Msk#define DSI_IER0_AE3IE_Msk (0x1UL << DSI_IER0_AE3IE_Pos)#define DSI_IER0_AE3IE_Pos (3U)#define DSI_IER0_AE2IE DSI_IER0_AE2IE_Msk#define DSI_IER0_AE2IE_Msk (0x1UL << DSI_IER0_AE2IE_Pos)#define DSI_IER0_AE2IE_Pos (2U)#define DSI_IER0_AE1IE DSI_IER0_AE1IE_Msk#define DSI_IER0_AE1IE_Msk (0x1UL << DSI_IER0_AE1IE_Pos)#define DSI_IER0_AE1IE_Pos (1U)#define DSI_IER0_AE0IE DSI_IER0_AE0IE_Msk#define DSI_IER0_AE0IE_Msk (0x1UL << DSI_IER0_AE0IE_Pos)#define DSI_IER0_AE0IE_Pos (0U)#define DSI_ISR1_GPRXE DSI_ISR1_GPRXE_Msk#define DSI_ISR1_GPRXE_Msk (0x1UL << DSI_ISR1_GPRXE_Pos)#define DSI_ISR1_GPRXE_Pos (12U)#define DSI_ISR1_GPRDE DSI_ISR1_GPRDE_Msk#define DSI_ISR1_GPRDE_Msk (0x1UL << DSI_ISR1_GPRDE_Pos)#define DSI_ISR1_GPRDE_Pos (11U)#define DSI_ISR1_GPTXE DSI_ISR1_GPTXE_Msk#define DSI_ISR1_GPTXE_Msk (0x1UL << DSI_ISR1_GPTXE_Pos)#define DSI_ISR1_GPTXE_Pos (10U)#define DSI_ISR1_GPWRE DSI_ISR1_GPWRE_Msk#define DSI_ISR1_GPWRE_Msk (0x1UL << DSI_ISR1_GPWRE_Pos)#define DSI_ISR1_GPWRE_Pos (9U)#define DSI_ISR1_GCWRE DSI_ISR1_GCWRE_Msk#define DSI_ISR1_GCWRE_Msk (0x1UL << DSI_ISR1_GCWRE_Pos)#define DSI_ISR1_GCWRE_Pos (8U)#define DSI_ISR1_LPWRE DSI_ISR1_LPWRE_Msk#define DSI_ISR1_LPWRE_Msk (0x1UL << DSI_ISR1_LPWRE_Pos)#define DSI_ISR1_LPWRE_Pos (7U)#define DSI_ISR1_EOTPE DSI_ISR1_EOTPE_Msk#define DSI_ISR1_EOTPE_Msk (0x1UL << DSI_ISR1_EOTPE_Pos)#define DSI_ISR1_EOTPE_Pos (6U)#define DSI_ISR1_PSE DSI_ISR1_PSE_Msk#define DSI_ISR1_PSE_Msk (0x1UL << DSI_ISR1_PSE_Pos)#define DSI_ISR1_PSE_Pos (5U)#define DSI_ISR1_CRCE DSI_ISR1_CRCE_Msk#define DSI_ISR1_CRCE_Msk (0x1UL << DSI_ISR1_CRCE_Pos)#define DSI_ISR1_CRCE_Pos (4U)#define DSI_ISR1_ECCME DSI_ISR1_ECCME_Msk#define DSI_ISR1_ECCME_Msk (0x1UL << DSI_ISR1_ECCME_Pos)#define DSI_ISR1_ECCME_Pos (3U)#define DSI_ISR1_ECCSE DSI_ISR1_ECCSE_Msk#define DSI_ISR1_ECCSE_Msk (0x1UL << DSI_ISR1_ECCSE_Pos)#define DSI_ISR1_ECCSE_Pos (2U)#define DSI_ISR1_TOLPRX DSI_ISR1_TOLPRX_Msk#define DSI_ISR1_TOLPRX_Msk (0x1UL << DSI_ISR1_TOLPRX_Pos)#define DSI_ISR1_TOLPRX_Pos (1U)#define DSI_ISR1_TOHSTX DSI_ISR1_TOHSTX_Msk#define DSI_ISR1_TOHSTX_Msk (0x1UL << DSI_ISR1_TOHSTX_Pos)#define DSI_ISR1_TOHSTX_Pos (0U)#define DSI_ISR0_PE4 DSI_ISR0_PE4_Msk#define DSI_ISR0_PE4_Msk (0x1UL << DSI_ISR0_PE4_Pos)#define DSI_ISR0_PE4_Pos (20U)#define DSI_ISR0_PE3 DSI_ISR0_PE3_Msk#define DSI_ISR0_PE3_Msk (0x1UL << DSI_ISR0_PE3_Pos)#define DSI_ISR0_PE3_Pos (19U)#define DSI_ISR0_PE2 DSI_ISR0_PE2_Msk#define DSI_ISR0_PE2_Msk (0x1UL << DSI_ISR0_PE2_Pos)#define DSI_ISR0_PE2_Pos (18U)#define DSI_ISR0_PE1 DSI_ISR0_PE1_Msk#define DSI_ISR0_PE1_Msk (0x1UL << DSI_ISR0_PE1_Pos)#define DSI_ISR0_PE1_Pos (17U)#define DSI_ISR0_PE0 DSI_ISR0_PE0_Msk#define DSI_ISR0_PE0_Msk (0x1UL << DSI_ISR0_PE0_Pos)#define DSI_ISR0_PE0_Pos (16U)#define DSI_ISR0_AE15 DSI_ISR0_AE15_Msk#define DSI_ISR0_AE15_Msk (0x1UL << DSI_ISR0_AE15_Pos)#define DSI_ISR0_AE15_Pos (15U)#define DSI_ISR0_AE14 DSI_ISR0_AE14_Msk#define DSI_ISR0_AE14_Msk (0x1UL << DSI_ISR0_AE14_Pos)#define DSI_ISR0_AE14_Pos (14U)#define DSI_ISR0_AE13 DSI_ISR0_AE13_Msk#define DSI_ISR0_AE13_Msk (0x1UL << DSI_ISR0_AE13_Pos)#define DSI_ISR0_AE13_Pos (13U)#define DSI_ISR0_AE12 DSI_ISR0_AE12_Msk#define DSI_ISR0_AE12_Msk (0x1UL << DSI_ISR0_AE12_Pos)#define DSI_ISR0_AE12_Pos (12U)#define DSI_ISR0_AE11 DSI_ISR0_AE11_Msk#define DSI_ISR0_AE11_Msk (0x1UL << DSI_ISR0_AE11_Pos)#define DSI_ISR0_AE11_Pos (11U)#define DSI_ISR0_AE10 DSI_ISR0_AE10_Msk#define DSI_ISR0_AE10_Msk (0x1UL << DSI_ISR0_AE10_Pos)#define DSI_ISR0_AE10_Pos (10U)#define DSI_ISR0_AE9 DSI_ISR0_AE9_Msk#define DSI_ISR0_AE9_Msk (0x1UL << DSI_ISR0_AE9_Pos)#define DSI_ISR0_AE9_Pos (9U)#define DSI_ISR0_AE8 DSI_ISR0_AE8_Msk#define DSI_ISR0_AE8_Msk (0x1UL << DSI_ISR0_AE8_Pos)#define DSI_ISR0_AE8_Pos (8U)#define DSI_ISR0_AE7 DSI_ISR0_AE7_Msk#define DSI_ISR0_AE7_Msk (0x1UL << DSI_ISR0_AE7_Pos)#define DSI_ISR0_AE7_Pos (7U)#define DSI_ISR0_AE6 DSI_ISR0_AE6_Msk#define DSI_ISR0_AE6_Msk (0x1UL << DSI_ISR0_AE6_Pos)#define DSI_ISR0_AE6_Pos (6U)#define DSI_ISR0_AE5 DSI_ISR0_AE5_Msk#define DSI_ISR0_AE5_Msk (0x1UL << DSI_ISR0_AE5_Pos)#define DSI_ISR0_AE5_Pos (5U)#define DSI_ISR0_AE4 DSI_ISR0_AE4_Msk#define DSI_ISR0_AE4_Msk (0x1UL << DSI_ISR0_AE4_Pos)#define DSI_ISR0_AE4_Pos (4U)#define DSI_ISR0_AE3 DSI_ISR0_AE3_Msk#define DSI_ISR0_AE3_Msk (0x1UL << DSI_ISR0_AE3_Pos)#define DSI_ISR0_AE3_Pos (3U)#define DSI_ISR0_AE2 DSI_ISR0_AE2_Msk#define DSI_ISR0_AE2_Msk (0x1UL << DSI_ISR0_AE2_Pos)#define DSI_ISR0_AE2_Pos (2U)#define DSI_ISR0_AE1 DSI_ISR0_AE1_Msk#define DSI_ISR0_AE1_Msk (0x1UL << DSI_ISR0_AE1_Pos)#define DSI_ISR0_AE1_Pos (1U)#define DSI_ISR0_AE0 DSI_ISR0_AE0_Msk#define DSI_ISR0_AE0_Msk (0x1UL << DSI_ISR0_AE0_Pos)#define DSI_ISR0_AE0_Pos (0U)#define DSI_PSR_UAN1 DSI_PSR_UAN1_Msk#define DSI_PSR_UAN1_Msk (0x1UL << DSI_PSR_UAN1_Pos)#define DSI_PSR_UAN1_Pos (8U)#define DSI_PSR_PSS1 DSI_PSR_PSS1_Msk#define DSI_PSR_PSS1_Msk (0x1UL << DSI_PSR_PSS1_Pos)#define DSI_PSR_PSS1_Pos (7U)#define DSI_PSR_RUE0 DSI_PSR_RUE0_Msk#define DSI_PSR_RUE0_Msk (0x1UL << DSI_PSR_RUE0_Pos)#define DSI_PSR_RUE0_Pos (6U)#define DSI_PSR_UAN0 DSI_PSR_UAN0_Msk#define DSI_PSR_UAN0_Msk (0x1UL << DSI_PSR_UAN0_Pos)#define DSI_PSR_UAN0_Pos (5U)#define DSI_PSR_PSS0 DSI_PSR_PSS0_Msk#define DSI_PSR_PSS0_Msk (0x1UL << DSI_PSR_PSS0_Pos)#define DSI_PSR_PSS0_Pos (4U)#define DSI_PSR_UANC DSI_PSR_UANC_Msk#define DSI_PSR_UANC_Msk (0x1UL << DSI_PSR_UANC_Pos)#define DSI_PSR_UANC_Pos (3U)#define DSI_PSR_PSSC DSI_PSR_PSSC_Msk#define DSI_PSR_PSSC_Msk (0x1UL << DSI_PSR_PSSC_Pos)#define DSI_PSR_PSSC_Pos (2U)#define DSI_PSR_PD DSI_PSR_PD_Msk#define DSI_PSR_PD_Msk (0x1UL << DSI_PSR_PD_Pos)#define DSI_PSR_PD_Pos (1U)#define DSI_PTTCR_TX_TRIG3 DSI_PTTCR_TX_TRIG3_Msk#define DSI_PTTCR_TX_TRIG3_Msk (0x1UL << DSI_PTTCR_TX_TRIG3_Pos)#define DSI_PTTCR_TX_TRIG3_Pos (3U)#define DSI_PTTCR_TX_TRIG2 DSI_PTTCR_TX_TRIG2_Msk#define DSI_PTTCR_TX_TRIG2_Msk (0x1UL << DSI_PTTCR_TX_TRIG2_Pos)#define DSI_PTTCR_TX_TRIG2_Pos (2U)#define DSI_PTTCR_TX_TRIG1 DSI_PTTCR_TX_TRIG1_Msk#define DSI_PTTCR_TX_TRIG1_Msk (0x1UL << DSI_PTTCR_TX_TRIG1_Pos)#define DSI_PTTCR_TX_TRIG1_Pos (1U)#define DSI_PTTCR_TX_TRIG0 DSI_PTTCR_TX_TRIG0_Msk#define DSI_PTTCR_TX_TRIG0_Msk (0x1UL << DSI_PTTCR_TX_TRIG0_Pos)#define DSI_PTTCR_TX_TRIG0_Pos (0U)#define DSI_PTTCR_TX_TRIG DSI_PTTCR_TX_TRIG_Msk#define DSI_PTTCR_TX_TRIG_Msk (0xFUL << DSI_PTTCR_TX_TRIG_Pos)#define DSI_PTTCR_TX_TRIG_Pos (0U)#define DSI_PUCR_UEDL DSI_PUCR_UEDL_Msk#define DSI_PUCR_UEDL_Msk (0x1UL << DSI_PUCR_UEDL_Pos)#define DSI_PUCR_UEDL_Pos (3U)#define DSI_PUCR_URDL DSI_PUCR_URDL_Msk#define DSI_PUCR_URDL_Msk (0x1UL << DSI_PUCR_URDL_Pos)#define DSI_PUCR_URDL_Pos (2U)#define DSI_PUCR_UECL DSI_PUCR_UECL_Msk#define DSI_PUCR_UECL_Msk (0x1UL << DSI_PUCR_UECL_Pos)#define DSI_PUCR_UECL_Pos (1U)#define DSI_PUCR_URCL DSI_PUCR_URCL_Msk#define DSI_PUCR_URCL_Msk (0x1UL << DSI_PUCR_URCL_Pos)#define DSI_PUCR_URCL_Pos (0U)#define DSI_PCONFR_SW_TIME7 DSI_PCONFR_SW_TIME7_Msk#define DSI_PCONFR_SW_TIME7_Msk (0x1UL << DSI_PCONFR_SW_TIME7_Pos)#define DSI_PCONFR_SW_TIME7_Pos (15U)#define DSI_PCONFR_SW_TIME6 DSI_PCONFR_SW_TIME6_Msk#define DSI_PCONFR_SW_TIME6_Msk (0x1UL << DSI_PCONFR_SW_TIME6_Pos)#define DSI_PCONFR_SW_TIME6_Pos (14U)#define DSI_PCONFR_SW_TIME5 DSI_PCONFR_SW_TIME5_Msk#define DSI_PCONFR_SW_TIME5_Msk (0x1UL << DSI_PCONFR_SW_TIME5_Pos)#define DSI_PCONFR_SW_TIME5_Pos (13U)#define DSI_PCONFR_SW_TIME4 DSI_PCONFR_SW_TIME4_Msk#define DSI_PCONFR_SW_TIME4_Msk (0x1UL << DSI_PCONFR_SW_TIME4_Pos)#define DSI_PCONFR_SW_TIME4_Pos (12U)#define DSI_PCONFR_SW_TIME3 DSI_PCONFR_SW_TIME3_Msk#define DSI_PCONFR_SW_TIME3_Msk (0x1UL << DSI_PCONFR_SW_TIME3_Pos)#define DSI_PCONFR_SW_TIME3_Pos (11U)#define DSI_PCONFR_SW_TIME2 DSI_PCONFR_SW_TIME2_Msk#define DSI_PCONFR_SW_TIME2_Msk (0x1UL << DSI_PCONFR_SW_TIME2_Pos)#define DSI_PCONFR_SW_TIME2_Pos (10U)#define DSI_PCONFR_SW_TIME1 DSI_PCONFR_SW_TIME1_Msk#define DSI_PCONFR_SW_TIME1_Msk (0x1UL << DSI_PCONFR_SW_TIME1_Pos)#define DSI_PCONFR_SW_TIME1_Pos (9U)#define DSI_PCONFR_SW_TIME0 DSI_PCONFR_SW_TIME0_Msk#define DSI_PCONFR_SW_TIME0_Msk (0x1UL << DSI_PCONFR_SW_TIME0_Pos)#define DSI_PCONFR_SW_TIME0_Pos (8U)#define DSI_PCONFR_SW_TIME DSI_PCONFR_SW_TIME_Msk#define DSI_PCONFR_SW_TIME_Msk (0xFFUL << DSI_PCONFR_SW_TIME_Pos)#define DSI_PCONFR_SW_TIME_Pos (8U)#define DSI_PCONFR_NL1 DSI_PCONFR_NL1_Msk#define DSI_PCONFR_NL1_Msk (0x1UL << DSI_PCONFR_NL1_Pos)#define DSI_PCONFR_NL1_Pos (1U)#define DSI_PCONFR_NL0 DSI_PCONFR_NL0_Msk#define DSI_PCONFR_NL0_Msk (0x1UL << DSI_PCONFR_NL0_Pos)#define DSI_PCONFR_NL0_Pos (0U)#define DSI_PCONFR_NL DSI_PCONFR_NL_Msk#define DSI_PCONFR_NL_Msk (0x3UL << DSI_PCONFR_NL_Pos)#define DSI_PCONFR_NL_Pos (0U)#define DSI_PCTLR_CKE DSI_PCTLR_CKE_Msk#define DSI_PCTLR_CKE_Msk (0x1UL << DSI_PCTLR_CKE_Pos)#define DSI_PCTLR_CKE_Pos (2U)#define DSI_PCTLR_DEN DSI_PCTLR_DEN_Msk#define DSI_PCTLR_DEN_Msk (0x1UL << DSI_PCTLR_DEN_Pos)#define DSI_PCTLR_DEN_Pos (1U)#define DSI_DLTCR_HS2LP_TIME7 DSI_DLTCR_HS2LP_TIME7_Msk#define DSI_DLTCR_HS2LP_TIME7_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME7_Pos)#define DSI_DLTCR_HS2LP_TIME7_Pos (31U)#define DSI_DLTCR_HS2LP_TIME6 DSI_DLTCR_HS2LP_TIME6_Msk#define DSI_DLTCR_HS2LP_TIME6_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME6_Pos)#define DSI_DLTCR_HS2LP_TIME6_Pos (30U)#define DSI_DLTCR_HS2LP_TIME5 DSI_DLTCR_HS2LP_TIME5_Msk#define DSI_DLTCR_HS2LP_TIME5_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME5_Pos)#define DSI_DLTCR_HS2LP_TIME5_Pos (29U)#define DSI_DLTCR_HS2LP_TIME4 DSI_DLTCR_HS2LP_TIME4_Msk#define DSI_DLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME4_Pos)#define DSI_DLTCR_HS2LP_TIME4_Pos (28U)#define DSI_DLTCR_HS2LP_TIME3 DSI_DLTCR_HS2LP_TIME3_Msk#define DSI_DLTCR_HS2LP_TIME3_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME3_Pos)#define DSI_DLTCR_HS2LP_TIME3_Pos (27U)#define DSI_DLTCR_HS2LP_TIME2 DSI_DLTCR_HS2LP_TIME2_Msk#define DSI_DLTCR_HS2LP_TIME2_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME2_Pos)#define DSI_DLTCR_HS2LP_TIME2_Pos (26U)#define DSI_DLTCR_HS2LP_TIME1 DSI_DLTCR_HS2LP_TIME1_Msk#define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos)#define DSI_DLTCR_HS2LP_TIME1_Pos (25U)#define DSI_DLTCR_HS2LP_TIME0 DSI_DLTCR_HS2LP_TIME0_Msk#define DSI_DLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME0_Pos)#define DSI_DLTCR_HS2LP_TIME0_Pos (24U)#define DSI_DLTCR_HS2LP_TIME DSI_DLTCR_HS2LP_TIME_Msk#define DSI_DLTCR_HS2LP_TIME_Msk (0xFFUL << DSI_DLTCR_HS2LP_TIME_Pos)#define DSI_DLTCR_HS2LP_TIME_Pos (24U)#define DSI_DLTCR_LP2HS_TIME7 DSI_DLTCR_LP2HS_TIME7_Msk#define DSI_DLTCR_LP2HS_TIME7_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME7_Pos)#define DSI_DLTCR_LP2HS_TIME7_Pos (23U)#define DSI_DLTCR_LP2HS_TIME6 DSI_DLTCR_LP2HS_TIME6_Msk#define DSI_DLTCR_LP2HS_TIME6_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME6_Pos)#define DSI_DLTCR_LP2HS_TIME6_Pos (22U)#define DSI_DLTCR_LP2HS_TIME5 DSI_DLTCR_LP2HS_TIME5_Msk#define DSI_DLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME5_Pos)#define DSI_DLTCR_LP2HS_TIME5_Pos (21U)#define DSI_DLTCR_LP2HS_TIME4 DSI_DLTCR_LP2HS_TIME4_Msk#define DSI_DLTCR_LP2HS_TIME4_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME4_Pos)#define DSI_DLTCR_LP2HS_TIME4_Pos (20U)#define DSI_DLTCR_LP2HS_TIME3 DSI_DLTCR_LP2HS_TIME3_Msk#define DSI_DLTCR_LP2HS_TIME3_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME3_Pos)#define DSI_DLTCR_LP2HS_TIME3_Pos (19U)#define DSI_DLTCR_LP2HS_TIME2 DSI_DLTCR_LP2HS_TIME2_Msk#define DSI_DLTCR_LP2HS_TIME2_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME2_Pos)#define DSI_DLTCR_LP2HS_TIME2_Pos (18U)#define DSI_DLTCR_LP2HS_TIME1 DSI_DLTCR_LP2HS_TIME1_Msk#define DSI_DLTCR_LP2HS_TIME1_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME1_Pos)#define DSI_DLTCR_LP2HS_TIME1_Pos (17U)#define DSI_DLTCR_LP2HS_TIME0 DSI_DLTCR_LP2HS_TIME0_Msk#define DSI_DLTCR_LP2HS_TIME0_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME0_Pos)#define DSI_DLTCR_LP2HS_TIME0_Pos (16U)#define DSI_DLTCR_LP2HS_TIME DSI_DLTCR_LP2HS_TIME_Msk#define DSI_DLTCR_LP2HS_TIME_Msk (0xFFUL << DSI_DLTCR_LP2HS_TIME_Pos)#define DSI_DLTCR_LP2HS_TIME_Pos (16U)#define DSI_DLTCR_MRD_TIME14 DSI_DLTCR_MRD_TIME14_Msk#define DSI_DLTCR_MRD_TIME14_Msk (0x1UL << DSI_DLTCR_MRD_TIME14_Pos)#define DSI_DLTCR_MRD_TIME14_Pos (14U)#define DSI_DLTCR_MRD_TIME13 DSI_DLTCR_MRD_TIME13_Msk#define DSI_DLTCR_MRD_TIME13_Msk (0x1UL << DSI_DLTCR_MRD_TIME13_Pos)#define DSI_DLTCR_MRD_TIME13_Pos (13U)#define DSI_DLTCR_MRD_TIME12 DSI_DLTCR_MRD_TIME12_Msk#define DSI_DLTCR_MRD_TIME12_Msk (0x1UL << DSI_DLTCR_MRD_TIME12_Pos)#define DSI_DLTCR_MRD_TIME12_Pos (12U)#define DSI_DLTCR_MRD_TIME11 DSI_DLTCR_MRD_TIME11_Msk#define DSI_DLTCR_MRD_TIME11_Msk (0x1UL << DSI_DLTCR_MRD_TIME11_Pos)#define DSI_DLTCR_MRD_TIME11_Pos (11U)#define DSI_DLTCR_MRD_TIME10 DSI_DLTCR_MRD_TIME10_Msk#define DSI_DLTCR_MRD_TIME10_Msk (0x1UL << DSI_DLTCR_MRD_TIME10_Pos)#define DSI_DLTCR_MRD_TIME10_Pos (10U)#define DSI_DLTCR_MRD_TIME9 DSI_DLTCR_MRD_TIME9_Msk#define DSI_DLTCR_MRD_TIME9_Msk (0x1UL << DSI_DLTCR_MRD_TIME9_Pos)#define DSI_DLTCR_MRD_TIME9_Pos (9U)#define DSI_DLTCR_MRD_TIME8 DSI_DLTCR_MRD_TIME8_Msk#define DSI_DLTCR_MRD_TIME8_Msk (0x1UL << DSI_DLTCR_MRD_TIME8_Pos)#define DSI_DLTCR_MRD_TIME8_Pos (8U)#define DSI_DLTCR_MRD_TIME7 DSI_DLTCR_MRD_TIME7_Msk#define DSI_DLTCR_MRD_TIME7_Msk (0x1UL << DSI_DLTCR_MRD_TIME7_Pos)#define DSI_DLTCR_MRD_TIME7_Pos (7U)#define DSI_DLTCR_MRD_TIME6 DSI_DLTCR_MRD_TIME6_Msk#define DSI_DLTCR_MRD_TIME6_Msk (0x1UL << DSI_DLTCR_MRD_TIME6_Pos)#define DSI_DLTCR_MRD_TIME6_Pos (6U)#define DSI_DLTCR_MRD_TIME5 DSI_DLTCR_MRD_TIME5_Msk#define DSI_DLTCR_MRD_TIME5_Msk (0x1UL << DSI_DLTCR_MRD_TIME5_Pos)#define DSI_DLTCR_MRD_TIME5_Pos (5U)#define DSI_DLTCR_MRD_TIME4 DSI_DLTCR_MRD_TIME4_Msk#define DSI_DLTCR_MRD_TIME4_Msk (0x1UL << DSI_DLTCR_MRD_TIME4_Pos)#define DSI_DLTCR_MRD_TIME4_Pos (4U)#define DSI_DLTCR_MRD_TIME3 DSI_DLTCR_MRD_TIME3_Msk#define DSI_DLTCR_MRD_TIME3_Msk (0x1UL << DSI_DLTCR_MRD_TIME3_Pos)#define DSI_DLTCR_MRD_TIME3_Pos (3U)#define DSI_DLTCR_MRD_TIME2 DSI_DLTCR_MRD_TIME2_Msk#define DSI_DLTCR_MRD_TIME2_Msk (0x1UL << DSI_DLTCR_MRD_TIME2_Pos)#define DSI_DLTCR_MRD_TIME2_Pos (2U)#define DSI_DLTCR_MRD_TIME1 DSI_DLTCR_MRD_TIME1_Msk#define DSI_DLTCR_MRD_TIME1_Msk (0x1UL << DSI_DLTCR_MRD_TIME1_Pos)#define DSI_DLTCR_MRD_TIME1_Pos (1U)#define DSI_DLTCR_MRD_TIME0 DSI_DLTCR_MRD_TIME0_Msk#define DSI_DLTCR_MRD_TIME0_Msk (0x1UL << DSI_DLTCR_MRD_TIME0_Pos)#define DSI_DLTCR_MRD_TIME0_Pos (0U)#define DSI_DLTCR_MRD_TIME DSI_DLTCR_MRD_TIME_Msk#define DSI_DLTCR_MRD_TIME_Msk (0x7FFFUL << DSI_DLTCR_MRD_TIME_Pos)#define DSI_DLTCR_MRD_TIME_Pos (0U)#define DSI_CLTCR_HS2LP_TIME9 DSI_CLTCR_HS2LP_TIME9_Msk#define DSI_CLTCR_HS2LP_TIME9_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME9_Pos)#define DSI_CLTCR_HS2LP_TIME9_Pos (25U)#define DSI_CLTCR_HS2LP_TIME8 DSI_CLTCR_HS2LP_TIME8_Msk#define DSI_CLTCR_HS2LP_TIME8_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME8_Pos)#define DSI_CLTCR_HS2LP_TIME8_Pos (24U)#define DSI_CLTCR_HS2LP_TIME7 DSI_CLTCR_HS2LP_TIME7_Msk#define DSI_CLTCR_HS2LP_TIME7_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME7_Pos)#define DSI_CLTCR_HS2LP_TIME7_Pos (23U)#define DSI_CLTCR_HS2LP_TIME6 DSI_CLTCR_HS2LP_TIME6_Msk#define DSI_CLTCR_HS2LP_TIME6_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME6_Pos)#define DSI_CLTCR_HS2LP_TIME6_Pos (22U)#define DSI_CLTCR_HS2LP_TIME5 DSI_CLTCR_HS2LP_TIME5_Msk#define DSI_CLTCR_HS2LP_TIME5_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME5_Pos)#define DSI_CLTCR_HS2LP_TIME5_Pos (21U)#define DSI_CLTCR_HS2LP_TIME4 DSI_CLTCR_HS2LP_TIME4_Msk#define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos)#define DSI_CLTCR_HS2LP_TIME4_Pos (20U)#define DSI_CLTCR_HS2LP_TIME3 DSI_CLTCR_HS2LP_TIME3_Msk#define DSI_CLTCR_HS2LP_TIME3_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME3_Pos)#define DSI_CLTCR_HS2LP_TIME3_Pos (19U)#define DSI_CLTCR_HS2LP_TIME2 DSI_CLTCR_HS2LP_TIME2_Msk#define DSI_CLTCR_HS2LP_TIME2_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME2_Pos)#define DSI_CLTCR_HS2LP_TIME2_Pos (18U)#define DSI_CLTCR_HS2LP_TIME1 DSI_CLTCR_HS2LP_TIME1_Msk#define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos)#define DSI_CLTCR_HS2LP_TIME1_Pos (17U)#define DSI_CLTCR_HS2LP_TIME0 DSI_CLTCR_HS2LP_TIME0_Msk#define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos)#define DSI_CLTCR_HS2LP_TIME0_Pos (16U)#define DSI_CLTCR_HS2LP_TIME DSI_CLTCR_HS2LP_TIME_Msk#define DSI_CLTCR_HS2LP_TIME_Msk (0x3FFUL << DSI_CLTCR_HS2LP_TIME_Pos)#define DSI_CLTCR_HS2LP_TIME_Pos (16U)#define DSI_CLTCR_LP2HS_TIME9 DSI_CLTCR_LP2HS_TIME9_Msk#define DSI_CLTCR_LP2HS_TIME9_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME9_Pos)#define DSI_CLTCR_LP2HS_TIME9_Pos (9U)#define DSI_CLTCR_LP2HS_TIME8 DSI_CLTCR_LP2HS_TIME8_Msk#define DSI_CLTCR_LP2HS_TIME8_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME8_Pos)#define DSI_CLTCR_LP2HS_TIME8_Pos (8U)#define DSI_CLTCR_LP2HS_TIME7 DSI_CLTCR_LP2HS_TIME7_Msk#define DSI_CLTCR_LP2HS_TIME7_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME7_Pos)#define DSI_CLTCR_LP2HS_TIME7_Pos (7U)#define DSI_CLTCR_LP2HS_TIME6 DSI_CLTCR_LP2HS_TIME6_Msk#define DSI_CLTCR_LP2HS_TIME6_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME6_Pos)#define DSI_CLTCR_LP2HS_TIME6_Pos (6U)#define DSI_CLTCR_LP2HS_TIME5 DSI_CLTCR_LP2HS_TIME5_Msk#define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos)#define DSI_CLTCR_LP2HS_TIME5_Pos (5U)#define DSI_CLTCR_LP2HS_TIME4 DSI_CLTCR_LP2HS_TIME4_Msk#define DSI_CLTCR_LP2HS_TIME4_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME4_Pos)#define DSI_CLTCR_LP2HS_TIME4_Pos (4U)#define DSI_CLTCR_LP2HS_TIME3 DSI_CLTCR_LP2HS_TIME3_Msk#define DSI_CLTCR_LP2HS_TIME3_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME3_Pos)#define DSI_CLTCR_LP2HS_TIME3_Pos (3U)#define DSI_CLTCR_LP2HS_TIME2 DSI_CLTCR_LP2HS_TIME2_Msk#define DSI_CLTCR_LP2HS_TIME2_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME2_Pos)#define DSI_CLTCR_LP2HS_TIME2_Pos (2U)#define DSI_CLTCR_LP2HS_TIME1 DSI_CLTCR_LP2HS_TIME1_Msk#define DSI_CLTCR_LP2HS_TIME1_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME1_Pos)#define DSI_CLTCR_LP2HS_TIME1_Pos (1U)#define DSI_CLTCR_LP2HS_TIME0 DSI_CLTCR_LP2HS_TIME0_Msk#define DSI_CLTCR_LP2HS_TIME0_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME0_Pos)#define DSI_CLTCR_LP2HS_TIME0_Pos (0U)#define DSI_CLTCR_LP2HS_TIME DSI_CLTCR_LP2HS_TIME_Msk#define DSI_CLTCR_LP2HS_TIME_Msk (0x3FFUL << DSI_CLTCR_LP2HS_TIME_Pos)#define DSI_CLTCR_LP2HS_TIME_Pos (0U)#define DSI_CLCR_ACR DSI_CLCR_ACR_Msk#define DSI_CLCR_ACR_Msk (0x1UL << DSI_CLCR_ACR_Pos)#define DSI_CLCR_ACR_Pos (1U)#define DSI_CLCR_DPCC DSI_CLCR_DPCC_Msk#define DSI_CLCR_DPCC_Msk (0x1UL << DSI_CLCR_DPCC_Pos)#define DSI_CLCR_DPCC_Pos (0U)#define DSI_TDCR_S3DC DSI_TDCR_S3DC_Msk#define DSI_TDCR_S3DC_Msk (0x1UL << DSI_TDCR_S3DC_Pos)#define DSI_TDCR_S3DC_Pos (16U)#define DSI_TDCR_RF DSI_TDCR_RF_Msk#define DSI_TDCR_RF_Msk (0x1UL << DSI_TDCR_RF_Pos)#define DSI_TDCR_RF_Pos (5U)#define DSI_TDCR_SVS DSI_TDCR_SVS_Msk#define DSI_TDCR_SVS_Msk (0x1UL << DSI_TDCR_SVS_Pos)#define DSI_TDCR_SVS_Pos (4U)#define DSI_TDCR_3DF1 0x00000008U#define DSI_TDCR_3DF0 0x00000004U#define DSI_TDCR_3DF 0x0000000CU#define DSI_TDCR_3DM1 0x00000002U#define DSI_TDCR_3DM0 0x00000001U#define DSI_TDCR_3DM 0x00000003U#define DSI_TCCR5_BTA_TOCNT15 DSI_TCCR5_BTA_TOCNT15_Msk#define DSI_TCCR5_BTA_TOCNT15_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT15_Pos)#define DSI_TCCR5_BTA_TOCNT15_Pos (15U)#define DSI_TCCR5_BTA_TOCNT14 DSI_TCCR5_BTA_TOCNT14_Msk#define DSI_TCCR5_BTA_TOCNT14_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT14_Pos)#define DSI_TCCR5_BTA_TOCNT14_Pos (14U)#define DSI_TCCR5_BTA_TOCNT13 DSI_TCCR5_BTA_TOCNT13_Msk#define DSI_TCCR5_BTA_TOCNT13_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT13_Pos)#define DSI_TCCR5_BTA_TOCNT13_Pos (13U)#define DSI_TCCR5_BTA_TOCNT12 DSI_TCCR5_BTA_TOCNT12_Msk#define DSI_TCCR5_BTA_TOCNT12_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT12_Pos)#define DSI_TCCR5_BTA_TOCNT12_Pos (12U)#define DSI_TCCR5_BTA_TOCNT11 DSI_TCCR5_BTA_TOCNT11_Msk#define DSI_TCCR5_BTA_TOCNT11_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT11_Pos)#define DSI_TCCR5_BTA_TOCNT11_Pos (11U)#define DSI_TCCR5_BTA_TOCNT10 DSI_TCCR5_BTA_TOCNT10_Msk#define DSI_TCCR5_BTA_TOCNT10_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT10_Pos)#define DSI_TCCR5_BTA_TOCNT10_Pos (10U)#define DSI_TCCR5_BTA_TOCNT9 DSI_TCCR5_BTA_TOCNT9_Msk#define DSI_TCCR5_BTA_TOCNT9_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT9_Pos)#define DSI_TCCR5_BTA_TOCNT9_Pos (9U)#define DSI_TCCR5_BTA_TOCNT8 DSI_TCCR5_BTA_TOCNT8_Msk#define DSI_TCCR5_BTA_TOCNT8_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT8_Pos)#define DSI_TCCR5_BTA_TOCNT8_Pos (8U)#define DSI_TCCR5_BTA_TOCNT7 DSI_TCCR5_BTA_TOCNT7_Msk#define DSI_TCCR5_BTA_TOCNT7_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT7_Pos)#define DSI_TCCR5_BTA_TOCNT7_Pos (7U)#define DSI_TCCR5_BTA_TOCNT6 DSI_TCCR5_BTA_TOCNT6_Msk#define DSI_TCCR5_BTA_TOCNT6_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT6_Pos)#define DSI_TCCR5_BTA_TOCNT6_Pos (6U)#define DSI_TCCR5_BTA_TOCNT5 DSI_TCCR5_BTA_TOCNT5_Msk#define DSI_TCCR5_BTA_TOCNT5_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT5_Pos)#define DSI_TCCR5_BTA_TOCNT5_Pos (5U)#define DSI_TCCR5_BTA_TOCNT4 DSI_TCCR5_BTA_TOCNT4_Msk#define DSI_TCCR5_BTA_TOCNT4_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT4_Pos)#define DSI_TCCR5_BTA_TOCNT4_Pos (4U)#define DSI_TCCR5_BTA_TOCNT3 DSI_TCCR5_BTA_TOCNT3_Msk#define DSI_TCCR5_BTA_TOCNT3_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT3_Pos)#define DSI_TCCR5_BTA_TOCNT3_Pos (3U)#define DSI_TCCR5_BTA_TOCNT2 DSI_TCCR5_BTA_TOCNT2_Msk#define DSI_TCCR5_BTA_TOCNT2_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT2_Pos)#define DSI_TCCR5_BTA_TOCNT2_Pos (2U)#define DSI_TCCR5_BTA_TOCNT1 DSI_TCCR5_BTA_TOCNT1_Msk#define DSI_TCCR5_BTA_TOCNT1_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT1_Pos)#define DSI_TCCR5_BTA_TOCNT1_Pos (1U)#define DSI_TCCR5_BTA_TOCNT0 DSI_TCCR5_BTA_TOCNT0_Msk#define DSI_TCCR5_BTA_TOCNT0_Msk (0x1UL << DSI_TCCR5_BTA_TOCNT0_Pos)#define DSI_TCCR5_BTA_TOCNT0_Pos (0U)#define DSI_TCCR5_BTA_TOCNT DSI_TCCR5_BTA_TOCNT_Msk#define DSI_TCCR5_BTA_TOCNT_Msk (0xFFFFUL << DSI_TCCR5_BTA_TOCNT_Pos)#define DSI_TCCR5_BTA_TOCNT_Pos (0U)#define DSI_TCCR4_LPWR_TOCNT15 DSI_TCCR4_LPWR_TOCNT15_Msk#define DSI_TCCR4_LPWR_TOCNT15_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT15_Pos)#define DSI_TCCR4_LPWR_TOCNT15_Pos (15U)#define DSI_TCCR4_LPWR_TOCNT14 DSI_TCCR4_LPWR_TOCNT14_Msk#define DSI_TCCR4_LPWR_TOCNT14_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT14_Pos)#define DSI_TCCR4_LPWR_TOCNT14_Pos (14U)#define DSI_TCCR4_LPWR_TOCNT13 DSI_TCCR4_LPWR_TOCNT13_Msk#define DSI_TCCR4_LPWR_TOCNT13_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT13_Pos)#define DSI_TCCR4_LPWR_TOCNT13_Pos (13U)#define DSI_TCCR4_LPWR_TOCNT12 DSI_TCCR4_LPWR_TOCNT12_Msk#define DSI_TCCR4_LPWR_TOCNT12_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT12_Pos)#define DSI_TCCR4_LPWR_TOCNT12_Pos (12U)#define DSI_TCCR4_LPWR_TOCNT11 DSI_TCCR4_LPWR_TOCNT11_Msk#define DSI_TCCR4_LPWR_TOCNT11_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT11_Pos)#define DSI_TCCR4_LPWR_TOCNT11_Pos (11U)#define DSI_TCCR4_LPWR_TOCNT10 DSI_TCCR4_LPWR_TOCNT10_Msk#define DSI_TCCR4_LPWR_TOCNT10_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT10_Pos)#define DSI_TCCR4_LPWR_TOCNT10_Pos (10U)#define DSI_TCCR4_LPWR_TOCNT9 DSI_TCCR4_LPWR_TOCNT9_Msk#define DSI_TCCR4_LPWR_TOCNT9_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT9_Pos)#define DSI_TCCR4_LPWR_TOCNT9_Pos (9U)#define DSI_TCCR4_LPWR_TOCNT8 DSI_TCCR4_LPWR_TOCNT8_Msk#define DSI_TCCR4_LPWR_TOCNT8_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT8_Pos)#define DSI_TCCR4_LPWR_TOCNT8_Pos (8U)#define DSI_TCCR4_LPWR_TOCNT7 DSI_TCCR4_LPWR_TOCNT7_Msk#define DSI_TCCR4_LPWR_TOCNT7_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT7_Pos)#define DSI_TCCR4_LPWR_TOCNT7_Pos (7U)#define DSI_TCCR4_LPWR_TOCNT6 DSI_TCCR4_LPWR_TOCNT6_Msk#define DSI_TCCR4_LPWR_TOCNT6_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT6_Pos)#define DSI_TCCR4_LPWR_TOCNT6_Pos (6U)#define DSI_TCCR4_LPWR_TOCNT5 DSI_TCCR4_LPWR_TOCNT5_Msk#define DSI_TCCR4_LPWR_TOCNT5_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT5_Pos)#define DSI_TCCR4_LPWR_TOCNT5_Pos (5U)#define DSI_TCCR4_LPWR_TOCNT4 DSI_TCCR4_LPWR_TOCNT4_Msk#define DSI_TCCR4_LPWR_TOCNT4_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT4_Pos)#define DSI_TCCR4_LPWR_TOCNT4_Pos (4U)#define DSI_TCCR4_LPWR_TOCNT3 DSI_TCCR4_LPWR_TOCNT3_Msk#define DSI_TCCR4_LPWR_TOCNT3_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT3_Pos)#define DSI_TCCR4_LPWR_TOCNT3_Pos (3U)#define DSI_TCCR4_LPWR_TOCNT2 DSI_TCCR4_LPWR_TOCNT2_Msk#define DSI_TCCR4_LPWR_TOCNT2_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT2_Pos)#define DSI_TCCR4_LPWR_TOCNT2_Pos (2U)#define DSI_TCCR4_LPWR_TOCNT1 DSI_TCCR4_LPWR_TOCNT1_Msk#define DSI_TCCR4_LPWR_TOCNT1_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT1_Pos)#define DSI_TCCR4_LPWR_TOCNT1_Pos (1U)#define DSI_TCCR4_LPWR_TOCNT0 DSI_TCCR4_LPWR_TOCNT0_Msk#define DSI_TCCR4_LPWR_TOCNT0_Msk (0x1UL << DSI_TCCR4_LPWR_TOCNT0_Pos)#define DSI_TCCR4_LPWR_TOCNT0_Pos (0U)#define DSI_TCCR4_LPWR_TOCNT DSI_TCCR4_LPWR_TOCNT_Msk#define DSI_TCCR4_LPWR_TOCNT_Msk (0xFFFFUL << DSI_TCCR4_LPWR_TOCNT_Pos)#define DSI_TCCR4_LPWR_TOCNT_Pos (0U)#define DSI_TCCR3_PM DSI_TCCR3_PM_Msk#define DSI_TCCR3_PM_Msk (0x1UL << DSI_TCCR3_PM_Pos)#define DSI_TCCR3_PM_Pos (24U)#define DSI_TCCR3_HSWR_TOCNT15 DSI_TCCR3_HSWR_TOCNT15_Msk#define DSI_TCCR3_HSWR_TOCNT15_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT15_Pos)#define DSI_TCCR3_HSWR_TOCNT15_Pos (15U)#define DSI_TCCR3_HSWR_TOCNT14 DSI_TCCR3_HSWR_TOCNT14_Msk#define DSI_TCCR3_HSWR_TOCNT14_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT14_Pos)#define DSI_TCCR3_HSWR_TOCNT14_Pos (14U)#define DSI_TCCR3_HSWR_TOCNT13 DSI_TCCR3_HSWR_TOCNT13_Msk#define DSI_TCCR3_HSWR_TOCNT13_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT13_Pos)#define DSI_TCCR3_HSWR_TOCNT13_Pos (13U)#define DSI_TCCR3_HSWR_TOCNT12 DSI_TCCR3_HSWR_TOCNT12_Msk#define DSI_TCCR3_HSWR_TOCNT12_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT12_Pos)#define DSI_TCCR3_HSWR_TOCNT12_Pos (12U)#define DSI_TCCR3_HSWR_TOCNT11 DSI_TCCR3_HSWR_TOCNT11_Msk#define DSI_TCCR3_HSWR_TOCNT11_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT11_Pos)#define DSI_TCCR3_HSWR_TOCNT11_Pos (11U)#define DSI_TCCR3_HSWR_TOCNT10 DSI_TCCR3_HSWR_TOCNT10_Msk#define DSI_TCCR3_HSWR_TOCNT10_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT10_Pos)#define DSI_TCCR3_HSWR_TOCNT10_Pos (10U)#define DSI_TCCR3_HSWR_TOCNT9 DSI_TCCR3_HSWR_TOCNT9_Msk#define DSI_TCCR3_HSWR_TOCNT9_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT9_Pos)#define DSI_TCCR3_HSWR_TOCNT9_Pos (9U)#define DSI_TCCR3_HSWR_TOCNT8 DSI_TCCR3_HSWR_TOCNT8_Msk#define DSI_TCCR3_HSWR_TOCNT8_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT8_Pos)#define DSI_TCCR3_HSWR_TOCNT8_Pos (8U)#define DSI_TCCR3_HSWR_TOCNT7 DSI_TCCR3_HSWR_TOCNT7_Msk#define DSI_TCCR3_HSWR_TOCNT7_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT7_Pos)#define DSI_TCCR3_HSWR_TOCNT7_Pos (7U)#define DSI_TCCR3_HSWR_TOCNT6 DSI_TCCR3_HSWR_TOCNT6_Msk#define DSI_TCCR3_HSWR_TOCNT6_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT6_Pos)#define DSI_TCCR3_HSWR_TOCNT6_Pos (6U)#define DSI_TCCR3_HSWR_TOCNT5 DSI_TCCR3_HSWR_TOCNT5_Msk#define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos)#define DSI_TCCR3_HSWR_TOCNT5_Pos (5U)#define DSI_TCCR3_HSWR_TOCNT4 DSI_TCCR3_HSWR_TOCNT4_Msk#define DSI_TCCR3_HSWR_TOCNT4_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT4_Pos)#define DSI_TCCR3_HSWR_TOCNT4_Pos (4U)#define DSI_TCCR3_HSWR_TOCNT3 DSI_TCCR3_HSWR_TOCNT3_Msk#define DSI_TCCR3_HSWR_TOCNT3_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT3_Pos)#define DSI_TCCR3_HSWR_TOCNT3_Pos (3U)#define DSI_TCCR3_HSWR_TOCNT2 DSI_TCCR3_HSWR_TOCNT2_Msk#define DSI_TCCR3_HSWR_TOCNT2_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT2_Pos)#define DSI_TCCR3_HSWR_TOCNT2_Pos (2U)#define DSI_TCCR3_HSWR_TOCNT1 DSI_TCCR3_HSWR_TOCNT1_Msk#define DSI_TCCR3_HSWR_TOCNT1_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT1_Pos)#define DSI_TCCR3_HSWR_TOCNT1_Pos (1U)#define DSI_TCCR3_HSWR_TOCNT0 DSI_TCCR3_HSWR_TOCNT0_Msk#define DSI_TCCR3_HSWR_TOCNT0_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT0_Pos)#define DSI_TCCR3_HSWR_TOCNT0_Pos (0U)#define DSI_TCCR3_HSWR_TOCNT DSI_TCCR3_HSWR_TOCNT_Msk#define DSI_TCCR3_HSWR_TOCNT_Msk (0xFFFFUL << DSI_TCCR3_HSWR_TOCNT_Pos)#define DSI_TCCR3_HSWR_TOCNT_Pos (0U)#define DSI_TCCR2_LPRD_TOCNT15 DSI_TCCR2_LPRD_TOCNT15_Msk#define DSI_TCCR2_LPRD_TOCNT15_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT15_Pos)#define DSI_TCCR2_LPRD_TOCNT15_Pos (15U)#define DSI_TCCR2_LPRD_TOCNT14 DSI_TCCR2_LPRD_TOCNT14_Msk#define DSI_TCCR2_LPRD_TOCNT14_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT14_Pos)#define DSI_TCCR2_LPRD_TOCNT14_Pos (14U)#define DSI_TCCR2_LPRD_TOCNT13 DSI_TCCR2_LPRD_TOCNT13_Msk#define DSI_TCCR2_LPRD_TOCNT13_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT13_Pos)#define DSI_TCCR2_LPRD_TOCNT13_Pos (13U)#define DSI_TCCR2_LPRD_TOCNT12 DSI_TCCR2_LPRD_TOCNT12_Msk#define DSI_TCCR2_LPRD_TOCNT12_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT12_Pos)#define DSI_TCCR2_LPRD_TOCNT12_Pos (12U)#define DSI_TCCR2_LPRD_TOCNT11 DSI_TCCR2_LPRD_TOCNT11_Msk#define DSI_TCCR2_LPRD_TOCNT11_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT11_Pos)#define DSI_TCCR2_LPRD_TOCNT11_Pos (11U)#define DSI_TCCR2_LPRD_TOCNT10 DSI_TCCR2_LPRD_TOCNT10_Msk#define DSI_TCCR2_LPRD_TOCNT10_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT10_Pos)#define DSI_TCCR2_LPRD_TOCNT10_Pos (10U)#define DSI_TCCR2_LPRD_TOCNT9 DSI_TCCR2_LPRD_TOCNT9_Msk#define DSI_TCCR2_LPRD_TOCNT9_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT9_Pos)#define DSI_TCCR2_LPRD_TOCNT9_Pos (9U)#define DSI_TCCR2_LPRD_TOCNT8 DSI_TCCR2_LPRD_TOCNT8_Msk#define DSI_TCCR2_LPRD_TOCNT8_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT8_Pos)#define DSI_TCCR2_LPRD_TOCNT8_Pos (8U)#define DSI_TCCR2_LPRD_TOCNT7 DSI_TCCR2_LPRD_TOCNT7_Msk#define DSI_TCCR2_LPRD_TOCNT7_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT7_Pos)#define DSI_TCCR2_LPRD_TOCNT7_Pos (7U)#define DSI_TCCR2_LPRD_TOCNT6 DSI_TCCR2_LPRD_TOCNT6_Msk#define DSI_TCCR2_LPRD_TOCNT6_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT6_Pos)#define DSI_TCCR2_LPRD_TOCNT6_Pos (6U)#define DSI_TCCR2_LPRD_TOCNT5 DSI_TCCR2_LPRD_TOCNT5_Msk#define DSI_TCCR2_LPRD_TOCNT5_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT5_Pos)#define DSI_TCCR2_LPRD_TOCNT5_Pos (5U)#define DSI_TCCR2_LPRD_TOCNT4 DSI_TCCR2_LPRD_TOCNT4_Msk#define DSI_TCCR2_LPRD_TOCNT4_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT4_Pos)#define DSI_TCCR2_LPRD_TOCNT4_Pos (4U)#define DSI_TCCR2_LPRD_TOCNT3 DSI_TCCR2_LPRD_TOCNT3_Msk#define DSI_TCCR2_LPRD_TOCNT3_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT3_Pos)#define DSI_TCCR2_LPRD_TOCNT3_Pos (3U)#define DSI_TCCR2_LPRD_TOCNT2 DSI_TCCR2_LPRD_TOCNT2_Msk#define DSI_TCCR2_LPRD_TOCNT2_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT2_Pos)#define DSI_TCCR2_LPRD_TOCNT2_Pos (2U)#define DSI_TCCR2_LPRD_TOCNT1 DSI_TCCR2_LPRD_TOCNT1_Msk#define DSI_TCCR2_LPRD_TOCNT1_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT1_Pos)#define DSI_TCCR2_LPRD_TOCNT1_Pos (1U)#define DSI_TCCR2_LPRD_TOCNT0 DSI_TCCR2_LPRD_TOCNT0_Msk#define DSI_TCCR2_LPRD_TOCNT0_Msk (0x1UL << DSI_TCCR2_LPRD_TOCNT0_Pos)#define DSI_TCCR2_LPRD_TOCNT0_Pos (0U)#define DSI_TCCR2_LPRD_TOCNT DSI_TCCR2_LPRD_TOCNT_Msk#define DSI_TCCR2_LPRD_TOCNT_Msk (0xFFFFUL << DSI_TCCR2_LPRD_TOCNT_Pos)#define DSI_TCCR2_LPRD_TOCNT_Pos (0U)#define DSI_TCCR1_HSRD_TOCNT15 DSI_TCCR1_HSRD_TOCNT15_Msk#define DSI_TCCR1_HSRD_TOCNT15_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT15_Pos)#define DSI_TCCR1_HSRD_TOCNT15_Pos (15U)#define DSI_TCCR1_HSRD_TOCNT14 DSI_TCCR1_HSRD_TOCNT14_Msk#define DSI_TCCR1_HSRD_TOCNT14_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT14_Pos)#define DSI_TCCR1_HSRD_TOCNT14_Pos (14U)#define DSI_TCCR1_HSRD_TOCNT13 DSI_TCCR1_HSRD_TOCNT13_Msk#define DSI_TCCR1_HSRD_TOCNT13_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT13_Pos)#define DSI_TCCR1_HSRD_TOCNT13_Pos (13U)#define DSI_TCCR1_HSRD_TOCNT12 DSI_TCCR1_HSRD_TOCNT12_Msk#define DSI_TCCR1_HSRD_TOCNT12_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT12_Pos)#define DSI_TCCR1_HSRD_TOCNT12_Pos (12U)#define DSI_TCCR1_HSRD_TOCNT11 DSI_TCCR1_HSRD_TOCNT11_Msk#define DSI_TCCR1_HSRD_TOCNT11_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT11_Pos)#define DSI_TCCR1_HSRD_TOCNT11_Pos (11U)#define DSI_TCCR1_HSRD_TOCNT10 DSI_TCCR1_HSRD_TOCNT10_Msk#define DSI_TCCR1_HSRD_TOCNT10_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT10_Pos)#define DSI_TCCR1_HSRD_TOCNT10_Pos (10U)#define DSI_TCCR1_HSRD_TOCNT9 DSI_TCCR1_HSRD_TOCNT9_Msk#define DSI_TCCR1_HSRD_TOCNT9_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT9_Pos)#define DSI_TCCR1_HSRD_TOCNT9_Pos (9U)#define DSI_TCCR1_HSRD_TOCNT8 DSI_TCCR1_HSRD_TOCNT8_Msk#define DSI_TCCR1_HSRD_TOCNT8_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT8_Pos)#define DSI_TCCR1_HSRD_TOCNT8_Pos (8U)#define DSI_TCCR1_HSRD_TOCNT7 DSI_TCCR1_HSRD_TOCNT7_Msk#define DSI_TCCR1_HSRD_TOCNT7_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT7_Pos)#define DSI_TCCR1_HSRD_TOCNT7_Pos (7U)#define DSI_TCCR1_HSRD_TOCNT6 DSI_TCCR1_HSRD_TOCNT6_Msk#define DSI_TCCR1_HSRD_TOCNT6_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT6_Pos)#define DSI_TCCR1_HSRD_TOCNT6_Pos (6U)#define DSI_TCCR1_HSRD_TOCNT5 DSI_TCCR1_HSRD_TOCNT5_Msk#define DSI_TCCR1_HSRD_TOCNT5_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT5_Pos)#define DSI_TCCR1_HSRD_TOCNT5_Pos (5U)#define DSI_TCCR1_HSRD_TOCNT4 DSI_TCCR1_HSRD_TOCNT4_Msk#define DSI_TCCR1_HSRD_TOCNT4_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT4_Pos)#define DSI_TCCR1_HSRD_TOCNT4_Pos (4U)#define DSI_TCCR1_HSRD_TOCNT3 DSI_TCCR1_HSRD_TOCNT3_Msk#define DSI_TCCR1_HSRD_TOCNT3_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT3_Pos)#define DSI_TCCR1_HSRD_TOCNT3_Pos (3U)#define DSI_TCCR1_HSRD_TOCNT2 DSI_TCCR1_HSRD_TOCNT2_Msk#define DSI_TCCR1_HSRD_TOCNT2_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT2_Pos)#define DSI_TCCR1_HSRD_TOCNT2_Pos (2U)#define DSI_TCCR1_HSRD_TOCNT1 DSI_TCCR1_HSRD_TOCNT1_Msk#define DSI_TCCR1_HSRD_TOCNT1_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT1_Pos)#define DSI_TCCR1_HSRD_TOCNT1_Pos (1U)#define DSI_TCCR1_HSRD_TOCNT0 DSI_TCCR1_HSRD_TOCNT0_Msk#define DSI_TCCR1_HSRD_TOCNT0_Msk (0x1UL << DSI_TCCR1_HSRD_TOCNT0_Pos)#define DSI_TCCR1_HSRD_TOCNT0_Pos (0U)#define DSI_TCCR1_HSRD_TOCNT DSI_TCCR1_HSRD_TOCNT_Msk#define DSI_TCCR1_HSRD_TOCNT_Msk (0xFFFFUL << DSI_TCCR1_HSRD_TOCNT_Pos)#define DSI_TCCR1_HSRD_TOCNT_Pos (0U)#define DSI_TCCR0_HSTX_TOCNT15 DSI_TCCR0_HSTX_TOCNT15_Msk#define DSI_TCCR0_HSTX_TOCNT15_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT15_Pos)#define DSI_TCCR0_HSTX_TOCNT15_Pos (31U)#define DSI_TCCR0_HSTX_TOCNT14 DSI_TCCR0_HSTX_TOCNT14_Msk#define DSI_TCCR0_HSTX_TOCNT14_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT14_Pos)#define DSI_TCCR0_HSTX_TOCNT14_Pos (30U)#define DSI_TCCR0_HSTX_TOCNT13 DSI_TCCR0_HSTX_TOCNT13_Msk#define DSI_TCCR0_HSTX_TOCNT13_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT13_Pos)#define DSI_TCCR0_HSTX_TOCNT13_Pos (29U)#define DSI_TCCR0_HSTX_TOCNT12 DSI_TCCR0_HSTX_TOCNT12_Msk#define DSI_TCCR0_HSTX_TOCNT12_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT12_Pos)#define DSI_TCCR0_HSTX_TOCNT12_Pos (28U)#define DSI_TCCR0_HSTX_TOCNT11 DSI_TCCR0_HSTX_TOCNT11_Msk#define DSI_TCCR0_HSTX_TOCNT11_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT11_Pos)#define DSI_TCCR0_HSTX_TOCNT11_Pos (27U)#define DSI_TCCR0_HSTX_TOCNT10 DSI_TCCR0_HSTX_TOCNT10_Msk#define DSI_TCCR0_HSTX_TOCNT10_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT10_Pos)#define DSI_TCCR0_HSTX_TOCNT10_Pos (26U)#define DSI_TCCR0_HSTX_TOCNT9 DSI_TCCR0_HSTX_TOCNT9_Msk#define DSI_TCCR0_HSTX_TOCNT9_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT9_Pos)#define DSI_TCCR0_HSTX_TOCNT9_Pos (25U)#define DSI_TCCR0_HSTX_TOCNT8 DSI_TCCR0_HSTX_TOCNT8_Msk#define DSI_TCCR0_HSTX_TOCNT8_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT8_Pos)#define DSI_TCCR0_HSTX_TOCNT8_Pos (24U)#define DSI_TCCR0_HSTX_TOCNT7 DSI_TCCR0_HSTX_TOCNT7_Msk#define DSI_TCCR0_HSTX_TOCNT7_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT7_Pos)#define DSI_TCCR0_HSTX_TOCNT7_Pos (23U)#define DSI_TCCR0_HSTX_TOCNT6 DSI_TCCR0_HSTX_TOCNT6_Msk#define DSI_TCCR0_HSTX_TOCNT6_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT6_Pos)#define DSI_TCCR0_HSTX_TOCNT6_Pos (22U)#define DSI_TCCR0_HSTX_TOCNT5 DSI_TCCR0_HSTX_TOCNT5_Msk#define DSI_TCCR0_HSTX_TOCNT5_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT5_Pos)#define DSI_TCCR0_HSTX_TOCNT5_Pos (21U)#define DSI_TCCR0_HSTX_TOCNT4 DSI_TCCR0_HSTX_TOCNT4_Msk#define DSI_TCCR0_HSTX_TOCNT4_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT4_Pos)#define DSI_TCCR0_HSTX_TOCNT4_Pos (20U)#define DSI_TCCR0_HSTX_TOCNT3 DSI_TCCR0_HSTX_TOCNT3_Msk#define DSI_TCCR0_HSTX_TOCNT3_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT3_Pos)#define DSI_TCCR0_HSTX_TOCNT3_Pos (19U)#define DSI_TCCR0_HSTX_TOCNT2 DSI_TCCR0_HSTX_TOCNT2_Msk#define DSI_TCCR0_HSTX_TOCNT2_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT2_Pos)#define DSI_TCCR0_HSTX_TOCNT2_Pos (18U)#define DSI_TCCR0_HSTX_TOCNT1 DSI_TCCR0_HSTX_TOCNT1_Msk#define DSI_TCCR0_HSTX_TOCNT1_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT1_Pos)#define DSI_TCCR0_HSTX_TOCNT1_Pos (17U)#define DSI_TCCR0_HSTX_TOCNT0 DSI_TCCR0_HSTX_TOCNT0_Msk#define DSI_TCCR0_HSTX_TOCNT0_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT0_Pos)#define DSI_TCCR0_HSTX_TOCNT0_Pos (16U)#define DSI_TCCR0_HSTX_TOCNT DSI_TCCR0_HSTX_TOCNT_Msk#define DSI_TCCR0_HSTX_TOCNT_Msk (0xFFFFUL << DSI_TCCR0_HSTX_TOCNT_Pos)#define DSI_TCCR0_HSTX_TOCNT_Pos (16U)#define DSI_TCCR0_LPRX_TOCNT15 DSI_TCCR0_LPRX_TOCNT15_Msk#define DSI_TCCR0_LPRX_TOCNT15_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT15_Pos)#define DSI_TCCR0_LPRX_TOCNT15_Pos (15U)#define DSI_TCCR0_LPRX_TOCNT14 DSI_TCCR0_LPRX_TOCNT14_Msk#define DSI_TCCR0_LPRX_TOCNT14_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT14_Pos)#define DSI_TCCR0_LPRX_TOCNT14_Pos (14U)#define DSI_TCCR0_LPRX_TOCNT13 DSI_TCCR0_LPRX_TOCNT13_Msk#define DSI_TCCR0_LPRX_TOCNT13_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT13_Pos)#define DSI_TCCR0_LPRX_TOCNT13_Pos (13U)#define DSI_TCCR0_LPRX_TOCNT12 DSI_TCCR0_LPRX_TOCNT12_Msk#define DSI_TCCR0_LPRX_TOCNT12_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT12_Pos)#define DSI_TCCR0_LPRX_TOCNT12_Pos (12U)#define DSI_TCCR0_LPRX_TOCNT11 DSI_TCCR0_LPRX_TOCNT11_Msk#define DSI_TCCR0_LPRX_TOCNT11_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT11_Pos)#define DSI_TCCR0_LPRX_TOCNT11_Pos (11U)#define DSI_TCCR0_LPRX_TOCNT10 DSI_TCCR0_LPRX_TOCNT10_Msk#define DSI_TCCR0_LPRX_TOCNT10_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT10_Pos)#define DSI_TCCR0_LPRX_TOCNT10_Pos (10U)#define DSI_TCCR0_LPRX_TOCNT9 DSI_TCCR0_LPRX_TOCNT9_Msk#define DSI_TCCR0_LPRX_TOCNT9_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT9_Pos)#define DSI_TCCR0_LPRX_TOCNT9_Pos (9U)#define DSI_TCCR0_LPRX_TOCNT8 DSI_TCCR0_LPRX_TOCNT8_Msk#define DSI_TCCR0_LPRX_TOCNT8_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT8_Pos)#define DSI_TCCR0_LPRX_TOCNT8_Pos (8U)#define DSI_TCCR0_LPRX_TOCNT7 DSI_TCCR0_LPRX_TOCNT7_Msk#define DSI_TCCR0_LPRX_TOCNT7_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT7_Pos)#define DSI_TCCR0_LPRX_TOCNT7_Pos (7U)#define DSI_TCCR0_LPRX_TOCNT6 DSI_TCCR0_LPRX_TOCNT6_Msk#define DSI_TCCR0_LPRX_TOCNT6_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT6_Pos)#define DSI_TCCR0_LPRX_TOCNT6_Pos (6U)#define DSI_TCCR0_LPRX_TOCNT5 DSI_TCCR0_LPRX_TOCNT5_Msk#define DSI_TCCR0_LPRX_TOCNT5_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT5_Pos)#define DSI_TCCR0_LPRX_TOCNT5_Pos (5U)#define DSI_TCCR0_LPRX_TOCNT4 DSI_TCCR0_LPRX_TOCNT4_Msk#define DSI_TCCR0_LPRX_TOCNT4_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT4_Pos)#define DSI_TCCR0_LPRX_TOCNT4_Pos (4U)#define DSI_TCCR0_LPRX_TOCNT3 DSI_TCCR0_LPRX_TOCNT3_Msk#define DSI_TCCR0_LPRX_TOCNT3_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT3_Pos)#define DSI_TCCR0_LPRX_TOCNT3_Pos (3U)#define DSI_TCCR0_LPRX_TOCNT2 DSI_TCCR0_LPRX_TOCNT2_Msk#define DSI_TCCR0_LPRX_TOCNT2_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT2_Pos)#define DSI_TCCR0_LPRX_TOCNT2_Pos (2U)#define DSI_TCCR0_LPRX_TOCNT1 DSI_TCCR0_LPRX_TOCNT1_Msk#define DSI_TCCR0_LPRX_TOCNT1_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT1_Pos)#define DSI_TCCR0_LPRX_TOCNT1_Pos (1U)#define DSI_TCCR0_LPRX_TOCNT0 DSI_TCCR0_LPRX_TOCNT0_Msk#define DSI_TCCR0_LPRX_TOCNT0_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT0_Pos)#define DSI_TCCR0_LPRX_TOCNT0_Pos (0U)#define DSI_TCCR0_LPRX_TOCNT DSI_TCCR0_LPRX_TOCNT_Msk#define DSI_TCCR0_LPRX_TOCNT_Msk (0xFFFFUL << DSI_TCCR0_LPRX_TOCNT_Pos)#define DSI_TCCR0_LPRX_TOCNT_Pos (0U)#define DSI_GPSR_RCB DSI_GPSR_RCB_Msk#define DSI_GPSR_RCB_Msk (0x1UL << DSI_GPSR_RCB_Pos)#define DSI_GPSR_RCB_Pos (6U)#define DSI_GPSR_PRDFF DSI_GPSR_PRDFF_Msk#define DSI_GPSR_PRDFF_Msk (0x1UL << DSI_GPSR_PRDFF_Pos)#define DSI_GPSR_PRDFF_Pos (5U)#define DSI_GPSR_PRDFE DSI_GPSR_PRDFE_Msk#define DSI_GPSR_PRDFE_Msk (0x1UL << DSI_GPSR_PRDFE_Pos)#define DSI_GPSR_PRDFE_Pos (4U)#define DSI_GPSR_PWRFF DSI_GPSR_PWRFF_Msk#define DSI_GPSR_PWRFF_Msk (0x1UL << DSI_GPSR_PWRFF_Pos)#define DSI_GPSR_PWRFF_Pos (3U)#define DSI_GPSR_PWRFE DSI_GPSR_PWRFE_Msk#define DSI_GPSR_PWRFE_Msk (0x1UL << DSI_GPSR_PWRFE_Pos)#define DSI_GPSR_PWRFE_Pos (2U)#define DSI_GPSR_CMDFF DSI_GPSR_CMDFF_Msk#define DSI_GPSR_CMDFF_Msk (0x1UL << DSI_GPSR_CMDFF_Pos)#define DSI_GPSR_CMDFF_Pos (1U)#define DSI_GPSR_CMDFE DSI_GPSR_CMDFE_Msk#define DSI_GPSR_CMDFE_Msk (0x1UL << DSI_GPSR_CMDFE_Pos)#define DSI_GPSR_CMDFE_Pos (0U)#define DSI_GPDR_DATA4_7 (0x80UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_6 (0x40UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_5 (0x20UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_4 (0x10UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_3 (0x08UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_2 (0x04UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_1 (0x02UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_0 (0x01UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4 DSI_GPDR_DATA4_Msk#define DSI_GPDR_DATA4_Msk (0xFFUL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_Pos (24U)#define DSI_GPDR_DATA3_7 (0x80UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_6 (0x40UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_5 (0x20UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_4 (0x10UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_3 (0x08UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_2 (0x04UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_1 (0x02UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_0 (0x01UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3 DSI_GPDR_DATA3_Msk#define DSI_GPDR_DATA3_Msk (0xFFUL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_Pos (16U)#define DSI_GPDR_DATA2_7 (0x80UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_6 (0x40UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_5 (0x20UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_4 (0x10UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_3 (0x08UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_2 (0x04UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_1 (0x02UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_0 (0x01UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2 DSI_GPDR_DATA2_Msk#define DSI_GPDR_DATA2_Msk (0xFFUL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_Pos (8U)#define DSI_GPDR_DATA1_7 (0x80UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_6 (0x40UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_5 (0x20UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_4 (0x10UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_3 (0x08UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_2 (0x04UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_1 (0x02UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_0 (0x01UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1 DSI_GPDR_DATA1_Msk#define DSI_GPDR_DATA1_Msk (0xFFUL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_Pos (0U)#define DSI_GHCR_WCMSB7 DSI_GHCR_WCMSB7_Msk#define DSI_GHCR_WCMSB7_Msk (0x1UL << DSI_GHCR_WCMSB7_Pos)#define DSI_GHCR_WCMSB7_Pos (23U)#define DSI_GHCR_WCMSB6 DSI_GHCR_WCMSB6_Msk#define DSI_GHCR_WCMSB6_Msk (0x1UL << DSI_GHCR_WCMSB6_Pos)#define DSI_GHCR_WCMSB6_Pos (22U)#define DSI_GHCR_WCMSB5 DSI_GHCR_WCMSB5_Msk#define DSI_GHCR_WCMSB5_Msk (0x1UL << DSI_GHCR_WCMSB5_Pos)#define DSI_GHCR_WCMSB5_Pos (21U)#define DSI_GHCR_WCMSB4 DSI_GHCR_WCMSB4_Msk#define DSI_GHCR_WCMSB4_Msk (0x1UL << DSI_GHCR_WCMSB4_Pos)#define DSI_GHCR_WCMSB4_Pos (20U)#define DSI_GHCR_WCMSB3 DSI_GHCR_WCMSB3_Msk#define DSI_GHCR_WCMSB3_Msk (0x1UL << DSI_GHCR_WCMSB3_Pos)#define DSI_GHCR_WCMSB3_Pos (19U)#define DSI_GHCR_WCMSB2 DSI_GHCR_WCMSB2_Msk#define DSI_GHCR_WCMSB2_Msk (0x1UL << DSI_GHCR_WCMSB2_Pos)#define DSI_GHCR_WCMSB2_Pos (18U)#define DSI_GHCR_WCMSB1 DSI_GHCR_WCMSB1_Msk#define DSI_GHCR_WCMSB1_Msk (0x1UL << DSI_GHCR_WCMSB1_Pos)#define DSI_GHCR_WCMSB1_Pos (17U)#define DSI_GHCR_WCMSB0 DSI_GHCR_WCMSB0_Msk#define DSI_GHCR_WCMSB0_Msk (0x1UL << DSI_GHCR_WCMSB0_Pos)#define DSI_GHCR_WCMSB0_Pos (16U)#define DSI_GHCR_WCMSB DSI_GHCR_WCMSB_Msk#define DSI_GHCR_WCMSB_Msk (0xFFUL << DSI_GHCR_WCMSB_Pos)#define DSI_GHCR_WCMSB_Pos (16U)#define DSI_GHCR_WCLSB7 DSI_GHCR_WCLSB7_Msk#define DSI_GHCR_WCLSB7_Msk (0x1UL << DSI_GHCR_WCLSB7_Pos)#define DSI_GHCR_WCLSB7_Pos (15U)#define DSI_GHCR_WCLSB6 DSI_GHCR_WCLSB6_Msk#define DSI_GHCR_WCLSB6_Msk (0x1UL << DSI_GHCR_WCLSB6_Pos)#define DSI_GHCR_WCLSB6_Pos (14U)#define DSI_GHCR_WCLSB5 DSI_GHCR_WCLSB5_Msk#define DSI_GHCR_WCLSB5_Msk (0x1UL << DSI_GHCR_WCLSB5_Pos)#define DSI_GHCR_WCLSB5_Pos (13U)#define DSI_GHCR_WCLSB4 DSI_GHCR_WCLSB4_Msk#define DSI_GHCR_WCLSB4_Msk (0x1UL << DSI_GHCR_WCLSB4_Pos)#define DSI_GHCR_WCLSB4_Pos (12U)#define DSI_GHCR_WCLSB3 DSI_GHCR_WCLSB3_Msk#define DSI_GHCR_WCLSB3_Msk (0x1UL << DSI_GHCR_WCLSB3_Pos)#define DSI_GHCR_WCLSB3_Pos (11U)#define DSI_GHCR_WCLSB2 DSI_GHCR_WCLSB2_Msk#define DSI_GHCR_WCLSB2_Msk (0x1UL << DSI_GHCR_WCLSB2_Pos)#define DSI_GHCR_WCLSB2_Pos (10U)#define DSI_GHCR_WCLSB1 DSI_GHCR_WCLSB1_Msk#define DSI_GHCR_WCLSB1_Msk (0x1UL << DSI_GHCR_WCLSB1_Pos)#define DSI_GHCR_WCLSB1_Pos (9U)#define DSI_GHCR_WCLSB0 DSI_GHCR_WCLSB0_Msk#define DSI_GHCR_WCLSB0_Msk (0x1UL << DSI_GHCR_WCLSB0_Pos)#define DSI_GHCR_WCLSB0_Pos (8U)#define DSI_GHCR_WCLSB DSI_GHCR_WCLSB_Msk#define DSI_GHCR_WCLSB_Msk (0xFFUL << DSI_GHCR_WCLSB_Pos)#define DSI_GHCR_WCLSB_Pos (8U)#define DSI_GHCR_VCID1 DSI_GHCR_VCID1_Msk#define DSI_GHCR_VCID1_Msk (0x1UL << DSI_GHCR_VCID1_Pos)#define DSI_GHCR_VCID1_Pos (7U)#define DSI_GHCR_VCID0 DSI_GHCR_VCID0_Msk#define DSI_GHCR_VCID0_Msk (0x1UL << DSI_GHCR_VCID0_Pos)#define DSI_GHCR_VCID0_Pos (6U)#define DSI_GHCR_VCID DSI_GHCR_VCID_Msk#define DSI_GHCR_VCID_Msk (0x3UL << DSI_GHCR_VCID_Pos)#define DSI_GHCR_VCID_Pos (6U)#define DSI_GHCR_DT5 DSI_GHCR_DT5_Msk#define DSI_GHCR_DT5_Msk (0x1UL << DSI_GHCR_DT5_Pos)#define DSI_GHCR_DT5_Pos (5U)#define DSI_GHCR_DT4 DSI_GHCR_DT4_Msk#define DSI_GHCR_DT4_Msk (0x1UL << DSI_GHCR_DT4_Pos)#define DSI_GHCR_DT4_Pos (4U)#define DSI_GHCR_DT3 DSI_GHCR_DT3_Msk#define DSI_GHCR_DT3_Msk (0x1UL << DSI_GHCR_DT3_Pos)#define DSI_GHCR_DT3_Pos (3U)#define DSI_GHCR_DT2 DSI_GHCR_DT2_Msk#define DSI_GHCR_DT2_Msk (0x1UL << DSI_GHCR_DT2_Pos)#define DSI_GHCR_DT2_Pos (2U)#define DSI_GHCR_DT1 DSI_GHCR_DT1_Msk#define DSI_GHCR_DT1_Msk (0x1UL << DSI_GHCR_DT1_Pos)#define DSI_GHCR_DT1_Pos (1U)#define DSI_GHCR_DT0 DSI_GHCR_DT0_Msk#define DSI_GHCR_DT0_Msk (0x1UL << DSI_GHCR_DT0_Pos)#define DSI_GHCR_DT0_Pos (0U)#define DSI_GHCR_DT DSI_GHCR_DT_Msk#define DSI_GHCR_DT_Msk (0x3FUL << DSI_GHCR_DT_Pos)#define DSI_GHCR_DT_Pos (0U)#define DSI_CMCR_MRDPS DSI_CMCR_MRDPS_Msk#define DSI_CMCR_MRDPS_Msk (0x1UL << DSI_CMCR_MRDPS_Pos)#define DSI_CMCR_MRDPS_Pos (24U)#define DSI_CMCR_DLWTX DSI_CMCR_DLWTX_Msk#define DSI_CMCR_DLWTX_Msk (0x1UL << DSI_CMCR_DLWTX_Pos)#define DSI_CMCR_DLWTX_Pos (19U)#define DSI_CMCR_DSR0TX DSI_CMCR_DSR0TX_Msk#define DSI_CMCR_DSR0TX_Msk (0x1UL << DSI_CMCR_DSR0TX_Pos)#define DSI_CMCR_DSR0TX_Pos (18U)#define DSI_CMCR_DSW1TX DSI_CMCR_DSW1TX_Msk#define DSI_CMCR_DSW1TX_Msk (0x1UL << DSI_CMCR_DSW1TX_Pos)#define DSI_CMCR_DSW1TX_Pos (17U)#define DSI_CMCR_DSW0TX DSI_CMCR_DSW0TX_Msk#define DSI_CMCR_DSW0TX_Msk (0x1UL << DSI_CMCR_DSW0TX_Pos)#define DSI_CMCR_DSW0TX_Pos (16U)#define DSI_CMCR_GLWTX DSI_CMCR_GLWTX_Msk#define DSI_CMCR_GLWTX_Msk (0x1UL << DSI_CMCR_GLWTX_Pos)#define DSI_CMCR_GLWTX_Pos (14U)#define DSI_CMCR_GSR2TX DSI_CMCR_GSR2TX_Msk#define DSI_CMCR_GSR2TX_Msk (0x1UL << DSI_CMCR_GSR2TX_Pos)#define DSI_CMCR_GSR2TX_Pos (13U)#define DSI_CMCR_GSR1TX DSI_CMCR_GSR1TX_Msk#define DSI_CMCR_GSR1TX_Msk (0x1UL << DSI_CMCR_GSR1TX_Pos)#define DSI_CMCR_GSR1TX_Pos (12U)#define DSI_CMCR_GSR0TX DSI_CMCR_GSR0TX_Msk#define DSI_CMCR_GSR0TX_Msk (0x1UL << DSI_CMCR_GSR0TX_Pos)#define DSI_CMCR_GSR0TX_Pos (11U)#define DSI_CMCR_GSW2TX DSI_CMCR_GSW2TX_Msk#define DSI_CMCR_GSW2TX_Msk (0x1UL << DSI_CMCR_GSW2TX_Pos)#define DSI_CMCR_GSW2TX_Pos (10U)#define DSI_CMCR_GSW1TX DSI_CMCR_GSW1TX_Msk#define DSI_CMCR_GSW1TX_Msk (0x1UL << DSI_CMCR_GSW1TX_Pos)#define DSI_CMCR_GSW1TX_Pos (9U)#define DSI_CMCR_GSW0TX DSI_CMCR_GSW0TX_Msk#define DSI_CMCR_GSW0TX_Msk (0x1UL << DSI_CMCR_GSW0TX_Pos)#define DSI_CMCR_GSW0TX_Pos (8U)#define DSI_CMCR_ARE DSI_CMCR_ARE_Msk#define DSI_CMCR_ARE_Msk (0x1UL << DSI_CMCR_ARE_Pos)#define DSI_CMCR_ARE_Pos (1U)#define DSI_CMCR_TEARE DSI_CMCR_TEARE_Msk#define DSI_CMCR_TEARE_Msk (0x1UL << DSI_CMCR_TEARE_Pos)#define DSI_CMCR_TEARE_Pos (0U)#define DSI_LCCR_CMDSIZE15 DSI_LCCR_CMDSIZE15_Msk#define DSI_LCCR_CMDSIZE15_Msk (0x1UL << DSI_LCCR_CMDSIZE15_Pos)#define DSI_LCCR_CMDSIZE15_Pos (15U)#define DSI_LCCR_CMDSIZE14 DSI_LCCR_CMDSIZE14_Msk#define DSI_LCCR_CMDSIZE14_Msk (0x1UL << DSI_LCCR_CMDSIZE14_Pos)#define DSI_LCCR_CMDSIZE14_Pos (14U)#define DSI_LCCR_CMDSIZE13 DSI_LCCR_CMDSIZE13_Msk#define DSI_LCCR_CMDSIZE13_Msk (0x1UL << DSI_LCCR_CMDSIZE13_Pos)#define DSI_LCCR_CMDSIZE13_Pos (13U)#define DSI_LCCR_CMDSIZE12 DSI_LCCR_CMDSIZE12_Msk#define DSI_LCCR_CMDSIZE12_Msk (0x1UL << DSI_LCCR_CMDSIZE12_Pos)#define DSI_LCCR_CMDSIZE12_Pos (12U)#define DSI_LCCR_CMDSIZE11 DSI_LCCR_CMDSIZE11_Msk#define DSI_LCCR_CMDSIZE11_Msk (0x1UL << DSI_LCCR_CMDSIZE11_Pos)#define DSI_LCCR_CMDSIZE11_Pos (11U)#define DSI_LCCR_CMDSIZE10 DSI_LCCR_CMDSIZE10_Msk#define DSI_LCCR_CMDSIZE10_Msk (0x1UL << DSI_LCCR_CMDSIZE10_Pos)#define DSI_LCCR_CMDSIZE10_Pos (10U)#define DSI_LCCR_CMDSIZE9 DSI_LCCR_CMDSIZE9_Msk#define DSI_LCCR_CMDSIZE9_Msk (0x1UL << DSI_LCCR_CMDSIZE9_Pos)#define DSI_LCCR_CMDSIZE9_Pos (9U)#define DSI_LCCR_CMDSIZE8 DSI_LCCR_CMDSIZE8_Msk#define DSI_LCCR_CMDSIZE8_Msk (0x1UL << DSI_LCCR_CMDSIZE8_Pos)#define DSI_LCCR_CMDSIZE8_Pos (8U)#define DSI_LCCR_CMDSIZE7 DSI_LCCR_CMDSIZE7_Msk#define DSI_LCCR_CMDSIZE7_Msk (0x1UL << DSI_LCCR_CMDSIZE7_Pos)#define DSI_LCCR_CMDSIZE7_Pos (7U)#define DSI_LCCR_CMDSIZE6 DSI_LCCR_CMDSIZE6_Msk#define DSI_LCCR_CMDSIZE6_Msk (0x1UL << DSI_LCCR_CMDSIZE6_Pos)#define DSI_LCCR_CMDSIZE6_Pos (6U)#define DSI_LCCR_CMDSIZE5 DSI_LCCR_CMDSIZE5_Msk#define DSI_LCCR_CMDSIZE5_Msk (0x1UL << DSI_LCCR_CMDSIZE5_Pos)#define DSI_LCCR_CMDSIZE5_Pos (5U)#define DSI_LCCR_CMDSIZE4 DSI_LCCR_CMDSIZE4_Msk#define DSI_LCCR_CMDSIZE4_Msk (0x1UL << DSI_LCCR_CMDSIZE4_Pos)#define DSI_LCCR_CMDSIZE4_Pos (4U)#define DSI_LCCR_CMDSIZE3 DSI_LCCR_CMDSIZE3_Msk#define DSI_LCCR_CMDSIZE3_Msk (0x1UL << DSI_LCCR_CMDSIZE3_Pos)#define DSI_LCCR_CMDSIZE3_Pos (3U)#define DSI_LCCR_CMDSIZE2 DSI_LCCR_CMDSIZE2_Msk#define DSI_LCCR_CMDSIZE2_Msk (0x1UL << DSI_LCCR_CMDSIZE2_Pos)#define DSI_LCCR_CMDSIZE2_Pos (2U)#define DSI_LCCR_CMDSIZE1 DSI_LCCR_CMDSIZE1_Msk#define DSI_LCCR_CMDSIZE1_Msk (0x1UL << DSI_LCCR_CMDSIZE1_Pos)#define DSI_LCCR_CMDSIZE1_Pos (1U)#define DSI_LCCR_CMDSIZE0 DSI_LCCR_CMDSIZE0_Msk#define DSI_LCCR_CMDSIZE0_Msk (0x1UL << DSI_LCCR_CMDSIZE0_Pos)#define DSI_LCCR_CMDSIZE0_Pos (0U)#define DSI_LCCR_CMDSIZE DSI_LCCR_CMDSIZE_Msk#define DSI_LCCR_CMDSIZE_Msk (0xFFFFUL << DSI_LCCR_CMDSIZE_Pos)#define DSI_LCCR_CMDSIZE_Pos (0U)#define DSI_VVACR_VA13 DSI_VVACR_VA13_Msk#define DSI_VVACR_VA13_Msk (0x1UL << DSI_VVACR_VA13_Pos)#define DSI_VVACR_VA13_Pos (13U)#define DSI_VVACR_VA12 DSI_VVACR_VA12_Msk#define DSI_VVACR_VA12_Msk (0x1UL << DSI_VVACR_VA12_Pos)#define DSI_VVACR_VA12_Pos (12U)#define DSI_VVACR_VA11 DSI_VVACR_VA11_Msk#define DSI_VVACR_VA11_Msk (0x1UL << DSI_VVACR_VA11_Pos)#define DSI_VVACR_VA11_Pos (11U)#define DSI_VVACR_VA10 DSI_VVACR_VA10_Msk#define DSI_VVACR_VA10_Msk (0x1UL << DSI_VVACR_VA10_Pos)#define DSI_VVACR_VA10_Pos (10U)#define DSI_VVACR_VA9 DSI_VVACR_VA9_Msk#define DSI_VVACR_VA9_Msk (0x1UL << DSI_VVACR_VA9_Pos)#define DSI_VVACR_VA9_Pos (9U)#define DSI_VVACR_VA8 DSI_VVACR_VA8_Msk#define DSI_VVACR_VA8_Msk (0x1UL << DSI_VVACR_VA8_Pos)#define DSI_VVACR_VA8_Pos (8U)#define DSI_VVACR_VA7 DSI_VVACR_VA7_Msk#define DSI_VVACR_VA7_Msk (0x1UL << DSI_VVACR_VA7_Pos)#define DSI_VVACR_VA7_Pos (7U)#define DSI_VVACR_VA6 DSI_VVACR_VA6_Msk#define DSI_VVACR_VA6_Msk (0x1UL << DSI_VVACR_VA6_Pos)#define DSI_VVACR_VA6_Pos (6U)#define DSI_VVACR_VA5 DSI_VVACR_VA5_Msk#define DSI_VVACR_VA5_Msk (0x1UL << DSI_VVACR_VA5_Pos)#define DSI_VVACR_VA5_Pos (5U)#define DSI_VVACR_VA4 DSI_VVACR_VA4_Msk#define DSI_VVACR_VA4_Msk (0x1UL << DSI_VVACR_VA4_Pos)#define DSI_VVACR_VA4_Pos (4U)#define DSI_VVACR_VA3 DSI_VVACR_VA3_Msk#define DSI_VVACR_VA3_Msk (0x1UL << DSI_VVACR_VA3_Pos)#define DSI_VVACR_VA3_Pos (3U)#define DSI_VVACR_VA2 DSI_VVACR_VA2_Msk#define DSI_VVACR_VA2_Msk (0x1UL << DSI_VVACR_VA2_Pos)#define DSI_VVACR_VA2_Pos (2U)#define DSI_VVACR_VA1 DSI_VVACR_VA1_Msk#define DSI_VVACR_VA1_Msk (0x1UL << DSI_VVACR_VA1_Pos)#define DSI_VVACR_VA1_Pos (1U)#define DSI_VVACR_VA0 DSI_VVACR_VA0_Msk#define DSI_VVACR_VA0_Msk (0x1UL << DSI_VVACR_VA0_Pos)#define DSI_VVACR_VA0_Pos (0U)#define DSI_VVACR_VA DSI_VVACR_VA_Msk#define DSI_VVACR_VA_Msk (0x3FFFUL << DSI_VVACR_VA_Pos)#define DSI_VVACR_VA_Pos (0U)#define DSI_VVFPCR_VFP9 DSI_VVFPCR_VFP9_Msk#define DSI_VVFPCR_VFP9_Msk (0x1UL << DSI_VVFPCR_VFP9_Pos)#define DSI_VVFPCR_VFP9_Pos (9U)#define DSI_VVFPCR_VFP8 DSI_VVFPCR_VFP8_Msk#define DSI_VVFPCR_VFP8_Msk (0x1UL << DSI_VVFPCR_VFP8_Pos)#define DSI_VVFPCR_VFP8_Pos (8U)#define DSI_VVFPCR_VFP7 DSI_VVFPCR_VFP7_Msk#define DSI_VVFPCR_VFP7_Msk (0x1UL << DSI_VVFPCR_VFP7_Pos)#define DSI_VVFPCR_VFP7_Pos (7U)#define DSI_VVFPCR_VFP6 DSI_VVFPCR_VFP6_Msk#define DSI_VVFPCR_VFP6_Msk (0x1UL << DSI_VVFPCR_VFP6_Pos)#define DSI_VVFPCR_VFP6_Pos (6U)#define DSI_VVFPCR_VFP5 DSI_VVFPCR_VFP5_Msk#define DSI_VVFPCR_VFP5_Msk (0x1UL << DSI_VVFPCR_VFP5_Pos)#define DSI_VVFPCR_VFP5_Pos (5U)#define DSI_VVFPCR_VFP4 DSI_VVFPCR_VFP4_Msk#define DSI_VVFPCR_VFP4_Msk (0x1UL << DSI_VVFPCR_VFP4_Pos)#define DSI_VVFPCR_VFP4_Pos (4U)#define DSI_VVFPCR_VFP3 DSI_VVFPCR_VFP3_Msk#define DSI_VVFPCR_VFP3_Msk (0x1UL << DSI_VVFPCR_VFP3_Pos)#define DSI_VVFPCR_VFP3_Pos (3U)#define DSI_VVFPCR_VFP2 DSI_VVFPCR_VFP2_Msk#define DSI_VVFPCR_VFP2_Msk (0x1UL << DSI_VVFPCR_VFP2_Pos)#define DSI_VVFPCR_VFP2_Pos (2U)#define DSI_VVFPCR_VFP1 DSI_VVFPCR_VFP1_Msk#define DSI_VVFPCR_VFP1_Msk (0x1UL << DSI_VVFPCR_VFP1_Pos)#define DSI_VVFPCR_VFP1_Pos (1U)#define DSI_VVFPCR_VFP0 DSI_VVFPCR_VFP0_Msk#define DSI_VVFPCR_VFP0_Msk (0x1UL << DSI_VVFPCR_VFP0_Pos)#define DSI_VVFPCR_VFP0_Pos (0U)#define DSI_VVFPCR_VFP DSI_VVFPCR_VFP_Msk#define DSI_VVFPCR_VFP_Msk (0x3FFUL << DSI_VVFPCR_VFP_Pos)#define DSI_VVFPCR_VFP_Pos (0U)#define DSI_VVBPCR_VBP9 DSI_VVBPCR_VBP9_Msk#define DSI_VVBPCR_VBP9_Msk (0x1UL << DSI_VVBPCR_VBP9_Pos)#define DSI_VVBPCR_VBP9_Pos (9U)#define DSI_VVBPCR_VBP8 DSI_VVBPCR_VBP8_Msk#define DSI_VVBPCR_VBP8_Msk (0x1UL << DSI_VVBPCR_VBP8_Pos)#define DSI_VVBPCR_VBP8_Pos (8U)#define DSI_VVBPCR_VBP7 DSI_VVBPCR_VBP7_Msk#define DSI_VVBPCR_VBP7_Msk (0x1UL << DSI_VVBPCR_VBP7_Pos)#define DSI_VVBPCR_VBP7_Pos (7U)#define DSI_VVBPCR_VBP6 DSI_VVBPCR_VBP6_Msk#define DSI_VVBPCR_VBP6_Msk (0x1UL << DSI_VVBPCR_VBP6_Pos)#define DSI_VVBPCR_VBP6_Pos (6U)#define DSI_VVBPCR_VBP5 DSI_VVBPCR_VBP5_Msk#define DSI_VVBPCR_VBP5_Msk (0x1UL << DSI_VVBPCR_VBP5_Pos)#define DSI_VVBPCR_VBP5_Pos (5U)#define DSI_VVBPCR_VBP4 DSI_VVBPCR_VBP4_Msk#define DSI_VVBPCR_VBP4_Msk (0x1UL << DSI_VVBPCR_VBP4_Pos)#define DSI_VVBPCR_VBP4_Pos (4U)#define DSI_VVBPCR_VBP3 DSI_VVBPCR_VBP3_Msk#define DSI_VVBPCR_VBP3_Msk (0x1UL << DSI_VVBPCR_VBP3_Pos)#define DSI_VVBPCR_VBP3_Pos (3U)#define DSI_VVBPCR_VBP2 DSI_VVBPCR_VBP2_Msk#define DSI_VVBPCR_VBP2_Msk (0x1UL << DSI_VVBPCR_VBP2_Pos)#define DSI_VVBPCR_VBP2_Pos (2U)#define DSI_VVBPCR_VBP1 DSI_VVBPCR_VBP1_Msk#define DSI_VVBPCR_VBP1_Msk (0x1UL << DSI_VVBPCR_VBP1_Pos)#define DSI_VVBPCR_VBP1_Pos (1U)#define DSI_VVBPCR_VBP0 DSI_VVBPCR_VBP0_Msk#define DSI_VVBPCR_VBP0_Msk (0x1UL << DSI_VVBPCR_VBP0_Pos)#define DSI_VVBPCR_VBP0_Pos (0U)#define DSI_VVBPCR_VBP DSI_VVBPCR_VBP_Msk#define DSI_VVBPCR_VBP_Msk (0x3FFUL << DSI_VVBPCR_VBP_Pos)#define DSI_VVBPCR_VBP_Pos (0U)#define DSI_VVSACR_VSA9 DSI_VVSACR_VSA9_Msk#define DSI_VVSACR_VSA9_Msk (0x1UL << DSI_VVSACR_VSA9_Pos)#define DSI_VVSACR_VSA9_Pos (9U)#define DSI_VVSACR_VSA8 DSI_VVSACR_VSA8_Msk#define DSI_VVSACR_VSA8_Msk (0x1UL << DSI_VVSACR_VSA8_Pos)#define DSI_VVSACR_VSA8_Pos (8U)#define DSI_VVSACR_VSA7 DSI_VVSACR_VSA7_Msk#define DSI_VVSACR_VSA7_Msk (0x1UL << DSI_VVSACR_VSA7_Pos)#define DSI_VVSACR_VSA7_Pos (7U)#define DSI_VVSACR_VSA6 DSI_VVSACR_VSA6_Msk#define DSI_VVSACR_VSA6_Msk (0x1UL << DSI_VVSACR_VSA6_Pos)#define DSI_VVSACR_VSA6_Pos (6U)#define DSI_VVSACR_VSA5 DSI_VVSACR_VSA5_Msk#define DSI_VVSACR_VSA5_Msk (0x1UL << DSI_VVSACR_VSA5_Pos)#define DSI_VVSACR_VSA5_Pos (5U)#define DSI_VVSACR_VSA4 DSI_VVSACR_VSA4_Msk#define DSI_VVSACR_VSA4_Msk (0x1UL << DSI_VVSACR_VSA4_Pos)#define DSI_VVSACR_VSA4_Pos (4U)#define DSI_VVSACR_VSA3 DSI_VVSACR_VSA3_Msk#define DSI_VVSACR_VSA3_Msk (0x1UL << DSI_VVSACR_VSA3_Pos)#define DSI_VVSACR_VSA3_Pos (3U)#define DSI_VVSACR_VSA2 DSI_VVSACR_VSA2_Msk#define DSI_VVSACR_VSA2_Msk (0x1UL << DSI_VVSACR_VSA2_Pos)#define DSI_VVSACR_VSA2_Pos (2U)#define DSI_VVSACR_VSA1 DSI_VVSACR_VSA1_Msk#define DSI_VVSACR_VSA1_Msk (0x1UL << DSI_VVSACR_VSA1_Pos)#define DSI_VVSACR_VSA1_Pos (1U)#define DSI_VVSACR_VSA0 DSI_VVSACR_VSA0_Msk#define DSI_VVSACR_VSA0_Msk (0x1UL << DSI_VVSACR_VSA0_Pos)#define DSI_VVSACR_VSA0_Pos (0U)#define DSI_VVSACR_VSA DSI_VVSACR_VSA_Msk#define DSI_VVSACR_VSA_Msk (0x3FFUL << DSI_VVSACR_VSA_Pos)#define DSI_VVSACR_VSA_Pos (0U)#define DSI_VLCR_HLINE14 DSI_VLCR_HLINE14_Msk#define DSI_VLCR_HLINE14_Msk (0x1UL << DSI_VLCR_HLINE14_Pos)#define DSI_VLCR_HLINE14_Pos (14U)#define DSI_VLCR_HLINE13 DSI_VLCR_HLINE13_Msk#define DSI_VLCR_HLINE13_Msk (0x1UL << DSI_VLCR_HLINE13_Pos)#define DSI_VLCR_HLINE13_Pos (13U)#define DSI_VLCR_HLINE12 DSI_VLCR_HLINE12_Msk#define DSI_VLCR_HLINE12_Msk (0x1UL << DSI_VLCR_HLINE12_Pos)#define DSI_VLCR_HLINE12_Pos (12U)#define DSI_VLCR_HLINE11 DSI_VLCR_HLINE11_Msk#define DSI_VLCR_HLINE11_Msk (0x1UL << DSI_VLCR_HLINE11_Pos)#define DSI_VLCR_HLINE11_Pos (11U)#define DSI_VLCR_HLINE10 DSI_VLCR_HLINE10_Msk#define DSI_VLCR_HLINE10_Msk (0x1UL << DSI_VLCR_HLINE10_Pos)#define DSI_VLCR_HLINE10_Pos (10U)#define DSI_VLCR_HLINE9 DSI_VLCR_HLINE9_Msk#define DSI_VLCR_HLINE9_Msk (0x1UL << DSI_VLCR_HLINE9_Pos)#define DSI_VLCR_HLINE9_Pos (9U)#define DSI_VLCR_HLINE8 DSI_VLCR_HLINE8_Msk#define DSI_VLCR_HLINE8_Msk (0x1UL << DSI_VLCR_HLINE8_Pos)#define DSI_VLCR_HLINE8_Pos (8U)#define DSI_VLCR_HLINE7 DSI_VLCR_HLINE7_Msk#define DSI_VLCR_HLINE7_Msk (0x1UL << DSI_VLCR_HLINE7_Pos)#define DSI_VLCR_HLINE7_Pos (7U)#define DSI_VLCR_HLINE6 DSI_VLCR_HLINE6_Msk#define DSI_VLCR_HLINE6_Msk (0x1UL << DSI_VLCR_HLINE6_Pos)#define DSI_VLCR_HLINE6_Pos (6U)#define DSI_VLCR_HLINE5 DSI_VLCR_HLINE5_Msk#define DSI_VLCR_HLINE5_Msk (0x1UL << DSI_VLCR_HLINE5_Pos)#define DSI_VLCR_HLINE5_Pos (5U)#define DSI_VLCR_HLINE4 DSI_VLCR_HLINE4_Msk#define DSI_VLCR_HLINE4_Msk (0x1UL << DSI_VLCR_HLINE4_Pos)#define DSI_VLCR_HLINE4_Pos (4U)#define DSI_VLCR_HLINE3 DSI_VLCR_HLINE3_Msk#define DSI_VLCR_HLINE3_Msk (0x1UL << DSI_VLCR_HLINE3_Pos)#define DSI_VLCR_HLINE3_Pos (3U)#define DSI_VLCR_HLINE2 DSI_VLCR_HLINE2_Msk#define DSI_VLCR_HLINE2_Msk (0x1UL << DSI_VLCR_HLINE2_Pos)#define DSI_VLCR_HLINE2_Pos (2U)#define DSI_VLCR_HLINE1 DSI_VLCR_HLINE1_Msk#define DSI_VLCR_HLINE1_Msk (0x1UL << DSI_VLCR_HLINE1_Pos)#define DSI_VLCR_HLINE1_Pos (1U)#define DSI_VLCR_HLINE0 DSI_VLCR_HLINE0_Msk#define DSI_VLCR_HLINE0_Msk (0x1UL << DSI_VLCR_HLINE0_Pos)#define DSI_VLCR_HLINE0_Pos (0U)#define DSI_VLCR_HLINE DSI_VLCR_HLINE_Msk#define DSI_VLCR_HLINE_Msk (0x7FFFUL << DSI_VLCR_HLINE_Pos)#define DSI_VLCR_HLINE_Pos (0U)#define DSI_VHBPCR_HBP11 DSI_VHBPCR_HBP11_Msk#define DSI_VHBPCR_HBP11_Msk (0x1UL << DSI_VHBPCR_HBP11_Pos)#define DSI_VHBPCR_HBP11_Pos (11U)#define DSI_VHBPCR_HBP10 DSI_VHBPCR_HBP10_Msk#define DSI_VHBPCR_HBP10_Msk (0x1UL << DSI_VHBPCR_HBP10_Pos)#define DSI_VHBPCR_HBP10_Pos (10U)#define DSI_VHBPCR_HBP9 DSI_VHBPCR_HBP9_Msk#define DSI_VHBPCR_HBP9_Msk (0x1UL << DSI_VHBPCR_HBP9_Pos)#define DSI_VHBPCR_HBP9_Pos (9U)#define DSI_VHBPCR_HBP8 DSI_VHBPCR_HBP8_Msk#define DSI_VHBPCR_HBP8_Msk (0x1UL << DSI_VHBPCR_HBP8_Pos)#define DSI_VHBPCR_HBP8_Pos (8U)#define DSI_VHBPCR_HBP7 DSI_VHBPCR_HBP7_Msk#define DSI_VHBPCR_HBP7_Msk (0x1UL << DSI_VHBPCR_HBP7_Pos)#define DSI_VHBPCR_HBP7_Pos (7U)#define DSI_VHBPCR_HBP6 DSI_VHBPCR_HBP6_Msk#define DSI_VHBPCR_HBP6_Msk (0x1UL << DSI_VHBPCR_HBP6_Pos)#define DSI_VHBPCR_HBP6_Pos (6U)#define DSI_VHBPCR_HBP5 DSI_VHBPCR_HBP5_Msk#define DSI_VHBPCR_HBP5_Msk (0x1UL << DSI_VHBPCR_HBP5_Pos)#define DSI_VHBPCR_HBP5_Pos (5U)#define DSI_VHBPCR_HBP4 DSI_VHBPCR_HBP4_Msk#define DSI_VHBPCR_HBP4_Msk (0x1UL << DSI_VHBPCR_HBP4_Pos)#define DSI_VHBPCR_HBP4_Pos (4U)#define DSI_VHBPCR_HBP3 DSI_VHBPCR_HBP3_Msk#define DSI_VHBPCR_HBP3_Msk (0x1UL << DSI_VHBPCR_HBP3_Pos)#define DSI_VHBPCR_HBP3_Pos (3U)#define DSI_VHBPCR_HBP2 DSI_VHBPCR_HBP2_Msk#define DSI_VHBPCR_HBP2_Msk (0x1UL << DSI_VHBPCR_HBP2_Pos)#define DSI_VHBPCR_HBP2_Pos (2U)#define DSI_VHBPCR_HBP1 DSI_VHBPCR_HBP1_Msk#define DSI_VHBPCR_HBP1_Msk (0x1UL << DSI_VHBPCR_HBP1_Pos)#define DSI_VHBPCR_HBP1_Pos (1U)#define DSI_VHBPCR_HBP0 DSI_VHBPCR_HBP0_Msk#define DSI_VHBPCR_HBP0_Msk (0x1UL << DSI_VHBPCR_HBP0_Pos)#define DSI_VHBPCR_HBP0_Pos (0U)#define DSI_VHBPCR_HBP DSI_VHBPCR_HBP_Msk#define DSI_VHBPCR_HBP_Msk (0xFFFUL << DSI_VHBPCR_HBP_Pos)#define DSI_VHBPCR_HBP_Pos (0U)#define DSI_VHSACR_HSA11 DSI_VHSACR_HSA11_Msk#define DSI_VHSACR_HSA11_Msk (0x1UL << DSI_VHSACR_HSA11_Pos)#define DSI_VHSACR_HSA11_Pos (11U)#define DSI_VHSACR_HSA10 DSI_VHSACR_HSA10_Msk#define DSI_VHSACR_HSA10_Msk (0x1UL << DSI_VHSACR_HSA10_Pos)#define DSI_VHSACR_HSA10_Pos (10U)#define DSI_VHSACR_HSA9 DSI_VHSACR_HSA9_Msk#define DSI_VHSACR_HSA9_Msk (0x1UL << DSI_VHSACR_HSA9_Pos)#define DSI_VHSACR_HSA9_Pos (9U)#define DSI_VHSACR_HSA8 DSI_VHSACR_HSA8_Msk#define DSI_VHSACR_HSA8_Msk (0x1UL << DSI_VHSACR_HSA8_Pos)#define DSI_VHSACR_HSA8_Pos (8U)#define DSI_VHSACR_HSA7 DSI_VHSACR_HSA7_Msk#define DSI_VHSACR_HSA7_Msk (0x1UL << DSI_VHSACR_HSA7_Pos)#define DSI_VHSACR_HSA7_Pos (7U)#define DSI_VHSACR_HSA6 DSI_VHSACR_HSA6_Msk#define DSI_VHSACR_HSA6_Msk (0x1UL << DSI_VHSACR_HSA6_Pos)#define DSI_VHSACR_HSA6_Pos (6U)#define DSI_VHSACR_HSA5 DSI_VHSACR_HSA5_Msk#define DSI_VHSACR_HSA5_Msk (0x1UL << DSI_VHSACR_HSA5_Pos)#define DSI_VHSACR_HSA5_Pos (5U)#define DSI_VHSACR_HSA4 DSI_VHSACR_HSA4_Msk#define DSI_VHSACR_HSA4_Msk (0x1UL << DSI_VHSACR_HSA4_Pos)#define DSI_VHSACR_HSA4_Pos (4U)#define DSI_VHSACR_HSA3 DSI_VHSACR_HSA3_Msk#define DSI_VHSACR_HSA3_Msk (0x1UL << DSI_VHSACR_HSA3_Pos)#define DSI_VHSACR_HSA3_Pos (3U)#define DSI_VHSACR_HSA2 DSI_VHSACR_HSA2_Msk#define DSI_VHSACR_HSA2_Msk (0x1UL << DSI_VHSACR_HSA2_Pos)#define DSI_VHSACR_HSA2_Pos (2U)#define DSI_VHSACR_HSA1 DSI_VHSACR_HSA1_Msk#define DSI_VHSACR_HSA1_Msk (0x1UL << DSI_VHSACR_HSA1_Pos)#define DSI_VHSACR_HSA1_Pos (1U)#define DSI_VHSACR_HSA0 DSI_VHSACR_HSA0_Msk#define DSI_VHSACR_HSA0_Msk (0x1UL << DSI_VHSACR_HSA0_Pos)#define DSI_VHSACR_HSA0_Pos (0U)#define DSI_VHSACR_HSA DSI_VHSACR_HSA_Msk#define DSI_VHSACR_HSA_Msk (0xFFFUL << DSI_VHSACR_HSA_Pos)#define DSI_VHSACR_HSA_Pos (0U)#define DSI_VNPCR_NPSIZE12 DSI_VNPCR_NPSIZE12_Msk#define DSI_VNPCR_NPSIZE12_Msk (0x1UL << DSI_VNPCR_NPSIZE12_Pos)#define DSI_VNPCR_NPSIZE12_Pos (12U)#define DSI_VNPCR_NPSIZE11 DSI_VNPCR_NPSIZE11_Msk#define DSI_VNPCR_NPSIZE11_Msk (0x1UL << DSI_VNPCR_NPSIZE11_Pos)#define DSI_VNPCR_NPSIZE11_Pos (11U)#define DSI_VNPCR_NPSIZE10 DSI_VNPCR_NPSIZE10_Msk#define DSI_VNPCR_NPSIZE10_Msk (0x1UL << DSI_VNPCR_NPSIZE10_Pos)#define DSI_VNPCR_NPSIZE10_Pos (10U)#define DSI_VNPCR_NPSIZE9 DSI_VNPCR_NPSIZE9_Msk#define DSI_VNPCR_NPSIZE9_Msk (0x1UL << DSI_VNPCR_NPSIZE9_Pos)#define DSI_VNPCR_NPSIZE9_Pos (9U)#define DSI_VNPCR_NPSIZE8 DSI_VNPCR_NPSIZE8_Msk#define DSI_VNPCR_NPSIZE8_Msk (0x1UL << DSI_VNPCR_NPSIZE8_Pos)#define DSI_VNPCR_NPSIZE8_Pos (8U)#define DSI_VNPCR_NPSIZE7 DSI_VNPCR_NPSIZE7_Msk#define DSI_VNPCR_NPSIZE7_Msk (0x1UL << DSI_VNPCR_NPSIZE7_Pos)#define DSI_VNPCR_NPSIZE7_Pos (7U)#define DSI_VNPCR_NPSIZE6 DSI_VNPCR_NPSIZE6_Msk#define DSI_VNPCR_NPSIZE6_Msk (0x1UL << DSI_VNPCR_NPSIZE6_Pos)#define DSI_VNPCR_NPSIZE6_Pos (6U)#define DSI_VNPCR_NPSIZE5 DSI_VNPCR_NPSIZE5_Msk#define DSI_VNPCR_NPSIZE5_Msk (0x1UL << DSI_VNPCR_NPSIZE5_Pos)#define DSI_VNPCR_NPSIZE5_Pos (5U)#define DSI_VNPCR_NPSIZE4 DSI_VNPCR_NPSIZE4_Msk#define DSI_VNPCR_NPSIZE4_Msk (0x1UL << DSI_VNPCR_NPSIZE4_Pos)#define DSI_VNPCR_NPSIZE4_Pos (4U)#define DSI_VNPCR_NPSIZE3 DSI_VNPCR_NPSIZE3_Msk#define DSI_VNPCR_NPSIZE3_Msk (0x1UL << DSI_VNPCR_NPSIZE3_Pos)#define DSI_VNPCR_NPSIZE3_Pos (3U)#define DSI_VNPCR_NPSIZE2 DSI_VNPCR_NPSIZE2_Msk#define DSI_VNPCR_NPSIZE2_Msk (0x1UL << DSI_VNPCR_NPSIZE2_Pos)#define DSI_VNPCR_NPSIZE2_Pos (2U)#define DSI_VNPCR_NPSIZE1 DSI_VNPCR_NPSIZE1_Msk#define DSI_VNPCR_NPSIZE1_Msk (0x1UL << DSI_VNPCR_NPSIZE1_Pos)#define DSI_VNPCR_NPSIZE1_Pos (1U)#define DSI_VNPCR_NPSIZE0 DSI_VNPCR_NPSIZE0_Msk#define DSI_VNPCR_NPSIZE0_Msk (0x1UL << DSI_VNPCR_NPSIZE0_Pos)#define DSI_VNPCR_NPSIZE0_Pos (0U)#define DSI_VNPCR_NPSIZE DSI_VNPCR_NPSIZE_Msk#define DSI_VNPCR_NPSIZE_Msk (0x1FFFUL << DSI_VNPCR_NPSIZE_Pos)#define DSI_VNPCR_NPSIZE_Pos (0U)#define DSI_VCCR_NUMC12 DSI_VCCR_NUMC12_Msk#define DSI_VCCR_NUMC12_Msk (0x1UL << DSI_VCCR_NUMC12_Pos)#define DSI_VCCR_NUMC12_Pos (12U)#define DSI_VCCR_NUMC11 DSI_VCCR_NUMC11_Msk#define DSI_VCCR_NUMC11_Msk (0x1UL << DSI_VCCR_NUMC11_Pos)#define DSI_VCCR_NUMC11_Pos (11U)#define DSI_VCCR_NUMC10 DSI_VCCR_NUMC10_Msk#define DSI_VCCR_NUMC10_Msk (0x1UL << DSI_VCCR_NUMC10_Pos)#define DSI_VCCR_NUMC10_Pos (10U)#define DSI_VCCR_NUMC9 DSI_VCCR_NUMC9_Msk#define DSI_VCCR_NUMC9_Msk (0x1UL << DSI_VCCR_NUMC9_Pos)#define DSI_VCCR_NUMC9_Pos (9U)#define DSI_VCCR_NUMC8 DSI_VCCR_NUMC8_Msk#define DSI_VCCR_NUMC8_Msk (0x1UL << DSI_VCCR_NUMC8_Pos)#define DSI_VCCR_NUMC8_Pos (8U)#define DSI_VCCR_NUMC7 DSI_VCCR_NUMC7_Msk#define DSI_VCCR_NUMC7_Msk (0x1UL << DSI_VCCR_NUMC7_Pos)#define DSI_VCCR_NUMC7_Pos (7U)#define DSI_VCCR_NUMC6 DSI_VCCR_NUMC6_Msk#define DSI_VCCR_NUMC6_Msk (0x1UL << DSI_VCCR_NUMC6_Pos)#define DSI_VCCR_NUMC6_Pos (6U)#define DSI_VCCR_NUMC5 DSI_VCCR_NUMC5_Msk#define DSI_VCCR_NUMC5_Msk (0x1UL << DSI_VCCR_NUMC5_Pos)#define DSI_VCCR_NUMC5_Pos (5U)#define DSI_VCCR_NUMC4 DSI_VCCR_NUMC4_Msk#define DSI_VCCR_NUMC4_Msk (0x1UL << DSI_VCCR_NUMC4_Pos)#define DSI_VCCR_NUMC4_Pos (4U)#define DSI_VCCR_NUMC3 DSI_VCCR_NUMC3_Msk#define DSI_VCCR_NUMC3_Msk (0x1UL << DSI_VCCR_NUMC3_Pos)#define DSI_VCCR_NUMC3_Pos (3U)#define DSI_VCCR_NUMC2 DSI_VCCR_NUMC2_Msk#define DSI_VCCR_NUMC2_Msk (0x1UL << DSI_VCCR_NUMC2_Pos)#define DSI_VCCR_NUMC2_Pos (2U)#define DSI_VCCR_NUMC1 DSI_VCCR_NUMC1_Msk#define DSI_VCCR_NUMC1_Msk (0x1UL << DSI_VCCR_NUMC1_Pos)#define DSI_VCCR_NUMC1_Pos (1U)#define DSI_VCCR_NUMC0 DSI_VCCR_NUMC0_Msk#define DSI_VCCR_NUMC0_Msk (0x1UL << DSI_VCCR_NUMC0_Pos)#define DSI_VCCR_NUMC0_Pos (0U)#define DSI_VCCR_NUMC DSI_VCCR_NUMC_Msk#define DSI_VCCR_NUMC_Msk (0x1FFFUL << DSI_VCCR_NUMC_Pos)#define DSI_VCCR_NUMC_Pos (0U)#define DSI_VPCR_VPSIZE13 DSI_VPCR_VPSIZE13_Msk#define DSI_VPCR_VPSIZE13_Msk (0x1UL << DSI_VPCR_VPSIZE13_Pos)#define DSI_VPCR_VPSIZE13_Pos (13U)#define DSI_VPCR_VPSIZE12 DSI_VPCR_VPSIZE12_Msk#define DSI_VPCR_VPSIZE12_Msk (0x1UL << DSI_VPCR_VPSIZE12_Pos)#define DSI_VPCR_VPSIZE12_Pos (12U)#define DSI_VPCR_VPSIZE11 DSI_VPCR_VPSIZE11_Msk#define DSI_VPCR_VPSIZE11_Msk (0x1UL << DSI_VPCR_VPSIZE11_Pos)#define DSI_VPCR_VPSIZE11_Pos (11U)#define DSI_VPCR_VPSIZE10 DSI_VPCR_VPSIZE10_Msk#define DSI_VPCR_VPSIZE10_Msk (0x1UL << DSI_VPCR_VPSIZE10_Pos)#define DSI_VPCR_VPSIZE10_Pos (10U)#define DSI_VPCR_VPSIZE9 DSI_VPCR_VPSIZE9_Msk#define DSI_VPCR_VPSIZE9_Msk (0x1UL << DSI_VPCR_VPSIZE9_Pos)#define DSI_VPCR_VPSIZE9_Pos (9U)#define DSI_VPCR_VPSIZE8 DSI_VPCR_VPSIZE8_Msk#define DSI_VPCR_VPSIZE8_Msk (0x1UL << DSI_VPCR_VPSIZE8_Pos)#define DSI_VPCR_VPSIZE8_Pos (8U)#define DSI_VPCR_VPSIZE7 DSI_VPCR_VPSIZE7_Msk#define DSI_VPCR_VPSIZE7_Msk (0x1UL << DSI_VPCR_VPSIZE7_Pos)#define DSI_VPCR_VPSIZE7_Pos (7U)#define DSI_VPCR_VPSIZE6 DSI_VPCR_VPSIZE6_Msk#define DSI_VPCR_VPSIZE6_Msk (0x1UL << DSI_VPCR_VPSIZE6_Pos)#define DSI_VPCR_VPSIZE6_Pos (6U)#define DSI_VPCR_VPSIZE5 DSI_VPCR_VPSIZE5_Msk#define DSI_VPCR_VPSIZE5_Msk (0x1UL << DSI_VPCR_VPSIZE5_Pos)#define DSI_VPCR_VPSIZE5_Pos (5U)#define DSI_VPCR_VPSIZE4 DSI_VPCR_VPSIZE4_Msk#define DSI_VPCR_VPSIZE4_Msk (0x1UL << DSI_VPCR_VPSIZE4_Pos)#define DSI_VPCR_VPSIZE4_Pos (4U)#define DSI_VPCR_VPSIZE3 DSI_VPCR_VPSIZE3_Msk#define DSI_VPCR_VPSIZE3_Msk (0x1UL << DSI_VPCR_VPSIZE3_Pos)#define DSI_VPCR_VPSIZE3_Pos (3U)#define DSI_VPCR_VPSIZE2 DSI_VPCR_VPSIZE2_Msk#define DSI_VPCR_VPSIZE2_Msk (0x1UL << DSI_VPCR_VPSIZE2_Pos)#define DSI_VPCR_VPSIZE2_Pos (2U)#define DSI_VPCR_VPSIZE1 DSI_VPCR_VPSIZE1_Msk#define DSI_VPCR_VPSIZE1_Msk (0x1UL << DSI_VPCR_VPSIZE1_Pos)#define DSI_VPCR_VPSIZE1_Pos (1U)#define DSI_VPCR_VPSIZE0 DSI_VPCR_VPSIZE0_Msk#define DSI_VPCR_VPSIZE0_Msk (0x1UL << DSI_VPCR_VPSIZE0_Pos)#define DSI_VPCR_VPSIZE0_Pos (0U)#define DSI_VPCR_VPSIZE DSI_VPCR_VPSIZE_Msk#define DSI_VPCR_VPSIZE_Msk (0x3FFFUL << DSI_VPCR_VPSIZE_Pos)#define DSI_VPCR_VPSIZE_Pos (0U)#define DSI_VMCR_PGO DSI_VMCR_PGO_Msk#define DSI_VMCR_PGO_Msk (0x1UL << DSI_VMCR_PGO_Pos)#define DSI_VMCR_PGO_Pos (24U)#define DSI_VMCR_PGM DSI_VMCR_PGM_Msk#define DSI_VMCR_PGM_Msk (0x1UL << DSI_VMCR_PGM_Pos)#define DSI_VMCR_PGM_Pos (20U)#define DSI_VMCR_PGE DSI_VMCR_PGE_Msk#define DSI_VMCR_PGE_Msk (0x1UL << DSI_VMCR_PGE_Pos)#define DSI_VMCR_PGE_Pos (16U)#define DSI_VMCR_FBTAAE DSI_VMCR_FBTAAE_Msk#define DSI_VMCR_FBTAAE_Msk (0x1UL << DSI_VMCR_FBTAAE_Pos)#define DSI_VMCR_FBTAAE_Pos (14U)#define DSI_VMCR_VMT1 DSI_VMCR_VMT1_Msk#define DSI_VMCR_VMT1_Msk (0x1UL << DSI_VMCR_VMT1_Pos)#define DSI_VMCR_VMT1_Pos (1U)#define DSI_VMCR_VMT0 DSI_VMCR_VMT0_Msk#define DSI_VMCR_VMT0_Msk (0x1UL << DSI_VMCR_VMT0_Pos)#define DSI_VMCR_VMT0_Pos (0U)#define DSI_VMCR_VMT DSI_VMCR_VMT_Msk#define DSI_VMCR_VMT_Msk (0x3UL << DSI_VMCR_VMT_Pos)#define DSI_VMCR_VMT_Pos (0U)#define DSI_MCR_CMDM DSI_MCR_CMDM_Msk#define DSI_MCR_CMDM_Msk (0x1UL << DSI_MCR_CMDM_Pos)#define DSI_MCR_CMDM_Pos (0U)#define DSI_GVCIDR_VCID1 DSI_GVCIDR_VCID1_Msk#define DSI_GVCIDR_VCID1_Msk (0x1UL << DSI_GVCIDR_VCID1_Pos)#define DSI_GVCIDR_VCID1_Pos (1U)#define DSI_GVCIDR_VCID0 DSI_GVCIDR_VCID0_Msk#define DSI_GVCIDR_VCID0_Msk (0x1UL << DSI_GVCIDR_VCID0_Pos)#define DSI_GVCIDR_VCID0_Pos (0U)#define DSI_GVCIDR_VCID DSI_GVCIDR_VCID_Msk#define DSI_GVCIDR_VCID_Msk (0x3UL << DSI_GVCIDR_VCID_Pos)#define DSI_GVCIDR_VCID_Pos (0U)#define DSI_PCR_CRCRXE DSI_PCR_CRCRXE_Msk#define DSI_PCR_CRCRXE_Msk (0x1UL << DSI_PCR_CRCRXE_Pos)#define DSI_PCR_CRCRXE_Pos (4U)#define DSI_PCR_ECCRXE DSI_PCR_ECCRXE_Msk#define DSI_PCR_ECCRXE_Msk (0x1UL << DSI_PCR_ECCRXE_Pos)#define DSI_PCR_ECCRXE_Pos (3U)#define DSI_PCR_BTAE DSI_PCR_BTAE_Msk#define DSI_PCR_BTAE_Msk (0x1UL << DSI_PCR_BTAE_Pos)#define DSI_PCR_BTAE_Pos (2U)#define DSI_PCR_ETRXE DSI_PCR_ETRXE_Msk#define DSI_PCR_ETRXE_Msk (0x1UL << DSI_PCR_ETRXE_Pos)#define DSI_PCR_ETRXE_Pos (1U)#define DSI_PCR_ETTXE DSI_PCR_ETTXE_Msk#define DSI_PCR_ETTXE_Msk (0x1UL << DSI_PCR_ETTXE_Pos)#define DSI_PCR_ETTXE_Pos (0U)#define DSI_LPMCR_LPSIZE7 DSI_LPMCR_LPSIZE7_Msk#define DSI_LPMCR_LPSIZE7_Msk (0x1UL << DSI_LPMCR_LPSIZE7_Pos)#define DSI_LPMCR_LPSIZE7_Pos (23U)#define DSI_LPMCR_LPSIZE6 DSI_LPMCR_LPSIZE6_Msk#define DSI_LPMCR_LPSIZE6_Msk (0x1UL << DSI_LPMCR_LPSIZE6_Pos)#define DSI_LPMCR_LPSIZE6_Pos (22U)#define DSI_LPMCR_LPSIZE5 DSI_LPMCR_LPSIZE5_Msk#define DSI_LPMCR_LPSIZE5_Msk (0x1UL << DSI_LPMCR_LPSIZE5_Pos)#define DSI_LPMCR_LPSIZE5_Pos (21U)#define DSI_LPMCR_LPSIZE4 DSI_LPMCR_LPSIZE4_Msk#define DSI_LPMCR_LPSIZE4_Msk (0x1UL << DSI_LPMCR_LPSIZE4_Pos)#define DSI_LPMCR_LPSIZE4_Pos (20U)#define DSI_LPMCR_LPSIZE3 DSI_LPMCR_LPSIZE3_Msk#define DSI_LPMCR_LPSIZE3_Msk (0x1UL << DSI_LPMCR_LPSIZE3_Pos)#define DSI_LPMCR_LPSIZE3_Pos (19U)#define DSI_LPMCR_LPSIZE2 DSI_LPMCR_LPSIZE2_Msk#define DSI_LPMCR_LPSIZE2_Msk (0x1UL << DSI_LPMCR_LPSIZE2_Pos)#define DSI_LPMCR_LPSIZE2_Pos (18U)#define DSI_LPMCR_LPSIZE1 DSI_LPMCR_LPSIZE1_Msk#define DSI_LPMCR_LPSIZE1_Msk (0x1UL << DSI_LPMCR_LPSIZE1_Pos)#define DSI_LPMCR_LPSIZE1_Pos (17U)#define DSI_LPMCR_LPSIZE0 DSI_LPMCR_LPSIZE0_Msk#define DSI_LPMCR_LPSIZE0_Msk (0x1UL << DSI_LPMCR_LPSIZE0_Pos)#define DSI_LPMCR_LPSIZE0_Pos (16U)#define DSI_LPMCR_LPSIZE DSI_LPMCR_LPSIZE_Msk#define DSI_LPMCR_LPSIZE_Msk (0xFFUL << DSI_LPMCR_LPSIZE_Pos)#define DSI_LPMCR_LPSIZE_Pos (16U)#define DSI_LPMCR_VLPSIZE7 DSI_LPMCR_VLPSIZE7_Msk#define DSI_LPMCR_VLPSIZE7_Msk (0x1UL << DSI_LPMCR_VLPSIZE7_Pos)#define DSI_LPMCR_VLPSIZE7_Pos (7U)#define DSI_LPMCR_VLPSIZE6 DSI_LPMCR_VLPSIZE6_Msk#define DSI_LPMCR_VLPSIZE6_Msk (0x1UL << DSI_LPMCR_VLPSIZE6_Pos)#define DSI_LPMCR_VLPSIZE6_Pos (6U)#define DSI_LPMCR_VLPSIZE5 DSI_LPMCR_VLPSIZE5_Msk#define DSI_LPMCR_VLPSIZE5_Msk (0x1UL << DSI_LPMCR_VLPSIZE5_Pos)#define DSI_LPMCR_VLPSIZE5_Pos (5U)#define DSI_LPMCR_VLPSIZE4 DSI_LPMCR_VLPSIZE4_Msk#define DSI_LPMCR_VLPSIZE4_Msk (0x1UL << DSI_LPMCR_VLPSIZE4_Pos)#define DSI_LPMCR_VLPSIZE4_Pos (4U)#define DSI_LPMCR_VLPSIZE3 DSI_LPMCR_VLPSIZE3_Msk#define DSI_LPMCR_VLPSIZE3_Msk (0x1UL << DSI_LPMCR_VLPSIZE3_Pos)#define DSI_LPMCR_VLPSIZE3_Pos (3U)#define DSI_LPMCR_VLPSIZE2 DSI_LPMCR_VLPSIZE2_Msk#define DSI_LPMCR_VLPSIZE2_Msk (0x1UL << DSI_LPMCR_VLPSIZE2_Pos)#define DSI_LPMCR_VLPSIZE2_Pos (2U)#define DSI_LPMCR_VLPSIZE1 DSI_LPMCR_VLPSIZE1_Msk#define DSI_LPMCR_VLPSIZE1_Msk (0x1UL << DSI_LPMCR_VLPSIZE1_Pos)#define DSI_LPMCR_VLPSIZE1_Pos (1U)#define DSI_LPMCR_VLPSIZE0 DSI_LPMCR_VLPSIZE0_Msk#define DSI_LPMCR_VLPSIZE0_Msk (0x1UL << DSI_LPMCR_VLPSIZE0_Pos)#define DSI_LPMCR_VLPSIZE0_Pos (0U)#define DSI_LPMCR_VLPSIZE DSI_LPMCR_VLPSIZE_Msk#define DSI_LPMCR_VLPSIZE_Msk (0xFFUL << DSI_LPMCR_VLPSIZE_Pos)#define DSI_LPMCR_VLPSIZE_Pos (0U)#define DSI_LPCR_HSP DSI_LPCR_HSP_Msk#define DSI_LPCR_HSP_Msk (0x1UL << DSI_LPCR_HSP_Pos)#define DSI_LPCR_HSP_Pos (2U)#define DSI_LPCR_VSP DSI_LPCR_VSP_Msk#define DSI_LPCR_VSP_Msk (0x1UL << DSI_LPCR_VSP_Pos)#define DSI_LPCR_VSP_Pos (1U)#define DSI_LPCR_DEP DSI_LPCR_DEP_Msk#define DSI_LPCR_DEP_Msk (0x1UL << DSI_LPCR_DEP_Pos)#define DSI_LPCR_DEP_Pos (0U)#define DSI_LCOLCR_LPE DSI_LCOLCR_LPE_Msk#define DSI_LCOLCR_LPE_Msk (0x1UL << DSI_LCOLCR_LPE_Pos)#define DSI_LCOLCR_LPE_Pos (8U)#define DSI_LCOLCR_COLC3 DSI_LCOLCR_COLC3_Msk#define DSI_LCOLCR_COLC3_Msk (0x1UL << DSI_LCOLCR_COLC3_Pos)#define DSI_LCOLCR_COLC3_Pos (7U)#define DSI_LCOLCR_COLC2 DSI_LCOLCR_COLC2_Msk#define DSI_LCOLCR_COLC2_Msk (0x1UL << DSI_LCOLCR_COLC2_Pos)#define DSI_LCOLCR_COLC2_Pos (6U)#define DSI_LCOLCR_COLC1 DSI_LCOLCR_COLC1_Msk#define DSI_LCOLCR_COLC1_Msk (0x1UL << DSI_LCOLCR_COLC1_Pos)#define DSI_LCOLCR_COLC1_Pos (5U)#define DSI_LCOLCR_COLC0 DSI_LCOLCR_COLC0_Msk#define DSI_LCOLCR_COLC0_Msk (0x1UL << DSI_LCOLCR_COLC0_Pos)#define DSI_LCOLCR_COLC0_Pos (0U)#define DSI_LCOLCR_COLC DSI_LCOLCR_COLC_Msk#define DSI_LCOLCR_COLC_Msk (0xFUL << DSI_LCOLCR_COLC_Pos)#define DSI_LCOLCR_COLC_Pos (0U)#define DSI_LVCIDR_VCID1 DSI_LVCIDR_VCID1_Msk#define DSI_LVCIDR_VCID1_Msk (0x1UL << DSI_LVCIDR_VCID1_Pos)#define DSI_LVCIDR_VCID1_Pos (1U)#define DSI_LVCIDR_VCID0 DSI_LVCIDR_VCID0_Msk#define DSI_LVCIDR_VCID0_Msk (0x1UL << DSI_LVCIDR_VCID0_Pos)#define DSI_LVCIDR_VCID0_Pos (0U)#define DSI_LVCIDR_VCID DSI_LVCIDR_VCID_Msk#define DSI_LVCIDR_VCID_Msk (0x3UL << DSI_LVCIDR_VCID_Pos)#define DSI_LVCIDR_VCID_Pos (0U)#define DSI_CCR_TOCKDIV7 DSI_CCR_TOCKDIV7_Msk#define DSI_CCR_TOCKDIV7_Msk (0x1UL << DSI_CCR_TOCKDIV7_Pos)#define DSI_CCR_TOCKDIV7_Pos (15U)#define DSI_CCR_TOCKDIV6 DSI_CCR_TOCKDIV6_Msk#define DSI_CCR_TOCKDIV6_Msk (0x1UL << DSI_CCR_TOCKDIV6_Pos)#define DSI_CCR_TOCKDIV6_Pos (14U)#define DSI_CCR_TOCKDIV5 DSI_CCR_TOCKDIV5_Msk#define DSI_CCR_TOCKDIV5_Msk (0x1UL << DSI_CCR_TOCKDIV5_Pos)#define DSI_CCR_TOCKDIV5_Pos (13U)#define DSI_CCR_TOCKDIV4 DSI_CCR_TOCKDIV4_Msk#define DSI_CCR_TOCKDIV4_Msk (0x1UL << DSI_CCR_TOCKDIV4_Pos)#define DSI_CCR_TOCKDIV4_Pos (12U)#define DSI_CCR_TOCKDIV3 DSI_CCR_TOCKDIV3_Msk#define DSI_CCR_TOCKDIV3_Msk (0x1UL << DSI_CCR_TOCKDIV3_Pos)#define DSI_CCR_TOCKDIV3_Pos (11U)#define DSI_CCR_TOCKDIV2 DSI_CCR_TOCKDIV2_Msk#define DSI_CCR_TOCKDIV2_Msk (0x1UL << DSI_CCR_TOCKDIV2_Pos)#define DSI_CCR_TOCKDIV2_Pos (10U)#define DSI_CCR_TOCKDIV1 DSI_CCR_TOCKDIV1_Msk#define DSI_CCR_TOCKDIV1_Msk (0x1UL << DSI_CCR_TOCKDIV1_Pos)#define DSI_CCR_TOCKDIV1_Pos (9U)#define DSI_CCR_TOCKDIV0 DSI_CCR_TOCKDIV0_Msk#define DSI_CCR_TOCKDIV0_Msk (0x1UL << DSI_CCR_TOCKDIV0_Pos)#define DSI_CCR_TOCKDIV0_Pos (8U)#define DSI_CCR_TOCKDIV DSI_CCR_TOCKDIV_Msk#define DSI_CCR_TOCKDIV_Msk (0xFFUL << DSI_CCR_TOCKDIV_Pos)#define DSI_CCR_TOCKDIV_Pos (8U)#define DSI_CCR_TXECKDIV7 DSI_CCR_TXECKDIV7_Msk#define DSI_CCR_TXECKDIV7_Msk (0x1UL << DSI_CCR_TXECKDIV7_Pos)#define DSI_CCR_TXECKDIV7_Pos (7U)#define DSI_CCR_TXECKDIV6 DSI_CCR_TXECKDIV6_Msk#define DSI_CCR_TXECKDIV6_Msk (0x1UL << DSI_CCR_TXECKDIV6_Pos)#define DSI_CCR_TXECKDIV6_Pos (6U)#define DSI_CCR_TXECKDIV5 DSI_CCR_TXECKDIV5_Msk#define DSI_CCR_TXECKDIV5_Msk (0x1UL << DSI_CCR_TXECKDIV5_Pos)#define DSI_CCR_TXECKDIV5_Pos (5U)#define DSI_CCR_TXECKDIV4 DSI_CCR_TXECKDIV4_Msk#define DSI_CCR_TXECKDIV4_Msk (0x1UL << DSI_CCR_TXECKDIV4_Pos)#define DSI_CCR_TXECKDIV4_Pos (4U)#define DSI_CCR_TXECKDIV3 DSI_CCR_TXECKDIV3_Msk#define DSI_CCR_TXECKDIV3_Msk (0x1UL << DSI_CCR_TXECKDIV3_Pos)#define DSI_CCR_TXECKDIV3_Pos (3U)#define DSI_CCR_TXECKDIV2 DSI_CCR_TXECKDIV2_Msk#define DSI_CCR_TXECKDIV2_Msk (0x1UL << DSI_CCR_TXECKDIV2_Pos)#define DSI_CCR_TXECKDIV2_Pos (2U)#define DSI_CCR_TXECKDIV1 DSI_CCR_TXECKDIV1_Msk#define DSI_CCR_TXECKDIV1_Msk (0x1UL << DSI_CCR_TXECKDIV1_Pos)#define DSI_CCR_TXECKDIV1_Pos (1U)#define DSI_CCR_TXECKDIV0 DSI_CCR_TXECKDIV0_Msk#define DSI_CCR_TXECKDIV0_Msk (0x1UL << DSI_CCR_TXECKDIV0_Pos)#define DSI_CCR_TXECKDIV0_Pos (0U)#define DSI_CCR_TXECKDIV DSI_CCR_TXECKDIV_Msk#define DSI_CCR_TXECKDIV_Msk (0xFFUL << DSI_CCR_TXECKDIV_Pos)#define DSI_CCR_TXECKDIV_Pos (0U)#define DSI_CR_EN DSI_CR_EN_Msk#define DSI_CR_EN_Msk (0x1UL << DSI_CR_EN_Pos)#define DSI_CR_EN_Pos (0U)#define DSI_VR DSI_VR_Msk#define DSI_VR_Msk (0x18999815UL << DSI_VR_Pos)#define DSI_VR_Pos (1U)#define MDIOS_CLRFR_CTERF MDIOS_CLRFR_CTERF_Msk#define MDIOS_CLRFR_CTERF_Msk (0x1UL << MDIOS_CLRFR_CTERF_Pos)#define MDIOS_CLRFR_CTERF_Pos (2U)#define MDIOS_CLRFR_CSERF MDIOS_CLRFR_CSERF_Msk#define MDIOS_CLRFR_CSERF_Msk (0x1UL << MDIOS_CLRFR_CSERF_Pos)#define MDIOS_CLRFR_CSERF_Pos (1U)#define MDIOS_CLRFR_CPERF MDIOS_CLRFR_CPERF_Msk#define MDIOS_CLRFR_CPERF_Msk (0x1UL << MDIOS_CLRFR_CPERF_Pos)#define MDIOS_CLRFR_CPERF_Pos (0U)#define MDIOS_SR_TERF MDIOS_SR_TERF_Msk#define MDIOS_SR_TERF_Msk (0x1UL << MDIOS_SR_TERF_Pos)#define MDIOS_SR_TERF_Pos (2U)#define MDIOS_SR_SERF MDIOS_SR_SERF_Msk#define MDIOS_SR_SERF_Msk (0x1UL << MDIOS_SR_SERF_Pos)#define MDIOS_SR_SERF_Pos (1U)#define MDIOS_SR_PERF MDIOS_SR_PERF_Msk#define MDIOS_SR_PERF_Msk (0x1UL << MDIOS_SR_PERF_Pos)#define MDIOS_SR_PERF_Pos (0U)#define MDIOS_CRDFR_CRDF MDIOS_CRDFR_CRDF_Msk#define MDIOS_CRDFR_CRDF_Msk (0xFFFFFFFFUL << MDIOS_CRDFR_CRDF_Pos)#define MDIOS_CRDFR_CRDF_Pos (0U)#define MDIOS_RDFR_RDF MDIOS_RDFR_RDF_Msk#define MDIOS_RDFR_RDF_Msk (0xFFFFFFFFUL << MDIOS_RDFR_RDF_Pos)#define MDIOS_RDFR_RDF_Pos (0U)#define MDIOS_CWRFR_CWRF MDIOS_CWRFR_CWRF_Msk#define MDIOS_CWRFR_CWRF_Msk (0xFFFFFFFFUL << MDIOS_CWRFR_CWRF_Pos)#define MDIOS_CWRFR_CWRF_Pos (0U)#define MDIOS_WRFR_WRF MDIOS_WRFR_WRF_Msk#define MDIOS_WRFR_WRF_Msk (0xFFFFFFFFUL << MDIOS_WRFR_WRF_Pos)#define MDIOS_WRFR_WRF_Pos (0U)#define MDIOS_CR_PORT_ADDRESS_4 (0x10UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_3 (0x08UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_2 (0x04UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_1 (0x02UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_0 (0x01UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS MDIOS_CR_PORT_ADDRESS_Msk#define MDIOS_CR_PORT_ADDRESS_Msk (0x1FUL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_Pos (8U)#define MDIOS_CR_DPC MDIOS_CR_DPC_Msk#define MDIOS_CR_DPC_Msk (0x1UL << MDIOS_CR_DPC_Pos)#define MDIOS_CR_DPC_Pos (7U)#define MDIOS_CR_EIE MDIOS_CR_EIE_Msk#define MDIOS_CR_EIE_Msk (0x1UL << MDIOS_CR_EIE_Pos)#define MDIOS_CR_EIE_Pos (3U)#define MDIOS_CR_RDIE MDIOS_CR_RDIE_Msk#define MDIOS_CR_RDIE_Msk (0x1UL << MDIOS_CR_RDIE_Pos)#define MDIOS_CR_RDIE_Pos (2U)#define MDIOS_CR_WRIE MDIOS_CR_WRIE_Msk#define MDIOS_CR_WRIE_Msk (0x1UL << MDIOS_CR_WRIE_Pos)#define MDIOS_CR_WRIE_Pos (1U)#define MDIOS_CR_EN MDIOS_CR_EN_Msk#define MDIOS_CR_EN_Msk (0x1UL << MDIOS_CR_EN_Pos)#define MDIOS_CR_EN_Pos (0U)#define JPEG_DOR_DATAOUT JPEG_DOR_DATAOUT_Msk#define JPEG_DOR_DATAOUT_Msk (0xFFFFFFFFUL << JPEG_DOR_DATAOUT_Pos)#define JPEG_DOR_DATAOUT_Pos (0U)#define JPEG_DIR_DATAIN JPEG_DIR_DATAIN_Msk#define JPEG_DIR_DATAIN_Msk (0xFFFFFFFFUL << JPEG_DIR_DATAIN_Pos)#define JPEG_DIR_DATAIN_Pos (0U)#define JPEG_CFR_CHPDF JPEG_CFR_CHPDF_Msk#define JPEG_CFR_CHPDF_Msk (0x1UL << JPEG_CFR_CHPDF_Pos)#define JPEG_CFR_CHPDF_Pos (6U)#define JPEG_CFR_CEOCF JPEG_CFR_CEOCF_Msk#define JPEG_CFR_CEOCF_Msk (0x1UL << JPEG_CFR_CEOCF_Pos)#define JPEG_CFR_CEOCF_Pos (5U)#define JPEG_SR_COF JPEG_SR_COF_Msk#define JPEG_SR_COF_Msk (0x1UL << JPEG_SR_COF_Pos)#define JPEG_SR_COF_Pos (7U)#define JPEG_SR_HPDF JPEG_SR_HPDF_Msk#define JPEG_SR_HPDF_Msk (0x1UL << JPEG_SR_HPDF_Pos)#define JPEG_SR_HPDF_Pos (6U)#define JPEG_SR_EOCF JPEG_SR_EOCF_Msk#define JPEG_SR_EOCF_Msk (0x1UL << JPEG_SR_EOCF_Pos)#define JPEG_SR_EOCF_Pos (5U)#define JPEG_SR_OFNEF JPEG_SR_OFNEF_Msk#define JPEG_SR_OFNEF_Msk (0x1UL << JPEG_SR_OFNEF_Pos)#define JPEG_SR_OFNEF_Pos (4U)#define JPEG_SR_OFTF JPEG_SR_OFTF_Msk#define JPEG_SR_OFTF_Msk (0x1UL << JPEG_SR_OFTF_Pos)#define JPEG_SR_OFTF_Pos (3U)#define JPEG_SR_IFNFF JPEG_SR_IFNFF_Msk#define JPEG_SR_IFNFF_Msk (0x1UL << JPEG_SR_IFNFF_Pos)#define JPEG_SR_IFNFF_Pos (2U)#define JPEG_SR_IFTF JPEG_SR_IFTF_Msk#define JPEG_SR_IFTF_Msk (0x1UL << JPEG_SR_IFTF_Pos)#define JPEG_SR_IFTF_Pos (1U)#define JPEG_CR_OFF JPEG_CR_OFF_Msk#define JPEG_CR_OFF_Msk (0x1UL << JPEG_CR_OFF_Pos)#define JPEG_CR_OFF_Pos (14U)#define JPEG_CR_IFF JPEG_CR_IFF_Msk#define JPEG_CR_IFF_Msk (0x1UL << JPEG_CR_IFF_Pos)#define JPEG_CR_IFF_Pos (13U)#define JPEG_CR_ODMAEN JPEG_CR_ODMAEN_Msk#define JPEG_CR_ODMAEN_Msk (0x1UL << JPEG_CR_ODMAEN_Pos)#define JPEG_CR_ODMAEN_Pos (12U)#define JPEG_CR_IDMAEN JPEG_CR_IDMAEN_Msk#define JPEG_CR_IDMAEN_Msk (0x1UL << JPEG_CR_IDMAEN_Pos)#define JPEG_CR_IDMAEN_Pos (11U)#define JPEG_CR_HPDIE JPEG_CR_HPDIE_Msk#define JPEG_CR_HPDIE_Msk (0x1UL << JPEG_CR_HPDIE_Pos)#define JPEG_CR_HPDIE_Pos (6U)#define JPEG_CR_EOCIE JPEG_CR_EOCIE_Msk#define JPEG_CR_EOCIE_Msk (0x1UL << JPEG_CR_EOCIE_Pos)#define JPEG_CR_EOCIE_Pos (5U)#define JPEG_CR_OFNEIE JPEG_CR_OFNEIE_Msk#define JPEG_CR_OFNEIE_Msk (0x1UL << JPEG_CR_OFNEIE_Pos)#define JPEG_CR_OFNEIE_Pos (4U)#define JPEG_CR_OFTIE JPEG_CR_OFTIE_Msk#define JPEG_CR_OFTIE_Msk (0x1UL << JPEG_CR_OFTIE_Pos)#define JPEG_CR_OFTIE_Pos (3U)#define JPEG_CR_IFNFIE JPEG_CR_IFNFIE_Msk#define JPEG_CR_IFNFIE_Msk (0x1UL << JPEG_CR_IFNFIE_Pos)#define JPEG_CR_IFNFIE_Pos (2U)#define JPEG_CR_IFTIE JPEG_CR_IFTIE_Msk#define JPEG_CR_IFTIE_Msk (0x1UL << JPEG_CR_IFTIE_Pos)#define JPEG_CR_IFTIE_Pos (1U)#define JPEG_CR_JCEN JPEG_CR_JCEN_Msk#define JPEG_CR_JCEN_Msk (0x1UL << JPEG_CR_JCEN_Pos)#define JPEG_CR_JCEN_Pos (0U)#define JPEG_CONFR7_HSF_3 (0x8UL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF_2 (0x4UL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF_1 (0x2UL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF_0 (0x1UL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF JPEG_CONFR7_HSF_Msk#define JPEG_CONFR7_HSF_Msk (0xFUL << JPEG_CONFR7_HSF_Pos)#define JPEG_CONFR7_HSF_Pos (12U)#define JPEG_CONFR7_VSF_3 (0x8UL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF_2 (0x4UL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF_1 (0x2UL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF_0 (0x1UL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF JPEG_CONFR7_VSF_Msk#define JPEG_CONFR7_VSF_Msk (0xFUL << JPEG_CONFR7_VSF_Pos)#define JPEG_CONFR7_VSF_Pos (8U)#define JPEG_CONFR7_NB_3 (0x8UL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB_2 (0x4UL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB_1 (0x2UL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB_0 (0x1UL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB JPEG_CONFR7_NB_Msk#define JPEG_CONFR7_NB_Msk (0xFUL << JPEG_CONFR7_NB_Pos)#define JPEG_CONFR7_NB_Pos (4U)#define JPEG_CONFR7_QT_1 (0x2UL << JPEG_CONFR7_QT_Pos)#define JPEG_CONFR7_QT_0 (0x1UL << JPEG_CONFR7_QT_Pos)#define JPEG_CONFR7_QT JPEG_CONFR7_QT_Msk#define JPEG_CONFR7_QT_Msk (0x3UL << JPEG_CONFR7_QT_Pos)#define JPEG_CONFR7_QT_Pos (2U)#define JPEG_CONFR7_HA JPEG_CONFR7_HA_Msk#define JPEG_CONFR7_HA_Msk (0x1UL << JPEG_CONFR7_HA_Pos)#define JPEG_CONFR7_HA_Pos (1U)#define JPEG_CONFR7_HD JPEG_CONFR7_HD_Msk#define JPEG_CONFR7_HD_Msk (0x1UL << JPEG_CONFR7_HD_Pos)#define JPEG_CONFR7_HD_Pos (0U)#define JPEG_CONFR6_HSF_3 (0x8UL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF_2 (0x4UL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF_1 (0x2UL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF_0 (0x1UL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF JPEG_CONFR6_HSF_Msk#define JPEG_CONFR6_HSF_Msk (0xFUL << JPEG_CONFR6_HSF_Pos)#define JPEG_CONFR6_HSF_Pos (12U)#define JPEG_CONFR6_VSF_3 (0x8UL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF_2 (0x4UL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF_1 (0x2UL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF_0 (0x1UL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF JPEG_CONFR6_VSF_Msk#define JPEG_CONFR6_VSF_Msk (0xFUL << JPEG_CONFR6_VSF_Pos)#define JPEG_CONFR6_VSF_Pos (8U)#define JPEG_CONFR6_NB_3 (0x8UL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB_2 (0x4UL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB_1 (0x2UL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB_0 (0x1UL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB JPEG_CONFR6_NB_Msk#define JPEG_CONFR6_NB_Msk (0xFUL << JPEG_CONFR6_NB_Pos)#define JPEG_CONFR6_NB_Pos (4U)#define JPEG_CONFR6_QT_1 (0x2UL << JPEG_CONFR6_QT_Pos)#define JPEG_CONFR6_QT_0 (0x1UL << JPEG_CONFR6_QT_Pos)#define JPEG_CONFR6_QT JPEG_CONFR6_QT_Msk#define JPEG_CONFR6_QT_Msk (0x3UL << JPEG_CONFR6_QT_Pos)#define JPEG_CONFR6_QT_Pos (2U)#define JPEG_CONFR6_HA JPEG_CONFR6_HA_Msk#define JPEG_CONFR6_HA_Msk (0x1UL << JPEG_CONFR6_HA_Pos)#define JPEG_CONFR6_HA_Pos (1U)#define JPEG_CONFR6_HD JPEG_CONFR6_HD_Msk#define JPEG_CONFR6_HD_Msk (0x1UL << JPEG_CONFR6_HD_Pos)#define JPEG_CONFR6_HD_Pos (0U)#define JPEG_CONFR5_HSF_3 (0x8UL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF_2 (0x4UL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF_1 (0x2UL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF_0 (0x1UL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF JPEG_CONFR5_HSF_Msk#define JPEG_CONFR5_HSF_Msk (0xFUL << JPEG_CONFR5_HSF_Pos)#define JPEG_CONFR5_HSF_Pos (12U)#define JPEG_CONFR5_VSF_3 (0x8UL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF_2 (0x4UL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF_1 (0x2UL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF_0 (0x1UL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF JPEG_CONFR5_VSF_Msk#define JPEG_CONFR5_VSF_Msk (0xFUL << JPEG_CONFR5_VSF_Pos)#define JPEG_CONFR5_VSF_Pos (8U)#define JPEG_CONFR5_NB_3 (0x8UL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB_2 (0x4UL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB_1 (0x2UL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB_0 (0x1UL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB JPEG_CONFR5_NB_Msk#define JPEG_CONFR5_NB_Msk (0xFUL << JPEG_CONFR5_NB_Pos)#define JPEG_CONFR5_NB_Pos (4U)#define JPEG_CONFR5_QT_1 (0x2UL << JPEG_CONFR5_QT_Pos)#define JPEG_CONFR5_QT_0 (0x1UL << JPEG_CONFR5_QT_Pos)#define JPEG_CONFR5_QT JPEG_CONFR5_QT_Msk#define JPEG_CONFR5_QT_Msk (0x3UL << JPEG_CONFR5_QT_Pos)#define JPEG_CONFR5_QT_Pos (2U)#define JPEG_CONFR5_HA JPEG_CONFR5_HA_Msk#define JPEG_CONFR5_HA_Msk (0x1UL << JPEG_CONFR5_HA_Pos)#define JPEG_CONFR5_HA_Pos (1U)#define JPEG_CONFR5_HD JPEG_CONFR5_HD_Msk#define JPEG_CONFR5_HD_Msk (0x1UL << JPEG_CONFR5_HD_Pos)#define JPEG_CONFR5_HD_Pos (0U)#define JPEG_CONFR4_HSF_3 (0x8UL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF_2 (0x4UL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF_1 (0x2UL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF_0 (0x1UL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF JPEG_CONFR4_HSF_Msk#define JPEG_CONFR4_HSF_Msk (0xFUL << JPEG_CONFR4_HSF_Pos)#define JPEG_CONFR4_HSF_Pos (12U)#define JPEG_CONFR4_VSF_3 (0x8UL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF_2 (0x4UL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF_1 (0x2UL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF_0 (0x1UL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF JPEG_CONFR4_VSF_Msk#define JPEG_CONFR4_VSF_Msk (0xFUL << JPEG_CONFR4_VSF_Pos)#define JPEG_CONFR4_VSF_Pos (8U)#define JPEG_CONFR4_NB_3 (0x8UL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB_2 (0x4UL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB_1 (0x2UL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB_0 (0x1UL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB JPEG_CONFR4_NB_Msk#define JPEG_CONFR4_NB_Msk (0xFUL << JPEG_CONFR4_NB_Pos)#define JPEG_CONFR4_NB_Pos (4U)#define JPEG_CONFR4_QT_1 (0x2UL << JPEG_CONFR4_QT_Pos)#define JPEG_CONFR4_QT_0 (0x1UL << JPEG_CONFR4_QT_Pos)#define JPEG_CONFR4_QT JPEG_CONFR4_QT_Msk#define JPEG_CONFR4_QT_Msk (0x3UL << JPEG_CONFR4_QT_Pos)#define JPEG_CONFR4_QT_Pos (2U)#define JPEG_CONFR4_HA JPEG_CONFR4_HA_Msk#define JPEG_CONFR4_HA_Msk (0x1UL << JPEG_CONFR4_HA_Pos)#define JPEG_CONFR4_HA_Pos (1U)#define JPEG_CONFR4_HD JPEG_CONFR4_HD_Msk#define JPEG_CONFR4_HD_Msk (0x1UL << JPEG_CONFR4_HD_Pos)#define JPEG_CONFR4_HD_Pos (0U)#define JPEG_CONFR3_XSIZE JPEG_CONFR3_XSIZE_Msk#define JPEG_CONFR3_XSIZE_Msk (0xFFFFUL << JPEG_CONFR3_XSIZE_Pos)#define JPEG_CONFR3_XSIZE_Pos (16U)#define JPEG_CONFR3_NRST JPEG_CONFR3_NRST_Msk#define JPEG_CONFR3_NRST_Msk (0xFFFFUL << JPEG_CONFR3_NRST_Pos)#define JPEG_CONFR3_NRST_Pos (0U)#define JPEG_CONFR2_NMCU JPEG_CONFR2_NMCU_Msk#define JPEG_CONFR2_NMCU_Msk (0x3FFFFFFUL << JPEG_CONFR2_NMCU_Pos)#define JPEG_CONFR2_NMCU_Pos (0U)#define JPEG_CONFR1_YSIZE JPEG_CONFR1_YSIZE_Msk#define JPEG_CONFR1_YSIZE_Msk (0xFFFFUL << JPEG_CONFR1_YSIZE_Pos)#define JPEG_CONFR1_YSIZE_Pos (16U)#define JPEG_CONFR1_HDR JPEG_CONFR1_HDR_Msk#define JPEG_CONFR1_HDR_Msk (0x1UL << JPEG_CONFR1_HDR_Pos)#define JPEG_CONFR1_HDR_Pos (8U)#define JPEG_CONFR1_NS_1 (0x2UL << JPEG_CONFR1_NS_Pos)#define JPEG_CONFR1_NS_0 (0x1UL << JPEG_CONFR1_NS_Pos)#define JPEG_CONFR1_NS JPEG_CONFR1_NS_Msk#define JPEG_CONFR1_NS_Msk (0x3UL << JPEG_CONFR1_NS_Pos)#define JPEG_CONFR1_NS_Pos (6U)#define JPEG_CONFR1_COLORSPACE_1 (0x2UL << JPEG_CONFR1_COLORSPACE_Pos)#define JPEG_CONFR1_COLORSPACE_0 (0x1UL << JPEG_CONFR1_COLORSPACE_Pos)#define JPEG_CONFR1_COLORSPACE JPEG_CONFR1_COLORSPACE_Msk#define JPEG_CONFR1_COLORSPACE_Msk (0x3UL << JPEG_CONFR1_COLORSPACE_Pos)#define JPEG_CONFR1_COLORSPACE_Pos (4U)#define JPEG_CONFR1_DE JPEG_CONFR1_DE_Msk#define JPEG_CONFR1_DE_Msk (0x1UL << JPEG_CONFR1_DE_Pos)#define JPEG_CONFR1_DE_Pos (3U)#define JPEG_CONFR1_RE JPEG_CONFR1_RE_Msk#define JPEG_CONFR1_RE_Msk (0x1UL << JPEG_CONFR1_RE_Pos)#define JPEG_CONFR1_RE_Pos (2U)#define JPEG_CONFR1_NF_1 (0x2UL << JPEG_CONFR1_NF_Pos)#define JPEG_CONFR1_NF_0 (0x1UL << JPEG_CONFR1_NF_Pos)#define JPEG_CONFR1_NF JPEG_CONFR1_NF_Msk#define JPEG_CONFR1_NF_Msk (0x3UL << JPEG_CONFR1_NF_Pos)#define JPEG_CONFR1_NF_Pos (0U)#define JPEG_CONFR0_START JPEG_CONFR0_START_Msk#define JPEG_CONFR0_START_Msk (0x1UL << JPEG_CONFR0_START_Pos)#define JPEG_CONFR0_START_Pos (0U)#define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk#define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)#define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U)#define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk#define USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos)#define USB_OTG_PCGCCTL_GATECLK_Pos (1U)#define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk#define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos)#define USB_OTG_PCGCCTL_STOPCLK_Pos (0U)#define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)#define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)#define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk#define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)#define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U)#define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk#define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)#define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U)#define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U)#define USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk#define USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos)#define USB_OTG_DOEPINT_STPKTRX_Pos (15U)#define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk#define USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos)#define USB_OTG_DOEPINT_NYET_Pos (14U)#define USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk#define USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos)#define USB_OTG_DOEPINT_NAK_Pos (13U)#define USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk#define USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos)#define USB_OTG_DOEPINT_OUTPKTERR_Pos (8U)#define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk#define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)#define USB_OTG_DOEPINT_B2BSTUP_Pos (6U)#define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk#define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos)#define USB_OTG_DOEPINT_OTEPSPR_Pos (5U)#define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk#define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)#define USB_OTG_DOEPINT_OTEPDIS_Pos (4U)#define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk#define USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos)#define USB_OTG_DOEPINT_STUP_Pos (3U)#define USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk#define USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos)#define USB_OTG_DOEPINT_AHBERR_Pos (2U)#define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk#define USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)#define USB_OTG_DOEPINT_EPDISD_Pos (1U)#define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk#define USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos)#define USB_OTG_DOEPINT_XFRC_Pos (0U)#define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk#define USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)#define USB_OTG_DOEPCTL_EPENA_Pos (31U)#define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk#define USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)#define USB_OTG_DOEPCTL_EPDIS_Pos (30U)#define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk#define USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)#define USB_OTG_DOEPCTL_SNAK_Pos (27U)#define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk#define USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)#define USB_OTG_DOEPCTL_CNAK_Pos (26U)#define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk#define USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos)#define USB_OTG_DOEPCTL_STALL_Pos (21U)#define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk#define USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)#define USB_OTG_DOEPCTL_SNPM_Pos (20U)#define USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)#define USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)#define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk#define USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)#define USB_OTG_DOEPCTL_EPTYP_Pos (18U)#define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk#define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)#define USB_OTG_DOEPCTL_SODDFRM_Pos (29U)#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U)#define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk#define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)#define USB_OTG_DOEPCTL_NAKSTS_Pos (17U)#define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk#define USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)#define USB_OTG_DOEPCTL_USBAEP_Pos (15U)#define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk#define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)#define USB_OTG_DOEPCTL_MPSIZ_Pos (0U)#define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk#define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)#define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U)#define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk#define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)#define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U)#define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk#define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)#define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U)#define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk#define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)#define USB_OTG_HCDMA_DMAADDR_Pos (0U)#define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk#define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)#define USB_OTG_DIEPDMA_DMAADDR_Pos (0U)#define USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos)#define USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos)#define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk#define USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos)#define USB_OTG_HCTSIZ_DPID_Pos (29U)#define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk#define USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)#define USB_OTG_HCTSIZ_DOPING_Pos (31U)#define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk#define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)#define USB_OTG_HCTSIZ_PKTCNT_Pos (19U)#define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk#define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)#define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U)#define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk#define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)#define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U)#define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk#define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)#define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U)#define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U)#define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk#define USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)#define USB_OTG_HCINTMSK_DTERRM_Pos (10U)#define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk#define USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)#define USB_OTG_HCINTMSK_FRMORM_Pos (9U)#define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk#define USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)#define USB_OTG_HCINTMSK_BBERRM_Pos (8U)#define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk#define USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)#define USB_OTG_HCINTMSK_TXERRM_Pos (7U)#define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk#define USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos)#define USB_OTG_HCINTMSK_NYET_Pos (6U)#define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk#define USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)#define USB_OTG_HCINTMSK_ACKM_Pos (5U)#define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk#define USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)#define USB_OTG_HCINTMSK_NAKM_Pos (4U)#define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk#define USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)#define USB_OTG_HCINTMSK_STALLM_Pos (3U)#define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk#define USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)#define USB_OTG_HCINTMSK_AHBERR_Pos (2U)#define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk#define USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)#define USB_OTG_HCINTMSK_CHHM_Pos (1U)#define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk#define USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)#define USB_OTG_HCINTMSK_XFRCM_Pos (0U)#define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk#define USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos)#define USB_OTG_DIEPINT_NAK_Pos (13U)#define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk#define USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos)#define USB_OTG_DIEPINT_BERR_Pos (12U)#define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk#define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)#define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U)#define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk#define USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos)#define USB_OTG_DIEPINT_BNA_Pos (9U)#define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U)#define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk#define USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos)#define USB_OTG_DIEPINT_TXFE_Pos (7U)#define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk#define USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)#define USB_OTG_DIEPINT_INEPNE_Pos (6U)#define USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk#define USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos)#define USB_OTG_DIEPINT_INEPNM_Pos (5U)#define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk#define USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)#define USB_OTG_DIEPINT_ITTXFE_Pos (4U)#define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk#define USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos)#define USB_OTG_DIEPINT_TOC_Pos (3U)#define USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk#define USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos)#define USB_OTG_DIEPINT_AHBERR_Pos (2U)#define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk#define USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)#define USB_OTG_DIEPINT_EPDISD_Pos (1U)#define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk#define USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos)#define USB_OTG_DIEPINT_XFRC_Pos (0U)#define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk#define USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos)#define USB_OTG_HCINT_DTERR_Pos (10U)#define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk#define USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos)#define USB_OTG_HCINT_FRMOR_Pos (9U)#define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk#define USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos)#define USB_OTG_HCINT_BBERR_Pos (8U)#define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk#define USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos)#define USB_OTG_HCINT_TXERR_Pos (7U)#define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk#define USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos)#define USB_OTG_HCINT_NYET_Pos (6U)#define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk#define USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos)#define USB_OTG_HCINT_ACK_Pos (5U)#define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk#define USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos)#define USB_OTG_HCINT_NAK_Pos (4U)#define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk#define USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos)#define USB_OTG_HCINT_STALL_Pos (3U)#define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk#define USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos)#define USB_OTG_HCINT_AHBERR_Pos (2U)#define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk#define USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos)#define USB_OTG_HCINT_CHH_Pos (1U)#define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk#define USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos)#define USB_OTG_HCINT_XFRC_Pos (0U)#define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk#define USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)#define USB_OTG_HCSPLT_SPLITEN_Pos (31U)#define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk#define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)#define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U)#define USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)#define USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)#define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk#define USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)#define USB_OTG_HCSPLT_XACTPOS_Pos (14U)#define USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk#define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)#define USB_OTG_HCSPLT_HUBADDR_Pos (7U)#define USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk#define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)#define USB_OTG_HCSPLT_PRTADDR_Pos (0U)#define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk#define USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos)#define USB_OTG_HCCHAR_CHENA_Pos (31U)#define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk#define USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)#define USB_OTG_HCCHAR_CHDIS_Pos (30U)#define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk#define USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)#define USB_OTG_HCCHAR_ODDFRM_Pos (29U)#define USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk#define USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos)#define USB_OTG_HCCHAR_DAD_Pos (22U)#define USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos)#define USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos)#define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk#define USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos)#define USB_OTG_HCCHAR_MC_Pos (20U)#define USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)#define USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)#define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk#define USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)#define USB_OTG_HCCHAR_EPTYP_Pos (18U)#define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk#define USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)#define USB_OTG_HCCHAR_LSDEV_Pos (17U)#define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk#define USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)#define USB_OTG_HCCHAR_EPDIR_Pos (15U)#define USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk#define USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)#define USB_OTG_HCCHAR_EPNUM_Pos (11U)#define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk#define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)#define USB_OTG_HCCHAR_MPSIZ_Pos (0U)#define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk#define USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)#define USB_OTG_DIEPCTL_EPENA_Pos (31U)#define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk#define USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)#define USB_OTG_DIEPCTL_EPDIS_Pos (30U)#define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk#define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)#define USB_OTG_DIEPCTL_SODDFRM_Pos (29U)#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U)#define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk#define USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)#define USB_OTG_DIEPCTL_SNAK_Pos (27U)#define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk#define USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)#define USB_OTG_DIEPCTL_CNAK_Pos (26U)#define USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk#define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)#define USB_OTG_DIEPCTL_TXFNUM_Pos (22U)#define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk#define USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)#define USB_OTG_DIEPCTL_STALL_Pos (21U)#define USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)#define USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)#define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk#define USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)#define USB_OTG_DIEPCTL_EPTYP_Pos (18U)#define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk#define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)#define USB_OTG_DIEPCTL_NAKSTS_Pos (17U)#define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk#define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)#define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U)#define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk#define USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)#define USB_OTG_DIEPCTL_USBAEP_Pos (15U)#define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk#define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)#define USB_OTG_DIEPCTL_MPSIZ_Pos (0U)#define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk#define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)#define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U)#define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk#define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)#define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U)#define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk#define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)#define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U)#define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk#define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)#define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U)#define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk#define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)#define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U)#define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk#define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos)#define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U)#define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos)#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U)#define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos)#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U)#define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U)#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos)#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U)#define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk#define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos)#define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U)#define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk#define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos)#define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U)#define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos)#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U)#define USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos)#define USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos)#define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk#define USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos)#define USB_OTG_HPRT_PSPD_Pos (17U)#define USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk#define USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos)#define USB_OTG_HPRT_PTCTL_Pos (13U)#define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk#define USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos)#define USB_OTG_HPRT_PPWR_Pos (12U)#define USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos)#define USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos)#define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk#define USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos)#define USB_OTG_HPRT_PLSTS_Pos (10U)#define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk#define USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos)#define USB_OTG_HPRT_PRST_Pos (8U)#define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk#define USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos)#define USB_OTG_HPRT_PSUSP_Pos (7U)#define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk#define USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos)#define USB_OTG_HPRT_PRES_Pos (6U)#define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk#define USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos)#define USB_OTG_HPRT_POCCHNG_Pos (5U)#define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk#define USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos)#define USB_OTG_HPRT_POCA_Pos (4U)#define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk#define USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos)#define USB_OTG_HPRT_PENCHNG_Pos (3U)#define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk#define USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos)#define USB_OTG_HPRT_PENA_Pos (2U)#define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk#define USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos)#define USB_OTG_HPRT_PCDET_Pos (1U)#define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk#define USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos)#define USB_OTG_HPRT_PCSTS_Pos (0U)#define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk#define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)#define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U)#define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk#define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos)#define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U)#define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos)#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U)#define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos)#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U)#define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos)#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U)#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos)#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U)#define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk#define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos)#define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U)#define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk#define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos)#define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U)#define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos)#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U)#define USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk#define USB_OTG_GLPMCFG_ENBESL_Msk (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos)#define USB_OTG_GLPMCFG_ENBESL_Pos (28U)#define USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk#define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos)#define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U)#define USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk#define USB_OTG_GLPMCFG_SNDLPM_Msk (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos)#define USB_OTG_GLPMCFG_SNDLPM_Pos (24U)#define USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk#define USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos)#define USB_OTG_GLPMCFG_LPMRCNT_Pos (21U)#define USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk#define USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos)#define USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U)#define USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk#define USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos)#define USB_OTG_GLPMCFG_L1RSMOK_Pos (16U)#define USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk#define USB_OTG_GLPMCFG_SLPSTS_Msk (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos)#define USB_OTG_GLPMCFG_SLPSTS_Pos (15U)#define USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk#define USB_OTG_GLPMCFG_LPMRSP_Msk (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos)#define USB_OTG_GLPMCFG_LPMRSP_Pos (13U)#define USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk#define USB_OTG_GLPMCFG_L1DSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos)#define USB_OTG_GLPMCFG_L1DSEN_Pos (12U)#define USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk#define USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos)#define USB_OTG_GLPMCFG_BESLTHRS_Pos (8U)#define USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk#define USB_OTG_GLPMCFG_L1SSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos)#define USB_OTG_GLPMCFG_L1SSEN_Pos (7U)#define USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk#define USB_OTG_GLPMCFG_REMWAKE_Msk (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos)#define USB_OTG_GLPMCFG_REMWAKE_Pos (6U)#define USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk#define USB_OTG_GLPMCFG_BESL_Msk (0xFUL << USB_OTG_GLPMCFG_BESL_Pos)#define USB_OTG_GLPMCFG_BESL_Pos (2U)#define USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk#define USB_OTG_GLPMCFG_LPMACK_Msk (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos)#define USB_OTG_GLPMCFG_LPMACK_Pos (1U)#define USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk#define USB_OTG_GLPMCFG_LPMEN_Msk (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos)#define USB_OTG_GLPMCFG_LPMEN_Pos (0U)#define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk#define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)#define USB_OTG_CID_PRODUCT_ID_Pos (0U)#define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U)#define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U)#define USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk#define USB_OTG_GCCFG_VBDEN_Msk (0x1UL << USB_OTG_GCCFG_VBDEN_Pos)#define USB_OTG_GCCFG_VBDEN_Pos (21U)#define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk#define USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)#define USB_OTG_GCCFG_PWRDWN_Pos (16U)#define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk#define USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)#define USB_OTG_DEACHINT_OEP1INT_Pos (17U)#define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk#define USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)#define USB_OTG_DEACHINT_IEP1INT_Pos (1U)#define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U)#define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk#define USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)#define USB_OTG_DTHRCTL_ARPEN_Pos (27U)#define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk#define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)#define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U)#define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk#define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)#define USB_OTG_DTHRCTL_RXTHREN_Pos (16U)#define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk#define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)#define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U)#define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk#define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)#define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U)#define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk#define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)#define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U)#define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U)#define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U)#define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U)#define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk#define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)#define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U)#define USB_OTG_TX0FD USB_OTG_TX0FD_Msk#define USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos)#define USB_OTG_TX0FD_Pos (16U)#define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk#define USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos)#define USB_OTG_TX0FSA_Pos (0U)#define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk#define USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos)#define USB_OTG_NPTXFD_Pos (16U)#define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk#define USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos)#define USB_OTG_NPTXFSA_Pos (0U)#define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk#define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)#define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U)#define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk#define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)#define USB_OTG_GRXFSIZ_RXFD_Pos (0U)#define USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk#define USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos)#define USB_OTG_FRMNUM_Pos (21U)#define USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM USB_OTG_EPNUM_Msk#define USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos)#define USB_OTG_EPNUM_Pos (0U)#define USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk#define USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos)#define USB_OTG_PKTSTS_Pos (17U)#define USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos)#define USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos)#define USB_OTG_DPID USB_OTG_DPID_Msk#define USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos)#define USB_OTG_DPID_Pos (15U)#define USB_OTG_BCNT USB_OTG_BCNT_Msk#define USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos)#define USB_OTG_BCNT_Pos (4U)#define USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM USB_OTG_CHNUM_Msk#define USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos)#define USB_OTG_CHNUM_Pos (0U)#define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk#define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)#define USB_OTG_DAINTMSK_OEPM_Pos (16U)#define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk#define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)#define USB_OTG_DAINTMSK_IEPM_Pos (0U)#define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk#define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)#define USB_OTG_GRXSTSP_PKTSTS_Pos (17U)#define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk#define USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos)#define USB_OTG_GRXSTSP_DPID_Pos (15U)#define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk#define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)#define USB_OTG_GRXSTSP_BCNT_Pos (4U)#define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk#define USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)#define USB_OTG_GRXSTSP_EPNUM_Pos (0U)#define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk#define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)#define USB_OTG_HAINTMSK_HAINTM_Pos (0U)#define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk#define USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)#define USB_OTG_DAINT_OEPINT_Pos (16U)#define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk#define USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)#define USB_OTG_DAINT_IEPINT_Pos (0U)#define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk#define USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos)#define USB_OTG_GINTMSK_WUIM_Pos (31U)#define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk#define USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)#define USB_OTG_GINTMSK_SRQIM_Pos (30U)#define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk#define USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)#define USB_OTG_GINTMSK_DISCINT_Pos (29U)#define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk#define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)#define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U)#define USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk#define USB_OTG_GINTMSK_LPMINTM_Msk (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos)#define USB_OTG_GINTMSK_LPMINTM_Pos (27U)#define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk#define USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)#define USB_OTG_GINTMSK_PTXFEM_Pos (26U)#define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk#define USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos)#define USB_OTG_GINTMSK_HCIM_Pos (25U)#define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk#define USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)#define USB_OTG_GINTMSK_PRTIM_Pos (24U)#define USB_OTG_GINTMSK_RSTDEM USB_OTG_GINTMSK_RSTDEM_Msk#define USB_OTG_GINTMSK_RSTDEM_Msk (0x1UL << USB_OTG_GINTMSK_RSTDEM_Pos)#define USB_OTG_GINTMSK_RSTDEM_Pos (23U)#define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk#define USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)#define USB_OTG_GINTMSK_FSUSPM_Pos (22U)#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)#define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk#define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)#define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U)#define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk#define USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)#define USB_OTG_GINTMSK_OEPINT_Pos (19U)#define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk#define USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)#define USB_OTG_GINTMSK_IEPINT_Pos (18U)#define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk#define USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)#define USB_OTG_GINTMSK_EPMISM_Pos (17U)#define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk#define USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)#define USB_OTG_GINTMSK_EOPFM_Pos (15U)#define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk#define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)#define USB_OTG_GINTMSK_ISOODRPM_Pos (14U)#define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk#define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)#define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U)#define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk#define USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos)#define USB_OTG_GINTMSK_USBRST_Pos (12U)#define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk#define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)#define USB_OTG_GINTMSK_USBSUSPM_Pos (11U)#define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk#define USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)#define USB_OTG_GINTMSK_ESUSPM_Pos (10U)#define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk#define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)#define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U)#define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk#define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)#define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U)#define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk#define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)#define USB_OTG_GINTMSK_NPTXFEM_Pos (5U)#define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk#define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)#define USB_OTG_GINTMSK_RXFLVLM_Pos (4U)#define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk#define USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos)#define USB_OTG_GINTMSK_SOFM_Pos (3U)#define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk#define USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)#define USB_OTG_GINTMSK_OTGINT_Pos (2U)#define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk#define USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos)#define USB_OTG_GINTMSK_MMISM_Pos (1U)#define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk#define USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)#define USB_OTG_GINTSTS_WKUINT_Pos (31U)#define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk#define USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)#define USB_OTG_GINTSTS_SRQINT_Pos (30U)#define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk#define USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)#define USB_OTG_GINTSTS_DISCINT_Pos (29U)#define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk#define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)#define USB_OTG_GINTSTS_CIDSCHG_Pos (28U)#define USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk#define USB_OTG_GINTSTS_LPMINT_Msk (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos)#define USB_OTG_GINTSTS_LPMINT_Pos (27U)#define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk#define USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)#define USB_OTG_GINTSTS_PTXFE_Pos (26U)#define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk#define USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos)#define USB_OTG_GINTSTS_HCINT_Pos (25U)#define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk#define USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)#define USB_OTG_GINTSTS_HPRTINT_Pos (24U)#define USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk#define USB_OTG_GINTSTS_RSTDET_Msk (0x1UL << USB_OTG_GINTSTS_RSTDET_Pos)#define USB_OTG_GINTSTS_RSTDET_Pos (23U)#define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk#define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)#define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U)#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U)#define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk#define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)#define USB_OTG_GINTSTS_IISOIXFR_Pos (20U)#define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk#define USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)#define USB_OTG_GINTSTS_OEPINT_Pos (19U)#define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk#define USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)#define USB_OTG_GINTSTS_IEPINT_Pos (18U)#define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk#define USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos)#define USB_OTG_GINTSTS_EOPF_Pos (15U)#define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk#define USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)#define USB_OTG_GINTSTS_ISOODRP_Pos (14U)#define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk#define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)#define USB_OTG_GINTSTS_ENUMDNE_Pos (13U)#define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk#define USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos)#define USB_OTG_GINTSTS_USBRST_Pos (12U)#define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk#define USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)#define USB_OTG_GINTSTS_USBSUSP_Pos (11U)#define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk#define USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)#define USB_OTG_GINTSTS_ESUSP_Pos (10U)#define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U)#define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk#define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)#define USB_OTG_GINTSTS_GINAKEFF_Pos (6U)#define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk#define USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)#define USB_OTG_GINTSTS_NPTXFE_Pos (5U)#define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk#define USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)#define USB_OTG_GINTSTS_RXFLVL_Pos (4U)#define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk#define USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos)#define USB_OTG_GINTSTS_SOF_Pos (3U)#define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk#define USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)#define USB_OTG_GINTSTS_OTGINT_Pos (2U)#define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk#define USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos)#define USB_OTG_GINTSTS_MMIS_Pos (1U)#define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk#define USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos)#define USB_OTG_GINTSTS_CMOD_Pos (0U)#define USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk#define USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos)#define USB_OTG_DOEPMSK_NYETM_Pos (14U)#define USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk#define USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos)#define USB_OTG_DOEPMSK_NAKM_Pos (13U)#define USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk#define USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos)#define USB_OTG_DOEPMSK_BERRM_Pos (12U)#define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk#define USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)#define USB_OTG_DOEPMSK_BOIM_Pos (9U)#define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk#define USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)#define USB_OTG_DOEPMSK_OPEM_Pos (8U)#define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk#define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)#define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U)#define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk#define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos)#define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U)#define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk#define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)#define USB_OTG_DOEPMSK_OTEPDM_Pos (4U)#define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk#define USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)#define USB_OTG_DOEPMSK_STUPM_Pos (3U)#define USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk#define USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos)#define USB_OTG_DOEPMSK_AHBERRM_Pos (2U)#define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk#define USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)#define USB_OTG_DOEPMSK_EPDM_Pos (1U)#define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk#define USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)#define USB_OTG_DOEPMSK_XFRCM_Pos (0U)#define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk#define USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)#define USB_OTG_HAINT_HAINT_Pos (0U)#define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk#define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U)#define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk#define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U)#define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk#define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)#define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U)#define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk#define USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos)#define USB_OTG_DIEPMSK_BIM_Pos (9U)#define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk#define USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)#define USB_OTG_DIEPMSK_TXFURM_Pos (8U)#define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk#define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)#define USB_OTG_DIEPMSK_INEPNEM_Pos (6U)#define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk#define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)#define USB_OTG_DIEPMSK_INEPNMM_Pos (5U)#define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U)#define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk#define USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos)#define USB_OTG_DIEPMSK_TOM_Pos (3U)#define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk#define USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)#define USB_OTG_DIEPMSK_EPDM_Pos (1U)#define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk#define USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)#define USB_OTG_DIEPMSK_XFRCM_Pos (0U)#define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk#define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)#define USB_OTG_GRSTCTL_AHBIDL_Pos (31U)#define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk#define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)#define USB_OTG_GRSTCTL_DMAREQ_Pos (30U)#define USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk#define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_Pos (6U)#define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk#define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)#define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U)#define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk#define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)#define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U)#define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk#define USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)#define USB_OTG_GRSTCTL_FCRST_Pos (2U)#define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk#define USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)#define USB_OTG_GRSTCTL_HSRST_Pos (1U)#define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk#define USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)#define USB_OTG_GRSTCTL_CSRST_Pos (0U)#define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk#define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)#define USB_OTG_GUSBCFG_CTXPKT_Pos (31U)#define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk#define USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)#define USB_OTG_GUSBCFG_FDMOD_Pos (30U)#define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk#define USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)#define USB_OTG_GUSBCFG_FHMOD_Pos (29U)#define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk#define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)#define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U)#define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk#define USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)#define USB_OTG_GUSBCFG_PTCI_Pos (24U)#define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk#define USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)#define USB_OTG_GUSBCFG_PCCI_Pos (23U)#define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk#define USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)#define USB_OTG_GUSBCFG_TSDPS_Pos (22U)#define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U)#define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U)#define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk#define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)#define USB_OTG_GUSBCFG_ULPICSM_Pos (19U)#define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk#define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)#define USB_OTG_GUSBCFG_ULPIAR_Pos (18U)#define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk#define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)#define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U)#define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk#define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)#define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U)#define USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk#define USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT_Pos (10U)#define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk#define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)#define USB_OTG_GUSBCFG_HNPCAP_Pos (9U)#define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk#define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)#define USB_OTG_GUSBCFG_SRPCAP_Pos (8U)#define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk#define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)#define USB_OTG_GUSBCFG_PHYSEL_Pos (6U)#define USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)#define USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)#define USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)#define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk#define USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)#define USB_OTG_GUSBCFG_TOCAL_Pos (0U)#define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk#define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)#define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U)#define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk#define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)#define USB_OTG_GAHBCFG_TXFELVL_Pos (7U)#define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk#define USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)#define USB_OTG_GAHBCFG_DMAEN_Pos (5U)#define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk#define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U)#define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk#define USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos)#define USB_OTG_GAHBCFG_GINT_Pos (0U)#define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk#define USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)#define USB_OTG_DSTS_FNSOF_Pos (8U)#define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk#define USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos)#define USB_OTG_DSTS_EERR_Pos (3U)#define USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)#define USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)#define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk#define USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)#define USB_OTG_DSTS_ENUMSPD_Pos (1U)#define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk#define USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)#define USB_OTG_DSTS_SUSPSTS_Pos (0U)#define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk#define USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)#define USB_OTG_HFNUM_FTREM_Pos (16U)#define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk#define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)#define USB_OTG_HFNUM_FRNUM_Pos (0U)#define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk#define USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)#define USB_OTG_HFIR_FRIVL_Pos (0U)#define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk#define USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)#define USB_OTG_DCTL_POPRGDNE_Pos (11U)#define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk#define USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos)#define USB_OTG_DCTL_CGONAK_Pos (10U)#define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk#define USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos)#define USB_OTG_DCTL_SGONAK_Pos (9U)#define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk#define USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos)#define USB_OTG_DCTL_CGINAK_Pos (8U)#define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk#define USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos)#define USB_OTG_DCTL_SGINAK_Pos (7U)#define USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos)#define USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos)#define USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos)#define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk#define USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos)#define USB_OTG_DCTL_TCTL_Pos (4U)#define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk#define USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos)#define USB_OTG_DCTL_GONSTS_Pos (3U)#define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk#define USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos)#define USB_OTG_DCTL_GINSTS_Pos (2U)#define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk#define USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos)#define USB_OTG_DCTL_SDIS_Pos (1U)#define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk#define USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos)#define USB_OTG_DCTL_RWUSIG_Pos (0U)#define USB_OTG_GOTGINT_IDCHNG USB_OTG_GOTGINT_IDCHNG_Msk#define USB_OTG_GOTGINT_IDCHNG_Msk (0x1UL << USB_OTG_GOTGINT_IDCHNG_Pos)#define USB_OTG_GOTGINT_IDCHNG_Pos (20U)#define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk#define USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)#define USB_OTG_GOTGINT_DBCDNE_Pos (19U)#define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk#define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)#define USB_OTG_GOTGINT_ADTOCHG_Pos (18U)#define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk#define USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)#define USB_OTG_GOTGINT_HNGDET_Pos (17U)#define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk#define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)#define USB_OTG_GOTGINT_HNSSCHG_Pos (9U)#define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk#define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)#define USB_OTG_GOTGINT_SRSSCHG_Pos (8U)#define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk#define USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos)#define USB_OTG_GOTGINT_SEDET_Pos (2U)#define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk#define USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos)#define USB_OTG_PCGCR_PHYSUSP_Pos (4U)#define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk#define USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos)#define USB_OTG_PCGCR_GATEHCLK_Pos (1U)#define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk#define USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos)#define USB_OTG_PCGCR_STPPCLK_Pos (0U)#define USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)#define USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)#define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk#define USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)#define USB_OTG_DCFG_PERSCHIVL_Pos (24U)#define USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos)#define USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos)#define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk#define USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos)#define USB_OTG_DCFG_PFIVL_Pos (11U)#define USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk#define USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_Pos (4U)#define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk#define USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)#define USB_OTG_DCFG_NZLSOHSK_Pos (2U)#define USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos)#define USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos)#define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk#define USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos)#define USB_OTG_DCFG_DSPD_Pos (0U)#define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk#define USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos)#define USB_OTG_HCFG_FSLSS_Pos (2U)#define USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)#define USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)#define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk#define USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)#define USB_OTG_HCFG_FSLSPCS_Pos (0U)#define USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk#define USB_OTG_GOTGCTL_OTGVER_Msk (0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos)#define USB_OTG_GOTGCTL_OTGVER_Pos (20U)#define USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk#define USB_OTG_GOTGCTL_BSESVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos)#define USB_OTG_GOTGCTL_BSESVLD_Pos (19U)#define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk#define USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos)#define USB_OTG_GOTGCTL_ASVLD_Pos (18U)#define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk#define USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)#define USB_OTG_GOTGCTL_DBCT_Pos (17U)#define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk#define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)#define USB_OTG_GOTGCTL_CIDSTS_Pos (16U)#define USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk#define USB_OTG_GOTGCTL_EHEN_Msk (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos)#define USB_OTG_GOTGCTL_EHEN_Pos (12U)#define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk#define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)#define USB_OTG_GOTGCTL_DHNPEN_Pos (11U)#define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk#define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)#define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U)#define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk#define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)#define USB_OTG_GOTGCTL_HNPRQ_Pos (9U)#define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk#define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)#define USB_OTG_GOTGCTL_HNGSCS_Pos (8U)#define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk#define USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos)#define USB_OTG_GOTGCTL_BVALOVAL_Pos (7U)#define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk#define USB_OTG_GOTGCTL_BVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos)#define USB_OTG_GOTGCTL_BVALOEN_Pos (6U)#define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk#define USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos)#define USB_OTG_GOTGCTL_AVALOVAL_Pos (5U)#define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk#define USB_OTG_GOTGCTL_AVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos)#define USB_OTG_GOTGCTL_AVALOEN_Pos (4U)#define USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk#define USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos)#define USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U)#define USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk#define USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos)#define USB_OTG_GOTGCTL_VBVALOEN_Pos (2U)#define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk#define USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)#define USB_OTG_GOTGCTL_SRQ_Pos (1U)#define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk#define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)#define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)#define ETH_DMACHRBAR_HRBAP ETH_DMACHRBAR_HRBAP_Msk#define ETH_DMACHRBAR_HRBAP_Msk (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos)#define ETH_DMACHRBAR_HRBAP_Pos (0U)#define ETH_DMACHTBAR_HTBAP ETH_DMACHTBAR_HTBAP_Msk#define ETH_DMACHTBAR_HTBAP_Msk (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos)#define ETH_DMACHTBAR_HTBAP_Pos (0U)#define ETH_DMACHRDR_HRDAP ETH_DMACHRDR_HRDAP_Msk#define ETH_DMACHRDR_HRDAP_Msk (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos)#define ETH_DMACHRDR_HRDAP_Pos (0U)#define ETH_DMACHTDR_HTDAP ETH_DMACHTDR_HTDAP_Msk#define ETH_DMACHTDR_HTDAP_Msk (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos)#define ETH_DMACHTDR_HTDAP_Pos (0U)#define ETH_DMAMFBOCR_MFC ETH_DMAMFBOCR_MFC_Msk#define ETH_DMAMFBOCR_MFC_Msk (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos)#define ETH_DMAMFBOCR_MFC_Pos (0U)#define ETH_DMAMFBOCR_OMFC ETH_DMAMFBOCR_OMFC_Msk#define ETH_DMAMFBOCR_OMFC_Msk (0x1UL << ETH_DMAMFBOCR_OMFC_Pos)#define ETH_DMAMFBOCR_OMFC_Pos (16U)#define ETH_DMAMFBOCR_MFA ETH_DMAMFBOCR_MFA_Msk#define ETH_DMAMFBOCR_MFA_Msk (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos)#define ETH_DMAMFBOCR_MFA_Pos (17U)#define ETH_DMAMFBOCR_OFOC ETH_DMAMFBOCR_OFOC_Msk#define ETH_DMAMFBOCR_OFOC_Msk (0x1UL << ETH_DMAMFBOCR_OFOC_Pos)#define ETH_DMAMFBOCR_OFOC_Pos (28U)#define ETH_DMAIER_TIE ETH_DMAIER_TIE_Msk#define ETH_DMAIER_TIE_Msk (0x1UL << ETH_DMAIER_TIE_Pos)#define ETH_DMAIER_TIE_Pos (0U)#define ETH_DMAIER_TPSIE ETH_DMAIER_TPSIE_Msk#define ETH_DMAIER_TPSIE_Msk (0x1UL << ETH_DMAIER_TPSIE_Pos)#define ETH_DMAIER_TPSIE_Pos (1U)#define ETH_DMAIER_TBUIE ETH_DMAIER_TBUIE_Msk#define ETH_DMAIER_TBUIE_Msk (0x1UL << ETH_DMAIER_TBUIE_Pos)#define ETH_DMAIER_TBUIE_Pos (2U)#define ETH_DMAIER_TJTIE ETH_DMAIER_TJTIE_Msk#define ETH_DMAIER_TJTIE_Msk (0x1UL << ETH_DMAIER_TJTIE_Pos)#define ETH_DMAIER_TJTIE_Pos (3U)#define ETH_DMAIER_ROIE ETH_DMAIER_ROIE_Msk#define ETH_DMAIER_ROIE_Msk (0x1UL << ETH_DMAIER_ROIE_Pos)#define ETH_DMAIER_ROIE_Pos (4U)#define ETH_DMAIER_TUIE ETH_DMAIER_TUIE_Msk#define ETH_DMAIER_TUIE_Msk (0x1UL << ETH_DMAIER_TUIE_Pos)#define ETH_DMAIER_TUIE_Pos (5U)#define ETH_DMAIER_RIE ETH_DMAIER_RIE_Msk#define ETH_DMAIER_RIE_Msk (0x1UL << ETH_DMAIER_RIE_Pos)#define ETH_DMAIER_RIE_Pos (6U)#define ETH_DMAIER_RBUIE ETH_DMAIER_RBUIE_Msk#define ETH_DMAIER_RBUIE_Msk (0x1UL << ETH_DMAIER_RBUIE_Pos)#define ETH_DMAIER_RBUIE_Pos (7U)#define ETH_DMAIER_RPSIE ETH_DMAIER_RPSIE_Msk#define ETH_DMAIER_RPSIE_Msk (0x1UL << ETH_DMAIER_RPSIE_Pos)#define ETH_DMAIER_RPSIE_Pos (8U)#define ETH_DMAIER_RWTIE ETH_DMAIER_RWTIE_Msk#define ETH_DMAIER_RWTIE_Msk (0x1UL << ETH_DMAIER_RWTIE_Pos)#define ETH_DMAIER_RWTIE_Pos (9U)#define ETH_DMAIER_ETIE ETH_DMAIER_ETIE_Msk#define ETH_DMAIER_ETIE_Msk (0x1UL << ETH_DMAIER_ETIE_Pos)#define ETH_DMAIER_ETIE_Pos (10U)#define ETH_DMAIER_FBEIE ETH_DMAIER_FBEIE_Msk#define ETH_DMAIER_FBEIE_Msk (0x1UL << ETH_DMAIER_FBEIE_Pos)#define ETH_DMAIER_FBEIE_Pos (13U)#define ETH_DMAIER_ERIE ETH_DMAIER_ERIE_Msk#define ETH_DMAIER_ERIE_Msk (0x1UL << ETH_DMAIER_ERIE_Pos)#define ETH_DMAIER_ERIE_Pos (14U)#define ETH_DMAIER_AISE ETH_DMAIER_AISE_Msk#define ETH_DMAIER_AISE_Msk (0x1UL << ETH_DMAIER_AISE_Pos)#define ETH_DMAIER_AISE_Pos (15U)#define ETH_DMAIER_NISE ETH_DMAIER_NISE_Msk#define ETH_DMAIER_NISE_Msk (0x1UL << ETH_DMAIER_NISE_Pos)#define ETH_DMAIER_NISE_Pos (16U)#define ETH_DMAOMR_SR ETH_DMAOMR_SR_Msk#define ETH_DMAOMR_SR_Msk (0x1UL << ETH_DMAOMR_SR_Pos)#define ETH_DMAOMR_SR_Pos (1U)#define ETH_DMAOMR_OSF ETH_DMAOMR_OSF_Msk#define ETH_DMAOMR_OSF_Msk (0x1UL << ETH_DMAOMR_OSF_Pos)#define ETH_DMAOMR_OSF_Pos (2U)#define ETH_DMAOMR_RTC_128Bytes 0x00000018U#define ETH_DMAOMR_RTC_96Bytes 0x00000010U#define ETH_DMAOMR_RTC_32Bytes 0x00000008U#define ETH_DMAOMR_RTC_64Bytes 0x00000000U#define ETH_DMAOMR_RTC ETH_DMAOMR_RTC_Msk#define ETH_DMAOMR_RTC_Msk (0x3UL << ETH_DMAOMR_RTC_Pos)#define ETH_DMAOMR_RTC_Pos (3U)#define ETH_DMAOMR_FUGF ETH_DMAOMR_FUGF_Msk#define ETH_DMAOMR_FUGF_Msk (0x1UL << ETH_DMAOMR_FUGF_Pos)#define ETH_DMAOMR_FUGF_Pos (6U)#define ETH_DMAOMR_FEF ETH_DMAOMR_FEF_Msk#define ETH_DMAOMR_FEF_Msk (0x1UL << ETH_DMAOMR_FEF_Pos)#define ETH_DMAOMR_FEF_Pos (7U)#define ETH_DMAOMR_ST ETH_DMAOMR_ST_Msk#define ETH_DMAOMR_ST_Msk (0x1UL << ETH_DMAOMR_ST_Pos)#define ETH_DMAOMR_ST_Pos (13U)#define ETH_DMAOMR_TTC_16Bytes 0x0001C000U#define ETH_DMAOMR_TTC_24Bytes 0x00018000U#define ETH_DMAOMR_TTC_32Bytes 0x00014000U#define ETH_DMAOMR_TTC_40Bytes 0x00010000U#define ETH_DMAOMR_TTC_256Bytes 0x0000C000U#define ETH_DMAOMR_TTC_192Bytes 0x00008000U#define ETH_DMAOMR_TTC_128Bytes 0x00004000U#define ETH_DMAOMR_TTC_64Bytes 0x00000000U#define ETH_DMAOMR_TTC ETH_DMAOMR_TTC_Msk#define ETH_DMAOMR_TTC_Msk (0x7UL << ETH_DMAOMR_TTC_Pos)#define ETH_DMAOMR_TTC_Pos (14U)#define ETH_DMAOMR_FTF ETH_DMAOMR_FTF_Msk#define ETH_DMAOMR_FTF_Msk (0x1UL << ETH_DMAOMR_FTF_Pos)#define ETH_DMAOMR_FTF_Pos (20U)#define ETH_DMAOMR_TSF ETH_DMAOMR_TSF_Msk#define ETH_DMAOMR_TSF_Msk (0x1UL << ETH_DMAOMR_TSF_Pos)#define ETH_DMAOMR_TSF_Pos (21U)#define ETH_DMAOMR_DFRF ETH_DMAOMR_DFRF_Msk#define ETH_DMAOMR_DFRF_Msk (0x1UL << ETH_DMAOMR_DFRF_Pos)#define ETH_DMAOMR_DFRF_Pos (24U)#define ETH_DMAOMR_RSF ETH_DMAOMR_RSF_Msk#define ETH_DMAOMR_RSF_Msk (0x1UL << ETH_DMAOMR_RSF_Pos)#define ETH_DMAOMR_RSF_Pos (25U)#define ETH_DMAOMR_DTCEFD ETH_DMAOMR_DTCEFD_Msk#define ETH_DMAOMR_DTCEFD_Msk (0x1UL << ETH_DMAOMR_DTCEFD_Pos)#define ETH_DMAOMR_DTCEFD_Pos (26U)#define ETH_DMASR_TS ETH_DMASR_TS_Msk#define ETH_DMASR_TS_Msk (0x1UL << ETH_DMASR_TS_Pos)#define ETH_DMASR_TS_Pos (0U)#define ETH_DMASR_TPSS ETH_DMASR_TPSS_Msk#define ETH_DMASR_TPSS_Msk (0x1UL << ETH_DMASR_TPSS_Pos)#define ETH_DMASR_TPSS_Pos (1U)#define ETH_DMASR_TBUS ETH_DMASR_TBUS_Msk#define ETH_DMASR_TBUS_Msk (0x1UL << ETH_DMASR_TBUS_Pos)#define ETH_DMASR_TBUS_Pos (2U)#define ETH_DMASR_TJTS ETH_DMASR_TJTS_Msk#define ETH_DMASR_TJTS_Msk (0x1UL << ETH_DMASR_TJTS_Pos)#define ETH_DMASR_TJTS_Pos (3U)#define ETH_DMASR_ROS ETH_DMASR_ROS_Msk#define ETH_DMASR_ROS_Msk (0x1UL << ETH_DMASR_ROS_Pos)#define ETH_DMASR_ROS_Pos (4U)#define ETH_DMASR_TUS ETH_DMASR_TUS_Msk#define ETH_DMASR_TUS_Msk (0x1UL << ETH_DMASR_TUS_Pos)#define ETH_DMASR_TUS_Pos (5U)#define ETH_DMASR_RS ETH_DMASR_RS_Msk#define ETH_DMASR_RS_Msk (0x1UL << ETH_DMASR_RS_Pos)#define ETH_DMASR_RS_Pos (6U)#define ETH_DMASR_RBUS ETH_DMASR_RBUS_Msk#define ETH_DMASR_RBUS_Msk (0x1UL << ETH_DMASR_RBUS_Pos)#define ETH_DMASR_RBUS_Pos (7U)#define ETH_DMASR_RPSS ETH_DMASR_RPSS_Msk#define ETH_DMASR_RPSS_Msk (0x1UL << ETH_DMASR_RPSS_Pos)#define ETH_DMASR_RPSS_Pos (8U)#define ETH_DMASR_RWTS ETH_DMASR_RWTS_Msk#define ETH_DMASR_RWTS_Msk (0x1UL << ETH_DMASR_RWTS_Pos)#define ETH_DMASR_RWTS_Pos (9U)#define ETH_DMASR_ETS ETH_DMASR_ETS_Msk#define ETH_DMASR_ETS_Msk (0x1UL << ETH_DMASR_ETS_Pos)#define ETH_DMASR_ETS_Pos (10U)#define ETH_DMASR_FBES ETH_DMASR_FBES_Msk#define ETH_DMASR_FBES_Msk (0x1UL << ETH_DMASR_FBES_Pos)#define ETH_DMASR_FBES_Pos (13U)#define ETH_DMASR_ERS ETH_DMASR_ERS_Msk#define ETH_DMASR_ERS_Msk (0x1UL << ETH_DMASR_ERS_Pos)#define ETH_DMASR_ERS_Pos (14U)#define ETH_DMASR_AIS ETH_DMASR_AIS_Msk#define ETH_DMASR_AIS_Msk (0x1UL << ETH_DMASR_AIS_Pos)#define ETH_DMASR_AIS_Pos (15U)#define ETH_DMASR_NIS ETH_DMASR_NIS_Msk#define ETH_DMASR_NIS_Msk (0x1UL << ETH_DMASR_NIS_Pos)#define ETH_DMASR_NIS_Pos (16U)#define ETH_DMASR_RPS_Queuing ETH_DMASR_RPS_Queuing_Msk#define ETH_DMASR_RPS_Queuing_Msk (0x7UL << ETH_DMASR_RPS_Queuing_Pos)#define ETH_DMASR_RPS_Queuing_Pos (17U)#define ETH_DMASR_RPS_Closing ETH_DMASR_RPS_Closing_Msk#define ETH_DMASR_RPS_Closing_Msk (0x5UL << ETH_DMASR_RPS_Closing_Pos)#define ETH_DMASR_RPS_Closing_Pos (17U)#define ETH_DMASR_RPS_Suspended ETH_DMASR_RPS_Suspended_Msk#define ETH_DMASR_RPS_Suspended_Msk (0x1UL << ETH_DMASR_RPS_Suspended_Pos)#define ETH_DMASR_RPS_Suspended_Pos (19U)#define ETH_DMASR_RPS_Waiting ETH_DMASR_RPS_Waiting_Msk#define ETH_DMASR_RPS_Waiting_Msk (0x3UL << ETH_DMASR_RPS_Waiting_Pos)#define ETH_DMASR_RPS_Waiting_Pos (17U)#define ETH_DMASR_RPS_Fetching ETH_DMASR_RPS_Fetching_Msk#define ETH_DMASR_RPS_Fetching_Msk (0x1UL << ETH_DMASR_RPS_Fetching_Pos)#define ETH_DMASR_RPS_Fetching_Pos (17U)#define ETH_DMASR_RPS_Stopped 0x00000000U#define ETH_DMASR_RPS ETH_DMASR_RPS_Msk#define ETH_DMASR_RPS_Msk (0x7UL << ETH_DMASR_RPS_Pos)#define ETH_DMASR_RPS_Pos (17U)#define ETH_DMASR_TPS_Closing ETH_DMASR_TPS_Closing_Msk#define ETH_DMASR_TPS_Closing_Msk (0x7UL << ETH_DMASR_TPS_Closing_Pos)#define ETH_DMASR_TPS_Closing_Pos (20U)#define ETH_DMASR_TPS_Suspended ETH_DMASR_TPS_Suspended_Msk#define ETH_DMASR_TPS_Suspended_Msk (0x3UL << ETH_DMASR_TPS_Suspended_Pos)#define ETH_DMASR_TPS_Suspended_Pos (21U)#define ETH_DMASR_TPS_Reading ETH_DMASR_TPS_Reading_Msk#define ETH_DMASR_TPS_Reading_Msk (0x3UL << ETH_DMASR_TPS_Reading_Pos)#define ETH_DMASR_TPS_Reading_Pos (20U)#define ETH_DMASR_TPS_Waiting ETH_DMASR_TPS_Waiting_Msk#define ETH_DMASR_TPS_Waiting_Msk (0x1UL << ETH_DMASR_TPS_Waiting_Pos)#define ETH_DMASR_TPS_Waiting_Pos (21U)#define ETH_DMASR_TPS_Fetching ETH_DMASR_TPS_Fetching_Msk#define ETH_DMASR_TPS_Fetching_Msk (0x1UL << ETH_DMASR_TPS_Fetching_Pos)#define ETH_DMASR_TPS_Fetching_Pos (20U)#define ETH_DMASR_TPS_Stopped 0x00000000U#define ETH_DMASR_TPS ETH_DMASR_TPS_Msk#define ETH_DMASR_TPS_Msk (0x7UL << ETH_DMASR_TPS_Pos)#define ETH_DMASR_TPS_Pos (20U)#define ETH_DMASR_EBS_DataTransfTx ETH_DMASR_EBS_DataTransfTx_Msk#define ETH_DMASR_EBS_DataTransfTx_Msk (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos)#define ETH_DMASR_EBS_DataTransfTx_Pos (23U)#define ETH_DMASR_EBS_ReadTransf ETH_DMASR_EBS_ReadTransf_Msk#define ETH_DMASR_EBS_ReadTransf_Msk (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos)#define ETH_DMASR_EBS_ReadTransf_Pos (24U)#define ETH_DMASR_EBS_DescAccess ETH_DMASR_EBS_DescAccess_Msk#define ETH_DMASR_EBS_DescAccess_Msk (0x1UL << ETH_DMASR_EBS_DescAccess_Pos)#define ETH_DMASR_EBS_DescAccess_Pos (25U)#define ETH_DMASR_EBS ETH_DMASR_EBS_Msk#define ETH_DMASR_EBS_Msk (0x7UL << ETH_DMASR_EBS_Pos)#define ETH_DMASR_EBS_Pos (23U)#define ETH_DMASR_MMCS ETH_DMASR_MMCS_Msk#define ETH_DMASR_MMCS_Msk (0x1UL << ETH_DMASR_MMCS_Pos)#define ETH_DMASR_MMCS_Pos (27U)#define ETH_DMASR_PMTS ETH_DMASR_PMTS_Msk#define ETH_DMASR_PMTS_Msk (0x1UL << ETH_DMASR_PMTS_Pos)#define ETH_DMASR_PMTS_Pos (28U)#define ETH_DMASR_TSTS ETH_DMASR_TSTS_Msk#define ETH_DMASR_TSTS_Msk (0x1UL << ETH_DMASR_TSTS_Pos)#define ETH_DMASR_TSTS_Pos (29U)#define ETH_DMATDLAR_STL ETH_DMATDLAR_STL_Msk#define ETH_DMATDLAR_STL_Msk (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos)#define ETH_DMATDLAR_STL_Pos (0U)#define ETH_DMARDLAR_SRL ETH_DMARDLAR_SRL_Msk#define ETH_DMARDLAR_SRL_Msk (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos)#define ETH_DMARDLAR_SRL_Pos (0U)#define ETH_DMARPDR_RPD ETH_DMARPDR_RPD_Msk#define ETH_DMARPDR_RPD_Msk (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos)#define ETH_DMARPDR_RPD_Pos (0U)#define ETH_DMATPDR_TPD ETH_DMATPDR_TPD_Msk#define ETH_DMATPDR_TPD_Msk (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos)#define ETH_DMATPDR_TPD_Pos (0U)#define ETH_DMABMR_SR ETH_DMABMR_SR_Msk#define ETH_DMABMR_SR_Msk (0x1UL << ETH_DMABMR_SR_Pos)#define ETH_DMABMR_SR_Pos (0U)#define ETH_DMABMR_DA ETH_DMABMR_DA_Msk#define ETH_DMABMR_DA_Msk (0x1UL << ETH_DMABMR_DA_Pos)#define ETH_DMABMR_DA_Pos (1U)#define ETH_DMABMR_DSL ETH_DMABMR_DSL_Msk#define ETH_DMABMR_DSL_Msk (0x1FUL << ETH_DMABMR_DSL_Pos)#define ETH_DMABMR_DSL_Pos (2U)#define ETH_DMABMR_EDE ETH_DMABMR_EDE_Msk#define ETH_DMABMR_EDE_Msk (0x1UL << ETH_DMABMR_EDE_Pos)#define ETH_DMABMR_EDE_Pos (7U)#define ETH_DMABMR_PBL_4xPBL_128Beat 0x01002000U#define ETH_DMABMR_PBL_4xPBL_64Beat 0x01001000U#define ETH_DMABMR_PBL_4xPBL_32Beat 0x01000800U#define ETH_DMABMR_PBL_4xPBL_16Beat 0x01000400U#define ETH_DMABMR_PBL_4xPBL_8Beat 0x01000200U#define ETH_DMABMR_PBL_4xPBL_4Beat 0x01000100U#define ETH_DMABMR_PBL_32Beat 0x00002000U#define ETH_DMABMR_PBL_16Beat 0x00001000U#define ETH_DMABMR_PBL_8Beat 0x00000800U#define ETH_DMABMR_PBL_4Beat 0x00000400U#define ETH_DMABMR_PBL_2Beat 0x00000200U#define ETH_DMABMR_PBL_1Beat 0x00000100U#define ETH_DMABMR_PBL ETH_DMABMR_PBL_Msk#define ETH_DMABMR_PBL_Msk (0x3FUL << ETH_DMABMR_PBL_Pos)#define ETH_DMABMR_PBL_Pos (8U)#define ETH_DMABMR_RTPR_4_1 0x0000C000U#define ETH_DMABMR_RTPR_3_1 0x00008000U#define ETH_DMABMR_RTPR_2_1 0x00004000U#define ETH_DMABMR_RTPR_1_1 0x00000000U#define ETH_DMABMR_RTPR ETH_DMABMR_RTPR_Msk#define ETH_DMABMR_RTPR_Msk (0x3UL << ETH_DMABMR_RTPR_Pos)#define ETH_DMABMR_RTPR_Pos (14U)#define ETH_DMABMR_FB ETH_DMABMR_FB_Msk#define ETH_DMABMR_FB_Msk (0x1UL << ETH_DMABMR_FB_Pos)#define ETH_DMABMR_FB_Pos (16U)#define ETH_DMABMR_RDP_4xPBL_128Beat 0x01400000U#define ETH_DMABMR_RDP_4xPBL_64Beat 0x01200000U#define ETH_DMABMR_RDP_4xPBL_32Beat 0x01100000U#define ETH_DMABMR_RDP_4xPBL_16Beat 0x01080000U#define ETH_DMABMR_RDP_4xPBL_8Beat 0x01040000U#define ETH_DMABMR_RDP_4xPBL_4Beat 0x01020000U#define ETH_DMABMR_RDP_32Beat 0x00400000U#define ETH_DMABMR_RDP_16Beat 0x00200000U#define ETH_DMABMR_RDP_8Beat 0x00100000U#define ETH_DMABMR_RDP_4Beat 0x00080000U#define ETH_DMABMR_RDP_2Beat 0x00040000U#define ETH_DMABMR_RDP_1Beat 0x00020000U#define ETH_DMABMR_RDP ETH_DMABMR_RDP_Msk#define ETH_DMABMR_RDP_Msk (0x3FUL << ETH_DMABMR_RDP_Pos)#define ETH_DMABMR_RDP_Pos (17U)#define ETH_DMABMR_USP ETH_DMABMR_USP_Msk#define ETH_DMABMR_USP_Msk (0x1UL << ETH_DMABMR_USP_Pos)#define ETH_DMABMR_USP_Pos (23U)#define ETH_DMABMR_FPM ETH_DMABMR_FPM_Msk#define ETH_DMABMR_FPM_Msk (0x1UL << ETH_DMABMR_FPM_Pos)#define ETH_DMABMR_FPM_Pos (24U)#define ETH_DMABMR_AAB ETH_DMABMR_AAB_Msk#define ETH_DMABMR_AAB_Msk (0x1UL << ETH_DMABMR_AAB_Pos)#define ETH_DMABMR_AAB_Pos (25U)#define ETH_DMABMR_MB ETH_DMABMR_MB_Msk#define ETH_DMABMR_MB_Msk (0x1UL << ETH_DMABMR_MB_Pos)#define ETH_DMABMR_MB_Pos (26U)#define ETH_PTPPPSCR_PPSFREQ ETH_PTPPPSCR_PPSFREQ_Msk#define ETH_PTPPPSCR_PPSFREQ_Msk (0x0FUL << ETH_PTPPPSCR_PPSFREQ_Pos)#define ETH_PTPPPSCR_PPSFREQ_Pos (0U)#define ETH_PTPTSSR_TSSO ETH_PTPTSSR_TSSO_Msk#define ETH_PTPTSSR_TSSO_Msk (0x1UL << ETH_PTPTSSR_TSSO_Pos)#define ETH_PTPTSSR_TSSO_Pos (4U)#define ETH_PTPTSSR_TSTTR ETH_PTPTSSR_TSTTR_Msk#define ETH_PTPTSSR_TSTTR_Msk (0x1UL << ETH_PTPTSSR_TSTTR_Pos)#define ETH_PTPTSSR_TSTTR_Pos (5U)#define ETH_PTPTTLR_TTSL ETH_PTPTTLR_TTSL_Msk#define ETH_PTPTTLR_TTSL_Msk (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos)#define ETH_PTPTTLR_TTSL_Pos (0U)#define ETH_PTPTTHR_TTSH ETH_PTPTTHR_TTSH_Msk#define ETH_PTPTTHR_TTSH_Msk (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos)#define ETH_PTPTTHR_TTSH_Pos (0U)#define ETH_PTPTSAR_TSA ETH_PTPTSAR_TSA_Msk#define ETH_PTPTSAR_TSA_Msk (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos)#define ETH_PTPTSAR_TSA_Pos (0U)#define ETH_PTPTSLUR_TSUSS ETH_PTPTSLUR_TSUSS_Msk#define ETH_PTPTSLUR_TSUSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos)#define ETH_PTPTSLUR_TSUSS_Pos (0U)#define ETH_PTPTSLUR_TSUPNS ETH_PTPTSLUR_TSUPNS_Msk#define ETH_PTPTSLUR_TSUPNS_Msk (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos)#define ETH_PTPTSLUR_TSUPNS_Pos (31U)#define ETH_PTPTSHUR_TSUS ETH_PTPTSHUR_TSUS_Msk#define ETH_PTPTSHUR_TSUS_Msk (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos)#define ETH_PTPTSHUR_TSUS_Pos (0U)#define ETH_PTPTSLR_STSS ETH_PTPTSLR_STSS_Msk#define ETH_PTPTSLR_STSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos)#define ETH_PTPTSLR_STSS_Pos (0U)#define ETH_PTPTSLR_STPNS ETH_PTPTSLR_STPNS_Msk#define ETH_PTPTSLR_STPNS_Msk (0x1UL << ETH_PTPTSLR_STPNS_Pos)#define ETH_PTPTSLR_STPNS_Pos (31U)#define ETH_PTPTSHR_STS ETH_PTPTSHR_STS_Msk#define ETH_PTPTSHR_STS_Msk (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos)#define ETH_PTPTSHR_STS_Pos (0U)#define ETH_PTPSSIR_STSSI ETH_PTPSSIR_STSSI_Msk#define ETH_PTPSSIR_STSSI_Msk (0xFFUL << ETH_PTPSSIR_STSSI_Pos)#define ETH_PTPSSIR_STSSI_Pos (0U)#define ETH_PTPTSCR_TSE ETH_PTPTSCR_TSE_Msk#define ETH_PTPTSCR_TSE_Msk (0x1UL << ETH_PTPTSCR_TSE_Pos)#define ETH_PTPTSCR_TSE_Pos (0U)#define ETH_PTPTSCR_TSFCU ETH_PTPTSCR_TSFCU_Msk#define ETH_PTPTSCR_TSFCU_Msk (0x1UL << ETH_PTPTSCR_TSFCU_Pos)#define ETH_PTPTSCR_TSFCU_Pos (1U)#define ETH_PTPTSCR_TSSTI ETH_PTPTSCR_TSSTI_Msk#define ETH_PTPTSCR_TSSTI_Msk (0x1UL << ETH_PTPTSCR_TSSTI_Pos)#define ETH_PTPTSCR_TSSTI_Pos (2U)#define ETH_PTPTSCR_TSSTU ETH_PTPTSCR_TSSTU_Msk#define ETH_PTPTSCR_TSSTU_Msk (0x1UL << ETH_PTPTSCR_TSSTU_Pos)#define ETH_PTPTSCR_TSSTU_Pos (3U)#define ETH_PTPTSCR_TSITE ETH_PTPTSCR_TSITE_Msk#define ETH_PTPTSCR_TSITE_Msk (0x1UL << ETH_PTPTSCR_TSITE_Pos)#define ETH_PTPTSCR_TSITE_Pos (4U)#define ETH_PTPTSCR_TSARU ETH_PTPTSCR_TSARU_Msk#define ETH_PTPTSCR_TSARU_Msk (0x1UL << ETH_PTPTSCR_TSARU_Pos)#define ETH_PTPTSCR_TSARU_Pos (5U)#define ETH_PTPTSCR_TSSARFE ETH_PTPTSCR_TSSARFE_Msk#define ETH_PTPTSCR_TSSARFE_Msk (0x1UL << ETH_PTPTSCR_TSSARFE_Pos)#define ETH_PTPTSCR_TSSARFE_Pos (8U)#define ETH_PTPTSCR_TSSSR ETH_PTPTSCR_TSSSR_Msk#define ETH_PTPTSCR_TSSSR_Msk (0x1UL << ETH_PTPTSCR_TSSSR_Pos)#define ETH_PTPTSCR_TSSSR_Pos (9U)#define ETH_PTPTSCR_TSPTPPSV2E ETH_PTPTSCR_TSPTPPSV2E_Msk#define ETH_PTPTSCR_TSPTPPSV2E_Msk (0x1UL << ETH_PTPTSCR_TSPTPPSV2E_Pos)#define ETH_PTPTSCR_TSPTPPSV2E_Pos (10U)#define ETH_PTPTSCR_TSSPTPOEFE ETH_PTPTSCR_TSSPTPOEFE_Msk#define ETH_PTPTSCR_TSSPTPOEFE_Msk (0x1UL << ETH_PTPTSCR_TSSPTPOEFE_Pos)#define ETH_PTPTSCR_TSSPTPOEFE_Pos (11U)#define ETH_PTPTSCR_TSSIPV6FE ETH_PTPTSCR_TSSIPV6FE_Msk#define ETH_PTPTSCR_TSSIPV6FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV6FE_Pos)#define ETH_PTPTSCR_TSSIPV6FE_Pos (12U)#define ETH_PTPTSCR_TSSIPV4FE ETH_PTPTSCR_TSSIPV4FE_Msk#define ETH_PTPTSCR_TSSIPV4FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV4FE_Pos)#define ETH_PTPTSCR_TSSIPV4FE_Pos (13U)#define ETH_PTPTSCR_TSSEME ETH_PTPTSCR_TSSEME_Msk#define ETH_PTPTSCR_TSSEME_Msk (0x1UL << ETH_PTPTSCR_TSSEME_Pos)#define ETH_PTPTSCR_TSSEME_Pos (14U)#define ETH_PTPTSCR_TSSMRME ETH_PTPTSCR_TSSMRME_Msk#define ETH_PTPTSCR_TSSMRME_Msk (0x1UL << ETH_PTPTSCR_TSSMRME_Pos)#define ETH_PTPTSCR_TSSMRME_Pos (15U)#define ETH_PTPTSCR_TSCNT ETH_PTPTSCR_TSCNT_Msk#define ETH_PTPTSCR_TSCNT_Msk (0x3UL << ETH_PTPTSCR_TSCNT_Pos)#define ETH_PTPTSCR_TSCNT_Pos (16U)#define ETH_PTPTSCR_TSPFFMAE ETH_PTPTSCR_TSPFFMAE_Msk#define ETH_PTPTSCR_TSPFFMAE_Msk (0x1UL << ETH_PTPTSCR_TSPFFMAE_Pos)#define ETH_PTPTSCR_TSPFFMAE_Pos (18U)#define ETH_MMCRGUFCR_RGUFC ETH_MMCRGUFCR_RGUFC_Msk#define ETH_MMCRGUFCR_RGUFC_Msk (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos)#define ETH_MMCRGUFCR_RGUFC_Pos (0U)#define ETH_MMCRFAECR_RFAEC ETH_MMCRFAECR_RFAEC_Msk#define ETH_MMCRFAECR_RFAEC_Msk (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos)#define ETH_MMCRFAECR_RFAEC_Pos (0U)#define ETH_MMCRFCECR_RFCEC ETH_MMCRFCECR_RFCEC_Msk#define ETH_MMCRFCECR_RFCEC_Msk (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos)#define ETH_MMCRFCECR_RFCEC_Pos (0U)#define ETH_MMCTGFCR_TGFC ETH_MMCTGFCR_TGFC_Msk#define ETH_MMCTGFCR_TGFC_Msk (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos)#define ETH_MMCTGFCR_TGFC_Pos (0U)#define ETH_MMCTGFMSCCR_TGFMSCC ETH_MMCTGFMSCCR_TGFMSCC_Msk#define ETH_MMCTGFMSCCR_TGFMSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos)#define ETH_MMCTGFMSCCR_TGFMSCC_Pos (0U)#define ETH_MMCTGFSCCR_TGFSCC ETH_MMCTGFSCCR_TGFSCC_Msk#define ETH_MMCTGFSCCR_TGFSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos)#define ETH_MMCTGFSCCR_TGFSCC_Pos (0U)#define ETH_MMCTIMR_TGFSCM ETH_MMCTIMR_TGFSCM_Msk#define ETH_MMCTIMR_TGFSCM_Msk (0x1UL << ETH_MMCTIMR_TGFSCM_Pos)#define ETH_MMCTIMR_TGFSCM_Pos (14U)#define ETH_MMCTIMR_TGFMSCM ETH_MMCTIMR_TGFMSCM_Msk#define ETH_MMCTIMR_TGFMSCM_Msk (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos)#define ETH_MMCTIMR_TGFMSCM_Pos (15U)#define ETH_MMCTIMR_TGFM ETH_MMCTIMR_TGFM_Msk#define ETH_MMCTIMR_TGFM_Msk (0x1UL << ETH_MMCTIMR_TGFM_Pos)#define ETH_MMCTIMR_TGFM_Pos (21U)#define ETH_MMCRIMR_RFCEM ETH_MMCRIMR_RFCEM_Msk#define ETH_MMCRIMR_RFCEM_Msk (0x1UL << ETH_MMCRIMR_RFCEM_Pos)#define ETH_MMCRIMR_RFCEM_Pos (5U)#define ETH_MMCRIMR_RFAEM ETH_MMCRIMR_RFAEM_Msk#define ETH_MMCRIMR_RFAEM_Msk (0x1UL << ETH_MMCRIMR_RFAEM_Pos)#define ETH_MMCRIMR_RFAEM_Pos (6U)#define ETH_MMCRIMR_RGUFM ETH_MMCRIMR_RGUFM_Msk#define ETH_MMCRIMR_RGUFM_Msk (0x1UL << ETH_MMCRIMR_RGUFM_Pos)#define ETH_MMCRIMR_RGUFM_Pos (17U)#define ETH_MMCTIR_TGFSCS ETH_MMCTIR_TGFSCS_Msk#define ETH_MMCTIR_TGFSCS_Msk (0x1UL << ETH_MMCTIR_TGFSCS_Pos)#define ETH_MMCTIR_TGFSCS_Pos (14U)#define ETH_MMCTIR_TGFMSCS ETH_MMCTIR_TGFMSCS_Msk#define ETH_MMCTIR_TGFMSCS_Msk (0x1UL << ETH_MMCTIR_TGFMSCS_Pos)#define ETH_MMCTIR_TGFMSCS_Pos (15U)#define ETH_MMCTIR_TGFS ETH_MMCTIR_TGFS_Msk#define ETH_MMCTIR_TGFS_Msk (0x1UL << ETH_MMCTIR_TGFS_Pos)#define ETH_MMCTIR_TGFS_Pos (21U)#define ETH_MMCRIR_RFCES ETH_MMCRIR_RFCES_Msk#define ETH_MMCRIR_RFCES_Msk (0x1UL << ETH_MMCRIR_RFCES_Pos)#define ETH_MMCRIR_RFCES_Pos (5U)#define ETH_MMCRIR_RFAES ETH_MMCRIR_RFAES_Msk#define ETH_MMCRIR_RFAES_Msk (0x1UL << ETH_MMCRIR_RFAES_Pos)#define ETH_MMCRIR_RFAES_Pos (6U)#define ETH_MMCRIR_RGUFS ETH_MMCRIR_RGUFS_Msk#define ETH_MMCRIR_RGUFS_Msk (0x1UL << ETH_MMCRIR_RGUFS_Pos)#define ETH_MMCRIR_RGUFS_Pos (17U)#define ETH_MMCCR_CR ETH_MMCCR_CR_Msk#define ETH_MMCCR_CR_Msk (0x1UL << ETH_MMCCR_CR_Pos)#define ETH_MMCCR_CR_Pos (0U)#define ETH_MMCCR_CSR ETH_MMCCR_CSR_Msk#define ETH_MMCCR_CSR_Msk (0x1UL << ETH_MMCCR_CSR_Pos)#define ETH_MMCCR_CSR_Pos (1U)#define ETH_MMCCR_ROR ETH_MMCCR_ROR_Msk#define ETH_MMCCR_ROR_Msk (0x1UL << ETH_MMCCR_ROR_Pos)#define ETH_MMCCR_ROR_Pos (2U)#define ETH_MMCCR_MCF ETH_MMCCR_MCF_Msk#define ETH_MMCCR_MCF_Msk (0x1UL << ETH_MMCCR_MCF_Pos)#define ETH_MMCCR_MCF_Pos (3U)#define ETH_MMCCR_MCP ETH_MMCCR_MCP_Msk#define ETH_MMCCR_MCP_Msk (0x1UL << ETH_MMCCR_MCP_Pos)#define ETH_MMCCR_MCP_Pos (4U)#define ETH_MMCCR_MCFHP ETH_MMCCR_MCFHP_Msk#define ETH_MMCCR_MCFHP_Msk (0x1UL << ETH_MMCCR_MCFHP_Pos)#define ETH_MMCCR_MCFHP_Pos (5U)#define ETH_MACA3LR_MACA3L ETH_MACA3LR_MACA3L_Msk#define ETH_MACA3LR_MACA3L_Msk (0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos)#define ETH_MACA3LR_MACA3L_Pos (0U)#define ETH_MACA3HR_MACA3H ETH_MACA3HR_MACA3H_Msk#define ETH_MACA3HR_MACA3H_Msk (0xFFFFUL << ETH_MACA3HR_MACA3H_Pos)#define ETH_MACA3HR_MACA3H_Pos (0U)#define ETH_MACA3HR_MBC_LBits7_0 0x01000000U#define ETH_MACA3HR_MBC_LBits15_8 0x02000000U#define ETH_MACA3HR_MBC_LBits23_16 0x04000000U#define ETH_MACA3HR_MBC_LBits31_24 0x08000000U#define ETH_MACA3HR_MBC_HBits7_0 0x10000000U#define ETH_MACA3HR_MBC_HBits15_8 0x20000000U#define ETH_MACA3HR_MBC ETH_MACA3HR_MBC_Msk#define ETH_MACA3HR_MBC_Msk (0x3FUL << ETH_MACA3HR_MBC_Pos)#define ETH_MACA3HR_MBC_Pos (24U)#define ETH_MACA3HR_SA ETH_MACA3HR_SA_Msk#define ETH_MACA3HR_SA_Msk (0x1UL << ETH_MACA3HR_SA_Pos)#define ETH_MACA3HR_SA_Pos (30U)#define ETH_MACA3HR_AE ETH_MACA3HR_AE_Msk#define ETH_MACA3HR_AE_Msk (0x1UL << ETH_MACA3HR_AE_Pos)#define ETH_MACA3HR_AE_Pos (31U)#define ETH_MACA2LR_MACA2L ETH_MACA2LR_MACA2L_Msk#define ETH_MACA2LR_MACA2L_Msk (0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos)#define ETH_MACA2LR_MACA2L_Pos (0U)#define ETH_MACA2HR_MACA2H ETH_MACA2HR_MACA2H_Msk#define ETH_MACA2HR_MACA2H_Msk (0xFFFFUL << ETH_MACA2HR_MACA2H_Pos)#define ETH_MACA2HR_MACA2H_Pos (0U)#define ETH_MACA2HR_MBC_LBits7_0 0x01000000U#define ETH_MACA2HR_MBC_LBits15_8 0x02000000U#define ETH_MACA2HR_MBC_LBits23_16 0x04000000U#define ETH_MACA2HR_MBC_LBits31_24 0x08000000U#define ETH_MACA2HR_MBC_HBits7_0 0x10000000U#define ETH_MACA2HR_MBC_HBits15_8 0x20000000U#define ETH_MACA2HR_MBC ETH_MACA2HR_MBC_Msk#define ETH_MACA2HR_MBC_Msk (0x3FUL << ETH_MACA2HR_MBC_Pos)#define ETH_MACA2HR_MBC_Pos (24U)#define ETH_MACA2HR_SA ETH_MACA2HR_SA_Msk#define ETH_MACA2HR_SA_Msk (0x1UL << ETH_MACA2HR_SA_Pos)#define ETH_MACA2HR_SA_Pos (30U)#define ETH_MACA2HR_AE ETH_MACA2HR_AE_Msk#define ETH_MACA2HR_AE_Msk (0x1UL << ETH_MACA2HR_AE_Pos)#define ETH_MACA2HR_AE_Pos (31U)#define ETH_MACA1LR_MACA1L ETH_MACA1LR_MACA1L_Msk#define ETH_MACA1LR_MACA1L_Msk (0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos)#define ETH_MACA1LR_MACA1L_Pos (0U)#define ETH_MACA1HR_MACA1H ETH_MACA1HR_MACA1H_Msk#define ETH_MACA1HR_MACA1H_Msk (0xFFFFUL << ETH_MACA1HR_MACA1H_Pos)#define ETH_MACA1HR_MACA1H_Pos (0U)#define ETH_MACA1HR_MBC_LBits7_0 0x01000000U#define ETH_MACA1HR_MBC_LBits15_8 0x02000000U#define ETH_MACA1HR_MBC_LBits23_16 0x04000000U#define ETH_MACA1HR_MBC_LBits31_24 0x08000000U#define ETH_MACA1HR_MBC_HBits7_0 0x10000000U#define ETH_MACA1HR_MBC_HBits15_8 0x20000000U#define ETH_MACA1HR_MBC ETH_MACA1HR_MBC_Msk#define ETH_MACA1HR_MBC_Msk (0x3FUL << ETH_MACA1HR_MBC_Pos)#define ETH_MACA1HR_MBC_Pos (24U)#define ETH_MACA1HR_SA ETH_MACA1HR_SA_Msk#define ETH_MACA1HR_SA_Msk (0x1UL << ETH_MACA1HR_SA_Pos)#define ETH_MACA1HR_SA_Pos (30U)#define ETH_MACA1HR_AE ETH_MACA1HR_AE_Msk#define ETH_MACA1HR_AE_Msk (0x1UL << ETH_MACA1HR_AE_Pos)#define ETH_MACA1HR_AE_Pos (31U)#define ETH_MACA0LR_MACA0L ETH_MACA0LR_MACA0L_Msk#define ETH_MACA0LR_MACA0L_Msk (0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos)#define ETH_MACA0LR_MACA0L_Pos (0U)#define ETH_MACA0HR_MACA0H ETH_MACA0HR_MACA0H_Msk#define ETH_MACA0HR_MACA0H_Msk (0xFFFFUL << ETH_MACA0HR_MACA0H_Pos)#define ETH_MACA0HR_MACA0H_Pos (0U)#define ETH_MACIMR_PMTIM ETH_MACIMR_PMTIM_Msk#define ETH_MACIMR_PMTIM_Msk (0x1UL << ETH_MACIMR_PMTIM_Pos)#define ETH_MACIMR_PMTIM_Pos (3U)#define ETH_MACIMR_TSTIM ETH_MACIMR_TSTIM_Msk#define ETH_MACIMR_TSTIM_Msk (0x1UL << ETH_MACIMR_TSTIM_Pos)#define ETH_MACIMR_TSTIM_Pos (9U)#define ETH_MACSR_PMTS ETH_MACSR_PMTS_Msk#define ETH_MACSR_PMTS_Msk (0x1UL << ETH_MACSR_PMTS_Pos)#define ETH_MACSR_PMTS_Pos (3U)#define ETH_MACSR_MMCS ETH_MACSR_MMCS_Msk#define ETH_MACSR_MMCS_Msk (0x1UL << ETH_MACSR_MMCS_Pos)#define ETH_MACSR_MMCS_Pos (4U)#define ETH_MACSR_MMMCRS ETH_MACSR_MMMCRS_Msk#define ETH_MACSR_MMMCRS_Msk (0x1UL << ETH_MACSR_MMMCRS_Pos)#define ETH_MACSR_MMMCRS_Pos (5U)#define ETH_MACSR_MMCTS ETH_MACSR_MMCTS_Msk#define ETH_MACSR_MMCTS_Msk (0x1UL << ETH_MACSR_MMCTS_Pos)#define ETH_MACSR_MMCTS_Pos (6U)#define ETH_MACSR_TSTS ETH_MACSR_TSTS_Msk#define ETH_MACSR_TSTS_Msk (0x1UL << ETH_MACSR_TSTS_Pos)#define ETH_MACSR_TSTS_Pos (9U)#define ETH_MACDBGR_MMRPEA ETH_MACDBGR_MMRPEA_Msk#define ETH_MACDBGR_MMRPEA_Msk (0x1UL << ETH_MACDBGR_MMRPEA_Pos)#define ETH_MACDBGR_MMRPEA_Pos (0U)#define ETH_MACDBGR_MSFRWCS_0 (0x1UL << ETH_MACDBGR_MSFRWCS_Pos)#define ETH_MACDBGR_MSFRWCS_1 (0x2UL << ETH_MACDBGR_MSFRWCS_Pos)#define ETH_MACDBGR_MSFRWCS ETH_MACDBGR_MSFRWCS_Msk#define ETH_MACDBGR_MSFRWCS_Msk (0x3UL << ETH_MACDBGR_MSFRWCS_Pos)#define ETH_MACDBGR_MSFRWCS_Pos (1U)#define ETH_MACDBGR_RFWRA ETH_MACDBGR_RFWRA_Msk#define ETH_MACDBGR_RFWRA_Msk (0x1UL << ETH_MACDBGR_RFWRA_Pos)#define ETH_MACDBGR_RFWRA_Pos (4U)#define ETH_MACDBGR_RFRCS_IDLE 0x00000000U#define ETH_MACDBGR_RFRCS_DATAREADING ETH_MACDBGR_RFRCS_DATAREADING_Msk#define ETH_MACDBGR_RFRCS_DATAREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos)#define ETH_MACDBGR_RFRCS_DATAREADING_Pos (5U)#define ETH_MACDBGR_RFRCS_STATUSREADING ETH_MACDBGR_RFRCS_STATUSREADING_Msk#define ETH_MACDBGR_RFRCS_STATUSREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos)#define ETH_MACDBGR_RFRCS_STATUSREADING_Pos (6U)#define ETH_MACDBGR_RFRCS_FLUSHING ETH_MACDBGR_RFRCS_FLUSHING_Msk#define ETH_MACDBGR_RFRCS_FLUSHING_Msk (0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos)#define ETH_MACDBGR_RFRCS_FLUSHING_Pos (5U)#define ETH_MACDBGR_RFRCS ETH_MACDBGR_RFRCS_Msk#define ETH_MACDBGR_RFRCS_Msk (0x3UL << ETH_MACDBGR_RFRCS_Pos)#define ETH_MACDBGR_RFRCS_Pos (5U)#define ETH_MACDBGR_RFFL_EMPTY 0x00000000U#define ETH_MACDBGR_RFFL_BELOWFCT ETH_MACDBGR_RFFL_BELOWFCT_Msk#define ETH_MACDBGR_RFFL_BELOWFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos)#define ETH_MACDBGR_RFFL_BELOWFCT_Pos (8U)#define ETH_MACDBGR_RFFL_ABOVEFCT ETH_MACDBGR_RFFL_ABOVEFCT_Msk#define ETH_MACDBGR_RFFL_ABOVEFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos)#define ETH_MACDBGR_RFFL_ABOVEFCT_Pos (9U)#define ETH_MACDBGR_RFFL_FULL ETH_MACDBGR_RFFL_FULL_Msk#define ETH_MACDBGR_RFFL_FULL_Msk (0x3UL << ETH_MACDBGR_RFFL_FULL_Pos)#define ETH_MACDBGR_RFFL_FULL_Pos (8U)#define ETH_MACDBGR_RFFL ETH_MACDBGR_RFFL_Msk#define ETH_MACDBGR_RFFL_Msk (0x3UL << ETH_MACDBGR_RFFL_Pos)#define ETH_MACDBGR_RFFL_Pos (8U)#define ETH_MACDBGR_MMTEA ETH_MACDBGR_MMTEA_Msk#define ETH_MACDBGR_MMTEA_Msk (0x1UL << ETH_MACDBGR_MMTEA_Pos)#define ETH_MACDBGR_MMTEA_Pos (16U)#define ETH_MACDBGR_MTFCS_IDLE 0x00000000U#define ETH_MACDBGR_MTFCS_WAITING ETH_MACDBGR_MTFCS_WAITING_Msk#define ETH_MACDBGR_MTFCS_WAITING_Msk (0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos)#define ETH_MACDBGR_MTFCS_WAITING_Pos (17U)#define ETH_MACDBGR_MTFCS_GENERATINGPCF ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk (0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos)#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos (18U)#define ETH_MACDBGR_MTFCS_TRANSFERRING ETH_MACDBGR_MTFCS_TRANSFERRING_Msk#define ETH_MACDBGR_MTFCS_TRANSFERRING_Msk (0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos)#define ETH_MACDBGR_MTFCS_TRANSFERRING_Pos (17U)#define ETH_MACDBGR_MTFCS ETH_MACDBGR_MTFCS_Msk#define ETH_MACDBGR_MTFCS_Msk (0x3UL << ETH_MACDBGR_MTFCS_Pos)#define ETH_MACDBGR_MTFCS_Pos (17U)#define ETH_MACDBGR_MTP ETH_MACDBGR_MTP_Msk#define ETH_MACDBGR_MTP_Msk (0x1UL << ETH_MACDBGR_MTP_Pos)#define ETH_MACDBGR_MTP_Pos (19U)#define ETH_MACDBGR_TFRS_IDLE 0x00000000U#define ETH_MACDBGR_TFRS_READ ETH_MACDBGR_TFRS_READ_Msk#define ETH_MACDBGR_TFRS_READ_Msk (0x1UL << ETH_MACDBGR_TFRS_READ_Pos)#define ETH_MACDBGR_TFRS_READ_Pos (20U)#define ETH_MACDBGR_TFRS_WAITING ETH_MACDBGR_TFRS_WAITING_Msk#define ETH_MACDBGR_TFRS_WAITING_Msk (0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos)#define ETH_MACDBGR_TFRS_WAITING_Pos (21U)#define ETH_MACDBGR_TFRS_WRITING ETH_MACDBGR_TFRS_WRITING_Msk#define ETH_MACDBGR_TFRS_WRITING_Msk (0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos)#define ETH_MACDBGR_TFRS_WRITING_Pos (20U)#define ETH_MACDBGR_TFRS ETH_MACDBGR_TFRS_Msk#define ETH_MACDBGR_TFRS_Msk (0x3UL << ETH_MACDBGR_TFRS_Pos)#define ETH_MACDBGR_TFRS_Pos (20U)#define ETH_MACDBGR_TPWA ETH_MACDBGR_TPWA_Msk#define ETH_MACDBGR_TPWA_Msk (0x1UL << ETH_MACDBGR_TPWA_Pos)#define ETH_MACDBGR_TPWA_Pos (22U)#define ETH_MACDBGR_TFNE ETH_MACDBGR_TFNE_Msk#define ETH_MACDBGR_TFNE_Msk (0x1UL << ETH_MACDBGR_TFNE_Pos)#define ETH_MACDBGR_TFNE_Pos (24U)#define ETH_MACDBGR_TFF ETH_MACDBGR_TFF_Msk#define ETH_MACDBGR_TFF_Msk (0x1UL << ETH_MACDBGR_TFF_Pos)#define ETH_MACDBGR_TFF_Pos (25U)#define ETH_MACPMTCSR_PD ETH_MACPMTCSR_PD_Msk#define ETH_MACPMTCSR_PD_Msk (0x1UL << ETH_MACPMTCSR_PD_Pos)#define ETH_MACPMTCSR_PD_Pos (0U)#define ETH_MACPMTCSR_MPE ETH_MACPMTCSR_MPE_Msk#define ETH_MACPMTCSR_MPE_Msk (0x1UL << ETH_MACPMTCSR_MPE_Pos)#define ETH_MACPMTCSR_MPE_Pos (1U)#define ETH_MACPMTCSR_WFE ETH_MACPMTCSR_WFE_Msk#define ETH_MACPMTCSR_WFE_Msk (0x1UL << ETH_MACPMTCSR_WFE_Pos)#define ETH_MACPMTCSR_WFE_Pos (2U)#define ETH_MACPMTCSR_MPR ETH_MACPMTCSR_MPR_Msk#define ETH_MACPMTCSR_MPR_Msk (0x1UL << ETH_MACPMTCSR_MPR_Pos)#define ETH_MACPMTCSR_MPR_Pos (5U)#define ETH_MACPMTCSR_WFR ETH_MACPMTCSR_WFR_Msk#define ETH_MACPMTCSR_WFR_Msk (0x1UL << ETH_MACPMTCSR_WFR_Pos)#define ETH_MACPMTCSR_WFR_Pos (6U)#define ETH_MACPMTCSR_GU ETH_MACPMTCSR_GU_Msk#define ETH_MACPMTCSR_GU_Msk (0x1UL << ETH_MACPMTCSR_GU_Pos)#define ETH_MACPMTCSR_GU_Pos (9U)#define ETH_MACPMTCSR_WFFRPR ETH_MACPMTCSR_WFFRPR_Msk#define ETH_MACPMTCSR_WFFRPR_Msk (0x1UL << ETH_MACPMTCSR_WFFRPR_Pos)#define ETH_MACPMTCSR_WFFRPR_Pos (31U)#define ETH_MACRWUFFR_D ETH_MACRWUFFR_D_Msk#define ETH_MACRWUFFR_D_Msk (0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos)#define ETH_MACRWUFFR_D_Pos (0U)#define ETH_MACVLANTR_VLANTI ETH_MACVLANTR_VLANTI_Msk#define ETH_MACVLANTR_VLANTI_Msk (0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos)#define ETH_MACVLANTR_VLANTI_Pos (0U)#define ETH_MACVLANTR_VLANTC ETH_MACVLANTR_VLANTC_Msk#define ETH_MACVLANTR_VLANTC_Msk (0x1UL << ETH_MACVLANTR_VLANTC_Pos)#define ETH_MACVLANTR_VLANTC_Pos (16U)#define ETH_MACFCR_FCBBPA ETH_MACFCR_FCBBPA_Msk#define ETH_MACFCR_FCBBPA_Msk (0x1UL << ETH_MACFCR_FCBBPA_Pos)#define ETH_MACFCR_FCBBPA_Pos (0U)#define ETH_MACFCR_TFCE ETH_MACFCR_TFCE_Msk#define ETH_MACFCR_TFCE_Msk (0x1UL << ETH_MACFCR_TFCE_Pos)#define ETH_MACFCR_TFCE_Pos (1U)#define ETH_MACFCR_RFCE ETH_MACFCR_RFCE_Msk#define ETH_MACFCR_RFCE_Msk (0x1UL << ETH_MACFCR_RFCE_Pos)#define ETH_MACFCR_RFCE_Pos (2U)#define ETH_MACFCR_UPFD ETH_MACFCR_UPFD_Msk#define ETH_MACFCR_UPFD_Msk (0x1UL << ETH_MACFCR_UPFD_Pos)#define ETH_MACFCR_UPFD_Pos (3U)#define ETH_MACFCR_PLT_Minus256 ETH_MACFCR_PLT_Minus256_Msk#define ETH_MACFCR_PLT_Minus256_Msk (0x3UL << ETH_MACFCR_PLT_Minus256_Pos)#define ETH_MACFCR_PLT_Minus256_Pos (4U)#define ETH_MACFCR_PLT_Minus144 ETH_MACFCR_PLT_Minus144_Msk#define ETH_MACFCR_PLT_Minus144_Msk (0x1UL << ETH_MACFCR_PLT_Minus144_Pos)#define ETH_MACFCR_PLT_Minus144_Pos (5U)#define ETH_MACFCR_PLT_Minus28 ETH_MACFCR_PLT_Minus28_Msk#define ETH_MACFCR_PLT_Minus28_Msk (0x1UL << ETH_MACFCR_PLT_Minus28_Pos)#define ETH_MACFCR_PLT_Minus28_Pos (4U)#define ETH_MACFCR_PLT_Minus4 0x00000000U#define ETH_MACFCR_PLT ETH_MACFCR_PLT_Msk#define ETH_MACFCR_PLT_Msk (0x3UL << ETH_MACFCR_PLT_Pos)#define ETH_MACFCR_PLT_Pos (4U)#define ETH_MACFCR_ZQPD ETH_MACFCR_ZQPD_Msk#define ETH_MACFCR_ZQPD_Msk (0x1UL << ETH_MACFCR_ZQPD_Pos)#define ETH_MACFCR_ZQPD_Pos (7U)#define ETH_MACFCR_PT ETH_MACFCR_PT_Msk#define ETH_MACFCR_PT_Msk (0xFFFFUL << ETH_MACFCR_PT_Pos)#define ETH_MACFCR_PT_Pos (16U)#define ETH_MACMIIDR_MD ETH_MACMIIDR_MD_Msk#define ETH_MACMIIDR_MD_Msk (0xFFFFUL << ETH_MACMIIDR_MD_Pos)#define ETH_MACMIIDR_MD_Pos (0U)#define ETH_MACMIIAR_MB ETH_MACMIIAR_MB_Msk#define ETH_MACMIIAR_MB_Msk (0x1UL << ETH_MACMIIAR_MB_Pos)#define ETH_MACMIIAR_MB_Pos (0U)#define ETH_MACMIIAR_MW ETH_MACMIIAR_MW_Msk#define ETH_MACMIIAR_MW_Msk (0x1UL << ETH_MACMIIAR_MW_Pos)#define ETH_MACMIIAR_MW_Pos (1U)#define ETH_MACMIIAR_CR_Div102 ETH_MACMIIAR_CR_Div102_Msk#define ETH_MACMIIAR_CR_Div102_Msk (0x1UL << ETH_MACMIIAR_CR_Div102_Pos)#define ETH_MACMIIAR_CR_Div102_Pos (4U)#define ETH_MACMIIAR_CR_Div26 ETH_MACMIIAR_CR_Div26_Msk#define ETH_MACMIIAR_CR_Div26_Msk (0x3UL << ETH_MACMIIAR_CR_Div26_Pos)#define ETH_MACMIIAR_CR_Div26_Pos (2U)#define ETH_MACMIIAR_CR_Div16 ETH_MACMIIAR_CR_Div16_Msk#define ETH_MACMIIAR_CR_Div16_Msk (0x1UL << ETH_MACMIIAR_CR_Div16_Pos)#define ETH_MACMIIAR_CR_Div16_Pos (3U)#define ETH_MACMIIAR_CR_Div62 ETH_MACMIIAR_CR_Div62_Msk#define ETH_MACMIIAR_CR_Div62_Msk (0x1UL << ETH_MACMIIAR_CR_Div62_Pos)#define ETH_MACMIIAR_CR_Div62_Pos (2U)#define ETH_MACMIIAR_CR_Div42 0x00000000U#define ETH_MACMIIAR_CR ETH_MACMIIAR_CR_Msk#define ETH_MACMIIAR_CR_Msk (0x7UL << ETH_MACMIIAR_CR_Pos)#define ETH_MACMIIAR_CR_Pos (2U)#define ETH_MACMIIAR_MR ETH_MACMIIAR_MR_Msk#define ETH_MACMIIAR_MR_Msk (0x1FUL << ETH_MACMIIAR_MR_Pos)#define ETH_MACMIIAR_MR_Pos (6U)#define ETH_MACMIIAR_PA ETH_MACMIIAR_PA_Msk#define ETH_MACMIIAR_PA_Msk (0x1FUL << ETH_MACMIIAR_PA_Pos)#define ETH_MACMIIAR_PA_Pos (11U)#define ETH_MACHTLR_HTL ETH_MACHTLR_HTL_Msk#define ETH_MACHTLR_HTL_Msk (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos)#define ETH_MACHTLR_HTL_Pos (0U)#define ETH_MACHTHR_HTH ETH_MACHTHR_HTH_Msk#define ETH_MACHTHR_HTH_Msk (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos)#define ETH_MACHTHR_HTH_Pos (0U)#define ETH_MACFFR_PM ETH_MACFFR_PM_Msk#define ETH_MACFFR_PM_Msk (0x1UL << ETH_MACFFR_PM_Pos)#define ETH_MACFFR_PM_Pos (0U)#define ETH_MACFFR_HU ETH_MACFFR_HU_Msk#define ETH_MACFFR_HU_Msk (0x1UL << ETH_MACFFR_HU_Pos)#define ETH_MACFFR_HU_Pos (1U)#define ETH_MACFFR_HM ETH_MACFFR_HM_Msk#define ETH_MACFFR_HM_Msk (0x1UL << ETH_MACFFR_HM_Pos)#define ETH_MACFFR_HM_Pos (2U)#define ETH_MACFFR_DAIF ETH_MACFFR_DAIF_Msk#define ETH_MACFFR_DAIF_Msk (0x1UL << ETH_MACFFR_DAIF_Pos)#define ETH_MACFFR_DAIF_Pos (3U)#define ETH_MACFFR_PAM ETH_MACFFR_PAM_Msk#define ETH_MACFFR_PAM_Msk (0x1UL << ETH_MACFFR_PAM_Pos)#define ETH_MACFFR_PAM_Pos (4U)#define ETH_MACFFR_BFD ETH_MACFFR_BFD_Msk#define ETH_MACFFR_BFD_Msk (0x1UL << ETH_MACFFR_BFD_Pos)#define ETH_MACFFR_BFD_Pos (5U)#define ETH_MACFFR_PCF_ForwardPassedAddrFilter ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk (0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos)#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos (6U)#define ETH_MACFFR_PCF_ForwardAll ETH_MACFFR_PCF_ForwardAll_Msk#define ETH_MACFFR_PCF_ForwardAll_Msk (0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos)#define ETH_MACFFR_PCF_ForwardAll_Pos (7U)#define ETH_MACFFR_PCF_BlockAll ETH_MACFFR_PCF_BlockAll_Msk#define ETH_MACFFR_PCF_BlockAll_Msk (0x1UL << ETH_MACFFR_PCF_BlockAll_Pos)#define ETH_MACFFR_PCF_BlockAll_Pos (6U)#define ETH_MACFFR_PCF ETH_MACFFR_PCF_Msk#define ETH_MACFFR_PCF_Msk (0x3UL << ETH_MACFFR_PCF_Pos)#define ETH_MACFFR_PCF_Pos (6U)#define ETH_MACFFR_SAIF ETH_MACFFR_SAIF_Msk#define ETH_MACFFR_SAIF_Msk (0x1UL << ETH_MACFFR_SAIF_Pos)#define ETH_MACFFR_SAIF_Pos (8U)#define ETH_MACFFR_SAF ETH_MACFFR_SAF_Msk#define ETH_MACFFR_SAF_Msk (0x1UL << ETH_MACFFR_SAF_Pos)#define ETH_MACFFR_SAF_Pos (9U)#define ETH_MACFFR_HPF ETH_MACFFR_HPF_Msk#define ETH_MACFFR_HPF_Msk (0x1UL << ETH_MACFFR_HPF_Pos)#define ETH_MACFFR_HPF_Pos (10U)#define ETH_MACFFR_RA ETH_MACFFR_RA_Msk#define ETH_MACFFR_RA_Msk (0x1UL << ETH_MACFFR_RA_Pos)#define ETH_MACFFR_RA_Pos (31U)#define ETH_MACCR_RE ETH_MACCR_RE_Msk#define ETH_MACCR_RE_Msk (0x1UL << ETH_MACCR_RE_Pos)#define ETH_MACCR_RE_Pos (2U)#define ETH_MACCR_TE ETH_MACCR_TE_Msk#define ETH_MACCR_TE_Msk (0x1UL << ETH_MACCR_TE_Pos)#define ETH_MACCR_TE_Pos (3U)#define ETH_MACCR_DC ETH_MACCR_DC_Msk#define ETH_MACCR_DC_Msk (0x1UL << ETH_MACCR_DC_Pos)#define ETH_MACCR_DC_Pos (4U)#define ETH_MACCR_BL_1 0x00000060U#define ETH_MACCR_BL_4 0x00000040U#define ETH_MACCR_BL_8 0x00000020U#define ETH_MACCR_BL_10 0x00000000U#define ETH_MACCR_BL ETH_MACCR_BL_Msk#define ETH_MACCR_BL_Msk (0x3UL << ETH_MACCR_BL_Pos)#define ETH_MACCR_BL_Pos (5U)#define ETH_MACCR_APCS ETH_MACCR_APCS_Msk#define ETH_MACCR_APCS_Msk (0x1UL << ETH_MACCR_APCS_Pos)#define ETH_MACCR_APCS_Pos (7U)#define ETH_MACCR_RD ETH_MACCR_RD_Msk#define ETH_MACCR_RD_Msk (0x1UL << ETH_MACCR_RD_Pos)#define ETH_MACCR_RD_Pos (9U)#define ETH_MACCR_IPCO ETH_MACCR_IPCO_Msk#define ETH_MACCR_IPCO_Msk (0x1UL << ETH_MACCR_IPCO_Pos)#define ETH_MACCR_IPCO_Pos (10U)#define ETH_MACCR_DM ETH_MACCR_DM_Msk#define ETH_MACCR_DM_Msk (0x1UL << ETH_MACCR_DM_Pos)#define ETH_MACCR_DM_Pos (11U)#define ETH_MACCR_LM ETH_MACCR_LM_Msk#define ETH_MACCR_LM_Msk (0x1UL << ETH_MACCR_LM_Pos)#define ETH_MACCR_LM_Pos (12U)#define ETH_MACCR_ROD ETH_MACCR_ROD_Msk#define ETH_MACCR_ROD_Msk (0x1UL << ETH_MACCR_ROD_Pos)#define ETH_MACCR_ROD_Pos (13U)#define ETH_MACCR_FES ETH_MACCR_FES_Msk#define ETH_MACCR_FES_Msk (0x1UL << ETH_MACCR_FES_Pos)#define ETH_MACCR_FES_Pos (14U)#define ETH_MACCR_CSD ETH_MACCR_CSD_Msk#define ETH_MACCR_CSD_Msk (0x1UL << ETH_MACCR_CSD_Pos)#define ETH_MACCR_CSD_Pos (16U)#define ETH_MACCR_IFG_40Bit 0x000E0000U#define ETH_MACCR_IFG_48Bit 0x000C0000U#define ETH_MACCR_IFG_56Bit 0x000A0000U#define ETH_MACCR_IFG_64Bit 0x00080000U#define ETH_MACCR_IFG_72Bit 0x00060000U#define ETH_MACCR_IFG_80Bit 0x00040000U#define ETH_MACCR_IFG_88Bit 0x00020000U#define ETH_MACCR_IFG_96Bit 0x00000000U#define ETH_MACCR_IFG ETH_MACCR_IFG_Msk#define ETH_MACCR_IFG_Msk (0x7UL << ETH_MACCR_IFG_Pos)#define ETH_MACCR_IFG_Pos (17U)#define ETH_MACCR_JD ETH_MACCR_JD_Msk#define ETH_MACCR_JD_Msk (0x1UL << ETH_MACCR_JD_Pos)#define ETH_MACCR_JD_Pos (22U)#define ETH_MACCR_WD ETH_MACCR_WD_Msk#define ETH_MACCR_WD_Msk (0x1UL << ETH_MACCR_WD_Pos)#define ETH_MACCR_WD_Pos (23U)#define ETH_MACCR_CSTF ETH_MACCR_CSTF_Msk#define ETH_MACCR_CSTF_Msk (0x1UL << ETH_MACCR_CSTF_Pos)#define ETH_MACCR_CSTF_Pos (25U)#define DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U)#define DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U)#define DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U)#define DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U)#define DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U)#define DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U)#define DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U)#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos)#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos (24U)#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos)#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U)#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos)#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U)#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U)#define DBGMCU_APB1_FZ_DBG_CAN3_STOP DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk#define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos (13U)#define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)#define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)#define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos (9U)#define DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U)#define DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U)#define DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U)#define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U)#define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U)#define DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U)#define DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U)#define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U)#define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U)#define DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)#define DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)#define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk#define DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)#define DBGMCU_CR_TRACE_MODE_Pos (6U)#define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk#define DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)#define DBGMCU_CR_TRACE_IOEN_Pos (5U)#define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk#define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)#define DBGMCU_CR_DBG_STANDBY_Pos (2U)#define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk#define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos)#define DBGMCU_CR_DBG_STOP_Pos (1U)#define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk#define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)#define DBGMCU_CR_DBG_SLEEP_Pos (0U)#define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk#define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)#define DBGMCU_IDCODE_REV_ID_Pos (16U)#define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk#define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)#define DBGMCU_IDCODE_DEV_ID_Pos (0U)#define WWDG_SR_EWIF WWDG_SR_EWIF_Msk#define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos)#define WWDG_SR_EWIF_Pos (0U)#define WWDG_CFR_EWI WWDG_CFR_EWI_Msk#define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos)#define WWDG_CFR_EWI_Pos (9U)#define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos)#define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos)#define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk#define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos)#define WWDG_CFR_WDGTB_Pos (7U)#define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W WWDG_CFR_W_Msk#define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_Pos (0U)#define WWDG_CR_WDGA WWDG_CR_WDGA_Msk#define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos)#define WWDG_CR_WDGA_Pos (7U)#define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos)#define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos)#define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos)#define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos)#define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos)#define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos)#define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos)#define WWDG_CR_T WWDG_CR_T_Msk#define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos)#define WWDG_CR_T_Pos (0U)#define USART_TDR_TDR USART_TDR_TDR_Msk#define USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos)#define USART_TDR_TDR_Pos (0U)#define USART_RDR_RDR USART_RDR_RDR_Msk#define USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos)#define USART_RDR_RDR_Pos (0U)#define USART_ICR_WUCF USART_ICR_WUCF_Msk#define USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos)#define USART_ICR_WUCF_Pos (20U)#define USART_ICR_CMCF USART_ICR_CMCF_Msk#define USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos)#define USART_ICR_CMCF_Pos (17U)#define USART_ICR_EOBCF USART_ICR_EOBCF_Msk#define USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos)#define USART_ICR_EOBCF_Pos (12U)#define USART_ICR_RTOCF USART_ICR_RTOCF_Msk#define USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos)#define USART_ICR_RTOCF_Pos (11U)#define USART_ICR_CTSCF USART_ICR_CTSCF_Msk#define USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos)#define USART_ICR_CTSCF_Pos (9U)#define USART_ICR_LBDCF USART_ICR_LBDCF_Msk#define USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos)#define USART_ICR_LBDCF_Pos (8U)#define USART_ICR_TCCF USART_ICR_TCCF_Msk#define USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos)#define USART_ICR_TCCF_Pos (6U)#define USART_ICR_IDLECF USART_ICR_IDLECF_Msk#define USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos)#define USART_ICR_IDLECF_Pos (4U)#define USART_ICR_ORECF USART_ICR_ORECF_Msk#define USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos)#define USART_ICR_ORECF_Pos (3U)#define USART_ICR_NCF USART_ICR_NCF_Msk#define USART_ICR_NCF_Msk (0x1UL << USART_ICR_NCF_Pos)#define USART_ICR_NCF_Pos (2U)#define USART_ICR_FECF USART_ICR_FECF_Msk#define USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos)#define USART_ICR_FECF_Pos (1U)#define USART_ICR_PECF USART_ICR_PECF_Msk#define USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos)#define USART_ICR_PECF_Pos (0U)#define USART_ISR_REACK USART_ISR_REACK_Msk#define USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos)#define USART_ISR_REACK_Pos (22U)#define USART_ISR_TEACK USART_ISR_TEACK_Msk#define USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos)#define USART_ISR_TEACK_Pos (21U)#define USART_ISR_WUF USART_ISR_WUF_Msk#define USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos)#define USART_ISR_WUF_Pos (20U)#define USART_ISR_RWU USART_ISR_RWU_Msk#define USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos)#define USART_ISR_RWU_Pos (19U)#define USART_ISR_SBKF USART_ISR_SBKF_Msk#define USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos)#define USART_ISR_SBKF_Pos (18U)#define USART_ISR_CMF USART_ISR_CMF_Msk#define USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos)#define USART_ISR_CMF_Pos (17U)#define USART_ISR_BUSY USART_ISR_BUSY_Msk#define USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos)#define USART_ISR_BUSY_Pos (16U)#define USART_ISR_ABRF USART_ISR_ABRF_Msk#define USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos)#define USART_ISR_ABRF_Pos (15U)#define USART_ISR_ABRE USART_ISR_ABRE_Msk#define USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos)#define USART_ISR_ABRE_Pos (14U)#define USART_ISR_EOBF USART_ISR_EOBF_Msk#define USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos)#define USART_ISR_EOBF_Pos (12U)#define USART_ISR_RTOF USART_ISR_RTOF_Msk#define USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos)#define USART_ISR_RTOF_Pos (11U)#define USART_ISR_CTS USART_ISR_CTS_Msk#define USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos)#define USART_ISR_CTS_Pos (10U)#define USART_ISR_CTSIF USART_ISR_CTSIF_Msk#define USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos)#define USART_ISR_CTSIF_Pos (9U)#define USART_ISR_LBDF USART_ISR_LBDF_Msk#define USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos)#define USART_ISR_LBDF_Pos (8U)#define USART_ISR_TXE USART_ISR_TXE_Msk#define USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos)#define USART_ISR_TXE_Pos (7U)#define USART_ISR_TC USART_ISR_TC_Msk#define USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos)#define USART_ISR_TC_Pos (6U)#define USART_ISR_RXNE USART_ISR_RXNE_Msk#define USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos)#define USART_ISR_RXNE_Pos (5U)#define USART_ISR_IDLE USART_ISR_IDLE_Msk#define USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos)#define USART_ISR_IDLE_Pos (4U)#define USART_ISR_ORE USART_ISR_ORE_Msk#define USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos)#define USART_ISR_ORE_Pos (3U)#define USART_ISR_NE USART_ISR_NE_Msk#define USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos)#define USART_ISR_NE_Pos (2U)#define USART_ISR_FE USART_ISR_FE_Msk#define USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos)#define USART_ISR_FE_Pos (1U)#define USART_ISR_PE USART_ISR_PE_Msk#define USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos)#define USART_ISR_PE_Pos (0U)#define USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk#define USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos)#define USART_RQR_TXFRQ_Pos (4U)#define USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk#define USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos)#define USART_RQR_RXFRQ_Pos (3U)#define USART_RQR_MMRQ USART_RQR_MMRQ_Msk#define USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos)#define USART_RQR_MMRQ_Pos (2U)#define USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk#define USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos)#define USART_RQR_SBKRQ_Pos (1U)#define USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk#define USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos)#define USART_RQR_ABRRQ_Pos (0U)#define USART_RTOR_BLEN USART_RTOR_BLEN_Msk#define USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos)#define USART_RTOR_BLEN_Pos (24U)#define USART_RTOR_RTO USART_RTOR_RTO_Msk#define USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos)#define USART_RTOR_RTO_Pos (0U)#define USART_GTPR_GT USART_GTPR_GT_Msk#define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos)#define USART_GTPR_GT_Pos (8U)#define USART_GTPR_PSC USART_GTPR_PSC_Msk#define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos)#define USART_GTPR_PSC_Pos (0U)#define USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk#define USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos)#define USART_BRR_DIV_MANTISSA_Pos (4U)#define USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk#define USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos)#define USART_BRR_DIV_FRACTION_Pos (0U)#define USART_CR3_UCESM USART_CR3_UCESM_Msk#define USART_CR3_UCESM_Msk (0x1UL << USART_CR3_UCESM_Pos)#define USART_CR3_UCESM_Pos (23U)#define USART_CR3_WUFIE USART_CR3_WUFIE_Msk#define USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos)#define USART_CR3_WUFIE_Pos (22U)#define USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos)#define USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos)#define USART_CR3_WUS USART_CR3_WUS_Msk#define USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos)#define USART_CR3_WUS_Pos (20U)#define USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos)#define USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos)#define USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos)#define USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk#define USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos)#define USART_CR3_SCARCNT_Pos (17U)#define USART_CR3_DEP USART_CR3_DEP_Msk#define USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos)#define USART_CR3_DEP_Pos (15U)#define USART_CR3_DEM USART_CR3_DEM_Msk#define USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos)#define USART_CR3_DEM_Pos (14U)#define USART_CR3_DDRE USART_CR3_DDRE_Msk#define USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos)#define USART_CR3_DDRE_Pos (13U)#define USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk#define USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos)#define USART_CR3_OVRDIS_Pos (12U)#define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk#define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos)#define USART_CR3_ONEBIT_Pos (11U)#define USART_CR3_CTSIE USART_CR3_CTSIE_Msk#define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos)#define USART_CR3_CTSIE_Pos (10U)#define USART_CR3_CTSE USART_CR3_CTSE_Msk#define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos)#define USART_CR3_CTSE_Pos (9U)#define USART_CR3_RTSE USART_CR3_RTSE_Msk#define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos)#define USART_CR3_RTSE_Pos (8U)#define USART_CR3_DMAT USART_CR3_DMAT_Msk#define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos)#define USART_CR3_DMAT_Pos (7U)#define USART_CR3_DMAR USART_CR3_DMAR_Msk#define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos)#define USART_CR3_DMAR_Pos (6U)#define USART_CR3_SCEN USART_CR3_SCEN_Msk#define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos)#define USART_CR3_SCEN_Pos (5U)#define USART_CR3_NACK USART_CR3_NACK_Msk#define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos)#define USART_CR3_NACK_Pos (4U)#define USART_CR3_HDSEL USART_CR3_HDSEL_Msk#define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos)#define USART_CR3_HDSEL_Pos (3U)#define USART_CR3_IRLP USART_CR3_IRLP_Msk#define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos)#define USART_CR3_IRLP_Pos (2U)#define USART_CR3_IREN USART_CR3_IREN_Msk#define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos)#define USART_CR3_IREN_Pos (1U)#define USART_CR3_EIE USART_CR3_EIE_Msk#define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos)#define USART_CR3_EIE_Pos (0U)#define USART_CR2_ADD USART_CR2_ADD_Msk#define USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos)#define USART_CR2_ADD_Pos (24U)#define USART_CR2_RTOEN USART_CR2_RTOEN_Msk#define USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos)#define USART_CR2_RTOEN_Pos (23U)#define USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos)#define USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos)#define USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk#define USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos)#define USART_CR2_ABRMODE_Pos (21U)#define USART_CR2_ABREN USART_CR2_ABREN_Msk#define USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos)#define USART_CR2_ABREN_Pos (20U)#define USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk#define USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos)#define USART_CR2_MSBFIRST_Pos (19U)#define USART_CR2_DATAINV USART_CR2_DATAINV_Msk#define USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos)#define USART_CR2_DATAINV_Pos (18U)#define USART_CR2_TXINV USART_CR2_TXINV_Msk#define USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos)#define USART_CR2_TXINV_Pos (17U)#define USART_CR2_RXINV USART_CR2_RXINV_Msk#define USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos)#define USART_CR2_RXINV_Pos (16U)#define USART_CR2_SWAP USART_CR2_SWAP_Msk#define USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos)#define USART_CR2_SWAP_Pos (15U)#define USART_CR2_LINEN USART_CR2_LINEN_Msk#define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos)#define USART_CR2_LINEN_Pos (14U)#define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos)#define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos)#define USART_CR2_STOP USART_CR2_STOP_Msk#define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos)#define USART_CR2_STOP_Pos (12U)#define USART_CR2_CLKEN USART_CR2_CLKEN_Msk#define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos)#define USART_CR2_CLKEN_Pos (11U)#define USART_CR2_CPOL USART_CR2_CPOL_Msk#define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos)#define USART_CR2_CPOL_Pos (10U)#define USART_CR2_CPHA USART_CR2_CPHA_Msk#define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos)#define USART_CR2_CPHA_Pos (9U)#define USART_CR2_LBCL USART_CR2_LBCL_Msk#define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos)#define USART_CR2_LBCL_Pos (8U)#define USART_CR2_LBDIE USART_CR2_LBDIE_Msk#define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos)#define USART_CR2_LBDIE_Pos (6U)#define USART_CR2_LBDL USART_CR2_LBDL_Msk#define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos)#define USART_CR2_LBDL_Pos (5U)#define USART_CR2_ADDM7 USART_CR2_ADDM7_Msk#define USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos)#define USART_CR2_ADDM7_Pos (4U)#define USART_CR1_M_1 USART_CR1_M1#define USART_CR1_M_0 USART_CR1_M0#define USART_CR1_M1 0x10000000U#define USART_CR1_EOBIE USART_CR1_EOBIE_Msk#define USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos)#define USART_CR1_EOBIE_Pos (27U)#define USART_CR1_RTOIE USART_CR1_RTOIE_Msk#define USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos)#define USART_CR1_RTOIE_Pos (26U)#define USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT USART_CR1_DEAT_Msk#define USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos)#define USART_CR1_DEAT_Pos (21U)#define USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT USART_CR1_DEDT_Msk#define USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos)#define USART_CR1_DEDT_Pos (16U)#define USART_CR1_OVER8 USART_CR1_OVER8_Msk#define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos)#define USART_CR1_OVER8_Pos (15U)#define USART_CR1_CMIE USART_CR1_CMIE_Msk#define USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos)#define USART_CR1_CMIE_Pos (14U)#define USART_CR1_MME USART_CR1_MME_Msk#define USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos)#define USART_CR1_MME_Pos (13U)#define USART_CR1_M0 (0x00001UL << USART_CR1_M_Pos)#define USART_CR1_M USART_CR1_M_Msk#define USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos)#define USART_CR1_M_Pos (12U)#define USART_CR1_WAKE USART_CR1_WAKE_Msk#define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos)#define USART_CR1_WAKE_Pos (11U)#define USART_CR1_PCE USART_CR1_PCE_Msk#define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos)#define USART_CR1_PCE_Pos (10U)#define USART_CR1_PS USART_CR1_PS_Msk#define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos)#define USART_CR1_PS_Pos (9U)#define USART_CR1_PEIE USART_CR1_PEIE_Msk#define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos)#define USART_CR1_PEIE_Pos (8U)#define USART_CR1_TXEIE USART_CR1_TXEIE_Msk#define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos)#define USART_CR1_TXEIE_Pos (7U)#define USART_CR1_TCIE USART_CR1_TCIE_Msk#define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos)#define USART_CR1_TCIE_Pos (6U)#define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk#define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos)#define USART_CR1_RXNEIE_Pos (5U)#define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk#define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos)#define USART_CR1_IDLEIE_Pos (4U)#define USART_CR1_TE USART_CR1_TE_Msk#define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos)#define USART_CR1_TE_Pos (3U)#define USART_CR1_RE USART_CR1_RE_Msk#define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos)#define USART_CR1_RE_Pos (2U)#define USART_CR1_UESM USART_CR1_UESM_Msk#define USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos)#define USART_CR1_UESM_Pos (1U)#define USART_CR1_UE USART_CR1_UE_Msk#define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos)#define USART_CR1_UE_Pos (0U)#define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk#define LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos)#define LPTIM_CNT_CNT_Pos (0U)#define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk#define LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos)#define LPTIM_ARR_ARR_Pos (0U)#define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk#define LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos)#define LPTIM_CMP_CMP_Pos (0U)#define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk#define LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos)#define LPTIM_CR_CNTSTRT_Pos (2U)#define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk#define LPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos)#define LPTIM_CR_SNGSTRT_Pos (1U)#define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk#define LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos)#define LPTIM_CR_ENABLE_Pos (0U)#define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk#define LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos)#define LPTIM_CFGR_ENC_Pos (24U)#define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk#define LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)#define LPTIM_CFGR_COUNTMODE_Pos (23U)#define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk#define LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos)#define LPTIM_CFGR_PRELOAD_Pos (22U)#define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk#define LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos)#define LPTIM_CFGR_WAVPOL_Pos (21U)#define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk#define LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos)#define LPTIM_CFGR_WAVE_Pos (20U)#define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk#define LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos)#define LPTIM_CFGR_TIMOUT_Pos (19U)#define LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos)#define LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos)#define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk#define LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos)#define LPTIM_CFGR_TRIGEN_Pos (17U)#define LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)#define LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)#define LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)#define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk#define LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)#define LPTIM_CFGR_TRIGSEL_Pos (13U)#define LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos)#define LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos)#define LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos)#define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk#define LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos)#define LPTIM_CFGR_PRESC_Pos (9U)#define LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos)#define LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos)#define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk#define LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos)#define LPTIM_CFGR_TRGFLT_Pos (6U)#define LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos)#define LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos)#define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk#define LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos)#define LPTIM_CFGR_CKFLT_Pos (3U)#define LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos)#define LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos)#define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk#define LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos)#define LPTIM_CFGR_CKPOL_Pos (1U)#define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk#define LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos)#define LPTIM_CFGR_CKSEL_Pos (0U)#define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk#define LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos)#define LPTIM_IER_DOWNIE_Pos (6U)#define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk#define LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos)#define LPTIM_IER_UPIE_Pos (5U)#define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk#define LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos)#define LPTIM_IER_ARROKIE_Pos (4U)#define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk#define LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos)#define LPTIM_IER_CMPOKIE_Pos (3U)#define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk#define LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)#define LPTIM_IER_EXTTRIGIE_Pos (2U)#define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk#define LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos)#define LPTIM_IER_ARRMIE_Pos (1U)#define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk#define LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos)#define LPTIM_IER_CMPMIE_Pos (0U)#define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk#define LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos)#define LPTIM_ICR_DOWNCF_Pos (6U)#define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk#define LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos)#define LPTIM_ICR_UPCF_Pos (5U)#define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk#define LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos)#define LPTIM_ICR_ARROKCF_Pos (4U)#define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk#define LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos)#define LPTIM_ICR_CMPOKCF_Pos (3U)#define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk#define LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)#define LPTIM_ICR_EXTTRIGCF_Pos (2U)#define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk#define LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos)#define LPTIM_ICR_ARRMCF_Pos (1U)#define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk#define LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos)#define LPTIM_ICR_CMPMCF_Pos (0U)#define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk#define LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos)#define LPTIM_ISR_DOWN_Pos (6U)#define LPTIM_ISR_UP LPTIM_ISR_UP_Msk#define LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos)#define LPTIM_ISR_UP_Pos (5U)#define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk#define LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos)#define LPTIM_ISR_ARROK_Pos (4U)#define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk#define LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos)#define LPTIM_ISR_CMPOK_Pos (3U)#define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk#define LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos)#define LPTIM_ISR_EXTTRIG_Pos (2U)#define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk#define LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos)#define LPTIM_ISR_ARRM_Pos (1U)#define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk#define LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos)#define LPTIM_ISR_CMPM_Pos (0U)#define TIM8_AF2_BK2INP TIM8_AF2_BK2INP_Msk#define TIM8_AF2_BK2INP_Msk (0x1UL << TIM8_AF2_BK2INP_Pos)#define TIM8_AF2_BK2INP_Pos (9U)#define TIM8_AF2_BK2DF1BKE TIM8_AF2_BK2DF1BKE_Msk#define TIM8_AF2_BK2DF1BKE_Msk (0x1UL << TIM8_AF2_BK2DF1BKE_Pos)#define TIM8_AF2_BK2DF1BKE_Pos (8U)#define TIM8_AF2_BK2INE TIM8_AF2_BK2INE_Msk#define TIM8_AF2_BK2INE_Msk (0x1UL << TIM8_AF2_BK2INE_Pos)#define TIM8_AF2_BK2INE_Pos (0U)#define TIM8_AF1_BKINP TIM8_AF1_BKINP_Msk#define TIM8_AF1_BKINP_Msk (0x1UL << TIM8_AF1_BKINP_Pos)#define TIM8_AF1_BKINP_Pos (9U)#define TIM8_AF1_BKDF1BKE TIM8_AF1_BKDF1BKE_Msk#define TIM8_AF1_BKDF1BKE_Msk (0x1UL << TIM8_AF1_BKDF1BKE_Pos)#define TIM8_AF1_BKDF1BKE_Pos (8U)#define TIM8_AF1_BKINE TIM8_AF1_BKINE_Msk#define TIM8_AF1_BKINE_Msk (0x1UL << TIM8_AF1_BKINE_Pos)#define TIM8_AF1_BKINE_Pos (0U)#define TIM1_AF2_BK2INP TIM1_AF2_BK2INP_Msk#define TIM1_AF2_BK2INP_Msk (0x1UL << TIM1_AF2_BK2INP_Pos)#define TIM1_AF2_BK2INP_Pos (9U)#define TIM1_AF2_BK2DF1BKE TIM1_AF2_BK2DF1BKE_Msk#define TIM1_AF2_BK2DF1BKE_Msk (0x1UL << TIM1_AF2_BK2DF1BKE_Pos)#define TIM1_AF2_BK2DF1BKE_Pos (8U)#define TIM1_AF2_BK2INE TIM1_AF2_BK2INE_Msk#define TIM1_AF2_BK2INE_Msk (0x1UL << TIM1_AF2_BK2INE_Pos)#define TIM1_AF2_BK2INE_Pos (0U)#define TIM1_AF1_BKINP TIM1_AF1_BKINP_Msk#define TIM1_AF1_BKINP_Msk (0x1UL << TIM1_AF1_BKINP_Pos)#define TIM1_AF1_BKINP_Pos (9U)#define TIM1_AF1_BKDF1BKE TIM1_AF1_BKDF1BKE_Msk#define TIM1_AF1_BKDF1BKE_Msk (0x1UL << TIM1_AF1_BKDF1BKE_Pos)#define TIM1_AF1_BKDF1BKE_Pos (8U)#define TIM1_AF1_BKINE TIM1_AF1_BKINE_Msk#define TIM1_AF1_BKINE_Msk (0x1UL << TIM1_AF1_BKINE_Pos)#define TIM1_AF1_BKINE_Pos (0U)#define TIM_CCR6_CCR6 ((uint16_t)0xFFFFU)#define TIM_CCR5_GC5C3 TIM_CCR5_GC5C3_Msk#define TIM_CCR5_GC5C3_Msk (0x1UL << TIM_CCR5_GC5C3_Pos)#define TIM_CCR5_GC5C3_Pos (31U)#define TIM_CCR5_GC5C2 TIM_CCR5_GC5C2_Msk#define TIM_CCR5_GC5C2_Msk (0x1UL << TIM_CCR5_GC5C2_Pos)#define TIM_CCR5_GC5C2_Pos (30U)#define TIM_CCR5_GC5C1 TIM_CCR5_GC5C1_Msk#define TIM_CCR5_GC5C1_Msk (0x1UL << TIM_CCR5_GC5C1_Pos)#define TIM_CCR5_GC5C1_Pos (29U)#define TIM_CCR5_CCR5 TIM_CCR5_CCR5_Msk#define TIM_CCR5_CCR5_Msk (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)#define TIM_CCR5_CCR5_Pos (0U)#define TIM_CCMR3_OC6CE TIM_CCMR3_OC6CE_Msk#define TIM_CCMR3_OC6CE_Msk (0x1UL << TIM_CCMR3_OC6CE_Pos)#define TIM_CCMR3_OC6CE_Pos (15U)#define TIM_CCMR3_OC6M_3 (0x1000UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M_2 (0x0004UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M_1 (0x0002UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M_0 (0x0001UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M TIM_CCMR3_OC6M_Msk#define TIM_CCMR3_OC6M_Msk (0x1007UL << TIM_CCMR3_OC6M_Pos)#define TIM_CCMR3_OC6M_Pos (12U)#define TIM_CCMR3_OC6PE TIM_CCMR3_OC6PE_Msk#define TIM_CCMR3_OC6PE_Msk (0x1UL << TIM_CCMR3_OC6PE_Pos)#define TIM_CCMR3_OC6PE_Pos (11U)#define TIM_CCMR3_OC6FE TIM_CCMR3_OC6FE_Msk#define TIM_CCMR3_OC6FE_Msk (0x1UL << TIM_CCMR3_OC6FE_Pos)#define TIM_CCMR3_OC6FE_Pos (10U)#define TIM_CCMR3_OC5CE TIM_CCMR3_OC5CE_Msk#define TIM_CCMR3_OC5CE_Msk (0x1UL << TIM_CCMR3_OC5CE_Pos)#define TIM_CCMR3_OC5CE_Pos (7U)#define TIM_CCMR3_OC5M_3 (0x1000UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M_2 (0x0004UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M_1 (0x0002UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M_0 (0x0001UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M TIM_CCMR3_OC5M_Msk#define TIM_CCMR3_OC5M_Msk (0x1007UL << TIM_CCMR3_OC5M_Pos)#define TIM_CCMR3_OC5M_Pos (4U)#define TIM_CCMR3_OC5PE TIM_CCMR3_OC5PE_Msk#define TIM_CCMR3_OC5PE_Msk (0x1UL << TIM_CCMR3_OC5PE_Pos)#define TIM_CCMR3_OC5PE_Pos (3U)#define TIM_CCMR3_OC5FE TIM_CCMR3_OC5FE_Msk#define TIM_CCMR3_OC5FE_Msk (0x1UL << TIM_CCMR3_OC5FE_Pos)#define TIM_CCMR3_OC5FE_Pos (2U)#define TIM11_OR_TI1_RMP_1 (0x2UL << TIM11_OR_TI1_RMP_Pos)#define TIM11_OR_TI1_RMP_0 (0x1UL << TIM11_OR_TI1_RMP_Pos)#define TIM11_OR_TI1_RMP TIM11_OR_TI1_RMP_Msk#define TIM11_OR_TI1_RMP_Msk (0x3UL << TIM11_OR_TI1_RMP_Pos)#define TIM11_OR_TI1_RMP_Pos (0U)#define TIM5_OR_TI4_RMP_1 (0x2UL << TIM5_OR_TI4_RMP_Pos)#define TIM5_OR_TI4_RMP_0 (0x1UL << TIM5_OR_TI4_RMP_Pos)#define TIM5_OR_TI4_RMP TIM5_OR_TI4_RMP_Msk#define TIM5_OR_TI4_RMP_Msk (0x3UL << TIM5_OR_TI4_RMP_Pos)#define TIM5_OR_TI4_RMP_Pos (6U)#define TIM2_OR_ITR1_RMP_1 (0x2UL << TIM2_OR_ITR1_RMP_Pos)#define TIM2_OR_ITR1_RMP_0 (0x1UL << TIM2_OR_ITR1_RMP_Pos)#define TIM2_OR_ITR1_RMP TIM2_OR_ITR1_RMP_Msk#define TIM2_OR_ITR1_RMP_Msk (0x3UL << TIM2_OR_ITR1_RMP_Pos)#define TIM2_OR_ITR1_RMP_Pos (10U)#define TIM_OR_ITR1_RMP_1 (0x2UL << TIM_OR_ITR1_RMP_Pos)#define TIM_OR_ITR1_RMP_0 (0x1UL << TIM_OR_ITR1_RMP_Pos)#define TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk#define TIM_OR_ITR1_RMP_Msk (0x3UL << TIM_OR_ITR1_RMP_Pos)#define TIM_OR_ITR1_RMP_Pos (10U)#define TIM_OR_TI4_RMP_1 (0x2UL << TIM_OR_TI4_RMP_Pos)#define TIM_OR_TI4_RMP_0 (0x1UL << TIM_OR_TI4_RMP_Pos)#define TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk#define TIM_OR_TI4_RMP_Msk (0x3UL << TIM_OR_TI4_RMP_Pos)#define TIM_OR_TI4_RMP_Pos (6U)#define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk#define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos)#define TIM_DMAR_DMAB_Pos (0U)#define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL TIM_DCR_DBL_Msk#define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos)#define TIM_DCR_DBL_Pos (8U)#define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA TIM_DCR_DBA_Msk#define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos)#define TIM_DCR_DBA_Pos (0U)#define TIM_BDTR_BK2P TIM_BDTR_BK2P_Msk#define TIM_BDTR_BK2P_Msk (0x1UL << TIM_BDTR_BK2P_Pos)#define TIM_BDTR_BK2P_Pos (25U)#define TIM_BDTR_BK2E TIM_BDTR_BK2E_Msk#define TIM_BDTR_BK2E_Msk (0x1UL << TIM_BDTR_BK2E_Pos)#define TIM_BDTR_BK2E_Pos (24U)#define TIM_BDTR_BK2F TIM_BDTR_BK2F_Msk#define TIM_BDTR_BK2F_Msk (0xFUL << TIM_BDTR_BK2F_Pos)#define TIM_BDTR_BK2F_Pos (20U)#define TIM_BDTR_BKF TIM_BDTR_BKF_Msk#define TIM_BDTR_BKF_Msk (0xFUL << TIM_BDTR_BKF_Pos)#define TIM_BDTR_BKF_Pos (16U)#define TIM_BDTR_MOE TIM_BDTR_MOE_Msk#define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos)#define TIM_BDTR_MOE_Pos (15U)#define TIM_BDTR_AOE TIM_BDTR_AOE_Msk#define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos)#define TIM_BDTR_AOE_Pos (14U)#define TIM_BDTR_BKP TIM_BDTR_BKP_Msk#define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos)#define TIM_BDTR_BKP_Pos (13U)#define TIM_BDTR_BKE TIM_BDTR_BKE_Msk#define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos)#define TIM_BDTR_BKE_Pos (12U)#define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk#define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos)#define TIM_BDTR_OSSR_Pos (11U)#define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk#define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos)#define TIM_BDTR_OSSI_Pos (10U)#define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos)#define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos)#define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk#define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos)#define TIM_BDTR_LOCK_Pos (8U)#define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG TIM_BDTR_DTG_Msk#define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_Pos (0U)#define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk#define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos)#define TIM_CCR4_CCR4_Pos (0U)#define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk#define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos)#define TIM_CCR3_CCR3_Pos (0U)#define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk#define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos)#define TIM_CCR2_CCR2_Pos (0U)#define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk#define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos)#define TIM_CCR1_CCR1_Pos (0U)#define TIM_RCR_REP TIM_RCR_REP_Msk#define TIM_RCR_REP_Msk (0xFFFFUL << TIM_RCR_REP_Pos)#define TIM_RCR_REP_Pos (0U)#define TIM_ARR_ARR TIM_ARR_ARR_Msk#define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)#define TIM_ARR_ARR_Pos (0U)#define TIM_PSC_PSC TIM_PSC_PSC_Msk#define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos)#define TIM_PSC_PSC_Pos (0U)#define TIM_CNT_UIFCPY TIM_CNT_UIFCPY_Msk#define TIM_CNT_UIFCPY_Msk (0x1UL << TIM_CNT_UIFCPY_Pos)#define TIM_CNT_UIFCPY_Pos (31U)#define TIM_CNT_CNT TIM_CNT_CNT_Msk#define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)#define TIM_CNT_CNT_Pos (0U)#define TIM_CCER_CC6P TIM_CCER_CC6P_Msk#define TIM_CCER_CC6P_Msk (0x1UL << TIM_CCER_CC6P_Pos)#define TIM_CCER_CC6P_Pos (21U)#define TIM_CCER_CC6E TIM_CCER_CC6E_Msk#define TIM_CCER_CC6E_Msk (0x1UL << TIM_CCER_CC6E_Pos)#define TIM_CCER_CC6E_Pos (20U)#define TIM_CCER_CC5P TIM_CCER_CC5P_Msk#define TIM_CCER_CC5P_Msk (0x1UL << TIM_CCER_CC5P_Pos)#define TIM_CCER_CC5P_Pos (17U)#define TIM_CCER_CC5E TIM_CCER_CC5E_Msk#define TIM_CCER_CC5E_Msk (0x1UL << TIM_CCER_CC5E_Pos)#define TIM_CCER_CC5E_Pos (16U)#define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk#define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos)#define TIM_CCER_CC4NP_Pos (15U)#define TIM_CCER_CC4P TIM_CCER_CC4P_Msk#define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos)#define TIM_CCER_CC4P_Pos (13U)#define TIM_CCER_CC4E TIM_CCER_CC4E_Msk#define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos)#define TIM_CCER_CC4E_Pos (12U)#define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk#define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos)#define TIM_CCER_CC3NP_Pos (11U)#define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk#define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos)#define TIM_CCER_CC3NE_Pos (10U)#define TIM_CCER_CC3P TIM_CCER_CC3P_Msk#define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos)#define TIM_CCER_CC3P_Pos (9U)#define TIM_CCER_CC3E TIM_CCER_CC3E_Msk#define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos)#define TIM_CCER_CC3E_Pos (8U)#define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk#define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos)#define TIM_CCER_CC2NP_Pos (7U)#define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk#define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos)#define TIM_CCER_CC2NE_Pos (6U)#define TIM_CCER_CC2P TIM_CCER_CC2P_Msk#define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos)#define TIM_CCER_CC2P_Pos (5U)#define TIM_CCER_CC2E TIM_CCER_CC2E_Msk#define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos)#define TIM_CCER_CC2E_Pos (4U)#define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk#define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos)#define TIM_CCER_CC1NP_Pos (3U)#define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk#define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos)#define TIM_CCER_CC1NE_Pos (2U)#define TIM_CCER_CC1P TIM_CCER_CC1P_Msk#define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos)#define TIM_CCER_CC1P_Pos (1U)#define TIM_CCER_CC1E TIM_CCER_CC1E_Msk#define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos)#define TIM_CCER_CC1E_Pos (0U)#define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk#define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F_Pos (12U)#define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos)#define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos)#define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk#define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos)#define TIM_CCMR2_IC4PSC_Pos (10U)#define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk#define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F_Pos (4U)#define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos)#define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos)#define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk#define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos)#define TIM_CCMR2_IC3PSC_Pos (2U)#define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk#define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos)#define TIM_CCMR2_OC4CE_Pos (15U)#define TIM_CCMR2_OC4M_3 (0x1000UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M_2 (0x0004UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M_1 (0x0002UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M_0 (0x0001UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk#define TIM_CCMR2_OC4M_Msk (0x1007UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M_Pos (12U)#define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk#define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos)#define TIM_CCMR2_OC4PE_Pos (11U)#define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk#define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos)#define TIM_CCMR2_OC4FE_Pos (10U)#define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos)#define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos)#define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk#define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos)#define TIM_CCMR2_CC4S_Pos (8U)#define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk#define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos)#define TIM_CCMR2_OC3CE_Pos (7U)#define TIM_CCMR2_OC3M_3 (0x1000UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M_2 (0x0004UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M_1 (0x0002UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M_0 (0x0001UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk#define TIM_CCMR2_OC3M_Msk (0x1007UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M_Pos (4U)#define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk#define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos)#define TIM_CCMR2_OC3PE_Pos (3U)#define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk#define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos)#define TIM_CCMR2_OC3FE_Pos (2U)#define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos)#define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos)#define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk#define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos)#define TIM_CCMR2_CC3S_Pos (0U)#define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk#define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F_Pos (12U)#define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos)#define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos)#define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk#define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos)#define TIM_CCMR1_IC2PSC_Pos (10U)#define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk#define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F_Pos (4U)#define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos)#define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos)#define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk#define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos)#define TIM_CCMR1_IC1PSC_Pos (2U)#define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk#define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos)#define TIM_CCMR1_OC2CE_Pos (15U)#define TIM_CCMR1_OC2M_3 (0x1000UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M_2 (0x0004UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M_1 (0x0002UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M_0 (0x0001UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk#define TIM_CCMR1_OC2M_Msk (0x1007UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M_Pos (12U)#define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk#define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos)#define TIM_CCMR1_OC2PE_Pos (11U)#define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk#define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos)#define TIM_CCMR1_OC2FE_Pos (10U)#define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos)#define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos)#define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk#define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos)#define TIM_CCMR1_CC2S_Pos (8U)#define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk#define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos)#define TIM_CCMR1_OC1CE_Pos (7U)#define TIM_CCMR1_OC1M_3 (0x1000UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M_2 (0x0004UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M_1 (0x0002UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M_0 (0x0001UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk#define TIM_CCMR1_OC1M_Msk (0x1007UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M_Pos (4U)#define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk#define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos)#define TIM_CCMR1_OC1PE_Pos (3U)#define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk#define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos)#define TIM_CCMR1_OC1FE_Pos (2U)#define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos)#define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos)#define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk#define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos)#define TIM_CCMR1_CC1S_Pos (0U)#define TIM_EGR_B2G TIM_EGR_B2G_Msk#define TIM_EGR_B2G_Msk (0x1UL << TIM_EGR_B2G_Pos)#define TIM_EGR_B2G_Pos (8U)#define TIM_EGR_BG TIM_EGR_BG_Msk#define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos)#define TIM_EGR_BG_Pos (7U)#define TIM_EGR_TG TIM_EGR_TG_Msk#define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos)#define TIM_EGR_TG_Pos (6U)#define TIM_EGR_COMG TIM_EGR_COMG_Msk#define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos)#define TIM_EGR_COMG_Pos (5U)#define TIM_EGR_CC4G TIM_EGR_CC4G_Msk#define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos)#define TIM_EGR_CC4G_Pos (4U)#define TIM_EGR_CC3G TIM_EGR_CC3G_Msk#define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos)#define TIM_EGR_CC3G_Pos (3U)#define TIM_EGR_CC2G TIM_EGR_CC2G_Msk#define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos)#define TIM_EGR_CC2G_Pos (2U)#define TIM_EGR_CC1G TIM_EGR_CC1G_Msk#define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos)#define TIM_EGR_CC1G_Pos (1U)#define TIM_EGR_UG TIM_EGR_UG_Msk#define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos)#define TIM_EGR_UG_Pos (0U)#define TIM_SR_CC6IF TIM_SR_CC6IF_Msk#define TIM_SR_CC6IF_Msk (0x1UL << TIM_SR_CC6IF_Pos)#define TIM_SR_CC6IF_Pos (17U)#define TIM_SR_CC5IF TIM_SR_CC5IF_Msk#define TIM_SR_CC5IF_Msk (0x1UL << TIM_SR_CC5IF_Pos)#define TIM_SR_CC5IF_Pos (16U)#define TIM_SR_SBIF TIM_SR_SBIF_Msk#define TIM_SR_SBIF_Msk (0x1UL << TIM_SR_SBIF_Pos)#define TIM_SR_SBIF_Pos (13U)#define TIM_SR_CC4OF TIM_SR_CC4OF_Msk#define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos)#define TIM_SR_CC4OF_Pos (12U)#define TIM_SR_CC3OF TIM_SR_CC3OF_Msk#define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos)#define TIM_SR_CC3OF_Pos (11U)#define TIM_SR_CC2OF TIM_SR_CC2OF_Msk#define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos)#define TIM_SR_CC2OF_Pos (10U)#define TIM_SR_CC1OF TIM_SR_CC1OF_Msk#define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos)#define TIM_SR_CC1OF_Pos (9U)#define TIM_SR_B2IF TIM_SR_B2IF_Msk#define TIM_SR_B2IF_Msk (0x1UL << TIM_SR_B2IF_Pos)#define TIM_SR_B2IF_Pos (8U)#define TIM_SR_BIF TIM_SR_BIF_Msk#define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos)#define TIM_SR_BIF_Pos (7U)#define TIM_SR_TIF TIM_SR_TIF_Msk#define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos)#define TIM_SR_TIF_Pos (6U)#define TIM_SR_COMIF TIM_SR_COMIF_Msk#define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos)#define TIM_SR_COMIF_Pos (5U)#define TIM_SR_CC4IF TIM_SR_CC4IF_Msk#define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos)#define TIM_SR_CC4IF_Pos (4U)#define TIM_SR_CC3IF TIM_SR_CC3IF_Msk#define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos)#define TIM_SR_CC3IF_Pos (3U)#define TIM_SR_CC2IF TIM_SR_CC2IF_Msk#define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos)#define TIM_SR_CC2IF_Pos (2U)#define TIM_SR_CC1IF TIM_SR_CC1IF_Msk#define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos)#define TIM_SR_CC1IF_Pos (1U)#define TIM_SR_UIF TIM_SR_UIF_Msk#define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos)#define TIM_SR_UIF_Pos (0U)#define TIM_DIER_TDE TIM_DIER_TDE_Msk#define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos)#define TIM_DIER_TDE_Pos (14U)#define TIM_DIER_COMDE TIM_DIER_COMDE_Msk#define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos)#define TIM_DIER_COMDE_Pos (13U)#define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk#define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos)#define TIM_DIER_CC4DE_Pos (12U)#define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk#define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos)#define TIM_DIER_CC3DE_Pos (11U)#define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk#define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos)#define TIM_DIER_CC2DE_Pos (10U)#define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk#define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos)#define TIM_DIER_CC1DE_Pos (9U)#define TIM_DIER_UDE TIM_DIER_UDE_Msk#define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos)#define TIM_DIER_UDE_Pos (8U)#define TIM_DIER_BIE TIM_DIER_BIE_Msk#define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos)#define TIM_DIER_BIE_Pos (7U)#define TIM_DIER_TIE TIM_DIER_TIE_Msk#define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos)#define TIM_DIER_TIE_Pos (6U)#define TIM_DIER_COMIE TIM_DIER_COMIE_Msk#define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos)#define TIM_DIER_COMIE_Pos (5U)#define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk#define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos)#define TIM_DIER_CC4IE_Pos (4U)#define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk#define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos)#define TIM_DIER_CC3IE_Pos (3U)#define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk#define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos)#define TIM_DIER_CC2IE_Pos (2U)#define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk#define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos)#define TIM_DIER_CC1IE_Pos (1U)#define TIM_DIER_UIE TIM_DIER_UIE_Msk#define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos)#define TIM_DIER_UIE_Pos (0U)#define TIM_SMCR_ETP TIM_SMCR_ETP_Msk#define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos)#define TIM_SMCR_ETP_Pos (15U)#define TIM_SMCR_ECE TIM_SMCR_ECE_Msk#define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos)#define TIM_SMCR_ECE_Pos (14U)#define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos)#define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos)#define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk#define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos)#define TIM_SMCR_ETPS_Pos (12U)#define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF TIM_SMCR_ETF_Msk#define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF_Pos (8U)#define TIM_SMCR_MSM TIM_SMCR_MSM_Msk#define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos)#define TIM_SMCR_MSM_Pos (7U)#define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos)#define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos)#define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos)#define TIM_SMCR_TS TIM_SMCR_TS_Msk#define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos)#define TIM_SMCR_TS_Pos (4U)#define TIM_SMCR_SMS_3 (0x10000UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS_2 (0x00004UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS_1 (0x00002UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS_0 (0x00001UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS TIM_SMCR_SMS_Msk#define TIM_SMCR_SMS_Msk (0x10007UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS_Pos (0U)#define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk#define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos)#define TIM_CR2_OIS4_Pos (14U)#define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk#define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos)#define TIM_CR2_OIS3N_Pos (13U)#define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk#define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos)#define TIM_CR2_OIS3_Pos (12U)#define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk#define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos)#define TIM_CR2_OIS2N_Pos (11U)#define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk#define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos)#define TIM_CR2_OIS2_Pos (10U)#define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk#define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos)#define TIM_CR2_OIS1N_Pos (9U)#define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk#define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos)#define TIM_CR2_OIS1_Pos (8U)#define TIM_CR2_TI1S TIM_CR2_TI1S_Msk#define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos)#define TIM_CR2_TI1S_Pos (7U)#define TIM_CR2_MMS2_3 (0x8UL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2_2 (0x4UL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2_1 (0x2UL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2_0 (0x1UL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2 TIM_CR2_MMS2_Msk#define TIM_CR2_MMS2_Msk (0xFUL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2_Pos (20U)#define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos)#define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos)#define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos)#define TIM_CR2_MMS TIM_CR2_MMS_Msk#define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos)#define TIM_CR2_MMS_Pos (4U)#define TIM_CR2_OIS6 TIM_CR2_OIS6_Msk#define TIM_CR2_OIS6_Msk (0x1UL << TIM_CR2_OIS6_Pos)#define TIM_CR2_OIS6_Pos (18U)#define TIM_CR2_OIS5 TIM_CR2_OIS5_Msk#define TIM_CR2_OIS5_Msk (0x1UL << TIM_CR2_OIS5_Pos)#define TIM_CR2_OIS5_Pos (16U)#define TIM_CR2_CCDS TIM_CR2_CCDS_Msk#define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos)#define TIM_CR2_CCDS_Pos (3U)#define TIM_CR2_CCUS TIM_CR2_CCUS_Msk#define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos)#define TIM_CR2_CCUS_Pos (2U)#define TIM_CR2_CCPC TIM_CR2_CCPC_Msk#define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos)#define TIM_CR2_CCPC_Pos (0U)#define TIM_CR1_UIFREMAP TIM_CR1_UIFREMAP_Msk#define TIM_CR1_UIFREMAP_Msk (0x1UL << TIM_CR1_UIFREMAP_Pos)#define TIM_CR1_UIFREMAP_Pos (11U)#define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos)#define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos)#define TIM_CR1_CKD TIM_CR1_CKD_Msk#define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos)#define TIM_CR1_CKD_Pos (8U)#define TIM_CR1_ARPE TIM_CR1_ARPE_Msk#define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos)#define TIM_CR1_ARPE_Pos (7U)#define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos)#define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos)#define TIM_CR1_CMS TIM_CR1_CMS_Msk#define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos)#define TIM_CR1_CMS_Pos (5U)#define TIM_CR1_DIR TIM_CR1_DIR_Msk#define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos)#define TIM_CR1_DIR_Pos (4U)#define TIM_CR1_OPM TIM_CR1_OPM_Msk#define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos)#define TIM_CR1_OPM_Pos (3U)#define TIM_CR1_URS TIM_CR1_URS_Msk#define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos)#define TIM_CR1_URS_Pos (2U)#define TIM_CR1_UDIS TIM_CR1_UDIS_Msk#define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos)#define TIM_CR1_UDIS_Pos (1U)#define TIM_CR1_CEN TIM_CR1_CEN_Msk#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos)#define TIM_CR1_CEN_Pos (0U)#define TIM_BREAK_INPUT_SUPPORT#define SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk#define SYSCFG_CMPCR_READY_Msk (0x1UL << SYSCFG_CMPCR_READY_Pos)#define SYSCFG_CMPCR_READY_Pos (8U)#define SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk#define SYSCFG_CMPCR_CMP_PD_Msk (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos)#define SYSCFG_CMPCR_CMP_PD_Pos (0U)#define SYSCFG_CBR_PVDL SYSCFG_CBR_PVDL_Msk#define SYSCFG_CBR_PVDL_Msk (0x1UL << SYSCFG_CBR_PVDL_Pos)#define SYSCFG_CBR_PVDL_Pos (2U)#define SYSCFG_CBR_CLL SYSCFG_CBR_CLL_Msk#define SYSCFG_CBR_CLL_Msk (0x1UL << SYSCFG_CBR_CLL_Pos)#define SYSCFG_CBR_CLL_Pos (0U)#define SYSCFG_EXTICR4_EXTI15_PJ 0x9000U#define SYSCFG_EXTICR4_EXTI15_PI 0x8000U#define SYSCFG_EXTICR4_EXTI15_PH 0x7000U#define SYSCFG_EXTICR4_EXTI15_PG 0x6000U#define SYSCFG_EXTICR4_EXTI15_PF 0x5000U#define SYSCFG_EXTICR4_EXTI15_PE 0x4000U#define SYSCFG_EXTICR4_EXTI15_PD 0x3000U#define SYSCFG_EXTICR4_EXTI15_PC 0x2000U#define SYSCFG_EXTICR4_EXTI15_PB 0x1000U#define SYSCFG_EXTICR4_EXTI15_PA 0x0000U#define SYSCFG_EXTICR4_EXTI14_PJ 0x0900U#define SYSCFG_EXTICR4_EXTI14_PI 0x0800U#define SYSCFG_EXTICR4_EXTI14_PH 0x0700U#define SYSCFG_EXTICR4_EXTI14_PG 0x0600U#define SYSCFG_EXTICR4_EXTI14_PF 0x0500U#define SYSCFG_EXTICR4_EXTI14_PE 0x0400U#define SYSCFG_EXTICR4_EXTI14_PD 0x0300U#define SYSCFG_EXTICR4_EXTI14_PC 0x0200U#define SYSCFG_EXTICR4_EXTI14_PB 0x0100U#define SYSCFG_EXTICR4_EXTI14_PA 0x0000U#define SYSCFG_EXTICR4_EXTI13_PJ 0x0090U#define SYSCFG_EXTICR4_EXTI13_PI 0x0080U#define SYSCFG_EXTICR4_EXTI13_PH 0x0070U#define SYSCFG_EXTICR4_EXTI13_PG 0x0060U#define SYSCFG_EXTICR4_EXTI13_PF 0x0050U#define SYSCFG_EXTICR4_EXTI13_PE 0x0040U#define SYSCFG_EXTICR4_EXTI13_PD 0x0030U#define SYSCFG_EXTICR4_EXTI13_PC 0x0020U#define SYSCFG_EXTICR4_EXTI13_PB 0x0010U#define SYSCFG_EXTICR4_EXTI13_PA 0x0000U#define SYSCFG_EXTICR4_EXTI12_PJ 0x0009U#define SYSCFG_EXTICR4_EXTI12_PI 0x0008U#define SYSCFG_EXTICR4_EXTI12_PH 0x0007U#define SYSCFG_EXTICR4_EXTI12_PG 0x0006U#define SYSCFG_EXTICR4_EXTI12_PF 0x0005U#define SYSCFG_EXTICR4_EXTI12_PE 0x0004U#define SYSCFG_EXTICR4_EXTI12_PD 0x0003U#define SYSCFG_EXTICR4_EXTI12_PC 0x0002U#define SYSCFG_EXTICR4_EXTI12_PB 0x0001U#define SYSCFG_EXTICR4_EXTI12_PA 0x0000U#define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk#define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)#define SYSCFG_EXTICR4_EXTI15_Pos (12U)#define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk#define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)#define SYSCFG_EXTICR4_EXTI14_Pos (8U)#define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk#define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)#define SYSCFG_EXTICR4_EXTI13_Pos (4U)#define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk#define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)#define SYSCFG_EXTICR4_EXTI12_Pos (0U)#define SYSCFG_EXTICR3_EXTI11_PJ 0x9000U#define SYSCFG_EXTICR3_EXTI11_PI 0x8000U#define SYSCFG_EXTICR3_EXTI11_PH 0x7000U#define SYSCFG_EXTICR3_EXTI11_PG 0x6000U#define SYSCFG_EXTICR3_EXTI11_PF 0x5000U#define SYSCFG_EXTICR3_EXTI11_PE 0x4000U#define SYSCFG_EXTICR3_EXTI11_PD 0x3000U#define SYSCFG_EXTICR3_EXTI11_PC 0x2000U#define SYSCFG_EXTICR3_EXTI11_PB 0x1000U#define SYSCFG_EXTICR3_EXTI11_PA 0x0000U#define SYSCFG_EXTICR3_EXTI10_PJ 0x0900U#define SYSCFG_EXTICR3_EXTI10_PI 0x0800U#define SYSCFG_EXTICR3_EXTI10_PH 0x0700U#define SYSCFG_EXTICR3_EXTI10_PG 0x0600U#define SYSCFG_EXTICR3_EXTI10_PF 0x0500U#define SYSCFG_EXTICR3_EXTI10_PE 0x0400U#define SYSCFG_EXTICR3_EXTI10_PD 0x0300U#define SYSCFG_EXTICR3_EXTI10_PC 0x0200U#define SYSCFG_EXTICR3_EXTI10_PB 0x0100U#define SYSCFG_EXTICR3_EXTI10_PA 0x0000U#define SYSCFG_EXTICR3_EXTI9_PJ 0x0090U#define SYSCFG_EXTICR3_EXTI9_PI 0x0080U#define SYSCFG_EXTICR3_EXTI9_PH 0x0070U#define SYSCFG_EXTICR3_EXTI9_PG 0x0060U#define SYSCFG_EXTICR3_EXTI9_PF 0x0050U#define SYSCFG_EXTICR3_EXTI9_PE 0x0040U#define SYSCFG_EXTICR3_EXTI9_PD 0x0030U#define SYSCFG_EXTICR3_EXTI9_PC 0x0020U#define SYSCFG_EXTICR3_EXTI9_PB 0x0010U#define SYSCFG_EXTICR3_EXTI9_PA 0x0000U#define SYSCFG_EXTICR3_EXTI8_PJ 0x0009U#define SYSCFG_EXTICR3_EXTI8_PI 0x0008U#define SYSCFG_EXTICR3_EXTI8_PH 0x0007U#define SYSCFG_EXTICR3_EXTI8_PG 0x0006U#define SYSCFG_EXTICR3_EXTI8_PF 0x0005U#define SYSCFG_EXTICR3_EXTI8_PE 0x0004U#define SYSCFG_EXTICR3_EXTI8_PD 0x0003U#define SYSCFG_EXTICR3_EXTI8_PC 0x0002U#define SYSCFG_EXTICR3_EXTI8_PB 0x0001U#define SYSCFG_EXTICR3_EXTI8_PA 0x0000U#define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk#define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)#define SYSCFG_EXTICR3_EXTI11_Pos (12U)#define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk#define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)#define SYSCFG_EXTICR3_EXTI10_Pos (8U)#define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk#define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)#define SYSCFG_EXTICR3_EXTI9_Pos (4U)#define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk#define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)#define SYSCFG_EXTICR3_EXTI8_Pos (0U)#define SYSCFG_EXTICR2_EXTI7_PK 0xA000U#define SYSCFG_EXTICR2_EXTI7_PJ 0x9000U#define SYSCFG_EXTICR2_EXTI7_PI 0x8000U#define SYSCFG_EXTICR2_EXTI7_PH 0x7000U#define SYSCFG_EXTICR2_EXTI7_PG 0x6000U#define SYSCFG_EXTICR2_EXTI7_PF 0x5000U#define SYSCFG_EXTICR2_EXTI7_PE 0x4000U#define SYSCFG_EXTICR2_EXTI7_PD 0x3000U#define SYSCFG_EXTICR2_EXTI7_PC 0x2000U#define SYSCFG_EXTICR2_EXTI7_PB 0x1000U#define SYSCFG_EXTICR2_EXTI7_PA 0x0000U#define SYSCFG_EXTICR2_EXTI6_PK 0x0A00U#define SYSCFG_EXTICR2_EXTI6_PJ 0x0900U#define SYSCFG_EXTICR2_EXTI6_PI 0x0800U#define SYSCFG_EXTICR2_EXTI6_PH 0x0700U#define SYSCFG_EXTICR2_EXTI6_PG 0x0600U#define SYSCFG_EXTICR2_EXTI6_PF 0x0500U#define SYSCFG_EXTICR2_EXTI6_PE 0x0400U#define SYSCFG_EXTICR2_EXTI6_PD 0x0300U#define SYSCFG_EXTICR2_EXTI6_PC 0x0200U#define SYSCFG_EXTICR2_EXTI6_PB 0x0100U#define SYSCFG_EXTICR2_EXTI6_PA 0x0000U#define SYSCFG_EXTICR2_EXTI5_PK 0x00A0U#define SYSCFG_EXTICR2_EXTI5_PJ 0x0090U#define SYSCFG_EXTICR2_EXTI5_PI 0x0080U#define SYSCFG_EXTICR2_EXTI5_PH 0x0070U#define SYSCFG_EXTICR2_EXTI5_PG 0x0060U#define SYSCFG_EXTICR2_EXTI5_PF 0x0050U#define SYSCFG_EXTICR2_EXTI5_PE 0x0040U#define SYSCFG_EXTICR2_EXTI5_PD 0x0030U#define SYSCFG_EXTICR2_EXTI5_PC 0x0020U#define SYSCFG_EXTICR2_EXTI5_PB 0x0010U#define SYSCFG_EXTICR2_EXTI5_PA 0x0000U#define SYSCFG_EXTICR2_EXTI4_PK 0x000AU#define SYSCFG_EXTICR2_EXTI4_PJ 0x0009U#define SYSCFG_EXTICR2_EXTI4_PI 0x0008U#define SYSCFG_EXTICR2_EXTI4_PH 0x0007U#define SYSCFG_EXTICR2_EXTI4_PG 0x0006U#define SYSCFG_EXTICR2_EXTI4_PF 0x0005U#define SYSCFG_EXTICR2_EXTI4_PE 0x0004U#define SYSCFG_EXTICR2_EXTI4_PD 0x0003U#define SYSCFG_EXTICR2_EXTI4_PC 0x0002U#define SYSCFG_EXTICR2_EXTI4_PB 0x0001U#define SYSCFG_EXTICR2_EXTI4_PA 0x0000U#define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk#define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)#define SYSCFG_EXTICR2_EXTI7_Pos (12U)#define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk#define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)#define SYSCFG_EXTICR2_EXTI6_Pos (8U)#define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk#define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)#define SYSCFG_EXTICR2_EXTI5_Pos (4U)#define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk#define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)#define SYSCFG_EXTICR2_EXTI4_Pos (0U)#define SYSCFG_EXTICR1_EXTI3_PK 0xA000U#define SYSCFG_EXTICR1_EXTI3_PJ 0x9000U#define SYSCFG_EXTICR1_EXTI3_PI 0x8000U#define SYSCFG_EXTICR1_EXTI3_PH 0x7000U#define SYSCFG_EXTICR1_EXTI3_PG 0x6000U#define SYSCFG_EXTICR1_EXTI3_PF 0x5000U#define SYSCFG_EXTICR1_EXTI3_PE 0x4000U#define SYSCFG_EXTICR1_EXTI3_PD 0x3000U#define SYSCFG_EXTICR1_EXTI3_PC 0x2000U#define SYSCFG_EXTICR1_EXTI3_PB 0x1000U#define SYSCFG_EXTICR1_EXTI3_PA 0x0000U#define SYSCFG_EXTICR1_EXTI2_PK 0x0A00U#define SYSCFG_EXTICR1_EXTI2_PJ 0x0900U#define SYSCFG_EXTICR1_EXTI2_PI 0x0800U#define SYSCFG_EXTICR1_EXTI2_PH 0x0700U#define SYSCFG_EXTICR1_EXTI2_PG 0x0600U#define SYSCFG_EXTICR1_EXTI2_PF 0x0500U#define SYSCFG_EXTICR1_EXTI2_PE 0x0400U#define SYSCFG_EXTICR1_EXTI2_PD 0x0300U#define SYSCFG_EXTICR1_EXTI2_PC 0x0200U#define SYSCFG_EXTICR1_EXTI2_PB 0x0100U#define SYSCFG_EXTICR1_EXTI2_PA 0x0000U#define SYSCFG_EXTICR1_EXTI1_PK 0x00A0U#define SYSCFG_EXTICR1_EXTI1_PJ 0x0090U#define SYSCFG_EXTICR1_EXTI1_PI 0x0080U#define SYSCFG_EXTICR1_EXTI1_PH 0x0070U#define SYSCFG_EXTICR1_EXTI1_PG 0x0060U#define SYSCFG_EXTICR1_EXTI1_PF 0x0050U#define SYSCFG_EXTICR1_EXTI1_PE 0x0040U#define SYSCFG_EXTICR1_EXTI1_PD 0x0030U#define SYSCFG_EXTICR1_EXTI1_PC 0x0020U#define SYSCFG_EXTICR1_EXTI1_PB 0x0010U#define SYSCFG_EXTICR1_EXTI1_PA 0x0000U#define SYSCFG_EXTICR1_EXTI0_PK 0x000AU#define SYSCFG_EXTICR1_EXTI0_PJ 0x0009U#define SYSCFG_EXTICR1_EXTI0_PI 0x0008U#define SYSCFG_EXTICR1_EXTI0_PH 0x0007U#define SYSCFG_EXTICR1_EXTI0_PG 0x0006U#define SYSCFG_EXTICR1_EXTI0_PF 0x0005U#define SYSCFG_EXTICR1_EXTI0_PE 0x0004U#define SYSCFG_EXTICR1_EXTI0_PD 0x0003U#define SYSCFG_EXTICR1_EXTI0_PC 0x0002U#define SYSCFG_EXTICR1_EXTI0_PB 0x0001U#define SYSCFG_EXTICR1_EXTI0_PA 0x0000U#define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk#define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)#define SYSCFG_EXTICR1_EXTI3_Pos (12U)#define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk#define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)#define SYSCFG_EXTICR1_EXTI2_Pos (8U)#define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk#define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)#define SYSCFG_EXTICR1_EXTI1_Pos (4U)#define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk#define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)#define SYSCFG_EXTICR1_EXTI0_Pos (0U)#define SYSCFG_PMC_MII_RMII_SEL SYSCFG_PMC_MII_RMII_SEL_Msk#define SYSCFG_PMC_MII_RMII_SEL_Msk (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos)#define SYSCFG_PMC_MII_RMII_SEL_Pos (23U)#define SYSCFG_PMC_ADC3DC2 SYSCFG_PMC_ADC3DC2_Msk#define SYSCFG_PMC_ADC3DC2_Msk (0x1UL << SYSCFG_PMC_ADC3DC2_Pos)#define SYSCFG_PMC_ADC3DC2_Pos (18U)#define SYSCFG_PMC_ADC2DC2 SYSCFG_PMC_ADC2DC2_Msk#define SYSCFG_PMC_ADC2DC2_Msk (0x1UL << SYSCFG_PMC_ADC2DC2_Pos)#define SYSCFG_PMC_ADC2DC2_Pos (17U)#define SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk#define SYSCFG_PMC_ADC1DC2_Msk (0x1UL << SYSCFG_PMC_ADC1DC2_Pos)#define SYSCFG_PMC_ADC1DC2_Pos (16U)#define SYSCFG_PMC_ADCxDC2 SYSCFG_PMC_ADCxDC2_Msk#define SYSCFG_PMC_ADCxDC2_Msk (0x7UL << SYSCFG_PMC_ADCxDC2_Pos)#define SYSCFG_PMC_ADCxDC2_Pos (16U)#define SYSCFG_PMC_I2C_PB9_FMP SYSCFG_PMC_I2C_PB9_FMP_Msk#define SYSCFG_PMC_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB9_FMP_Pos)#define SYSCFG_PMC_I2C_PB9_FMP_Pos (7U)#define SYSCFG_PMC_I2C_PB8_FMP SYSCFG_PMC_I2C_PB8_FMP_Msk#define SYSCFG_PMC_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB8_FMP_Pos)#define SYSCFG_PMC_I2C_PB8_FMP_Pos (6U)#define SYSCFG_PMC_I2C_PB7_FMP SYSCFG_PMC_I2C_PB7_FMP_Msk#define SYSCFG_PMC_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB7_FMP_Pos)#define SYSCFG_PMC_I2C_PB7_FMP_Pos (5U)#define SYSCFG_PMC_I2C_PB6_FMP SYSCFG_PMC_I2C_PB6_FMP_Msk#define SYSCFG_PMC_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB6_FMP_Pos)#define SYSCFG_PMC_I2C_PB6_FMP_Pos (4U)#define SYSCFG_PMC_I2C4_FMP SYSCFG_PMC_I2C4_FMP_Msk#define SYSCFG_PMC_I2C4_FMP_Msk (0x1UL << SYSCFG_PMC_I2C4_FMP_Pos)#define SYSCFG_PMC_I2C4_FMP_Pos (3U)#define SYSCFG_PMC_I2C3_FMP SYSCFG_PMC_I2C3_FMP_Msk#define SYSCFG_PMC_I2C3_FMP_Msk (0x1UL << SYSCFG_PMC_I2C3_FMP_Pos)#define SYSCFG_PMC_I2C3_FMP_Pos (2U)#define SYSCFG_PMC_I2C2_FMP SYSCFG_PMC_I2C2_FMP_Msk#define SYSCFG_PMC_I2C2_FMP_Msk (0x1UL << SYSCFG_PMC_I2C2_FMP_Pos)#define SYSCFG_PMC_I2C2_FMP_Pos (1U)#define SYSCFG_PMC_I2C1_FMP SYSCFG_PMC_I2C1_FMP_Msk#define SYSCFG_PMC_I2C1_FMP_Msk (0x1UL << SYSCFG_PMC_I2C1_FMP_Pos)#define SYSCFG_PMC_I2C1_FMP_Pos (0U)#define SYSCFG_MEMRMP_SWP_FMC_1 (0x2UL << SYSCFG_MEMRMP_SWP_FMC_Pos)#define SYSCFG_MEMRMP_SWP_FMC_0 (0x1UL << SYSCFG_MEMRMP_SWP_FMC_Pos)#define SYSCFG_MEMRMP_SWP_FMC SYSCFG_MEMRMP_SWP_FMC_Msk#define SYSCFG_MEMRMP_SWP_FMC_Msk (0x3UL << SYSCFG_MEMRMP_SWP_FMC_Pos)#define SYSCFG_MEMRMP_SWP_FMC_Pos (10U)#define SYSCFG_MEMRMP_SWP_FB SYSCFG_MEMRMP_SWP_FB_Msk#define SYSCFG_MEMRMP_SWP_FB_Msk (0x1UL << SYSCFG_MEMRMP_SWP_FB_Pos)#define SYSCFG_MEMRMP_SWP_FB_Pos (8U)#define SYSCFG_MEMRMP_MEM_BOOT SYSCFG_MEMRMP_MEM_BOOT_Msk#define SYSCFG_MEMRMP_MEM_BOOT_Msk (0x1UL << SYSCFG_MEMRMP_MEM_BOOT_Pos)#define SYSCFG_MEMRMP_MEM_BOOT_Pos (0U)#define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk#define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos)#define SPI_I2SPR_MCKOE_Pos (9U)#define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk#define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos)#define SPI_I2SPR_ODD_Pos (8U)#define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk#define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos)#define SPI_I2SPR_I2SDIV_Pos (0U)#define SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk#define SPI_I2SCFGR_ASTRTEN_Msk (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)#define SPI_I2SCFGR_ASTRTEN_Pos (12U)#define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk#define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)#define SPI_I2SCFGR_I2SMOD_Pos (11U)#define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk#define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos)#define SPI_I2SCFGR_I2SE_Pos (10U)#define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)#define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)#define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk#define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)#define SPI_I2SCFGR_I2SCFG_Pos (8U)#define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk#define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)#define SPI_I2SCFGR_PCMSYNC_Pos (7U)#define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)#define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)#define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk#define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)#define SPI_I2SCFGR_I2SSTD_Pos (4U)#define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk#define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos)#define SPI_I2SCFGR_CKPOL_Pos (3U)#define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos)#define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos)#define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk#define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos)#define SPI_I2SCFGR_DATLEN_Pos (1U)#define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk#define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos)#define SPI_I2SCFGR_CHLEN_Pos (0U)#define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk#define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)#define SPI_TXCRCR_TXCRC_Pos (0U)#define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk#define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)#define SPI_RXCRCR_RXCRC_Pos (0U)#define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk#define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)#define SPI_CRCPR_CRCPOLY_Pos (0U)#define SPI_DR_DR SPI_DR_DR_Msk#define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos)#define SPI_DR_DR_Pos (0U)#define SPI_SR_FTLVL_1 (0x2UL << SPI_SR_FTLVL_Pos)#define SPI_SR_FTLVL_0 (0x1UL << SPI_SR_FTLVL_Pos)#define SPI_SR_FTLVL SPI_SR_FTLVL_Msk#define SPI_SR_FTLVL_Msk (0x3UL << SPI_SR_FTLVL_Pos)#define SPI_SR_FTLVL_Pos (11U)#define SPI_SR_FRLVL_1 (0x2UL << SPI_SR_FRLVL_Pos)#define SPI_SR_FRLVL_0 (0x1UL << SPI_SR_FRLVL_Pos)#define SPI_SR_FRLVL SPI_SR_FRLVL_Msk#define SPI_SR_FRLVL_Msk (0x3UL << SPI_SR_FRLVL_Pos)#define SPI_SR_FRLVL_Pos (9U)#define SPI_SR_FRE SPI_SR_FRE_Msk#define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos)#define SPI_SR_FRE_Pos (8U)#define SPI_SR_BSY SPI_SR_BSY_Msk#define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos)#define SPI_SR_BSY_Pos (7U)#define SPI_SR_OVR SPI_SR_OVR_Msk#define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos)#define SPI_SR_OVR_Pos (6U)#define SPI_SR_MODF SPI_SR_MODF_Msk#define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos)#define SPI_SR_MODF_Pos (5U)#define SPI_SR_CRCERR SPI_SR_CRCERR_Msk#define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos)#define SPI_SR_CRCERR_Pos (4U)#define SPI_SR_UDR SPI_SR_UDR_Msk#define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos)#define SPI_SR_UDR_Pos (3U)#define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk#define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos)#define SPI_SR_CHSIDE_Pos (2U)#define SPI_SR_TXE SPI_SR_TXE_Msk#define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos)#define SPI_SR_TXE_Pos (1U)#define SPI_SR_RXNE SPI_SR_RXNE_Msk#define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos)#define SPI_SR_RXNE_Pos (0U)#define SPI_CR2_LDMATX SPI_CR2_LDMATX_Msk#define SPI_CR2_LDMATX_Msk (0x1UL << SPI_CR2_LDMATX_Pos)#define SPI_CR2_LDMATX_Pos (14U)#define SPI_CR2_LDMARX SPI_CR2_LDMARX_Msk#define SPI_CR2_LDMARX_Msk (0x1UL << SPI_CR2_LDMARX_Pos)#define SPI_CR2_LDMARX_Pos (13U)#define SPI_CR2_FRXTH SPI_CR2_FRXTH_Msk#define SPI_CR2_FRXTH_Msk (0x1UL << SPI_CR2_FRXTH_Pos)#define SPI_CR2_FRXTH_Pos (12U)#define SPI_CR2_DS_3 (0x8UL << SPI_CR2_DS_Pos)#define SPI_CR2_DS_2 (0x4UL << SPI_CR2_DS_Pos)#define SPI_CR2_DS_1 (0x2UL << SPI_CR2_DS_Pos)#define SPI_CR2_DS_0 (0x1UL << SPI_CR2_DS_Pos)#define SPI_CR2_DS SPI_CR2_DS_Msk#define SPI_CR2_DS_Msk (0xFUL << SPI_CR2_DS_Pos)#define SPI_CR2_DS_Pos (8U)#define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk#define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos)#define SPI_CR2_TXEIE_Pos (7U)#define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk#define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos)#define SPI_CR2_RXNEIE_Pos (6U)#define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk#define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos)#define SPI_CR2_ERRIE_Pos (5U)#define SPI_CR2_FRF SPI_CR2_FRF_Msk#define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos)#define SPI_CR2_FRF_Pos (4U)#define SPI_CR2_NSSP SPI_CR2_NSSP_Msk#define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos)#define SPI_CR2_NSSP_Pos (3U)#define SPI_CR2_SSOE SPI_CR2_SSOE_Msk#define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos)#define SPI_CR2_SSOE_Pos (2U)#define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk#define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos)#define SPI_CR2_TXDMAEN_Pos (1U)#define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk#define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos)#define SPI_CR2_RXDMAEN_Pos (0U)#define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk#define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos)#define SPI_CR1_BIDIMODE_Pos (15U)#define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk#define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos)#define SPI_CR1_BIDIOE_Pos (14U)#define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk#define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos)#define SPI_CR1_CRCEN_Pos (13U)#define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk#define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos)#define SPI_CR1_CRCNEXT_Pos (12U)#define SPI_CR1_CRCL SPI_CR1_CRCL_Msk#define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos)#define SPI_CR1_CRCL_Pos (11U)#define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk#define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos)#define SPI_CR1_RXONLY_Pos (10U)#define SPI_CR1_SSM SPI_CR1_SSM_Msk#define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos)#define SPI_CR1_SSM_Pos (9U)#define SPI_CR1_SSI SPI_CR1_SSI_Msk#define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos)#define SPI_CR1_SSI_Pos (8U)#define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk#define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos)#define SPI_CR1_LSBFIRST_Pos (7U)#define SPI_CR1_SPE SPI_CR1_SPE_Msk#define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos)#define SPI_CR1_SPE_Pos (6U)#define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos)#define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos)#define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos)#define SPI_CR1_BR SPI_CR1_BR_Msk#define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos)#define SPI_CR1_BR_Pos (3U)#define SPI_CR1_MSTR SPI_CR1_MSTR_Msk#define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos)#define SPI_CR1_MSTR_Pos (2U)#define SPI_CR1_CPOL SPI_CR1_CPOL_Msk#define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos)#define SPI_CR1_CPOL_Pos (1U)#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos)#define SPI_CR1_CPHA_Pos (0U)#define SDMMC_FIFO_FIFODATA SDMMC_FIFO_FIFODATA_Msk#define SDMMC_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDMMC_FIFO_FIFODATA_Pos)#define SDMMC_FIFO_FIFODATA_Pos (0U)#define SDMMC_FIFOCNT_FIFOCOUNT SDMMC_FIFOCNT_FIFOCOUNT_Msk#define SDMMC_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFUL << SDMMC_FIFOCNT_FIFOCOUNT_Pos)#define SDMMC_FIFOCNT_FIFOCOUNT_Pos (0U)#define SDMMC_MASK_SDIOITIE SDMMC_MASK_SDIOITIE_Msk#define SDMMC_MASK_SDIOITIE_Msk (0x1UL << SDMMC_MASK_SDIOITIE_Pos)#define SDMMC_MASK_SDIOITIE_Pos (22U)#define SDMMC_MASK_RXDAVLIE SDMMC_MASK_RXDAVLIE_Msk#define SDMMC_MASK_RXDAVLIE_Msk (0x1UL << SDMMC_MASK_RXDAVLIE_Pos)#define SDMMC_MASK_RXDAVLIE_Pos (21U)#define SDMMC_MASK_TXDAVLIE SDMMC_MASK_TXDAVLIE_Msk#define SDMMC_MASK_TXDAVLIE_Msk (0x1UL << SDMMC_MASK_TXDAVLIE_Pos)#define SDMMC_MASK_TXDAVLIE_Pos (20U)#define SDMMC_MASK_RXFIFOEIE SDMMC_MASK_RXFIFOEIE_Msk#define SDMMC_MASK_RXFIFOEIE_Msk (0x1UL << SDMMC_MASK_RXFIFOEIE_Pos)#define SDMMC_MASK_RXFIFOEIE_Pos (19U)#define SDMMC_MASK_TXFIFOEIE SDMMC_MASK_TXFIFOEIE_Msk#define SDMMC_MASK_TXFIFOEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOEIE_Pos)#define SDMMC_MASK_TXFIFOEIE_Pos (18U)#define SDMMC_MASK_RXFIFOFIE SDMMC_MASK_RXFIFOFIE_Msk#define SDMMC_MASK_RXFIFOFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOFIE_Pos)#define SDMMC_MASK_RXFIFOFIE_Pos (17U)#define SDMMC_MASK_TXFIFOFIE SDMMC_MASK_TXFIFOFIE_Msk#define SDMMC_MASK_TXFIFOFIE_Msk (0x1UL << SDMMC_MASK_TXFIFOFIE_Pos)#define SDMMC_MASK_TXFIFOFIE_Pos (16U)#define SDMMC_MASK_RXFIFOHFIE SDMMC_MASK_RXFIFOHFIE_Msk#define SDMMC_MASK_RXFIFOHFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOHFIE_Pos)#define SDMMC_MASK_RXFIFOHFIE_Pos (15U)#define SDMMC_MASK_TXFIFOHEIE SDMMC_MASK_TXFIFOHEIE_Msk#define SDMMC_MASK_TXFIFOHEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOHEIE_Pos)#define SDMMC_MASK_TXFIFOHEIE_Pos (14U)#define SDMMC_MASK_RXACTIE SDMMC_MASK_RXACTIE_Msk#define SDMMC_MASK_RXACTIE_Msk (0x1UL << SDMMC_MASK_RXACTIE_Pos)#define SDMMC_MASK_RXACTIE_Pos (13U)#define SDMMC_MASK_TXACTIE SDMMC_MASK_TXACTIE_Msk#define SDMMC_MASK_TXACTIE_Msk (0x1UL << SDMMC_MASK_TXACTIE_Pos)#define SDMMC_MASK_TXACTIE_Pos (12U)#define SDMMC_MASK_CMDACTIE SDMMC_MASK_CMDACTIE_Msk#define SDMMC_MASK_CMDACTIE_Msk (0x1UL << SDMMC_MASK_CMDACTIE_Pos)#define SDMMC_MASK_CMDACTIE_Pos (11U)#define SDMMC_MASK_DBCKENDIE SDMMC_MASK_DBCKENDIE_Msk#define SDMMC_MASK_DBCKENDIE_Msk (0x1UL << SDMMC_MASK_DBCKENDIE_Pos)#define SDMMC_MASK_DBCKENDIE_Pos (10U)#define SDMMC_MASK_DATAENDIE SDMMC_MASK_DATAENDIE_Msk#define SDMMC_MASK_DATAENDIE_Msk (0x1UL << SDMMC_MASK_DATAENDIE_Pos)#define SDMMC_MASK_DATAENDIE_Pos (8U)#define SDMMC_MASK_CMDSENTIE SDMMC_MASK_CMDSENTIE_Msk#define SDMMC_MASK_CMDSENTIE_Msk (0x1UL << SDMMC_MASK_CMDSENTIE_Pos)#define SDMMC_MASK_CMDSENTIE_Pos (7U)#define SDMMC_MASK_CMDRENDIE SDMMC_MASK_CMDRENDIE_Msk#define SDMMC_MASK_CMDRENDIE_Msk (0x1UL << SDMMC_MASK_CMDRENDIE_Pos)#define SDMMC_MASK_CMDRENDIE_Pos (6U)#define SDMMC_MASK_RXOVERRIE SDMMC_MASK_RXOVERRIE_Msk#define SDMMC_MASK_RXOVERRIE_Msk (0x1UL << SDMMC_MASK_RXOVERRIE_Pos)#define SDMMC_MASK_RXOVERRIE_Pos (5U)#define SDMMC_MASK_TXUNDERRIE SDMMC_MASK_TXUNDERRIE_Msk#define SDMMC_MASK_TXUNDERRIE_Msk (0x1UL << SDMMC_MASK_TXUNDERRIE_Pos)#define SDMMC_MASK_TXUNDERRIE_Pos (4U)#define SDMMC_MASK_DTIMEOUTIE SDMMC_MASK_DTIMEOUTIE_Msk#define SDMMC_MASK_DTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_DTIMEOUTIE_Pos)#define SDMMC_MASK_DTIMEOUTIE_Pos (3U)#define SDMMC_MASK_CTIMEOUTIE SDMMC_MASK_CTIMEOUTIE_Msk#define SDMMC_MASK_CTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_CTIMEOUTIE_Pos)#define SDMMC_MASK_CTIMEOUTIE_Pos (2U)#define SDMMC_MASK_DCRCFAILIE SDMMC_MASK_DCRCFAILIE_Msk#define SDMMC_MASK_DCRCFAILIE_Msk (0x1UL << SDMMC_MASK_DCRCFAILIE_Pos)#define SDMMC_MASK_DCRCFAILIE_Pos (1U)#define SDMMC_MASK_CCRCFAILIE SDMMC_MASK_CCRCFAILIE_Msk#define SDMMC_MASK_CCRCFAILIE_Msk (0x1UL << SDMMC_MASK_CCRCFAILIE_Pos)#define SDMMC_MASK_CCRCFAILIE_Pos (0U)#define SDMMC_ICR_SDIOITC SDMMC_ICR_SDIOITC_Msk#define SDMMC_ICR_SDIOITC_Msk (0x1UL << SDMMC_ICR_SDIOITC_Pos)#define SDMMC_ICR_SDIOITC_Pos (22U)#define SDMMC_ICR_DBCKENDC SDMMC_ICR_DBCKENDC_Msk#define SDMMC_ICR_DBCKENDC_Msk (0x1UL << SDMMC_ICR_DBCKENDC_Pos)#define SDMMC_ICR_DBCKENDC_Pos (10U)#define SDMMC_ICR_DATAENDC SDMMC_ICR_DATAENDC_Msk#define SDMMC_ICR_DATAENDC_Msk (0x1UL << SDMMC_ICR_DATAENDC_Pos)#define SDMMC_ICR_DATAENDC_Pos (8U)#define SDMMC_ICR_CMDSENTC SDMMC_ICR_CMDSENTC_Msk#define SDMMC_ICR_CMDSENTC_Msk (0x1UL << SDMMC_ICR_CMDSENTC_Pos)#define SDMMC_ICR_CMDSENTC_Pos (7U)#define SDMMC_ICR_CMDRENDC SDMMC_ICR_CMDRENDC_Msk#define SDMMC_ICR_CMDRENDC_Msk (0x1UL << SDMMC_ICR_CMDRENDC_Pos)#define SDMMC_ICR_CMDRENDC_Pos (6U)#define SDMMC_ICR_RXOVERRC SDMMC_ICR_RXOVERRC_Msk#define SDMMC_ICR_RXOVERRC_Msk (0x1UL << SDMMC_ICR_RXOVERRC_Pos)#define SDMMC_ICR_RXOVERRC_Pos (5U)#define SDMMC_ICR_TXUNDERRC SDMMC_ICR_TXUNDERRC_Msk#define SDMMC_ICR_TXUNDERRC_Msk (0x1UL << SDMMC_ICR_TXUNDERRC_Pos)#define SDMMC_ICR_TXUNDERRC_Pos (4U)#define SDMMC_ICR_DTIMEOUTC SDMMC_ICR_DTIMEOUTC_Msk#define SDMMC_ICR_DTIMEOUTC_Msk (0x1UL << SDMMC_ICR_DTIMEOUTC_Pos)#define SDMMC_ICR_DTIMEOUTC_Pos (3U)#define SDMMC_ICR_CTIMEOUTC SDMMC_ICR_CTIMEOUTC_Msk#define SDMMC_ICR_CTIMEOUTC_Msk (0x1UL << SDMMC_ICR_CTIMEOUTC_Pos)#define SDMMC_ICR_CTIMEOUTC_Pos (2U)#define SDMMC_ICR_DCRCFAILC SDMMC_ICR_DCRCFAILC_Msk#define SDMMC_ICR_DCRCFAILC_Msk (0x1UL << SDMMC_ICR_DCRCFAILC_Pos)#define SDMMC_ICR_DCRCFAILC_Pos (1U)#define SDMMC_ICR_CCRCFAILC SDMMC_ICR_CCRCFAILC_Msk#define SDMMC_ICR_CCRCFAILC_Msk (0x1UL << SDMMC_ICR_CCRCFAILC_Pos)#define SDMMC_ICR_CCRCFAILC_Pos (0U)#define SDMMC_STA_SDIOIT SDMMC_STA_SDIOIT_Msk#define SDMMC_STA_SDIOIT_Msk (0x1UL << SDMMC_STA_SDIOIT_Pos)#define SDMMC_STA_SDIOIT_Pos (22U)#define SDMMC_STA_RXDAVL SDMMC_STA_RXDAVL_Msk#define SDMMC_STA_RXDAVL_Msk (0x1UL << SDMMC_STA_RXDAVL_Pos)#define SDMMC_STA_RXDAVL_Pos (21U)#define SDMMC_STA_TXDAVL SDMMC_STA_TXDAVL_Msk#define SDMMC_STA_TXDAVL_Msk (0x1UL << SDMMC_STA_TXDAVL_Pos)#define SDMMC_STA_TXDAVL_Pos (20U)#define SDMMC_STA_RXFIFOE SDMMC_STA_RXFIFOE_Msk#define SDMMC_STA_RXFIFOE_Msk (0x1UL << SDMMC_STA_RXFIFOE_Pos)#define SDMMC_STA_RXFIFOE_Pos (19U)#define SDMMC_STA_TXFIFOE SDMMC_STA_TXFIFOE_Msk#define SDMMC_STA_TXFIFOE_Msk (0x1UL << SDMMC_STA_TXFIFOE_Pos)#define SDMMC_STA_TXFIFOE_Pos (18U)#define SDMMC_STA_RXFIFOF SDMMC_STA_RXFIFOF_Msk#define SDMMC_STA_RXFIFOF_Msk (0x1UL << SDMMC_STA_RXFIFOF_Pos)#define SDMMC_STA_RXFIFOF_Pos (17U)#define SDMMC_STA_TXFIFOF SDMMC_STA_TXFIFOF_Msk#define SDMMC_STA_TXFIFOF_Msk (0x1UL << SDMMC_STA_TXFIFOF_Pos)#define SDMMC_STA_TXFIFOF_Pos (16U)#define SDMMC_STA_RXFIFOHF SDMMC_STA_RXFIFOHF_Msk#define SDMMC_STA_RXFIFOHF_Msk (0x1UL << SDMMC_STA_RXFIFOHF_Pos)#define SDMMC_STA_RXFIFOHF_Pos (15U)#define SDMMC_STA_TXFIFOHE SDMMC_STA_TXFIFOHE_Msk#define SDMMC_STA_TXFIFOHE_Msk (0x1UL << SDMMC_STA_TXFIFOHE_Pos)#define SDMMC_STA_TXFIFOHE_Pos (14U)#define SDMMC_STA_RXACT SDMMC_STA_RXACT_Msk#define SDMMC_STA_RXACT_Msk (0x1UL << SDMMC_STA_RXACT_Pos)#define SDMMC_STA_RXACT_Pos (13U)#define SDMMC_STA_TXACT SDMMC_STA_TXACT_Msk#define SDMMC_STA_TXACT_Msk (0x1UL << SDMMC_STA_TXACT_Pos)#define SDMMC_STA_TXACT_Pos (12U)#define SDMMC_STA_CMDACT SDMMC_STA_CMDACT_Msk#define SDMMC_STA_CMDACT_Msk (0x1UL << SDMMC_STA_CMDACT_Pos)#define SDMMC_STA_CMDACT_Pos (11U)#define SDMMC_STA_DBCKEND SDMMC_STA_DBCKEND_Msk#define SDMMC_STA_DBCKEND_Msk (0x1UL << SDMMC_STA_DBCKEND_Pos)#define SDMMC_STA_DBCKEND_Pos (10U)#define SDMMC_STA_DATAEND SDMMC_STA_DATAEND_Msk#define SDMMC_STA_DATAEND_Msk (0x1UL << SDMMC_STA_DATAEND_Pos)#define SDMMC_STA_DATAEND_Pos (8U)#define SDMMC_STA_CMDSENT SDMMC_STA_CMDSENT_Msk#define SDMMC_STA_CMDSENT_Msk (0x1UL << SDMMC_STA_CMDSENT_Pos)#define SDMMC_STA_CMDSENT_Pos (7U)#define SDMMC_STA_CMDREND SDMMC_STA_CMDREND_Msk#define SDMMC_STA_CMDREND_Msk (0x1UL << SDMMC_STA_CMDREND_Pos)#define SDMMC_STA_CMDREND_Pos (6U)#define SDMMC_STA_RXOVERR SDMMC_STA_RXOVERR_Msk#define SDMMC_STA_RXOVERR_Msk (0x1UL << SDMMC_STA_RXOVERR_Pos)#define SDMMC_STA_RXOVERR_Pos (5U)#define SDMMC_STA_TXUNDERR SDMMC_STA_TXUNDERR_Msk#define SDMMC_STA_TXUNDERR_Msk (0x1UL << SDMMC_STA_TXUNDERR_Pos)#define SDMMC_STA_TXUNDERR_Pos (4U)#define SDMMC_STA_DTIMEOUT SDMMC_STA_DTIMEOUT_Msk#define SDMMC_STA_DTIMEOUT_Msk (0x1UL << SDMMC_STA_DTIMEOUT_Pos)#define SDMMC_STA_DTIMEOUT_Pos (3U)#define SDMMC_STA_CTIMEOUT SDMMC_STA_CTIMEOUT_Msk#define SDMMC_STA_CTIMEOUT_Msk (0x1UL << SDMMC_STA_CTIMEOUT_Pos)#define SDMMC_STA_CTIMEOUT_Pos (2U)#define SDMMC_STA_DCRCFAIL SDMMC_STA_DCRCFAIL_Msk#define SDMMC_STA_DCRCFAIL_Msk (0x1UL << SDMMC_STA_DCRCFAIL_Pos)#define SDMMC_STA_DCRCFAIL_Pos (1U)#define SDMMC_STA_CCRCFAIL SDMMC_STA_CCRCFAIL_Msk#define SDMMC_STA_CCRCFAIL_Msk (0x1UL << SDMMC_STA_CCRCFAIL_Pos)#define SDMMC_STA_CCRCFAIL_Pos (0U)#define SDMMC_DCOUNT_DATACOUNT SDMMC_DCOUNT_DATACOUNT_Msk#define SDMMC_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDMMC_DCOUNT_DATACOUNT_Pos)#define SDMMC_DCOUNT_DATACOUNT_Pos (0U)#define SDMMC_DCTRL_SDIOEN SDMMC_DCTRL_SDIOEN_Msk#define SDMMC_DCTRL_SDIOEN_Msk (0x1UL << SDMMC_DCTRL_SDIOEN_Pos)#define SDMMC_DCTRL_SDIOEN_Pos (11U)#define SDMMC_DCTRL_RWMOD SDMMC_DCTRL_RWMOD_Msk#define SDMMC_DCTRL_RWMOD_Msk (0x1UL << SDMMC_DCTRL_RWMOD_Pos)#define SDMMC_DCTRL_RWMOD_Pos (10U)#define SDMMC_DCTRL_RWSTOP SDMMC_DCTRL_RWSTOP_Msk#define SDMMC_DCTRL_RWSTOP_Msk (0x1UL << SDMMC_DCTRL_RWSTOP_Pos)#define SDMMC_DCTRL_RWSTOP_Pos (9U)#define SDMMC_DCTRL_RWSTART SDMMC_DCTRL_RWSTART_Msk#define SDMMC_DCTRL_RWSTART_Msk (0x1UL << SDMMC_DCTRL_RWSTART_Pos)#define SDMMC_DCTRL_RWSTART_Pos (8U)#define SDMMC_DCTRL_DBLOCKSIZE_3 (0x8UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE_2 (0x4UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE_1 (0x2UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE_0 (0x1UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE SDMMC_DCTRL_DBLOCKSIZE_Msk#define SDMMC_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE_Pos (4U)#define SDMMC_DCTRL_DMAEN SDMMC_DCTRL_DMAEN_Msk#define SDMMC_DCTRL_DMAEN_Msk (0x1UL << SDMMC_DCTRL_DMAEN_Pos)#define SDMMC_DCTRL_DMAEN_Pos (3U)#define SDMMC_DCTRL_DTMODE SDMMC_DCTRL_DTMODE_Msk#define SDMMC_DCTRL_DTMODE_Msk (0x1UL << SDMMC_DCTRL_DTMODE_Pos)#define SDMMC_DCTRL_DTMODE_Pos (2U)#define SDMMC_DCTRL_DTDIR SDMMC_DCTRL_DTDIR_Msk#define SDMMC_DCTRL_DTDIR_Msk (0x1UL << SDMMC_DCTRL_DTDIR_Pos)#define SDMMC_DCTRL_DTDIR_Pos (1U)#define SDMMC_DCTRL_DTEN SDMMC_DCTRL_DTEN_Msk#define SDMMC_DCTRL_DTEN_Msk (0x1UL << SDMMC_DCTRL_DTEN_Pos)#define SDMMC_DCTRL_DTEN_Pos (0U)#define SDMMC_DLEN_DATALENGTH SDMMC_DLEN_DATALENGTH_Msk#define SDMMC_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDMMC_DLEN_DATALENGTH_Pos)#define SDMMC_DLEN_DATALENGTH_Pos (0U)#define SDMMC_DTIMER_DATATIME SDMMC_DTIMER_DATATIME_Msk#define SDMMC_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDMMC_DTIMER_DATATIME_Pos)#define SDMMC_DTIMER_DATATIME_Pos (0U)#define SDMMC_RESP4_CARDSTATUS4 SDMMC_RESP4_CARDSTATUS4_Msk#define SDMMC_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDMMC_RESP4_CARDSTATUS4_Pos)#define SDMMC_RESP4_CARDSTATUS4_Pos (0U)#define SDMMC_RESP3_CARDSTATUS3 SDMMC_RESP3_CARDSTATUS3_Msk#define SDMMC_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDMMC_RESP3_CARDSTATUS3_Pos)#define SDMMC_RESP3_CARDSTATUS3_Pos (0U)#define SDMMC_RESP2_CARDSTATUS2 SDMMC_RESP2_CARDSTATUS2_Msk#define SDMMC_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDMMC_RESP2_CARDSTATUS2_Pos)#define SDMMC_RESP2_CARDSTATUS2_Pos (0U)#define SDMMC_RESP1_CARDSTATUS1 SDMMC_RESP1_CARDSTATUS1_Msk#define SDMMC_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDMMC_RESP1_CARDSTATUS1_Pos)#define SDMMC_RESP1_CARDSTATUS1_Pos (0U)#define SDMMC_RESP0_CARDSTATUS0 SDMMC_RESP0_CARDSTATUS0_Msk#define SDMMC_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDMMC_RESP0_CARDSTATUS0_Pos)#define SDMMC_RESP0_CARDSTATUS0_Pos (0U)#define SDMMC_RESPCMD_RESPCMD SDMMC_RESPCMD_RESPCMD_Msk#define SDMMC_RESPCMD_RESPCMD_Msk (0x3FUL << SDMMC_RESPCMD_RESPCMD_Pos)#define SDMMC_RESPCMD_RESPCMD_Pos (0U)#define SDMMC_CMD_SDIOSUSPEND SDMMC_CMD_SDIOSUSPEND_Msk#define SDMMC_CMD_SDIOSUSPEND_Msk (0x1UL << SDMMC_CMD_SDIOSUSPEND_Pos)#define SDMMC_CMD_SDIOSUSPEND_Pos (11U)#define SDMMC_CMD_CPSMEN SDMMC_CMD_CPSMEN_Msk#define SDMMC_CMD_CPSMEN_Msk (0x1UL << SDMMC_CMD_CPSMEN_Pos)#define SDMMC_CMD_CPSMEN_Pos (10U)#define SDMMC_CMD_WAITPEND SDMMC_CMD_WAITPEND_Msk#define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos)#define SDMMC_CMD_WAITPEND_Pos (9U)#define SDMMC_CMD_WAITINT SDMMC_CMD_WAITINT_Msk#define SDMMC_CMD_WAITINT_Msk (0x1UL << SDMMC_CMD_WAITINT_Pos)#define SDMMC_CMD_WAITINT_Pos (8U)#define SDMMC_CMD_WAITRESP_1 (0x2UL << SDMMC_CMD_WAITRESP_Pos)#define SDMMC_CMD_WAITRESP_0 (0x1UL << SDMMC_CMD_WAITRESP_Pos)#define SDMMC_CMD_WAITRESP SDMMC_CMD_WAITRESP_Msk#define SDMMC_CMD_WAITRESP_Msk (0x3UL << SDMMC_CMD_WAITRESP_Pos)#define SDMMC_CMD_WAITRESP_Pos (6U)#define SDMMC_CMD_CMDINDEX SDMMC_CMD_CMDINDEX_Msk#define SDMMC_CMD_CMDINDEX_Msk (0x3FUL << SDMMC_CMD_CMDINDEX_Pos)#define SDMMC_CMD_CMDINDEX_Pos (0U)#define SDMMC_ARG_CMDARG SDMMC_ARG_CMDARG_Msk#define SDMMC_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDMMC_ARG_CMDARG_Pos)#define SDMMC_ARG_CMDARG_Pos (0U)#define SDMMC_CLKCR_HWFC_EN SDMMC_CLKCR_HWFC_EN_Msk#define SDMMC_CLKCR_HWFC_EN_Msk (0x1UL << SDMMC_CLKCR_HWFC_EN_Pos)#define SDMMC_CLKCR_HWFC_EN_Pos (14U)#define SDMMC_CLKCR_NEGEDGE SDMMC_CLKCR_NEGEDGE_Msk#define SDMMC_CLKCR_NEGEDGE_Msk (0x1UL << SDMMC_CLKCR_NEGEDGE_Pos)#define SDMMC_CLKCR_NEGEDGE_Pos (13U)#define SDMMC_CLKCR_WIDBUS_1 (0x2UL << SDMMC_CLKCR_WIDBUS_Pos)#define SDMMC_CLKCR_WIDBUS SDMMC_CLKCR_WIDBUS_Msk#define SDMMC_CLKCR_WIDBUS_Msk (0x3UL << SDMMC_CLKCR_WIDBUS_Pos)#define SDMMC_CLKCR_BYPASS SDMMC_CLKCR_BYPASS_Msk#define SDMMC_CLKCR_BYPASS_Msk (0x1UL << SDMMC_CLKCR_BYPASS_Pos)#define SDMMC_CLKCR_BYPASS_Pos (10U)#define SDMMC_CLKCR_PWRSAV SDMMC_CLKCR_PWRSAV_Msk#define SDMMC_CLKCR_PWRSAV_Msk (0x1UL << SDMMC_CLKCR_PWRSAV_Pos)#define SDMMC_CLKCR_PWRSAV_Pos (9U)#define SDMMC_CLKCR_CLKEN SDMMC_CLKCR_CLKEN_Msk#define SDMMC_CLKCR_CLKEN_Msk (0x1UL << SDMMC_CLKCR_CLKEN_Pos)#define SDMMC_CLKCR_CLKEN_Pos (8U)#define SDMMC_CLKCR_CLKDIV SDMMC_CLKCR_CLKDIV_Msk#define SDMMC_CLKCR_CLKDIV_Msk (0xFFUL << SDMMC_CLKCR_CLKDIV_Pos)#define SDMMC_CLKCR_CLKDIV_Pos (0U)#define SDMMC_POWER_PWRCTRL_1 (0x2UL << SDMMC_POWER_PWRCTRL_Pos)#define SDMMC_POWER_PWRCTRL_0 (0x1UL << SDMMC_POWER_PWRCTRL_Pos)#define SDMMC_POWER_PWRCTRL SDMMC_POWER_PWRCTRL_Msk#define SDMMC_POWER_PWRCTRL_Msk (0x3UL << SDMMC_POWER_PWRCTRL_Pos)#define SDMMC_POWER_PWRCTRL_Pos (0U)#define SPDIFRX_DIR_TLO SPDIFRX_DIR_TLO_Msk#define SPDIFRX_DIR_TLO_Msk (0x1FFFUL << SPDIFRX_DIR_TLO_Pos)#define SPDIFRX_DIR_TLO_Pos (16U)#define SPDIFRX_DIR_THI SPDIFRX_DIR_THI_Msk#define SPDIFRX_DIR_THI_Msk (0x13FFUL << SPDIFRX_DIR_THI_Pos)#define SPDIFRX_DIR_THI_Pos (0U)#define SPDIFRX_CSR_SOB SPDIFRX_CSR_SOB_Msk#define SPDIFRX_CSR_SOB_Msk (0x1UL << SPDIFRX_CSR_SOB_Pos)#define SPDIFRX_CSR_SOB_Pos (24U)#define SPDIFRX_CSR_CS SPDIFRX_CSR_CS_Msk#define SPDIFRX_CSR_CS_Msk (0xFFUL << SPDIFRX_CSR_CS_Pos)#define SPDIFRX_CSR_CS_Pos (16U)#define SPDIFRX_CSR_USR SPDIFRX_CSR_USR_Msk#define SPDIFRX_CSR_USR_Msk (0xFFFFUL << SPDIFRX_CSR_USR_Pos)#define SPDIFRX_CSR_USR_Pos (0U)#define SPDIFRX_DR1_DRNL2 SPDIFRX_DR1_DRNL2_Msk#define SPDIFRX_DR1_DRNL2_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL2_Pos)#define SPDIFRX_DR1_DRNL2_Pos (0U)#define SPDIFRX_DR1_DRNL1 SPDIFRX_DR1_DRNL1_Msk#define SPDIFRX_DR1_DRNL1_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL1_Pos)#define SPDIFRX_DR1_DRNL1_Pos (16U)#define SPDIFRX_DR1_PE SPDIFRX_DR1_PE_Msk#define SPDIFRX_DR1_PE_Msk (0x1UL << SPDIFRX_DR1_PE_Pos)#define SPDIFRX_DR1_PE_Pos (0U)#define SPDIFRX_DR1_V SPDIFRX_DR1_V_Msk#define SPDIFRX_DR1_V_Msk (0x1UL << SPDIFRX_DR1_V_Pos)#define SPDIFRX_DR1_V_Pos (1U)#define SPDIFRX_DR1_U SPDIFRX_DR1_U_Msk#define SPDIFRX_DR1_U_Msk (0x1UL << SPDIFRX_DR1_U_Pos)#define SPDIFRX_DR1_U_Pos (2U)#define SPDIFRX_DR1_C SPDIFRX_DR1_C_Msk#define SPDIFRX_DR1_C_Msk (0x1UL << SPDIFRX_DR1_C_Pos)#define SPDIFRX_DR1_C_Pos (3U)#define SPDIFRX_DR1_PT SPDIFRX_DR1_PT_Msk#define SPDIFRX_DR1_PT_Msk (0x3UL << SPDIFRX_DR1_PT_Pos)#define SPDIFRX_DR1_PT_Pos (4U)#define SPDIFRX_DR1_DR SPDIFRX_DR1_DR_Msk#define SPDIFRX_DR1_DR_Msk (0xFFFFFFUL << SPDIFRX_DR1_DR_Pos)#define SPDIFRX_DR1_DR_Pos (8U)#define SPDIFRX_DR0_PT SPDIFRX_DR0_PT_Msk#define SPDIFRX_DR0_PT_Msk (0x3UL << SPDIFRX_DR0_PT_Pos)#define SPDIFRX_DR0_PT_Pos (28U)#define SPDIFRX_DR0_C SPDIFRX_DR0_C_Msk#define SPDIFRX_DR0_C_Msk (0x1UL << SPDIFRX_DR0_C_Pos)#define SPDIFRX_DR0_C_Pos (27U)#define SPDIFRX_DR0_U SPDIFRX_DR0_U_Msk#define SPDIFRX_DR0_U_Msk (0x1UL << SPDIFRX_DR0_U_Pos)#define SPDIFRX_DR0_U_Pos (26U)#define SPDIFRX_DR0_V SPDIFRX_DR0_V_Msk#define SPDIFRX_DR0_V_Msk (0x1UL << SPDIFRX_DR0_V_Pos)#define SPDIFRX_DR0_V_Pos (25U)#define SPDIFRX_DR0_PE SPDIFRX_DR0_PE_Msk#define SPDIFRX_DR0_PE_Msk (0x1UL << SPDIFRX_DR0_PE_Pos)#define SPDIFRX_DR0_PE_Pos (24U)#define SPDIFRX_DR0_DR SPDIFRX_DR0_DR_Msk#define SPDIFRX_DR0_DR_Msk (0xFFFFFFUL << SPDIFRX_DR0_DR_Pos)#define SPDIFRX_DR0_DR_Pos (0U)#define SPDIFRX_IFCR_SYNCDCF SPDIFRX_IFCR_SYNCDCF_Msk#define SPDIFRX_IFCR_SYNCDCF_Msk (0x1UL << SPDIFRX_IFCR_SYNCDCF_Pos)#define SPDIFRX_IFCR_SYNCDCF_Pos (5U)#define SPDIFRX_IFCR_SBDCF SPDIFRX_IFCR_SBDCF_Msk#define SPDIFRX_IFCR_SBDCF_Msk (0x1UL << SPDIFRX_IFCR_SBDCF_Pos)#define SPDIFRX_IFCR_SBDCF_Pos (4U)#define SPDIFRX_IFCR_OVRCF SPDIFRX_IFCR_OVRCF_Msk#define SPDIFRX_IFCR_OVRCF_Msk (0x1UL << SPDIFRX_IFCR_OVRCF_Pos)#define SPDIFRX_IFCR_OVRCF_Pos (3U)#define SPDIFRX_IFCR_PERRCF SPDIFRX_IFCR_PERRCF_Msk#define SPDIFRX_IFCR_PERRCF_Msk (0x1UL << SPDIFRX_IFCR_PERRCF_Pos)#define SPDIFRX_IFCR_PERRCF_Pos (2U)#define SPDIFRX_SR_WIDTH5 SPDIFRX_SR_WIDTH5_Msk#define SPDIFRX_SR_WIDTH5_Msk (0x7FFFUL << SPDIFRX_SR_WIDTH5_Pos)#define SPDIFRX_SR_WIDTH5_Pos (16U)#define SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk#define SPDIFRX_SR_TERR_Msk (0x1UL << SPDIFRX_SR_TERR_Pos)#define SPDIFRX_SR_TERR_Pos (8U)#define SPDIFRX_SR_SERR SPDIFRX_SR_SERR_Msk#define SPDIFRX_SR_SERR_Msk (0x1UL << SPDIFRX_SR_SERR_Pos)#define SPDIFRX_SR_SERR_Pos (7U)#define SPDIFRX_SR_FERR SPDIFRX_SR_FERR_Msk#define SPDIFRX_SR_FERR_Msk (0x1UL << SPDIFRX_SR_FERR_Pos)#define SPDIFRX_SR_FERR_Pos (6U)#define SPDIFRX_SR_SYNCD SPDIFRX_SR_SYNCD_Msk#define SPDIFRX_SR_SYNCD_Msk (0x1UL << SPDIFRX_SR_SYNCD_Pos)#define SPDIFRX_SR_SYNCD_Pos (5U)#define SPDIFRX_SR_SBD SPDIFRX_SR_SBD_Msk#define SPDIFRX_SR_SBD_Msk (0x1UL << SPDIFRX_SR_SBD_Pos)#define SPDIFRX_SR_SBD_Pos (4U)#define SPDIFRX_SR_OVR SPDIFRX_SR_OVR_Msk#define SPDIFRX_SR_OVR_Msk (0x1UL << SPDIFRX_SR_OVR_Pos)#define SPDIFRX_SR_OVR_Pos (3U)#define SPDIFRX_SR_PERR SPDIFRX_SR_PERR_Msk#define SPDIFRX_SR_PERR_Msk (0x1UL << SPDIFRX_SR_PERR_Pos)#define SPDIFRX_SR_PERR_Pos (2U)#define SPDIFRX_SR_CSRNE SPDIFRX_SR_CSRNE_Msk#define SPDIFRX_SR_CSRNE_Msk (0x1UL << SPDIFRX_SR_CSRNE_Pos)#define SPDIFRX_SR_CSRNE_Pos (1U)#define SPDIFRX_SR_RXNE SPDIFRX_SR_RXNE_Msk#define SPDIFRX_SR_RXNE_Msk (0x1UL << SPDIFRX_SR_RXNE_Pos)#define SPDIFRX_SR_RXNE_Pos (0U)#define SPDIFRX_IMR_IFEIE SPDIFRX_IMR_IFEIE_Msk#define SPDIFRX_IMR_IFEIE_Msk (0x1UL << SPDIFRX_IMR_IFEIE_Pos)#define SPDIFRX_IMR_IFEIE_Pos (6U)#define SPDIFRX_IMR_SYNCDIE SPDIFRX_IMR_SYNCDIE_Msk#define SPDIFRX_IMR_SYNCDIE_Msk (0x1UL << SPDIFRX_IMR_SYNCDIE_Pos)#define SPDIFRX_IMR_SYNCDIE_Pos (5U)#define SPDIFRX_IMR_SBLKIE SPDIFRX_IMR_SBLKIE_Msk#define SPDIFRX_IMR_SBLKIE_Msk (0x1UL << SPDIFRX_IMR_SBLKIE_Pos)#define SPDIFRX_IMR_SBLKIE_Pos (4U)#define SPDIFRX_IMR_OVRIE SPDIFRX_IMR_OVRIE_Msk#define SPDIFRX_IMR_OVRIE_Msk (0x1UL << SPDIFRX_IMR_OVRIE_Pos)#define SPDIFRX_IMR_OVRIE_Pos (3U)#define SPDIFRX_IMR_PERRIE SPDIFRX_IMR_PERRIE_Msk#define SPDIFRX_IMR_PERRIE_Msk (0x1UL << SPDIFRX_IMR_PERRIE_Pos)#define SPDIFRX_IMR_PERRIE_Pos (2U)#define SPDIFRX_IMR_CSRNEIE SPDIFRX_IMR_CSRNEIE_Msk#define SPDIFRX_IMR_CSRNEIE_Msk (0x1UL << SPDIFRX_IMR_CSRNEIE_Pos)#define SPDIFRX_IMR_CSRNEIE_Pos (1U)#define SPDIFRX_IMR_RXNEIE SPDIFRX_IMR_RXNEIE_Msk#define SPDIFRX_IMR_RXNEIE_Msk (0x1UL << SPDIFRX_IMR_RXNEIE_Pos)#define SPDIFRX_IMR_RXNEIE_Pos (0U)#define SPDIFRX_CR_INSEL SPDIFRX_CR_INSEL_Msk#define SPDIFRX_CR_INSEL_Msk (0x7UL << SPDIFRX_CR_INSEL_Pos)#define SPDIFRX_CR_INSEL_Pos (16U)#define SPDIFRX_CR_WFA SPDIFRX_CR_WFA_Msk#define SPDIFRX_CR_WFA_Msk (0x1UL << SPDIFRX_CR_WFA_Pos)#define SPDIFRX_CR_WFA_Pos (14U)#define SPDIFRX_CR_NBTR SPDIFRX_CR_NBTR_Msk#define SPDIFRX_CR_NBTR_Msk (0x3UL << SPDIFRX_CR_NBTR_Pos)#define SPDIFRX_CR_NBTR_Pos (12U)#define SPDIFRX_CR_CHSEL SPDIFRX_CR_CHSEL_Msk#define SPDIFRX_CR_CHSEL_Msk (0x1UL << SPDIFRX_CR_CHSEL_Pos)#define SPDIFRX_CR_CHSEL_Pos (11U)#define SPDIFRX_CR_CBDMAEN SPDIFRX_CR_CBDMAEN_Msk#define SPDIFRX_CR_CBDMAEN_Msk (0x1UL << SPDIFRX_CR_CBDMAEN_Pos)#define SPDIFRX_CR_CBDMAEN_Pos (10U)#define SPDIFRX_CR_PTMSK SPDIFRX_CR_PTMSK_Msk#define SPDIFRX_CR_PTMSK_Msk (0x1UL << SPDIFRX_CR_PTMSK_Pos)#define SPDIFRX_CR_PTMSK_Pos (9U)#define SPDIFRX_CR_CUMSK SPDIFRX_CR_CUMSK_Msk#define SPDIFRX_CR_CUMSK_Msk (0x1UL << SPDIFRX_CR_CUMSK_Pos)#define SPDIFRX_CR_CUMSK_Pos (8U)#define SPDIFRX_CR_VMSK SPDIFRX_CR_VMSK_Msk#define SPDIFRX_CR_VMSK_Msk (0x1UL << SPDIFRX_CR_VMSK_Pos)#define SPDIFRX_CR_VMSK_Pos (7U)#define SPDIFRX_CR_PMSK SPDIFRX_CR_PMSK_Msk#define SPDIFRX_CR_PMSK_Msk (0x1UL << SPDIFRX_CR_PMSK_Pos)#define SPDIFRX_CR_PMSK_Pos (6U)#define SPDIFRX_CR_DRFMT SPDIFRX_CR_DRFMT_Msk#define SPDIFRX_CR_DRFMT_Msk (0x3UL << SPDIFRX_CR_DRFMT_Pos)#define SPDIFRX_CR_DRFMT_Pos (4U)#define SPDIFRX_CR_RXSTEO SPDIFRX_CR_RXSTEO_Msk#define SPDIFRX_CR_RXSTEO_Msk (0x1UL << SPDIFRX_CR_RXSTEO_Pos)#define SPDIFRX_CR_RXSTEO_Pos (3U)#define SPDIFRX_CR_RXDMAEN SPDIFRX_CR_RXDMAEN_Msk#define SPDIFRX_CR_RXDMAEN_Msk (0x1UL << SPDIFRX_CR_RXDMAEN_Pos)#define SPDIFRX_CR_RXDMAEN_Pos (2U)#define SPDIFRX_CR_SPDIFEN SPDIFRX_CR_SPDIFEN_Msk#define SPDIFRX_CR_SPDIFEN_Msk (0x3UL << SPDIFRX_CR_SPDIFEN_Pos)#define SPDIFRX_CR_SPDIFEN_Pos (0U)#define SAI_xDR_DATA SAI_xDR_DATA_Msk#define SAI_xDR_DATA_Msk (0xFFFFFFFFUL << SAI_xDR_DATA_Pos)#define SAI_xDR_DATA_Pos (0U)#define SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk#define SAI_xCLRFR_CLFSDET_Msk (0x1UL << SAI_xCLRFR_CLFSDET_Pos)#define SAI_xCLRFR_CLFSDET_Pos (6U)#define SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk#define SAI_xCLRFR_CAFSDET_Msk (0x1UL << SAI_xCLRFR_CAFSDET_Pos)#define SAI_xCLRFR_CAFSDET_Pos (5U)#define SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk#define SAI_xCLRFR_CCNRDY_Msk (0x1UL << SAI_xCLRFR_CCNRDY_Pos)#define SAI_xCLRFR_CCNRDY_Pos (4U)#define SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk#define SAI_xCLRFR_CFREQ_Msk (0x1UL << SAI_xCLRFR_CFREQ_Pos)#define SAI_xCLRFR_CFREQ_Pos (3U)#define SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk#define SAI_xCLRFR_CWCKCFG_Msk (0x1UL << SAI_xCLRFR_CWCKCFG_Pos)#define SAI_xCLRFR_CWCKCFG_Pos (2U)#define SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk#define SAI_xCLRFR_CMUTEDET_Msk (0x1UL << SAI_xCLRFR_CMUTEDET_Pos)#define SAI_xCLRFR_CMUTEDET_Pos (1U)#define SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk#define SAI_xCLRFR_COVRUDR_Msk (0x1UL << SAI_xCLRFR_COVRUDR_Pos)#define SAI_xCLRFR_COVRUDR_Pos (0U)#define SAI_xSR_FLVL_2 (0x4UL << SAI_xSR_FLVL_Pos)#define SAI_xSR_FLVL_1 (0x2UL << SAI_xSR_FLVL_Pos)#define SAI_xSR_FLVL_0 (0x1UL << SAI_xSR_FLVL_Pos)#define SAI_xSR_FLVL SAI_xSR_FLVL_Msk#define SAI_xSR_FLVL_Msk (0x7UL << SAI_xSR_FLVL_Pos)#define SAI_xSR_FLVL_Pos (16U)#define SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk#define SAI_xSR_LFSDET_Msk (0x1UL << SAI_xSR_LFSDET_Pos)#define SAI_xSR_LFSDET_Pos (6U)#define SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk#define SAI_xSR_AFSDET_Msk (0x1UL << SAI_xSR_AFSDET_Pos)#define SAI_xSR_AFSDET_Pos (5U)#define SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk#define SAI_xSR_CNRDY_Msk (0x1UL << SAI_xSR_CNRDY_Pos)#define SAI_xSR_CNRDY_Pos (4U)#define SAI_xSR_FREQ SAI_xSR_FREQ_Msk#define SAI_xSR_FREQ_Msk (0x1UL << SAI_xSR_FREQ_Pos)#define SAI_xSR_FREQ_Pos (3U)#define SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk#define SAI_xSR_WCKCFG_Msk (0x1UL << SAI_xSR_WCKCFG_Pos)#define SAI_xSR_WCKCFG_Pos (2U)#define SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk#define SAI_xSR_MUTEDET_Msk (0x1UL << SAI_xSR_MUTEDET_Pos)#define SAI_xSR_MUTEDET_Pos (1U)#define SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk#define SAI_xSR_OVRUDR_Msk (0x1UL << SAI_xSR_OVRUDR_Pos)#define SAI_xSR_OVRUDR_Pos (0U)#define SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk#define SAI_xIMR_LFSDETIE_Msk (0x1UL << SAI_xIMR_LFSDETIE_Pos)#define SAI_xIMR_LFSDETIE_Pos (6U)#define SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk#define SAI_xIMR_AFSDETIE_Msk (0x1UL << SAI_xIMR_AFSDETIE_Pos)#define SAI_xIMR_AFSDETIE_Pos (5U)#define SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk#define SAI_xIMR_CNRDYIE_Msk (0x1UL << SAI_xIMR_CNRDYIE_Pos)#define SAI_xIMR_CNRDYIE_Pos (4U)#define SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk#define SAI_xIMR_FREQIE_Msk (0x1UL << SAI_xIMR_FREQIE_Pos)#define SAI_xIMR_FREQIE_Pos (3U)#define SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk#define SAI_xIMR_WCKCFGIE_Msk (0x1UL << SAI_xIMR_WCKCFGIE_Pos)#define SAI_xIMR_WCKCFGIE_Pos (2U)#define SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk#define SAI_xIMR_MUTEDETIE_Msk (0x1UL << SAI_xIMR_MUTEDETIE_Pos)#define SAI_xIMR_MUTEDETIE_Pos (1U)#define SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk#define SAI_xIMR_OVRUDRIE_Msk (0x1UL << SAI_xIMR_OVRUDRIE_Pos)#define SAI_xIMR_OVRUDRIE_Pos (0U)#define SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk#define SAI_xSLOTR_SLOTEN_Msk (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos)#define SAI_xSLOTR_SLOTEN_Pos (16U)#define SAI_xSLOTR_NBSLOT_3 (0x8UL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT_2 (0x4UL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT_1 (0x2UL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT_0 (0x1UL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk#define SAI_xSLOTR_NBSLOT_Msk (0xFUL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT_Pos (8U)#define SAI_xSLOTR_SLOTSZ_1 (0x2UL << SAI_xSLOTR_SLOTSZ_Pos)#define SAI_xSLOTR_SLOTSZ_0 (0x1UL << SAI_xSLOTR_SLOTSZ_Pos)#define SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk#define SAI_xSLOTR_SLOTSZ_Msk (0x3UL << SAI_xSLOTR_SLOTSZ_Pos)#define SAI_xSLOTR_SLOTSZ_Pos (6U)#define SAI_xSLOTR_FBOFF_4 (0x10UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_3 (0x08UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_2 (0x04UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_1 (0x02UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_0 (0x01UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk#define SAI_xSLOTR_FBOFF_Msk (0x1FUL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_Pos (0U)#define SAI_xFRCR_FSPO SAI_xFRCR_FSPOL#define SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk#define SAI_xFRCR_FSOFF_Msk (0x1UL << SAI_xFRCR_FSOFF_Pos)#define SAI_xFRCR_FSOFF_Pos (18U)#define SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk#define SAI_xFRCR_FSPOL_Msk (0x1UL << SAI_xFRCR_FSPOL_Pos)#define SAI_xFRCR_FSPOL_Pos (17U)#define SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk#define SAI_xFRCR_FSDEF_Msk (0x1UL << SAI_xFRCR_FSDEF_Pos)#define SAI_xFRCR_FSDEF_Pos (16U)#define SAI_xFRCR_FSALL_6 (0x40UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_5 (0x20UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_4 (0x10UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_3 (0x08UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_2 (0x04UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_1 (0x02UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_0 (0x01UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk#define SAI_xFRCR_FSALL_Msk (0x7FUL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_Pos (8U)#define SAI_xFRCR_FRL_7 (0x80UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_6 (0x40UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_5 (0x20UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_4 (0x10UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_3 (0x08UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_2 (0x04UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_1 (0x02UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_0 (0x01UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk#define SAI_xFRCR_FRL_Msk (0xFFUL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_Pos (0U)#define SAI_xCR2_COMP_1 (0x2UL << SAI_xCR2_COMP_Pos)#define SAI_xCR2_COMP_0 (0x1UL << SAI_xCR2_COMP_Pos)#define SAI_xCR2_COMP SAI_xCR2_COMP_Msk#define SAI_xCR2_COMP_Msk (0x3UL << SAI_xCR2_COMP_Pos)#define SAI_xCR2_COMP_Pos (14U)#define SAI_xCR2_CPL SAI_xCR2_CPL_Msk#define SAI_xCR2_CPL_Msk (0x1UL << SAI_xCR2_CPL_Pos)#define SAI_xCR2_CPL_Pos (13U)#define SAI_xCR2_MUTECNT_5 (0x20UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_4 (0x10UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_3 (0x08UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_2 (0x04UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_1 (0x02UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_0 (0x01UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk#define SAI_xCR2_MUTECNT_Msk (0x3FUL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_Pos (7U)#define SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk#define SAI_xCR2_MUTEVAL_Msk (0x1UL << SAI_xCR2_MUTEVAL_Pos)#define SAI_xCR2_MUTEVAL_Pos (6U)#define SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk#define SAI_xCR2_MUTE_Msk (0x1UL << SAI_xCR2_MUTE_Pos)#define SAI_xCR2_MUTE_Pos (5U)#define SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk#define SAI_xCR2_TRIS_Msk (0x1UL << SAI_xCR2_TRIS_Pos)#define SAI_xCR2_TRIS_Pos (4U)#define SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk#define SAI_xCR2_FFLUSH_Msk (0x1UL << SAI_xCR2_FFLUSH_Pos)#define SAI_xCR2_FFLUSH_Pos (3U)#define SAI_xCR2_FTH_2 (0x4UL << SAI_xCR2_FTH_Pos)#define SAI_xCR2_FTH_1 (0x2UL << SAI_xCR2_FTH_Pos)#define SAI_xCR2_FTH_0 (0x1UL << SAI_xCR2_FTH_Pos)#define SAI_xCR2_FTH SAI_xCR2_FTH_Msk#define SAI_xCR2_FTH_Msk (0x7UL << SAI_xCR2_FTH_Pos)#define SAI_xCR2_FTH_Pos (0U)#define SAI_xCR1_MCKDIV_3 (0x8UL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV_2 (0x4UL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV_1 (0x2UL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV_0 (0x1UL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk#define SAI_xCR1_MCKDIV_Msk (0xFUL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV_Pos (20U)#define SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk#define SAI_xCR1_NODIV_Msk (0x1UL << SAI_xCR1_NODIV_Pos)#define SAI_xCR1_NODIV_Pos (19U)#define SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk#define SAI_xCR1_DMAEN_Msk (0x1UL << SAI_xCR1_DMAEN_Pos)#define SAI_xCR1_DMAEN_Pos (17U)#define SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk#define SAI_xCR1_SAIEN_Msk (0x1UL << SAI_xCR1_SAIEN_Pos)#define SAI_xCR1_SAIEN_Pos (16U)#define SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk#define SAI_xCR1_OUTDRIV_Msk (0x1UL << SAI_xCR1_OUTDRIV_Pos)#define SAI_xCR1_OUTDRIV_Pos (13U)#define SAI_xCR1_MONO SAI_xCR1_MONO_Msk#define SAI_xCR1_MONO_Msk (0x1UL << SAI_xCR1_MONO_Pos)#define SAI_xCR1_MONO_Pos (12U)#define SAI_xCR1_SYNCEN_1 (0x2UL << SAI_xCR1_SYNCEN_Pos)#define SAI_xCR1_SYNCEN_0 (0x1UL << SAI_xCR1_SYNCEN_Pos)#define SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk#define SAI_xCR1_SYNCEN_Msk (0x3UL << SAI_xCR1_SYNCEN_Pos)#define SAI_xCR1_SYNCEN_Pos (10U)#define SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk#define SAI_xCR1_CKSTR_Msk (0x1UL << SAI_xCR1_CKSTR_Pos)#define SAI_xCR1_CKSTR_Pos (9U)#define SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk#define SAI_xCR1_LSBFIRST_Msk (0x1UL << SAI_xCR1_LSBFIRST_Pos)#define SAI_xCR1_LSBFIRST_Pos (8U)#define SAI_xCR1_DS_2 (0x4UL << SAI_xCR1_DS_Pos)#define SAI_xCR1_DS_1 (0x2UL << SAI_xCR1_DS_Pos)#define SAI_xCR1_DS_0 (0x1UL << SAI_xCR1_DS_Pos)#define SAI_xCR1_DS SAI_xCR1_DS_Msk#define SAI_xCR1_DS_Msk (0x7UL << SAI_xCR1_DS_Pos)#define SAI_xCR1_DS_Pos (5U)#define SAI_xCR1_PRTCFG_1 (0x2UL << SAI_xCR1_PRTCFG_Pos)#define SAI_xCR1_PRTCFG_0 (0x1UL << SAI_xCR1_PRTCFG_Pos)#define SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk#define SAI_xCR1_PRTCFG_Msk (0x3UL << SAI_xCR1_PRTCFG_Pos)#define SAI_xCR1_PRTCFG_Pos (2U)#define SAI_xCR1_MODE_1 (0x2UL << SAI_xCR1_MODE_Pos)#define SAI_xCR1_MODE_0 (0x1UL << SAI_xCR1_MODE_Pos)#define SAI_xCR1_MODE SAI_xCR1_MODE_Msk#define SAI_xCR1_MODE_Msk (0x3UL << SAI_xCR1_MODE_Pos)#define SAI_xCR1_MODE_Pos (0U)#define SAI_GCR_SYNCOUT_1 (0x2UL << SAI_GCR_SYNCOUT_Pos)#define SAI_GCR_SYNCOUT_0 (0x1UL << SAI_GCR_SYNCOUT_Pos)#define SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk#define SAI_GCR_SYNCOUT_Msk (0x3UL << SAI_GCR_SYNCOUT_Pos)#define SAI_GCR_SYNCOUT_Pos (4U)#define SAI_GCR_SYNCIN_1 (0x2UL << SAI_GCR_SYNCIN_Pos)#define SAI_GCR_SYNCIN_0 (0x1UL << SAI_GCR_SYNCIN_Pos)#define SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk#define SAI_GCR_SYNCIN_Msk (0x3UL << SAI_GCR_SYNCIN_Pos)#define SAI_GCR_SYNCIN_Pos (0U)#define RTC_BKP_NUMBER 0x00000020U#define RTC_BKP31R RTC_BKP31R_Msk#define RTC_BKP31R_Msk (0xFFFFFFFFUL << RTC_BKP31R_Pos)#define RTC_BKP31R_Pos (0U)#define RTC_BKP30R RTC_BKP30R_Msk#define RTC_BKP30R_Msk (0xFFFFFFFFUL << RTC_BKP30R_Pos)#define RTC_BKP30R_Pos (0U)#define RTC_BKP29R RTC_BKP29R_Msk#define RTC_BKP29R_Msk (0xFFFFFFFFUL << RTC_BKP29R_Pos)#define RTC_BKP29R_Pos (0U)#define RTC_BKP28R RTC_BKP28R_Msk#define RTC_BKP28R_Msk (0xFFFFFFFFUL << RTC_BKP28R_Pos)#define RTC_BKP28R_Pos (0U)#define RTC_BKP27R RTC_BKP27R_Msk#define RTC_BKP27R_Msk (0xFFFFFFFFUL << RTC_BKP27R_Pos)#define RTC_BKP27R_Pos (0U)#define RTC_BKP26R RTC_BKP26R_Msk#define RTC_BKP26R_Msk (0xFFFFFFFFUL << RTC_BKP26R_Pos)#define RTC_BKP26R_Pos (0U)#define RTC_BKP25R RTC_BKP25R_Msk#define RTC_BKP25R_Msk (0xFFFFFFFFUL << RTC_BKP25R_Pos)#define RTC_BKP25R_Pos (0U)#define RTC_BKP24R RTC_BKP24R_Msk#define RTC_BKP24R_Msk (0xFFFFFFFFUL << RTC_BKP24R_Pos)#define RTC_BKP24R_Pos (0U)#define RTC_BKP23R RTC_BKP23R_Msk#define RTC_BKP23R_Msk (0xFFFFFFFFUL << RTC_BKP23R_Pos)#define RTC_BKP23R_Pos (0U)#define RTC_BKP22R RTC_BKP22R_Msk#define RTC_BKP22R_Msk (0xFFFFFFFFUL << RTC_BKP22R_Pos)#define RTC_BKP22R_Pos (0U)#define RTC_BKP21R RTC_BKP21R_Msk#define RTC_BKP21R_Msk (0xFFFFFFFFUL << RTC_BKP21R_Pos)#define RTC_BKP21R_Pos (0U)#define RTC_BKP20R RTC_BKP20R_Msk#define RTC_BKP20R_Msk (0xFFFFFFFFUL << RTC_BKP20R_Pos)#define RTC_BKP20R_Pos (0U)#define RTC_BKP19R RTC_BKP19R_Msk#define RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos)#define RTC_BKP19R_Pos (0U)#define RTC_BKP18R RTC_BKP18R_Msk#define RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos)#define RTC_BKP18R_Pos (0U)#define RTC_BKP17R RTC_BKP17R_Msk#define RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos)#define RTC_BKP17R_Pos (0U)#define RTC_BKP16R RTC_BKP16R_Msk#define RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos)#define RTC_BKP16R_Pos (0U)#define RTC_BKP15R RTC_BKP15R_Msk#define RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos)#define RTC_BKP15R_Pos (0U)#define RTC_BKP14R RTC_BKP14R_Msk#define RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos)#define RTC_BKP14R_Pos (0U)#define RTC_BKP13R RTC_BKP13R_Msk#define RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos)#define RTC_BKP13R_Pos (0U)#define RTC_BKP12R RTC_BKP12R_Msk#define RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos)#define RTC_BKP12R_Pos (0U)#define RTC_BKP11R RTC_BKP11R_Msk#define RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos)#define RTC_BKP11R_Pos (0U)#define RTC_BKP10R RTC_BKP10R_Msk#define RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos)#define RTC_BKP10R_Pos (0U)#define RTC_BKP9R RTC_BKP9R_Msk#define RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos)#define RTC_BKP9R_Pos (0U)#define RTC_BKP8R RTC_BKP8R_Msk#define RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos)#define RTC_BKP8R_Pos (0U)#define RTC_BKP7R RTC_BKP7R_Msk#define RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos)#define RTC_BKP7R_Pos (0U)#define RTC_BKP6R RTC_BKP6R_Msk#define RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos)#define RTC_BKP6R_Pos (0U)#define RTC_BKP5R RTC_BKP5R_Msk#define RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos)#define RTC_BKP5R_Pos (0U)#define RTC_BKP4R RTC_BKP4R_Msk#define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos)#define RTC_BKP4R_Pos (0U)#define RTC_BKP3R RTC_BKP3R_Msk#define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos)#define RTC_BKP3R_Pos (0U)#define RTC_BKP2R RTC_BKP2R_Msk#define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos)#define RTC_BKP2R_Pos (0U)#define RTC_BKP1R RTC_BKP1R_Msk#define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos)#define RTC_BKP1R_Pos (0U)#define RTC_BKP0R RTC_BKP0R_Msk#define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos)#define RTC_BKP0R_Pos (0U)#define RTC_OR_ALARMTYPE RTC_OR_ALARMOUTTYPE#define RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk#define RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos)#define RTC_OR_ALARMOUTTYPE_Pos (3U)#define RTC_OR_TSINSEL_1 (0x2UL << RTC_OR_TSINSEL_Pos)#define RTC_OR_TSINSEL_0 (0x1UL << RTC_OR_TSINSEL_Pos)#define RTC_OR_TSINSEL RTC_OR_TSINSEL_Msk#define RTC_OR_TSINSEL_Msk (0x3UL << RTC_OR_TSINSEL_Pos)#define RTC_OR_TSINSEL_Pos (1U)#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)#define RTC_ALRMBSSR_SS_Pos (0U)#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS_Pos (24U)#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos)#define RTC_ALRMASSR_SS_Pos (0U)#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS_Pos (24U)#define RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk#define RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos)#define RTC_TAMPCR_TAMP1E_Pos (0U)#define RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk#define RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos)#define RTC_TAMPCR_TAMP1TRG_Pos (1U)#define RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk#define RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos)#define RTC_TAMPCR_TAMPIE_Pos (2U)#define RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk#define RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos)#define RTC_TAMPCR_TAMP2E_Pos (3U)#define RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk#define RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos)#define RTC_TAMPCR_TAMP2TRG_Pos (4U)#define RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk#define RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos)#define RTC_TAMPCR_TAMP3E_Pos (5U)#define RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk#define RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos)#define RTC_TAMPCR_TAMP3TRG_Pos (6U)#define RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk#define RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos)#define RTC_TAMPCR_TAMPTS_Pos (7U)#define RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos)#define RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos)#define RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos)#define RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk#define RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos)#define RTC_TAMPCR_TAMPFREQ_Pos (8U)#define RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos)#define RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos)#define RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk#define RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos)#define RTC_TAMPCR_TAMPFLT_Pos (11U)#define RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos)#define RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos)#define RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk#define RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos)#define RTC_TAMPCR_TAMPPRCH_Pos (13U)#define RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk#define RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos)#define RTC_TAMPCR_TAMPPUDIS_Pos (15U)#define RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk#define RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos)#define RTC_TAMPCR_TAMP1IE_Pos (16U)#define RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk#define RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos)#define RTC_TAMPCR_TAMP1NOERASE_Pos (17U)#define RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk#define RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos)#define RTC_TAMPCR_TAMP1MF_Pos (18U)#define RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk#define RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos)#define RTC_TAMPCR_TAMP2IE_Pos (19U)#define RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk#define RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos)#define RTC_TAMPCR_TAMP2NOERASE_Pos (20U)#define RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk#define RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos)#define RTC_TAMPCR_TAMP2MF_Pos (21U)#define RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk#define RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos)#define RTC_TAMPCR_TAMP3IE_Pos (22U)#define RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk#define RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos)#define RTC_TAMPCR_TAMP3NOERASE_Pos (23U)#define RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk#define RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos)#define RTC_TAMPCR_TAMP3MF_Pos (24U)#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM RTC_CALR_CALM_Msk#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_Pos (0U)#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos)#define RTC_CALR_CALW16_Pos (13U)#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos)#define RTC_CALR_CALW8_Pos (14U)#define RTC_CALR_CALP RTC_CALR_CALP_Msk#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos)#define RTC_CALR_CALP_Pos (15U)#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos)#define RTC_TSSSR_SS_Pos (0U)#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU RTC_TSDR_DU_Msk#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU_Pos (0U)#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos)#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos)#define RTC_TSDR_DT RTC_TSDR_DT_Msk#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos)#define RTC_TSDR_DT_Pos (4U)#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU RTC_TSDR_MU_Msk#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU_Pos (8U)#define RTC_TSDR_MT RTC_TSDR_MT_Msk#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos)#define RTC_TSDR_MT_Pos (12U)#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos)#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos)#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos)#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos)#define RTC_TSDR_WDU_Pos (13U)#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU RTC_TSTR_SU_Msk#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU_Pos (0U)#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos)#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos)#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos)#define RTC_TSTR_ST RTC_TSTR_ST_Msk#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos)#define RTC_TSTR_ST_Pos (4U)#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU_Pos (8U)#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos)#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos)#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos)#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos)#define RTC_TSTR_MNT_Pos (12U)#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU RTC_TSTR_HU_Msk#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU_Pos (16U)#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos)#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos)#define RTC_TSTR_HT RTC_TSTR_HT_Msk#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos)#define RTC_TSTR_HT_Pos (20U)#define RTC_TSTR_PM RTC_TSTR_PM_Msk#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos)#define RTC_TSTR_PM_Pos (22U)#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos)#define RTC_SHIFTR_ADD1S_Pos (31U)#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)#define RTC_SHIFTR_SUBFS_Pos (0U)#define RTC_SSR_SS RTC_SSR_SS_Msk#define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos)#define RTC_SSR_SS_Pos (0U)#define RTC_WPR_KEY RTC_WPR_KEY_Msk#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos)#define RTC_WPR_KEY_Pos (0U)#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU_Pos (0U)#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos)#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos)#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos)#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos)#define RTC_ALRMBR_ST_Pos (4U)#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos)#define RTC_ALRMBR_MSK1_Pos (7U)#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU_Pos (8U)#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos)#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos)#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos)#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos)#define RTC_ALRMBR_MNT_Pos (12U)#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos)#define RTC_ALRMBR_MSK2_Pos (15U)#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU_Pos (16U)#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos)#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos)#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos)#define RTC_ALRMBR_HT_Pos (20U)#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos)#define RTC_ALRMBR_PM_Pos (22U)#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos)#define RTC_ALRMBR_MSK3_Pos (23U)#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU_Pos (24U)#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos)#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos)#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos)#define RTC_ALRMBR_DT_Pos (28U)#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos)#define RTC_ALRMBR_WDSEL_Pos (30U)#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos)#define RTC_ALRMBR_MSK4_Pos (31U)#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos)#define RTC_ALRMAR_SU_Pos (0U)#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos)#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos)#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos)#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos)#define RTC_ALRMAR_ST_Pos (4U)#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos)#define RTC_ALRMAR_MSK1_Pos (7U)#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos)#define RTC_ALRMAR_MNU_Pos (8U)#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos)#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos)#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos)#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos)#define RTC_ALRMAR_MNT_Pos (12U)#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos)#define RTC_ALRMAR_MSK2_Pos (15U)#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos)#define RTC_ALRMAR_HU_Pos (16U)#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos)#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos)#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos)#define RTC_ALRMAR_HT_Pos (20U)#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos)#define RTC_ALRMAR_PM_Pos (22U)#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos)#define RTC_ALRMAR_MSK3_Pos (23U)#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU_Pos (24U)#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos)#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos)#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos)#define RTC_ALRMAR_DT_Pos (28U)#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos)#define RTC_ALRMAR_WDSEL_Pos (30U)#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos)#define RTC_ALRMAR_MSK4_Pos (31U)#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos)#define RTC_WUTR_WUT_Pos (0U)#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)#define RTC_PRER_PREDIV_S_Pos (0U)#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos)#define RTC_PRER_PREDIV_A_Pos (16U)#define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk#define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos)#define RTC_ISR_ALRAWF_Pos (0U)#define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk#define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos)#define RTC_ISR_ALRBWF_Pos (1U)#define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk#define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos)#define RTC_ISR_WUTWF_Pos (2U)#define RTC_ISR_SHPF RTC_ISR_SHPF_Msk#define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos)#define RTC_ISR_SHPF_Pos (3U)#define RTC_ISR_INITS RTC_ISR_INITS_Msk#define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos)#define RTC_ISR_INITS_Pos (4U)#define RTC_ISR_RSF RTC_ISR_RSF_Msk#define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos)#define RTC_ISR_RSF_Pos (5U)#define RTC_ISR_INITF RTC_ISR_INITF_Msk#define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos)#define RTC_ISR_INITF_Pos (6U)#define RTC_ISR_INIT RTC_ISR_INIT_Msk#define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos)#define RTC_ISR_INIT_Pos (7U)#define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk#define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos)#define RTC_ISR_ALRAF_Pos (8U)#define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk#define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos)#define RTC_ISR_ALRBF_Pos (9U)#define RTC_ISR_WUTF RTC_ISR_WUTF_Msk#define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos)#define RTC_ISR_WUTF_Pos (10U)#define RTC_ISR_TSF RTC_ISR_TSF_Msk#define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos)#define RTC_ISR_TSF_Pos (11U)#define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk#define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos)#define RTC_ISR_TSOVF_Pos (12U)#define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk#define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos)#define RTC_ISR_TAMP1F_Pos (13U)#define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk#define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos)#define RTC_ISR_TAMP2F_Pos (14U)#define RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk#define RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos)#define RTC_ISR_TAMP3F_Pos (15U)#define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk#define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos)#define RTC_ISR_RECALPF_Pos (16U)#define RTC_ISR_ITSF RTC_ISR_ITSF_Msk#define RTC_ISR_ITSF_Msk (0x1UL << RTC_ISR_ITSF_Pos)#define RTC_ISR_ITSF_Pos (17U)#define RTC_CR_BCK RTC_CR_BKP#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos)#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos)#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos)#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos)#define RTC_CR_WUCKSEL_Pos (0U)#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos)#define RTC_CR_TSEDGE_Pos (3U)#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos)#define RTC_CR_REFCKON_Pos (4U)#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos)#define RTC_CR_BYPSHAD_Pos (5U)#define RTC_CR_FMT RTC_CR_FMT_Msk#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos)#define RTC_CR_FMT_Pos (6U)#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos)#define RTC_CR_ALRAE_Pos (8U)#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos)#define RTC_CR_ALRBE_Pos (9U)#define RTC_CR_WUTE RTC_CR_WUTE_Msk#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos)#define RTC_CR_WUTE_Pos (10U)#define RTC_CR_TSE RTC_CR_TSE_Msk#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos)#define RTC_CR_TSE_Pos (11U)#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos)#define RTC_CR_ALRAIE_Pos (12U)#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos)#define RTC_CR_ALRBIE_Pos (13U)#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos)#define RTC_CR_WUTIE_Pos (14U)#define RTC_CR_TSIE RTC_CR_TSIE_Msk#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos)#define RTC_CR_TSIE_Pos (15U)#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos)#define RTC_CR_ADD1H_Pos (16U)#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos)#define RTC_CR_SUB1H_Pos (17U)#define RTC_CR_BKP RTC_CR_BKP_Msk#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos)#define RTC_CR_BKP_Pos (18U)#define RTC_CR_COSEL RTC_CR_COSEL_Msk#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos)#define RTC_CR_COSEL_Pos (19U)#define RTC_CR_POL RTC_CR_POL_Msk#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos)#define RTC_CR_POL_Pos (20U)#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos)#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos)#define RTC_CR_OSEL RTC_CR_OSEL_Msk#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos)#define RTC_CR_OSEL_Pos (21U)#define RTC_CR_COE RTC_CR_COE_Msk#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos)#define RTC_CR_COE_Pos (23U)#define RTC_CR_ITSE RTC_CR_ITSE_Msk#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos)#define RTC_CR_ITSE_Pos (24U)#define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos)#define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos)#define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos)#define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos)#define RTC_DR_DU RTC_DR_DU_Msk#define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos)#define RTC_DR_DU_Pos (0U)#define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos)#define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos)#define RTC_DR_DT RTC_DR_DT_Msk#define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos)#define RTC_DR_DT_Pos (4U)#define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos)#define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos)#define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos)#define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos)#define RTC_DR_MU RTC_DR_MU_Msk#define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos)#define RTC_DR_MU_Pos (8U)#define RTC_DR_MT RTC_DR_MT_Msk#define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos)#define RTC_DR_MT_Pos (12U)#define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos)#define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos)#define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos)#define RTC_DR_WDU RTC_DR_WDU_Msk#define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos)#define RTC_DR_WDU_Pos (13U)#define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos)#define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos)#define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos)#define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos)#define RTC_DR_YU RTC_DR_YU_Msk#define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos)#define RTC_DR_YU_Pos (16U)#define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos)#define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos)#define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos)#define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos)#define RTC_DR_YT RTC_DR_YT_Msk#define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos)#define RTC_DR_YT_Pos (20U)#define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos)#define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos)#define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos)#define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos)#define RTC_TR_SU RTC_TR_SU_Msk#define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos)#define RTC_TR_SU_Pos (0U)#define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos)#define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos)#define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos)#define RTC_TR_ST RTC_TR_ST_Msk#define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos)#define RTC_TR_ST_Pos (4U)#define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos)#define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos)#define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos)#define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos)#define RTC_TR_MNU RTC_TR_MNU_Msk#define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos)#define RTC_TR_MNU_Pos (8U)#define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos)#define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos)#define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos)#define RTC_TR_MNT RTC_TR_MNT_Msk#define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos)#define RTC_TR_MNT_Pos (12U)#define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos)#define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos)#define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos)#define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos)#define RTC_TR_HU RTC_TR_HU_Msk#define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos)#define RTC_TR_HU_Pos (16U)#define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos)#define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos)#define RTC_TR_HT RTC_TR_HT_Msk#define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos)#define RTC_TR_HT_Pos (20U)#define RTC_TR_PM RTC_TR_PM_Msk#define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos)#define RTC_TR_PM_Pos (22U)#define RNG_SR_SEIS RNG_SR_SEIS_Msk#define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos)#define RNG_SR_SEIS_Pos (6U)#define RNG_SR_CEIS RNG_SR_CEIS_Msk#define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos)#define RNG_SR_CEIS_Pos (5U)#define RNG_SR_SECS RNG_SR_SECS_Msk#define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos)#define RNG_SR_SECS_Pos (2U)#define RNG_SR_CECS RNG_SR_CECS_Msk#define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos)#define RNG_SR_CECS_Pos (1U)#define RNG_SR_DRDY RNG_SR_DRDY_Msk#define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos)#define RNG_SR_DRDY_Pos (0U)#define RNG_CR_IE RNG_CR_IE_Msk#define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos)#define RNG_CR_IE_Pos (3U)#define RNG_CR_RNGEN RNG_CR_RNGEN_Msk#define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos)#define RNG_CR_RNGEN_Pos (2U)#define RCC_DCKCFGR2_DSISEL RCC_DCKCFGR2_DSISEL_Msk#define RCC_DCKCFGR2_DSISEL_Msk (0x1UL << RCC_DCKCFGR2_DSISEL_Pos)#define RCC_DCKCFGR2_DSISEL_Pos (30U)#define RCC_DCKCFGR2_SDMMC2SEL RCC_DCKCFGR2_SDMMC2SEL_Msk#define RCC_DCKCFGR2_SDMMC2SEL_Msk (0x1UL << RCC_DCKCFGR2_SDMMC2SEL_Pos)#define RCC_DCKCFGR2_SDMMC2SEL_Pos (29U)#define RCC_DCKCFGR2_SDMMC1SEL RCC_DCKCFGR2_SDMMC1SEL_Msk#define RCC_DCKCFGR2_SDMMC1SEL_Msk (0x1UL << RCC_DCKCFGR2_SDMMC1SEL_Pos)#define RCC_DCKCFGR2_SDMMC1SEL_Pos (28U)#define RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_Msk#define RCC_DCKCFGR2_CK48MSEL_Msk (0x1UL << RCC_DCKCFGR2_CK48MSEL_Pos)#define RCC_DCKCFGR2_CK48MSEL_Pos (27U)#define RCC_DCKCFGR2_CECSEL RCC_DCKCFGR2_CECSEL_Msk#define RCC_DCKCFGR2_CECSEL_Msk (0x1UL << RCC_DCKCFGR2_CECSEL_Pos)#define RCC_DCKCFGR2_CECSEL_Pos (26U)#define RCC_DCKCFGR2_LPTIM1SEL_1 (0x2UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)#define RCC_DCKCFGR2_LPTIM1SEL_0 (0x1UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)#define RCC_DCKCFGR2_LPTIM1SEL RCC_DCKCFGR2_LPTIM1SEL_Msk#define RCC_DCKCFGR2_LPTIM1SEL_Msk (0x3UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)#define RCC_DCKCFGR2_LPTIM1SEL_Pos (24U)#define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos)#define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos)#define RCC_DCKCFGR2_I2C4SEL RCC_DCKCFGR2_I2C4SEL_Msk#define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos)#define RCC_DCKCFGR2_I2C4SEL_Pos (22U)#define RCC_DCKCFGR2_I2C3SEL_1 (0x2UL << RCC_DCKCFGR2_I2C3SEL_Pos)#define RCC_DCKCFGR2_I2C3SEL_0 (0x1UL << RCC_DCKCFGR2_I2C3SEL_Pos)#define RCC_DCKCFGR2_I2C3SEL RCC_DCKCFGR2_I2C3SEL_Msk#define RCC_DCKCFGR2_I2C3SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C3SEL_Pos)#define RCC_DCKCFGR2_I2C3SEL_Pos (20U)#define RCC_DCKCFGR2_I2C2SEL_1 (0x2UL << RCC_DCKCFGR2_I2C2SEL_Pos)#define RCC_DCKCFGR2_I2C2SEL_0 (0x1UL << RCC_DCKCFGR2_I2C2SEL_Pos)#define RCC_DCKCFGR2_I2C2SEL RCC_DCKCFGR2_I2C2SEL_Msk#define RCC_DCKCFGR2_I2C2SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C2SEL_Pos)#define RCC_DCKCFGR2_I2C2SEL_Pos (18U)#define RCC_DCKCFGR2_I2C1SEL_1 (0x2UL << RCC_DCKCFGR2_I2C1SEL_Pos)#define RCC_DCKCFGR2_I2C1SEL_0 (0x1UL << RCC_DCKCFGR2_I2C1SEL_Pos)#define RCC_DCKCFGR2_I2C1SEL RCC_DCKCFGR2_I2C1SEL_Msk#define RCC_DCKCFGR2_I2C1SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C1SEL_Pos)#define RCC_DCKCFGR2_I2C1SEL_Pos (16U)#define RCC_DCKCFGR2_UART8SEL_1 (0x2UL << RCC_DCKCFGR2_UART8SEL_Pos)#define RCC_DCKCFGR2_UART8SEL_0 (0x1UL << RCC_DCKCFGR2_UART8SEL_Pos)#define RCC_DCKCFGR2_UART8SEL RCC_DCKCFGR2_UART8SEL_Msk#define RCC_DCKCFGR2_UART8SEL_Msk (0x3UL << RCC_DCKCFGR2_UART8SEL_Pos)#define RCC_DCKCFGR2_UART8SEL_Pos (14U)#define RCC_DCKCFGR2_UART7SEL_1 (0x2UL << RCC_DCKCFGR2_UART7SEL_Pos)#define RCC_DCKCFGR2_UART7SEL_0 (0x1UL << RCC_DCKCFGR2_UART7SEL_Pos)#define RCC_DCKCFGR2_UART7SEL RCC_DCKCFGR2_UART7SEL_Msk#define RCC_DCKCFGR2_UART7SEL_Msk (0x3UL << RCC_DCKCFGR2_UART7SEL_Pos)#define RCC_DCKCFGR2_UART7SEL_Pos (12U)#define RCC_DCKCFGR2_USART6SEL_1 (0x2UL << RCC_DCKCFGR2_USART6SEL_Pos)#define RCC_DCKCFGR2_USART6SEL_0 (0x1UL << RCC_DCKCFGR2_USART6SEL_Pos)#define RCC_DCKCFGR2_USART6SEL RCC_DCKCFGR2_USART6SEL_Msk#define RCC_DCKCFGR2_USART6SEL_Msk (0x3UL << RCC_DCKCFGR2_USART6SEL_Pos)#define RCC_DCKCFGR2_USART6SEL_Pos (10U)#define RCC_DCKCFGR2_UART5SEL_1 (0x2UL << RCC_DCKCFGR2_UART5SEL_Pos)#define RCC_DCKCFGR2_UART5SEL_0 (0x1UL << RCC_DCKCFGR2_UART5SEL_Pos)#define RCC_DCKCFGR2_UART5SEL RCC_DCKCFGR2_UART5SEL_Msk#define RCC_DCKCFGR2_UART5SEL_Msk (0x3UL << RCC_DCKCFGR2_UART5SEL_Pos)#define RCC_DCKCFGR2_UART5SEL_Pos (8U)#define RCC_DCKCFGR2_UART4SEL_1 (0x2UL << RCC_DCKCFGR2_UART4SEL_Pos)#define RCC_DCKCFGR2_UART4SEL_0 (0x1UL << RCC_DCKCFGR2_UART4SEL_Pos)#define RCC_DCKCFGR2_UART4SEL RCC_DCKCFGR2_UART4SEL_Msk#define RCC_DCKCFGR2_UART4SEL_Msk (0x3UL << RCC_DCKCFGR2_UART4SEL_Pos)#define RCC_DCKCFGR2_UART4SEL_Pos (6U)#define RCC_DCKCFGR2_USART3SEL_1 (0x2UL << RCC_DCKCFGR2_USART3SEL_Pos)#define RCC_DCKCFGR2_USART3SEL_0 (0x1UL << RCC_DCKCFGR2_USART3SEL_Pos)#define RCC_DCKCFGR2_USART3SEL RCC_DCKCFGR2_USART3SEL_Msk#define RCC_DCKCFGR2_USART3SEL_Msk (0x3UL << RCC_DCKCFGR2_USART3SEL_Pos)#define RCC_DCKCFGR2_USART3SEL_Pos (4U)#define RCC_DCKCFGR2_USART2SEL_1 (0x2UL << RCC_DCKCFGR2_USART2SEL_Pos)#define RCC_DCKCFGR2_USART2SEL_0 (0x1UL << RCC_DCKCFGR2_USART2SEL_Pos)#define RCC_DCKCFGR2_USART2SEL RCC_DCKCFGR2_USART2SEL_Msk#define RCC_DCKCFGR2_USART2SEL_Msk (0x3UL << RCC_DCKCFGR2_USART2SEL_Pos)#define RCC_DCKCFGR2_USART2SEL_Pos (2U)#define RCC_DCKCFGR2_USART1SEL_1 (0x2UL << RCC_DCKCFGR2_USART1SEL_Pos)#define RCC_DCKCFGR2_USART1SEL_0 (0x1UL << RCC_DCKCFGR2_USART1SEL_Pos)#define RCC_DCKCFGR2_USART1SEL RCC_DCKCFGR2_USART1SEL_Msk#define RCC_DCKCFGR2_USART1SEL_Msk (0x3UL << RCC_DCKCFGR2_USART1SEL_Pos)#define RCC_DCKCFGR2_USART1SEL_Pos (0U)#define RCC_DCKCFGR1_ADFSDM1SEL RCC_DCKCFGR1_ADFSDM1SEL_Msk#define RCC_DCKCFGR1_ADFSDM1SEL_Msk (0x1UL << RCC_DCKCFGR1_ADFSDM1SEL_Pos)#define RCC_DCKCFGR1_ADFSDM1SEL_Pos (26U)#define RCC_DCKCFGR1_DFSDM1SEL RCC_DCKCFGR1_DFSDM1SEL_Msk#define RCC_DCKCFGR1_DFSDM1SEL_Msk (0x1UL << RCC_DCKCFGR1_DFSDM1SEL_Pos)#define RCC_DCKCFGR1_DFSDM1SEL_Pos (25U)#define RCC_DCKCFGR1_TIMPRE RCC_DCKCFGR1_TIMPRE_Msk#define RCC_DCKCFGR1_TIMPRE_Msk (0x1UL << RCC_DCKCFGR1_TIMPRE_Pos)#define RCC_DCKCFGR1_TIMPRE_Pos (24U)#define RCC_DCKCFGR1_SAI2SEL_1 (0x2UL << RCC_DCKCFGR1_SAI2SEL_Pos)#define RCC_DCKCFGR1_SAI2SEL_0 (0x1UL << RCC_DCKCFGR1_SAI2SEL_Pos)#define RCC_DCKCFGR1_SAI2SEL RCC_DCKCFGR1_SAI2SEL_Msk#define RCC_DCKCFGR1_SAI2SEL_Msk (0x3UL << RCC_DCKCFGR1_SAI2SEL_Pos)#define RCC_DCKCFGR1_SAI2SEL_Pos (22U)#define RCC_SAI2SEL_PLLSRC_SUPPORT#define RCC_DCKCFGR1_SAI1SEL_1 (0x2UL << RCC_DCKCFGR1_SAI1SEL_Pos)#define RCC_DCKCFGR1_SAI1SEL_0 (0x1UL << RCC_DCKCFGR1_SAI1SEL_Pos)#define RCC_DCKCFGR1_SAI1SEL RCC_DCKCFGR1_SAI1SEL_Msk#define RCC_DCKCFGR1_SAI1SEL_Msk (0x3UL << RCC_DCKCFGR1_SAI1SEL_Pos)#define RCC_DCKCFGR1_SAI1SEL_Pos (20U)#define RCC_SAI1SEL_PLLSRC_SUPPORT#define RCC_DCKCFGR1_PLLSAIDIVR_1 (0x2UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)#define RCC_DCKCFGR1_PLLSAIDIVR_0 (0x1UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)#define RCC_DCKCFGR1_PLLSAIDIVR RCC_DCKCFGR1_PLLSAIDIVR_Msk#define RCC_DCKCFGR1_PLLSAIDIVR_Msk (0x3UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)#define RCC_DCKCFGR1_PLLSAIDIVR_Pos (16U)#define RCC_DCKCFGR1_PLLSAIDIVQ_4 (0x10UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_3 (0x08UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_2 (0x04UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_1 (0x02UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_0 (0x01UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ RCC_DCKCFGR1_PLLSAIDIVQ_Msk#define RCC_DCKCFGR1_PLLSAIDIVQ_Msk (0x1FUL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_Pos (8U)#define RCC_DCKCFGR1_PLLI2SDIVQ_4 (0x10UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_3 (0x08UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_2 (0x04UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_1 (0x02UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_0 (0x01UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ RCC_DCKCFGR1_PLLI2SDIVQ_Msk#define RCC_DCKCFGR1_PLLI2SDIVQ_Msk (0x1FUL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_Pos (0U)#define RCC_PLLSAICFGR_PLLSAIR_2 (0x4UL << RCC_PLLSAICFGR_PLLSAIR_Pos)#define RCC_PLLSAICFGR_PLLSAIR_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIR_Pos)#define RCC_PLLSAICFGR_PLLSAIR_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIR_Pos)#define RCC_PLLSAICFGR_PLLSAIR RCC_PLLSAICFGR_PLLSAIR_Msk#define RCC_PLLSAICFGR_PLLSAIR_Msk (0x7UL << RCC_PLLSAICFGR_PLLSAIR_Pos)#define RCC_PLLSAICFGR_PLLSAIR_Pos (28U)#define RCC_PLLSAICFGR_PLLSAIQ_3 (0x8UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ_2 (0x4UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ RCC_PLLSAICFGR_PLLSAIQ_Msk#define RCC_PLLSAICFGR_PLLSAIQ_Msk (0xFUL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ_Pos (24U)#define RCC_PLLSAICFGR_PLLSAIP_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIP_Pos)#define RCC_PLLSAICFGR_PLLSAIP_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIP_Pos)#define RCC_PLLSAICFGR_PLLSAIP RCC_PLLSAICFGR_PLLSAIP_Msk#define RCC_PLLSAICFGR_PLLSAIP_Msk (0x3UL << RCC_PLLSAICFGR_PLLSAIP_Pos)#define RCC_PLLSAICFGR_PLLSAIP_Pos (16U)#define RCC_PLLSAICFGR_PLLSAIN_8 (0x100UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_7 (0x080UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_6 (0x040UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_5 (0x020UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_4 (0x010UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_3 (0x008UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_2 (0x004UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_1 (0x002UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_0 (0x001UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN RCC_PLLSAICFGR_PLLSAIN_Msk#define RCC_PLLSAICFGR_PLLSAIN_Msk (0x1FFUL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_Pos (6U)#define RCC_PLLI2SCFGR_PLLI2SR_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)#define RCC_PLLI2SCFGR_PLLI2SR_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)#define RCC_PLLI2SCFGR_PLLI2SR_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)#define RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk#define RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)#define RCC_PLLI2SCFGR_PLLI2SR_Pos (28U)#define RCC_PLLI2SCFGR_PLLI2SQ_3 (0x8UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ RCC_PLLI2SCFGR_PLLI2SQ_Msk#define RCC_PLLI2SCFGR_PLLI2SQ_Msk (0xFUL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ_Pos (24U)#define RCC_PLLI2SCFGR_PLLI2SP_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)#define RCC_PLLI2SCFGR_PLLI2SP_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)#define RCC_PLLI2SCFGR_PLLI2SP RCC_PLLI2SCFGR_PLLI2SP_Msk#define RCC_PLLI2SCFGR_PLLI2SP_Msk (0x3UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)#define RCC_PLLI2SCFGR_PLLI2SP_Pos (16U)#define RCC_PLLI2SCFGR_PLLI2SN_8 (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_7 (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_6 (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_5 (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_4 (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_3 (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_2 (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_1 (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_0 (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk#define RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_Pos (6U)#define RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk#define RCC_SSCGR_SSCGEN_Msk (0x1UL << RCC_SSCGR_SSCGEN_Pos)#define RCC_SSCGR_SSCGEN_Pos (31U)#define RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk#define RCC_SSCGR_SPREADSEL_Msk (0x1UL << RCC_SSCGR_SPREADSEL_Pos)#define RCC_SSCGR_SPREADSEL_Pos (30U)#define RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk#define RCC_SSCGR_INCSTEP_Msk (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)#define RCC_SSCGR_INCSTEP_Pos (13U)#define RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk#define RCC_SSCGR_MODPER_Msk (0x1FFFUL << RCC_SSCGR_MODPER_Pos)#define RCC_SSCGR_MODPER_Pos (0U)#define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk#define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos)#define RCC_CSR_LPWRRSTF_Pos (31U)#define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk#define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos)#define RCC_CSR_WWDGRSTF_Pos (30U)#define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk#define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos)#define RCC_CSR_IWDGRSTF_Pos (29U)#define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk#define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos)#define RCC_CSR_SFTRSTF_Pos (28U)#define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk#define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos)#define RCC_CSR_PORRSTF_Pos (27U)#define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk#define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos)#define RCC_CSR_PINRSTF_Pos (26U)#define RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk#define RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos)#define RCC_CSR_BORRSTF_Pos (25U)#define RCC_CSR_RMVF RCC_CSR_RMVF_Msk#define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos)#define RCC_CSR_RMVF_Pos (24U)#define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk#define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos)#define RCC_CSR_LSIRDY_Pos (1U)#define RCC_CSR_LSION RCC_CSR_LSION_Msk#define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos)#define RCC_CSR_LSION_Pos (0U)#define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk#define RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos)#define RCC_BDCR_BDRST_Pos (16U)#define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk#define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos)#define RCC_BDCR_RTCEN_Pos (15U)#define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos)#define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos)#define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk#define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos)#define RCC_BDCR_RTCSEL_Pos (8U)#define RCC_BDCR_LSEDRV_1 (0x2UL << RCC_BDCR_LSEDRV_Pos)#define RCC_BDCR_LSEDRV_0 (0x1UL << RCC_BDCR_LSEDRV_Pos)#define RCC_BDCR_LSEDRV RCC_BDCR_LSEDRV_Msk#define RCC_BDCR_LSEDRV_Msk (0x3UL << RCC_BDCR_LSEDRV_Pos)#define RCC_BDCR_LSEDRV_Pos (3U)#define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk#define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos)#define RCC_BDCR_LSEBYP_Pos (2U)#define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk#define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos)#define RCC_BDCR_LSERDY_Pos (1U)#define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk#define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos)#define RCC_BDCR_LSEON_Pos (0U)#define RCC_APB2LPENR_MDIOLPEN RCC_APB2LPENR_MDIOLPEN_Msk#define RCC_APB2LPENR_MDIOLPEN_Msk (0x1UL << RCC_APB2LPENR_MDIOLPEN_Pos)#define RCC_APB2LPENR_MDIOLPEN_Pos (30U)#define RCC_APB2LPENR_DFSDM1LPEN RCC_APB2LPENR_DFSDM1LPEN_Msk#define RCC_APB2LPENR_DFSDM1LPEN_Msk (0x1UL << RCC_APB2LPENR_DFSDM1LPEN_Pos)#define RCC_APB2LPENR_DFSDM1LPEN_Pos (29U)#define RCC_APB2LPENR_DSILPEN RCC_APB2LPENR_DSILPEN_Msk#define RCC_APB2LPENR_DSILPEN_Msk (0x1UL << RCC_APB2LPENR_DSILPEN_Pos)#define RCC_APB2LPENR_DSILPEN_Pos (27U)#define RCC_APB2LPENR_LTDCLPEN RCC_APB2LPENR_LTDCLPEN_Msk#define RCC_APB2LPENR_LTDCLPEN_Msk (0x1UL << RCC_APB2LPENR_LTDCLPEN_Pos)#define RCC_APB2LPENR_LTDCLPEN_Pos (26U)#define RCC_APB2LPENR_SAI2LPEN RCC_APB2LPENR_SAI2LPEN_Msk#define RCC_APB2LPENR_SAI2LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI2LPEN_Pos)#define RCC_APB2LPENR_SAI2LPEN_Pos (23U)#define RCC_APB2LPENR_SAI1LPEN RCC_APB2LPENR_SAI1LPEN_Msk#define RCC_APB2LPENR_SAI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI1LPEN_Pos)#define RCC_APB2LPENR_SAI1LPEN_Pos (22U)#define RCC_APB2LPENR_SPI6LPEN RCC_APB2LPENR_SPI6LPEN_Msk#define RCC_APB2LPENR_SPI6LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI6LPEN_Pos)#define RCC_APB2LPENR_SPI6LPEN_Pos (21U)#define RCC_APB2LPENR_SPI5LPEN RCC_APB2LPENR_SPI5LPEN_Msk#define RCC_APB2LPENR_SPI5LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos)#define RCC_APB2LPENR_SPI5LPEN_Pos (20U)#define RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk#define RCC_APB2LPENR_TIM11LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos)#define RCC_APB2LPENR_TIM11LPEN_Pos (18U)#define RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk#define RCC_APB2LPENR_TIM10LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos)#define RCC_APB2LPENR_TIM10LPEN_Pos (17U)#define RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk#define RCC_APB2LPENR_TIM9LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos)#define RCC_APB2LPENR_TIM9LPEN_Pos (16U)#define RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk#define RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)#define RCC_APB2LPENR_SYSCFGLPEN_Pos (14U)#define RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk#define RCC_APB2LPENR_SPI4LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos)#define RCC_APB2LPENR_SPI4LPEN_Pos (13U)#define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk#define RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)#define RCC_APB2LPENR_SPI1LPEN_Pos (12U)#define RCC_APB2LPENR_SDMMC1LPEN RCC_APB2LPENR_SDMMC1LPEN_Msk#define RCC_APB2LPENR_SDMMC1LPEN_Msk (0x1UL << RCC_APB2LPENR_SDMMC1LPEN_Pos)#define RCC_APB2LPENR_SDMMC1LPEN_Pos (11U)#define RCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk#define RCC_APB2LPENR_ADC3LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos)#define RCC_APB2LPENR_ADC3LPEN_Pos (10U)#define RCC_APB2LPENR_ADC2LPEN RCC_APB2LPENR_ADC2LPEN_Msk#define RCC_APB2LPENR_ADC2LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos)#define RCC_APB2LPENR_ADC2LPEN_Pos (9U)#define RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk#define RCC_APB2LPENR_ADC1LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos)#define RCC_APB2LPENR_ADC1LPEN_Pos (8U)#define RCC_APB2LPENR_SDMMC2LPEN RCC_APB2LPENR_SDMMC2LPEN_Msk#define RCC_APB2LPENR_SDMMC2LPEN_Msk (0x1UL << RCC_APB2LPENR_SDMMC2LPEN_Pos)#define RCC_APB2LPENR_SDMMC2LPEN_Pos (7U)#define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk#define RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)#define RCC_APB2LPENR_USART6LPEN_Pos (5U)#define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk#define RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)#define RCC_APB2LPENR_USART1LPEN_Pos (4U)#define RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk#define RCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)#define RCC_APB2LPENR_TIM8LPEN_Pos (1U)#define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk#define RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)#define RCC_APB2LPENR_TIM1LPEN_Pos (0U)#define RCC_APB1LPENR_UART8LPEN RCC_APB1LPENR_UART8LPEN_Msk#define RCC_APB1LPENR_UART8LPEN_Msk (0x1UL << RCC_APB1LPENR_UART8LPEN_Pos)#define RCC_APB1LPENR_UART8LPEN_Pos (31U)#define RCC_APB1LPENR_UART7LPEN RCC_APB1LPENR_UART7LPEN_Msk#define RCC_APB1LPENR_UART7LPEN_Msk (0x1UL << RCC_APB1LPENR_UART7LPEN_Pos)#define RCC_APB1LPENR_UART7LPEN_Pos (30U)#define RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk#define RCC_APB1LPENR_DACLPEN_Msk (0x1UL << RCC_APB1LPENR_DACLPEN_Pos)#define RCC_APB1LPENR_DACLPEN_Pos (29U)#define RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk#define RCC_APB1LPENR_PWRLPEN_Msk (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos)#define RCC_APB1LPENR_PWRLPEN_Pos (28U)#define RCC_APB1LPENR_CECLPEN RCC_APB1LPENR_CECLPEN_Msk#define RCC_APB1LPENR_CECLPEN_Msk (0x1UL << RCC_APB1LPENR_CECLPEN_Pos)#define RCC_APB1LPENR_CECLPEN_Pos (27U)#define RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk#define RCC_APB1LPENR_CAN2LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos)#define RCC_APB1LPENR_CAN2LPEN_Pos (26U)#define RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk#define RCC_APB1LPENR_CAN1LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos)#define RCC_APB1LPENR_CAN1LPEN_Pos (25U)#define RCC_APB1LPENR_I2C4LPEN RCC_APB1LPENR_I2C4LPEN_Msk#define RCC_APB1LPENR_I2C4LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C4LPEN_Pos)#define RCC_APB1LPENR_I2C4LPEN_Pos (24U)#define RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk#define RCC_APB1LPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)#define RCC_APB1LPENR_I2C3LPEN_Pos (23U)#define RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk#define RCC_APB1LPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)#define RCC_APB1LPENR_I2C2LPEN_Pos (22U)#define RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk#define RCC_APB1LPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)#define RCC_APB1LPENR_I2C1LPEN_Pos (21U)#define RCC_APB1LPENR_UART5LPEN RCC_APB1LPENR_UART5LPEN_Msk#define RCC_APB1LPENR_UART5LPEN_Msk (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos)#define RCC_APB1LPENR_UART5LPEN_Pos (20U)#define RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk#define RCC_APB1LPENR_UART4LPEN_Msk (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos)#define RCC_APB1LPENR_UART4LPEN_Pos (19U)#define RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk#define RCC_APB1LPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos)#define RCC_APB1LPENR_USART3LPEN_Pos (18U)#define RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk#define RCC_APB1LPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos)#define RCC_APB1LPENR_USART2LPEN_Pos (17U)#define RCC_APB1LPENR_SPDIFRXLPEN RCC_APB1LPENR_SPDIFRXLPEN_Msk#define RCC_APB1LPENR_SPDIFRXLPEN_Msk (0x1UL << RCC_APB1LPENR_SPDIFRXLPEN_Pos)#define RCC_APB1LPENR_SPDIFRXLPEN_Pos (16U)#define RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk#define RCC_APB1LPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos)#define RCC_APB1LPENR_SPI3LPEN_Pos (15U)#define RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk#define RCC_APB1LPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos)#define RCC_APB1LPENR_SPI2LPEN_Pos (14U)#define RCC_APB1LPENR_CAN3LPEN RCC_APB1LPENR_CAN3LPEN_Msk#define RCC_APB1LPENR_CAN3LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN3LPEN_Pos)#define RCC_APB1LPENR_CAN3LPEN_Pos (13U)#define RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk#define RCC_APB1LPENR_WWDGLPEN_Msk (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos)#define RCC_APB1LPENR_WWDGLPEN_Pos (11U)#define RCC_APB1LPENR_RTCLPEN RCC_APB1LPENR_RTCLPEN_Msk#define RCC_APB1LPENR_RTCLPEN_Msk (0x1UL << RCC_APB1LPENR_RTCLPEN_Pos)#define RCC_APB1LPENR_RTCLPEN_Pos (10U)#define RCC_APB1LPENR_LPTIM1LPEN RCC_APB1LPENR_LPTIM1LPEN_Msk#define RCC_APB1LPENR_LPTIM1LPEN_Msk (0x1UL << RCC_APB1LPENR_LPTIM1LPEN_Pos)#define RCC_APB1LPENR_LPTIM1LPEN_Pos (9U)#define RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk#define RCC_APB1LPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos)#define RCC_APB1LPENR_TIM14LPEN_Pos (8U)#define RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk#define RCC_APB1LPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos)#define RCC_APB1LPENR_TIM13LPEN_Pos (7U)#define RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk#define RCC_APB1LPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos)#define RCC_APB1LPENR_TIM12LPEN_Pos (6U)#define RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk#define RCC_APB1LPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos)#define RCC_APB1LPENR_TIM7LPEN_Pos (5U)#define RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk#define RCC_APB1LPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos)#define RCC_APB1LPENR_TIM6LPEN_Pos (4U)#define RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk#define RCC_APB1LPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos)#define RCC_APB1LPENR_TIM5LPEN_Pos (3U)#define RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk#define RCC_APB1LPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos)#define RCC_APB1LPENR_TIM4LPEN_Pos (2U)#define RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk#define RCC_APB1LPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos)#define RCC_APB1LPENR_TIM3LPEN_Pos (1U)#define RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk#define RCC_APB1LPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos)#define RCC_APB1LPENR_TIM2LPEN_Pos (0U)#define RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk#define RCC_AHB3LPENR_QSPILPEN_Msk (0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos)#define RCC_AHB3LPENR_QSPILPEN_Pos (1U)#define RCC_AHB3LPENR_FMCLPEN RCC_AHB3LPENR_FMCLPEN_Msk#define RCC_AHB3LPENR_FMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos)#define RCC_AHB3LPENR_FMCLPEN_Pos (0U)#define RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk#define RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos)#define RCC_AHB2LPENR_OTGFSLPEN_Pos (7U)#define RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk#define RCC_AHB2LPENR_RNGLPEN_Msk (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)#define RCC_AHB2LPENR_RNGLPEN_Pos (6U)#define RCC_AHB2LPENR_JPEGLPEN RCC_AHB2LPENR_JPEGLPEN_Msk#define RCC_AHB2LPENR_JPEGLPEN_Msk (0x1UL << RCC_AHB2LPENR_JPEGLPEN_Pos)#define RCC_AHB2LPENR_JPEGLPEN_Pos (1U)#define RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk#define RCC_AHB2LPENR_DCMILPEN_Msk (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos)#define RCC_AHB2LPENR_DCMILPEN_Pos (0U)#define RCC_AHB1LPENR_OTGHSULPILPEN RCC_AHB1LPENR_OTGHSULPILPEN_Msk#define RCC_AHB1LPENR_OTGHSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos)#define RCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U)#define RCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk#define RCC_AHB1LPENR_OTGHSLPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos)#define RCC_AHB1LPENR_OTGHSLPEN_Pos (29U)#define RCC_AHB1LPENR_ETHMACPTPLPEN RCC_AHB1LPENR_ETHMACPTPLPEN_Msk#define RCC_AHB1LPENR_ETHMACPTPLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos)#define RCC_AHB1LPENR_ETHMACPTPLPEN_Pos (28U)#define RCC_AHB1LPENR_ETHMACRXLPEN RCC_AHB1LPENR_ETHMACRXLPEN_Msk#define RCC_AHB1LPENR_ETHMACRXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)#define RCC_AHB1LPENR_ETHMACRXLPEN_Pos (27U)#define RCC_AHB1LPENR_ETHMACTXLPEN RCC_AHB1LPENR_ETHMACTXLPEN_Msk#define RCC_AHB1LPENR_ETHMACTXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos)#define RCC_AHB1LPENR_ETHMACTXLPEN_Pos (26U)#define RCC_AHB1LPENR_ETHMACLPEN RCC_AHB1LPENR_ETHMACLPEN_Msk#define RCC_AHB1LPENR_ETHMACLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos)#define RCC_AHB1LPENR_ETHMACLPEN_Pos (25U)#define RCC_AHB1LPENR_DMA2DLPEN RCC_AHB1LPENR_DMA2DLPEN_Msk#define RCC_AHB1LPENR_DMA2DLPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2DLPEN_Pos)#define RCC_AHB1LPENR_DMA2DLPEN_Pos (23U)#define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk#define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)#define RCC_AHB1LPENR_DMA2LPEN_Pos (22U)#define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk#define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)#define RCC_AHB1LPENR_DMA1LPEN_Pos (21U)#define RCC_AHB1LPENR_DTCMLPEN RCC_AHB1LPENR_DTCMLPEN_Msk#define RCC_AHB1LPENR_DTCMLPEN_Msk (0x1UL << RCC_AHB1LPENR_DTCMLPEN_Pos)#define RCC_AHB1LPENR_DTCMLPEN_Pos (20U)#define RCC_AHB1LPENR_BKPSRAMLPEN RCC_AHB1LPENR_BKPSRAMLPEN_Msk#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos)#define RCC_AHB1LPENR_BKPSRAMLPEN_Pos (18U)#define RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk#define RCC_AHB1LPENR_SRAM2LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos)#define RCC_AHB1LPENR_SRAM2LPEN_Pos (17U)#define RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk#define RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos)#define RCC_AHB1LPENR_SRAM1LPEN_Pos (16U)#define RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk#define RCC_AHB1LPENR_FLITFLPEN_Msk (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos)#define RCC_AHB1LPENR_FLITFLPEN_Pos (15U)#define RCC_AHB1LPENR_AXILPEN RCC_AHB1LPENR_AXILPEN_Msk#define RCC_AHB1LPENR_AXILPEN_Msk (0x1UL << RCC_AHB1LPENR_AXILPEN_Pos)#define RCC_AHB1LPENR_AXILPEN_Pos (13U)#define RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk#define RCC_AHB1LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)#define RCC_AHB1LPENR_CRCLPEN_Pos (12U)#define RCC_AHB1LPENR_GPIOKLPEN RCC_AHB1LPENR_GPIOKLPEN_Msk#define RCC_AHB1LPENR_GPIOKLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOKLPEN_Pos)#define RCC_AHB1LPENR_GPIOKLPEN_Pos (10U)#define RCC_AHB1LPENR_GPIOJLPEN RCC_AHB1LPENR_GPIOJLPEN_Msk#define RCC_AHB1LPENR_GPIOJLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOJLPEN_Pos)#define RCC_AHB1LPENR_GPIOJLPEN_Pos (9U)#define RCC_AHB1LPENR_GPIOILPEN RCC_AHB1LPENR_GPIOILPEN_Msk#define RCC_AHB1LPENR_GPIOILPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos)#define RCC_AHB1LPENR_GPIOILPEN_Pos (8U)#define RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk#define RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos)#define RCC_AHB1LPENR_GPIOHLPEN_Pos (7U)#define RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk#define RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos)#define RCC_AHB1LPENR_GPIOGLPEN_Pos (6U)#define RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk#define RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos)#define RCC_AHB1LPENR_GPIOFLPEN_Pos (5U)#define RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk#define RCC_AHB1LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos)#define RCC_AHB1LPENR_GPIOELPEN_Pos (4U)#define RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk#define RCC_AHB1LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos)#define RCC_AHB1LPENR_GPIODLPEN_Pos (3U)#define RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk#define RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos)#define RCC_AHB1LPENR_GPIOCLPEN_Pos (2U)#define RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk#define RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos)#define RCC_AHB1LPENR_GPIOBLPEN_Pos (1U)#define RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk#define RCC_AHB1LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos)#define RCC_AHB1LPENR_GPIOALPEN_Pos (0U)#define RCC_APB2ENR_MDIOEN RCC_APB2ENR_MDIOEN_Msk#define RCC_APB2ENR_MDIOEN_Msk (0x1UL << RCC_APB2ENR_MDIOEN_Pos)#define RCC_APB2ENR_MDIOEN_Pos (30U)#define RCC_APB2ENR_DFSDM1EN RCC_APB2ENR_DFSDM1EN_Msk#define RCC_APB2ENR_DFSDM1EN_Msk (0x1UL << RCC_APB2ENR_DFSDM1EN_Pos)#define RCC_APB2ENR_DFSDM1EN_Pos (29U)#define RCC_APB2ENR_SAI2EN RCC_APB2ENR_SAI2EN_Msk#define RCC_APB2ENR_SAI2EN_Msk (0x1UL << RCC_APB2ENR_SAI2EN_Pos)#define RCC_APB2ENR_SAI2EN_Pos (23U)#define RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk#define RCC_APB2ENR_SAI1EN_Msk (0x1UL << RCC_APB2ENR_SAI1EN_Pos)#define RCC_APB2ENR_SAI1EN_Pos (22U)#define RCC_APB2ENR_SPI6EN RCC_APB2ENR_SPI6EN_Msk#define RCC_APB2ENR_SPI6EN_Msk (0x1UL << RCC_APB2ENR_SPI6EN_Pos)#define RCC_APB2ENR_SPI6EN_Pos (21U)#define RCC_APB2ENR_SPI5EN RCC_APB2ENR_SPI5EN_Msk#define RCC_APB2ENR_SPI5EN_Msk (0x1UL << RCC_APB2ENR_SPI5EN_Pos)#define RCC_APB2ENR_SPI5EN_Pos (20U)#define RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk#define RCC_APB2ENR_TIM11EN_Msk (0x1UL << RCC_APB2ENR_TIM11EN_Pos)#define RCC_APB2ENR_TIM11EN_Pos (18U)#define RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk#define RCC_APB2ENR_TIM10EN_Msk (0x1UL << RCC_APB2ENR_TIM10EN_Pos)#define RCC_APB2ENR_TIM10EN_Pos (17U)#define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk#define RCC_APB2ENR_TIM9EN_Msk (0x1UL << RCC_APB2ENR_TIM9EN_Pos)#define RCC_APB2ENR_TIM9EN_Pos (16U)#define RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk#define RCC_APB2ENR_SPI4EN_Msk (0x1UL << RCC_APB2ENR_SPI4EN_Pos)#define RCC_APB2ENR_SPI4EN_Pos (13U)#define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk#define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos)#define RCC_APB2ENR_SPI1EN_Pos (12U)#define RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk#define RCC_APB2ENR_ADC2EN_Msk (0x1UL << RCC_APB2ENR_ADC2EN_Pos)#define RCC_APB2ENR_ADC2EN_Pos (9U)#define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk#define RCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos)#define RCC_APB2ENR_ADC1EN_Pos (8U)#define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk#define RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos)#define RCC_APB2ENR_USART6EN_Pos (5U)#define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk#define RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos)#define RCC_APB2ENR_TIM8EN_Pos (1U)#define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk#define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos)#define RCC_APB2ENR_TIM1EN_Pos (0U)#define RCC_APB1ENR_UART8EN RCC_APB1ENR_UART8EN_Msk#define RCC_APB1ENR_UART8EN_Msk (0x1UL << RCC_APB1ENR_UART8EN_Pos)#define RCC_APB1ENR_UART8EN_Pos (31U)#define RCC_APB1ENR_UART7EN RCC_APB1ENR_UART7EN_Msk#define RCC_APB1ENR_UART7EN_Msk (0x1UL << RCC_APB1ENR_UART7EN_Pos)#define RCC_APB1ENR_UART7EN_Pos (30U)#define RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk#define RCC_APB1ENR_DACEN_Msk (0x1UL << RCC_APB1ENR_DACEN_Pos)#define RCC_APB1ENR_DACEN_Pos (29U)#define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk#define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos)#define RCC_APB1ENR_PWREN_Pos (28U)#define RCC_APB1ENR_CECEN RCC_APB1ENR_CECEN_Msk#define RCC_APB1ENR_CECEN_Msk (0x1UL << RCC_APB1ENR_CECEN_Pos)#define RCC_APB1ENR_CECEN_Pos (27U)#define RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk#define RCC_APB1ENR_CAN2EN_Msk (0x1UL << RCC_APB1ENR_CAN2EN_Pos)#define RCC_APB1ENR_CAN2EN_Pos (26U)#define RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk#define RCC_APB1ENR_CAN1EN_Msk (0x1UL << RCC_APB1ENR_CAN1EN_Pos)#define RCC_APB1ENR_CAN1EN_Pos (25U)#define RCC_APB1ENR_I2C4EN RCC_APB1ENR_I2C4EN_Msk#define RCC_APB1ENR_I2C4EN_Msk (0x1UL << RCC_APB1ENR_I2C4EN_Pos)#define RCC_APB1ENR_I2C4EN_Pos (24U)#define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk#define RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos)#define RCC_APB1ENR_I2C3EN_Pos (23U)#define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk#define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos)#define RCC_APB1ENR_I2C2EN_Pos (22U)#define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk#define RCC_APB1ENR_UART5EN_Msk (0x1UL << RCC_APB1ENR_UART5EN_Pos)#define RCC_APB1ENR_UART5EN_Pos (20U)#define RCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk#define RCC_APB1ENR_UART4EN_Msk (0x1UL << RCC_APB1ENR_UART4EN_Pos)#define RCC_APB1ENR_UART4EN_Pos (19U)#define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk#define RCC_APB1ENR_USART3EN_Msk (0x1UL << RCC_APB1ENR_USART3EN_Pos)#define RCC_APB1ENR_USART3EN_Pos (18U)#define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk#define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos)#define RCC_APB1ENR_USART2EN_Pos (17U)#define RCC_APB1ENR_SPDIFRXEN RCC_APB1ENR_SPDIFRXEN_Msk#define RCC_APB1ENR_SPDIFRXEN_Msk (0x1UL << RCC_APB1ENR_SPDIFRXEN_Pos)#define RCC_APB1ENR_SPDIFRXEN_Pos (16U)#define RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk#define RCC_APB1ENR_SPI3EN_Msk (0x1UL << RCC_APB1ENR_SPI3EN_Pos)#define RCC_APB1ENR_SPI3EN_Pos (15U)#define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk#define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos)#define RCC_APB1ENR_SPI2EN_Pos (14U)#define RCC_APB1ENR_CAN3EN RCC_APB1ENR_CAN3EN_Msk#define RCC_APB1ENR_CAN3EN_Msk (0x1UL << RCC_APB1ENR_CAN3EN_Pos)#define RCC_APB1ENR_CAN3EN_Pos (13U)#define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk#define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos)#define RCC_APB1ENR_WWDGEN_Pos (11U)#define RCC_APB1ENR_RTCEN RCC_APB1ENR_RTCEN_Msk#define RCC_APB1ENR_RTCEN_Msk (0x1UL << RCC_APB1ENR_RTCEN_Pos)#define RCC_APB1ENR_RTCEN_Pos (10U)#define RCC_APB1ENR_LPTIM1EN RCC_APB1ENR_LPTIM1EN_Msk#define RCC_APB1ENR_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos)#define RCC_APB1ENR_LPTIM1EN_Pos (9U)#define RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk#define RCC_APB1ENR_TIM14EN_Msk (0x1UL << RCC_APB1ENR_TIM14EN_Pos)#define RCC_APB1ENR_TIM14EN_Pos (8U)#define RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk#define RCC_APB1ENR_TIM13EN_Msk (0x1UL << RCC_APB1ENR_TIM13EN_Pos)#define RCC_APB1ENR_TIM13EN_Pos (7U)#define RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk#define RCC_APB1ENR_TIM12EN_Msk (0x1UL << RCC_APB1ENR_TIM12EN_Pos)#define RCC_APB1ENR_TIM12EN_Pos (6U)#define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk#define RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos)#define RCC_APB1ENR_TIM7EN_Pos (5U)#define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk#define RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos)#define RCC_APB1ENR_TIM6EN_Pos (4U)#define RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk#define RCC_APB1ENR_TIM5EN_Msk (0x1UL << RCC_APB1ENR_TIM5EN_Pos)#define RCC_APB1ENR_TIM5EN_Pos (3U)#define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk#define RCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos)#define RCC_APB1ENR_TIM4EN_Pos (2U)#define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk#define RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos)#define RCC_APB1ENR_TIM3EN_Pos (1U)#define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk#define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos)#define RCC_APB1ENR_TIM2EN_Pos (0U)#define RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk#define RCC_AHB3ENR_QSPIEN_Msk (0x1UL << RCC_AHB3ENR_QSPIEN_Pos)#define RCC_AHB3ENR_QSPIEN_Pos (1U)#define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk#define RCC_AHB2ENR_OTGFSEN_Msk (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)#define RCC_AHB2ENR_OTGFSEN_Pos (7U)#define RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk#define RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos)#define RCC_AHB2ENR_RNGEN_Pos (6U)#define RCC_AHB2ENR_JPEGEN RCC_AHB2ENR_JPEGEN_Msk#define RCC_AHB2ENR_JPEGEN_Msk (0x1UL << RCC_AHB2ENR_JPEGEN_Pos)#define RCC_AHB2ENR_JPEGEN_Pos (1U)#define RCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMIEN_Msk#define RCC_AHB2ENR_DCMIEN_Msk (0x1UL << RCC_AHB2ENR_DCMIEN_Pos)#define RCC_AHB2ENR_DCMIEN_Pos (0U)#define RCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk#define RCC_AHB1ENR_OTGHSULPIEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos)#define RCC_AHB1ENR_OTGHSULPIEN_Pos (30U)#define RCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk#define RCC_AHB1ENR_OTGHSEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)#define RCC_AHB1ENR_OTGHSEN_Pos (29U)#define RCC_AHB1ENR_ETHMACPTPEN RCC_AHB1ENR_ETHMACPTPEN_Msk#define RCC_AHB1ENR_ETHMACPTPEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos)#define RCC_AHB1ENR_ETHMACPTPEN_Pos (28U)#define RCC_AHB1ENR_ETHMACRXEN RCC_AHB1ENR_ETHMACRXEN_Msk#define RCC_AHB1ENR_ETHMACRXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos)#define RCC_AHB1ENR_ETHMACRXEN_Pos (27U)#define RCC_AHB1ENR_ETHMACTXEN RCC_AHB1ENR_ETHMACTXEN_Msk#define RCC_AHB1ENR_ETHMACTXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos)#define RCC_AHB1ENR_ETHMACTXEN_Pos (26U)#define RCC_AHB1ENR_ETHMACEN RCC_AHB1ENR_ETHMACEN_Msk#define RCC_AHB1ENR_ETHMACEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos)#define RCC_AHB1ENR_ETHMACEN_Pos (25U)#define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk#define RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)#define RCC_AHB1ENR_DMA1EN_Pos (21U)#define RCC_AHB1ENR_DTCMRAMEN RCC_AHB1ENR_DTCMRAMEN_Msk#define RCC_AHB1ENR_DTCMRAMEN_Msk (0x1UL << RCC_AHB1ENR_DTCMRAMEN_Pos)#define RCC_AHB1ENR_DTCMRAMEN_Pos (20U)#define RCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk#define RCC_AHB1ENR_BKPSRAMEN_Msk (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos)#define RCC_AHB1ENR_BKPSRAMEN_Pos (18U)#define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk#define RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos)#define RCC_AHB1ENR_CRCEN_Pos (12U)#define RCC_APB2RSTR_MDIORST RCC_APB2RSTR_MDIORST_Msk#define RCC_APB2RSTR_MDIORST_Msk (0x1UL << RCC_APB2RSTR_MDIORST_Pos)#define RCC_APB2RSTR_MDIORST_Pos (30U)#define RCC_APB2RSTR_DFSDM1RST RCC_APB2RSTR_DFSDM1RST_Msk#define RCC_APB2RSTR_DFSDM1RST_Msk (0x1UL << RCC_APB2RSTR_DFSDM1RST_Pos)#define RCC_APB2RSTR_DFSDM1RST_Pos (29U)#define RCC_APB2RSTR_SAI2RST RCC_APB2RSTR_SAI2RST_Msk#define RCC_APB2RSTR_SAI2RST_Msk (0x1UL << RCC_APB2RSTR_SAI2RST_Pos)#define RCC_APB2RSTR_SAI2RST_Pos (23U)#define RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk#define RCC_APB2RSTR_SAI1RST_Msk (0x1UL << RCC_APB2RSTR_SAI1RST_Pos)#define RCC_APB2RSTR_SAI1RST_Pos (22U)#define RCC_APB2RSTR_SPI6RST RCC_APB2RSTR_SPI6RST_Msk#define RCC_APB2RSTR_SPI6RST_Msk (0x1UL << RCC_APB2RSTR_SPI6RST_Pos)#define RCC_APB2RSTR_SPI6RST_Pos (21U)#define RCC_APB2RSTR_SPI5RST RCC_APB2RSTR_SPI5RST_Msk#define RCC_APB2RSTR_SPI5RST_Msk (0x1UL << RCC_APB2RSTR_SPI5RST_Pos)#define RCC_APB2RSTR_SPI5RST_Pos (20U)#define RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk#define RCC_APB2RSTR_TIM11RST_Msk (0x1UL << RCC_APB2RSTR_TIM11RST_Pos)#define RCC_APB2RSTR_TIM11RST_Pos (18U)#define RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk#define RCC_APB2RSTR_TIM10RST_Msk (0x1UL << RCC_APB2RSTR_TIM10RST_Pos)#define RCC_APB2RSTR_TIM10RST_Pos (17U)#define RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk#define RCC_APB2RSTR_TIM9RST_Msk (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)#define RCC_APB2RSTR_TIM9RST_Pos (16U)#define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk#define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)#define RCC_APB2RSTR_SYSCFGRST_Pos (14U)#define RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk#define RCC_APB2RSTR_SPI4RST_Msk (0x1UL << RCC_APB2RSTR_SPI4RST_Pos)#define RCC_APB2RSTR_SPI4RST_Pos (13U)#define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk#define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)#define RCC_APB2RSTR_SPI1RST_Pos (12U)#define RCC_APB2RSTR_SDMMC1RST RCC_APB2RSTR_SDMMC1RST_Msk#define RCC_APB2RSTR_SDMMC1RST_Msk (0x1UL << RCC_APB2RSTR_SDMMC1RST_Pos)#define RCC_APB2RSTR_SDMMC1RST_Pos (11U)#define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk#define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos)#define RCC_APB2RSTR_ADCRST_Pos (8U)#define RCC_APB2RSTR_SDMMC2RST RCC_APB2RSTR_SDMMC2RST_Msk#define RCC_APB2RSTR_SDMMC2RST_Msk (0x1UL << RCC_APB2RSTR_SDMMC2RST_Pos)#define RCC_APB2RSTR_SDMMC2RST_Pos (7U)#define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk#define RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos)#define RCC_APB2RSTR_USART6RST_Pos (5U)#define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk#define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos)#define RCC_APB2RSTR_USART1RST_Pos (4U)#define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk#define RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)#define RCC_APB2RSTR_TIM8RST_Pos (1U)#define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk#define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)#define RCC_APB2RSTR_TIM1RST_Pos (0U)#define RCC_APB1RSTR_UART8RST RCC_APB1RSTR_UART8RST_Msk#define RCC_APB1RSTR_UART8RST_Msk (0x1UL << RCC_APB1RSTR_UART8RST_Pos)#define RCC_APB1RSTR_UART8RST_Pos (31U)#define RCC_APB1RSTR_UART7RST RCC_APB1RSTR_UART7RST_Msk#define RCC_APB1RSTR_UART7RST_Msk (0x1UL << RCC_APB1RSTR_UART7RST_Pos)#define RCC_APB1RSTR_UART7RST_Pos (30U)#define RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk#define RCC_APB1RSTR_DACRST_Msk (0x1UL << RCC_APB1RSTR_DACRST_Pos)#define RCC_APB1RSTR_DACRST_Pos (29U)#define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk#define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos)#define RCC_APB1RSTR_PWRRST_Pos (28U)#define RCC_APB1RSTR_CECRST RCC_APB1RSTR_CECRST_Msk#define RCC_APB1RSTR_CECRST_Msk (0x1UL << RCC_APB1RSTR_CECRST_Pos)#define RCC_APB1RSTR_CECRST_Pos (27U)#define RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk#define RCC_APB1RSTR_CAN2RST_Msk (0x1UL << RCC_APB1RSTR_CAN2RST_Pos)#define RCC_APB1RSTR_CAN2RST_Pos (26U)#define RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk#define RCC_APB1RSTR_CAN1RST_Msk (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)#define RCC_APB1RSTR_CAN1RST_Pos (25U)#define RCC_APB1RSTR_I2C4RST RCC_APB1RSTR_I2C4RST_Msk#define RCC_APB1RSTR_I2C4RST_Msk (0x1UL << RCC_APB1RSTR_I2C4RST_Pos)#define RCC_APB1RSTR_I2C4RST_Pos (24U)#define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk#define RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)#define RCC_APB1RSTR_I2C3RST_Pos (23U)#define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk#define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)#define RCC_APB1RSTR_I2C2RST_Pos (22U)#define RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk#define RCC_APB1RSTR_UART5RST_Msk (0x1UL << RCC_APB1RSTR_UART5RST_Pos)#define RCC_APB1RSTR_UART5RST_Pos (20U)#define RCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk#define RCC_APB1RSTR_UART4RST_Msk (0x1UL << RCC_APB1RSTR_UART4RST_Pos)#define RCC_APB1RSTR_UART4RST_Pos (19U)#define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk#define RCC_APB1RSTR_USART3RST_Msk (0x1UL << RCC_APB1RSTR_USART3RST_Pos)#define RCC_APB1RSTR_USART3RST_Pos (18U)#define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk#define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos)#define RCC_APB1RSTR_USART2RST_Pos (17U)#define RCC_APB1RSTR_SPDIFRXRST RCC_APB1RSTR_SPDIFRXRST_Msk#define RCC_APB1RSTR_SPDIFRXRST_Msk (0x1UL << RCC_APB1RSTR_SPDIFRXRST_Pos)#define RCC_APB1RSTR_SPDIFRXRST_Pos (16U)#define RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk#define RCC_APB1RSTR_SPI3RST_Msk (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)#define RCC_APB1RSTR_SPI3RST_Pos (15U)#define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk#define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)#define RCC_APB1RSTR_SPI2RST_Pos (14U)#define RCC_APB1RSTR_CAN3RST RCC_APB1RSTR_CAN3RST_Msk#define RCC_APB1RSTR_CAN3RST_Msk (0x1UL << RCC_APB1RSTR_CAN3RST_Pos)#define RCC_APB1RSTR_CAN3RST_Pos (13U)#define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk#define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)#define RCC_APB1RSTR_WWDGRST_Pos (11U)#define RCC_APB1RSTR_LPTIM1RST RCC_APB1RSTR_LPTIM1RST_Msk#define RCC_APB1RSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos)#define RCC_APB1RSTR_LPTIM1RST_Pos (9U)#define RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk#define RCC_APB1RSTR_TIM14RST_Msk (0x1UL << RCC_APB1RSTR_TIM14RST_Pos)#define RCC_APB1RSTR_TIM14RST_Pos (8U)#define RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk#define RCC_APB1RSTR_TIM13RST_Msk (0x1UL << RCC_APB1RSTR_TIM13RST_Pos)#define RCC_APB1RSTR_TIM13RST_Pos (7U)#define RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk#define RCC_APB1RSTR_TIM12RST_Msk (0x1UL << RCC_APB1RSTR_TIM12RST_Pos)#define RCC_APB1RSTR_TIM12RST_Pos (6U)#define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk#define RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)#define RCC_APB1RSTR_TIM7RST_Pos (5U)#define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk#define RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)#define RCC_APB1RSTR_TIM6RST_Pos (4U)#define RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk#define RCC_APB1RSTR_TIM5RST_Msk (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)#define RCC_APB1RSTR_TIM5RST_Pos (3U)#define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk#define RCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)#define RCC_APB1RSTR_TIM4RST_Pos (2U)#define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk#define RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)#define RCC_APB1RSTR_TIM3RST_Pos (1U)#define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk#define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)#define RCC_APB1RSTR_TIM2RST_Pos (0U)#define RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk#define RCC_AHB3RSTR_QSPIRST_Msk (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos)#define RCC_AHB3RSTR_QSPIRST_Pos (1U)#define RCC_AHB3RSTR_FMCRST RCC_AHB3RSTR_FMCRST_Msk#define RCC_AHB3RSTR_FMCRST_Msk (0x1UL << RCC_AHB3RSTR_FMCRST_Pos)#define RCC_AHB3RSTR_FMCRST_Pos (0U)#define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk#define RCC_AHB2RSTR_OTGFSRST_Msk (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)#define RCC_AHB2RSTR_OTGFSRST_Pos (7U)#define RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk#define RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)#define RCC_AHB2RSTR_RNGRST_Pos (6U)#define RCC_AHB2RSTR_JPEGRST RCC_AHB2RSTR_JPEGRST_Msk#define RCC_AHB2RSTR_JPEGRST_Msk (0x1UL << RCC_AHB2RSTR_JPEGRST_Pos)#define RCC_AHB2RSTR_JPEGRST_Pos (1U)#define RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk#define RCC_AHB2RSTR_DCMIRST_Msk (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos)#define RCC_AHB2RSTR_DCMIRST_Pos (0U)#define RCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk#define RCC_AHB1RSTR_OTGHRST_Msk (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)#define RCC_AHB1RSTR_OTGHRST_Pos (29U)#define RCC_AHB1RSTR_ETHMACRST RCC_AHB1RSTR_ETHMACRST_Msk#define RCC_AHB1RSTR_ETHMACRST_Msk (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos)#define RCC_AHB1RSTR_ETHMACRST_Pos (25U)#define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk#define RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)#define RCC_AHB1RSTR_DMA2RST_Pos (22U)#define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk#define RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)#define RCC_AHB1RSTR_DMA1RST_Pos (21U)#define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk#define RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)#define RCC_AHB1RSTR_CRCRST_Pos (12U)#define RCC_AHB1RSTR_GPIOKRST RCC_AHB1RSTR_GPIOKRST_Msk#define RCC_AHB1RSTR_GPIOKRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOKRST_Pos)#define RCC_AHB1RSTR_GPIOKRST_Pos (10U)#define RCC_AHB1RSTR_GPIOJRST RCC_AHB1RSTR_GPIOJRST_Msk#define RCC_AHB1RSTR_GPIOJRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOJRST_Pos)#define RCC_AHB1RSTR_GPIOJRST_Pos (9U)#define RCC_AHB1RSTR_GPIOIRST RCC_AHB1RSTR_GPIOIRST_Msk#define RCC_AHB1RSTR_GPIOIRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos)#define RCC_AHB1RSTR_GPIOIRST_Pos (8U)#define RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk#define RCC_AHB1RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos)#define RCC_AHB1RSTR_GPIOHRST_Pos (7U)#define RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk#define RCC_AHB1RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos)#define RCC_AHB1RSTR_GPIOGRST_Pos (6U)#define RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk#define RCC_AHB1RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos)#define RCC_AHB1RSTR_GPIOFRST_Pos (5U)#define RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk#define RCC_AHB1RSTR_GPIOERST_Msk (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos)#define RCC_AHB1RSTR_GPIOERST_Pos (4U)#define RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk#define RCC_AHB1RSTR_GPIODRST_Msk (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos)#define RCC_AHB1RSTR_GPIODRST_Pos (3U)#define RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk#define RCC_AHB1RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos)#define RCC_AHB1RSTR_GPIOCRST_Pos (2U)#define RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk#define RCC_AHB1RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos)#define RCC_AHB1RSTR_GPIOBRST_Pos (1U)#define RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk#define RCC_AHB1RSTR_GPIOARST_Msk (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos)#define RCC_AHB1RSTR_GPIOARST_Pos (0U)#define RCC_CIR_CSSC RCC_CIR_CSSC_Msk#define RCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos)#define RCC_CIR_CSSC_Pos (23U)#define RCC_CIR_PLLSAIRDYC RCC_CIR_PLLSAIRDYC_Msk#define RCC_CIR_PLLSAIRDYC_Msk (0x1UL << RCC_CIR_PLLSAIRDYC_Pos)#define RCC_CIR_PLLSAIRDYC_Pos (22U)#define RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk#define RCC_CIR_PLLI2SRDYC_Msk (0x1UL << RCC_CIR_PLLI2SRDYC_Pos)#define RCC_CIR_PLLI2SRDYC_Pos (21U)#define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk#define RCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos)#define RCC_CIR_PLLRDYC_Pos (20U)#define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk#define RCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos)#define RCC_CIR_HSERDYC_Pos (19U)#define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk#define RCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos)#define RCC_CIR_HSIRDYC_Pos (18U)#define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk#define RCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos)#define RCC_CIR_LSERDYC_Pos (17U)#define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk#define RCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos)#define RCC_CIR_LSIRDYC_Pos (16U)#define RCC_CIR_PLLSAIRDYIE RCC_CIR_PLLSAIRDYIE_Msk#define RCC_CIR_PLLSAIRDYIE_Msk (0x1UL << RCC_CIR_PLLSAIRDYIE_Pos)#define RCC_CIR_PLLSAIRDYIE_Pos (14U)#define RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk#define RCC_CIR_PLLI2SRDYIE_Msk (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)#define RCC_CIR_PLLI2SRDYIE_Pos (13U)#define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk#define RCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos)#define RCC_CIR_PLLRDYIE_Pos (12U)#define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk#define RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos)#define RCC_CIR_HSERDYIE_Pos (11U)#define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk#define RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos)#define RCC_CIR_HSIRDYIE_Pos (10U)#define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk#define RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos)#define RCC_CIR_LSERDYIE_Pos (9U)#define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk#define RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos)#define RCC_CIR_LSIRDYIE_Pos (8U)#define RCC_CIR_CSSF RCC_CIR_CSSF_Msk#define RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos)#define RCC_CIR_CSSF_Pos (7U)#define RCC_CIR_PLLSAIRDYF RCC_CIR_PLLSAIRDYF_Msk#define RCC_CIR_PLLSAIRDYF_Msk (0x1UL << RCC_CIR_PLLSAIRDYF_Pos)#define RCC_CIR_PLLSAIRDYF_Pos (6U)#define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk#define RCC_CIR_PLLI2SRDYF_Msk (0x1UL << RCC_CIR_PLLI2SRDYF_Pos)#define RCC_CIR_PLLI2SRDYF_Pos (5U)#define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk#define RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos)#define RCC_CIR_PLLRDYF_Pos (4U)#define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk#define RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos)#define RCC_CIR_HSERDYF_Pos (3U)#define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk#define RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos)#define RCC_CIR_HSIRDYF_Pos (2U)#define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk#define RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos)#define RCC_CIR_LSERDYF_Pos (1U)#define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk#define RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos)#define RCC_CIR_LSIRDYF_Pos (0U)#define RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos)#define RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos)#define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk#define RCC_CFGR_MCO2_Msk (0x3UL << RCC_CFGR_MCO2_Pos)#define RCC_CFGR_MCO2_Pos (30U)#define RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos)#define RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos)#define RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos)#define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk#define RCC_CFGR_MCO2PRE_Msk (0x7UL << RCC_CFGR_MCO2PRE_Pos)#define RCC_CFGR_MCO2PRE_Pos (27U)#define RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos)#define RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos)#define RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos)#define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk#define RCC_CFGR_MCO1PRE_Msk (0x7UL << RCC_CFGR_MCO1PRE_Pos)#define RCC_CFGR_MCO1PRE_Pos (24U)#define RCC_CFGR_I2SSRC RCC_CFGR_I2SSRC_Msk#define RCC_CFGR_I2SSRC_Msk (0x1UL << RCC_CFGR_I2SSRC_Pos)#define RCC_CFGR_I2SSRC_Pos (23U)#define RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos)#define RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos)#define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk#define RCC_CFGR_MCO1_Msk (0x3UL << RCC_CFGR_MCO1_Pos)#define RCC_CFGR_MCO1_Pos (21U)#define RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_3 (0x08UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_2 (0x04UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_1 (0x02UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_0 (0x01UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk#define RCC_CFGR_RTCPRE_Msk (0x1FUL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_Pos (16U)#define RCC_CFGR_PPRE2_DIV16 0x0000E000U#define RCC_CFGR_PPRE2_DIV8 0x0000C000U#define RCC_CFGR_PPRE2_DIV4 0x0000A000U#define RCC_CFGR_PPRE2_DIV2 0x00008000U#define RCC_CFGR_PPRE2_DIV1 0x00000000U#define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos)#define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos)#define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos)#define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk#define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos)#define RCC_CFGR_PPRE2_Pos (13U)#define RCC_CFGR_PPRE1_DIV16 0x00001C00U#define RCC_CFGR_PPRE1_DIV8 0x00001800U#define RCC_CFGR_PPRE1_DIV4 0x00001400U#define RCC_CFGR_PPRE1_DIV2 0x00001000U#define RCC_CFGR_PPRE1_DIV1 0x00000000U#define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos)#define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos)#define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos)#define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk#define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos)#define RCC_CFGR_PPRE1_Pos (10U)#define RCC_CFGR_HPRE_DIV512 0x000000F0U#define RCC_CFGR_HPRE_DIV256 0x000000E0U#define RCC_CFGR_HPRE_DIV128 0x000000D0U#define RCC_CFGR_HPRE_DIV64 0x000000C0U#define RCC_CFGR_HPRE_DIV16 0x000000B0U#define RCC_CFGR_HPRE_DIV8 0x000000A0U#define RCC_CFGR_HPRE_DIV4 0x00000090U#define RCC_CFGR_HPRE_DIV2 0x00000080U#define RCC_CFGR_HPRE_DIV1 0x00000000U#define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk#define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE_Pos (4U)#define RCC_CFGR_SWS_PLL 0x00000008U#define RCC_CFGR_SWS_HSE 0x00000004U#define RCC_CFGR_SWS_HSI 0x00000000U#define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos)#define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos)#define RCC_CFGR_SWS RCC_CFGR_SWS_Msk#define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos)#define RCC_CFGR_SWS_Pos (2U)#define RCC_CFGR_SW_PLL 0x00000002U#define RCC_CFGR_SW_HSE 0x00000001U#define RCC_CFGR_SW_HSI 0x00000000U#define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos)#define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos)#define RCC_CFGR_SW RCC_CFGR_SW_Msk#define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos)#define RCC_CFGR_SW_Pos (0U)#define RCC_PLLCFGR_PLLR_2 (0x4UL << RCC_PLLCFGR_PLLR_Pos)#define RCC_PLLCFGR_PLLR_1 (0x2UL << RCC_PLLCFGR_PLLR_Pos)#define RCC_PLLCFGR_PLLR_0 (0x1UL << RCC_PLLCFGR_PLLR_Pos)#define RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk#define RCC_PLLCFGR_PLLR_Msk (0x7UL << RCC_PLLCFGR_PLLR_Pos)#define RCC_PLLCFGR_PLLR_Pos (28U)#define RCC_PLLCFGR_PLLQ_3 (0x8UL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ_2 (0x4UL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk#define RCC_PLLCFGR_PLLQ_Msk (0xFUL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ_Pos (24U)#define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U#define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk#define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)#define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U)#define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk#define RCC_PLLCFGR_PLLSRC_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)#define RCC_PLLCFGR_PLLSRC_Pos (22U)#define RCC_PLLCFGR_PLLP_1 (0x2UL << RCC_PLLCFGR_PLLP_Pos)#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos)#define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos)#define RCC_PLLCFGR_PLLP_Pos (16U)#define RCC_PLLCFGR_PLLN_8 (0x100UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_7 (0x080UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_6 (0x040UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_5 (0x020UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_4 (0x010UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_3 (0x008UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_2 (0x004UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_1 (0x002UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_0 (0x001UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk#define RCC_PLLCFGR_PLLN_Msk (0x1FFUL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_Pos (6U)#define RCC_PLLCFGR_PLLM_5 (0x20UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_4 (0x10UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_3 (0x08UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_2 (0x04UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_1 (0x02UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_0 (0x01UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk#define RCC_PLLCFGR_PLLM_Msk (0x3FUL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_Pos (0U)#define RCC_CR_PLLSAIRDY RCC_CR_PLLSAIRDY_Msk#define RCC_CR_PLLSAIRDY_Msk (0x1UL << RCC_CR_PLLSAIRDY_Pos)#define RCC_CR_PLLSAIRDY_Pos (29U)#define RCC_CR_PLLSAION RCC_CR_PLLSAION_Msk#define RCC_CR_PLLSAION_Msk (0x1UL << RCC_CR_PLLSAION_Pos)#define RCC_CR_PLLSAION_Pos (28U)#define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk#define RCC_CR_PLLI2SRDY_Msk (0x1UL << RCC_CR_PLLI2SRDY_Pos)#define RCC_CR_PLLI2SRDY_Pos (27U)#define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk#define RCC_CR_PLLI2SON_Msk (0x1UL << RCC_CR_PLLI2SON_Pos)#define RCC_CR_PLLI2SON_Pos (26U)#define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk#define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos)#define RCC_CR_PLLRDY_Pos (25U)#define RCC_CR_PLLON RCC_CR_PLLON_Msk#define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos)#define RCC_CR_PLLON_Pos (24U)#define RCC_CR_CSSON RCC_CR_CSSON_Msk#define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos)#define RCC_CR_CSSON_Pos (19U)#define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk#define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos)#define RCC_CR_HSEBYP_Pos (18U)#define RCC_CR_HSERDY RCC_CR_HSERDY_Msk#define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos)#define RCC_CR_HSERDY_Pos (17U)#define RCC_CR_HSEON RCC_CR_HSEON_Msk#define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos)#define RCC_CR_HSEON_Pos (16U)#define RCC_CR_HSICAL_7 (0x80UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_6 (0x40UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_5 (0x20UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_4 (0x10UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_3 (0x08UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_2 (0x04UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_1 (0x02UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_0 (0x01UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL RCC_CR_HSICAL_Msk#define RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_Pos (8U)#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_3 (0x08UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_2 (0x04UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_1 (0x02UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_0 (0x01UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_Pos (3U)#define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk#define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos)#define RCC_CR_HSIRDY_Pos (1U)#define RCC_CR_HSION RCC_CR_HSION_Msk#define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos)#define RCC_CR_HSION_Pos (0U)#define QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk#define QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos)#define QUADSPI_LPTR_TIMEOUT_Pos (0U)#define QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk#define QUADSPI_PIR_INTERVAL_Msk (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos)#define QUADSPI_PIR_INTERVAL_Pos (0U)#define QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk#define QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos)#define QUADSPI_PSMAR_MATCH_Pos (0U)#define QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk#define QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos)#define QUADSPI_PSMKR_MASK_Pos (0U)#define QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk#define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos)#define QUADSPI_DR_DATA_Pos (0U)#define QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk#define QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos)#define QUADSPI_ABR_ALTERNATE_Pos (0U)#define QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk#define QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos)#define QUADSPI_AR_ADDRESS_Pos (0U)#define QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk#define QUADSPI_CCR_DDRM_Msk (0x1UL << QUADSPI_CCR_DDRM_Pos)#define QUADSPI_CCR_DDRM_Pos (31U)#define QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk#define QUADSPI_CCR_DHHC_Msk (0x1UL << QUADSPI_CCR_DHHC_Pos)#define QUADSPI_CCR_DHHC_Pos (30U)#define QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk#define QUADSPI_CCR_SIOO_Msk (0x1UL << QUADSPI_CCR_SIOO_Pos)#define QUADSPI_CCR_SIOO_Pos (28U)#define QUADSPI_CCR_FMODE_1 (0x2UL << QUADSPI_CCR_FMODE_Pos)#define QUADSPI_CCR_FMODE_0 (0x1UL << QUADSPI_CCR_FMODE_Pos)#define QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk#define QUADSPI_CCR_FMODE_Msk (0x3UL << QUADSPI_CCR_FMODE_Pos)#define QUADSPI_CCR_FMODE_Pos (26U)#define QUADSPI_CCR_DMODE_1 (0x2UL << QUADSPI_CCR_DMODE_Pos)#define QUADSPI_CCR_DMODE_0 (0x1UL << QUADSPI_CCR_DMODE_Pos)#define QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk#define QUADSPI_CCR_DMODE_Msk (0x3UL << QUADSPI_CCR_DMODE_Pos)#define QUADSPI_CCR_DMODE_Pos (24U)#define QUADSPI_CCR_DCYC_4 (0x10UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_3 (0x08UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_2 (0x04UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_1 (0x02UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_0 (0x01UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk#define QUADSPI_CCR_DCYC_Msk (0x1FUL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_Pos (18U)#define QUADSPI_CCR_ABSIZE_1 (0x2UL << QUADSPI_CCR_ABSIZE_Pos)#define QUADSPI_CCR_ABSIZE_0 (0x1UL << QUADSPI_CCR_ABSIZE_Pos)#define QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk#define QUADSPI_CCR_ABSIZE_Msk (0x3UL << QUADSPI_CCR_ABSIZE_Pos)#define QUADSPI_CCR_ABSIZE_Pos (16U)#define QUADSPI_CCR_ABMODE_1 (0x2UL << QUADSPI_CCR_ABMODE_Pos)#define QUADSPI_CCR_ABMODE_0 (0x1UL << QUADSPI_CCR_ABMODE_Pos)#define QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk#define QUADSPI_CCR_ABMODE_Msk (0x3UL << QUADSPI_CCR_ABMODE_Pos)#define QUADSPI_CCR_ABMODE_Pos (14U)#define QUADSPI_CCR_ADSIZE_1 (0x2UL << QUADSPI_CCR_ADSIZE_Pos)#define QUADSPI_CCR_ADSIZE_0 (0x1UL << QUADSPI_CCR_ADSIZE_Pos)#define QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk#define QUADSPI_CCR_ADSIZE_Msk (0x3UL << QUADSPI_CCR_ADSIZE_Pos)#define QUADSPI_CCR_ADSIZE_Pos (12U)#define QUADSPI_CCR_ADMODE_1 (0x2UL << QUADSPI_CCR_ADMODE_Pos)#define QUADSPI_CCR_ADMODE_0 (0x1UL << QUADSPI_CCR_ADMODE_Pos)#define QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk#define QUADSPI_CCR_ADMODE_Msk (0x3UL << QUADSPI_CCR_ADMODE_Pos)#define QUADSPI_CCR_ADMODE_Pos (10U)#define QUADSPI_CCR_IMODE_1 (0x2UL << QUADSPI_CCR_IMODE_Pos)#define QUADSPI_CCR_IMODE_0 (0x1UL << QUADSPI_CCR_IMODE_Pos)#define QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk#define QUADSPI_CCR_IMODE_Msk (0x3UL << QUADSPI_CCR_IMODE_Pos)#define QUADSPI_CCR_IMODE_Pos (8U)#define QUADSPI_CCR_INSTRUCTION_7 (0x80UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_6 (0x40UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_5 (0x20UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_4 (0x10UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_3 (0x08UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_2 (0x04UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_1 (0x02UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_0 (0x01UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk#define QUADSPI_CCR_INSTRUCTION_Msk (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_Pos (0U)#define QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk#define QUADSPI_DLR_DL_Msk (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos)#define QUADSPI_DLR_DL_Pos (0U)#define QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk#define QUADSPI_FCR_CTOF_Msk (0x1UL << QUADSPI_FCR_CTOF_Pos)#define QUADSPI_FCR_CTOF_Pos (4U)#define QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk#define QUADSPI_FCR_CSMF_Msk (0x1UL << QUADSPI_FCR_CSMF_Pos)#define QUADSPI_FCR_CSMF_Pos (3U)#define QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk#define QUADSPI_FCR_CTCF_Msk (0x1UL << QUADSPI_FCR_CTCF_Pos)#define QUADSPI_FCR_CTCF_Pos (1U)#define QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk#define QUADSPI_FCR_CTEF_Msk (0x1UL << QUADSPI_FCR_CTEF_Pos)#define QUADSPI_FCR_CTEF_Pos (0U)#define QUADSPI_SR_FLEVEL_5 (0x20UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_4 (0x10UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_3 (0x08UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_2 (0x04UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_1 (0x02UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_0 (0x01UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk#define QUADSPI_SR_FLEVEL_Msk (0x3FUL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_Pos (8U)#define QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk#define QUADSPI_SR_BUSY_Msk (0x1UL << QUADSPI_SR_BUSY_Pos)#define QUADSPI_SR_BUSY_Pos (5U)#define QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk#define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos)#define QUADSPI_SR_TOF_Pos (4U)#define QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk#define QUADSPI_SR_SMF_Msk (0x1UL << QUADSPI_SR_SMF_Pos)#define QUADSPI_SR_SMF_Pos (3U)#define QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk#define QUADSPI_SR_FTF_Msk (0x1UL << QUADSPI_SR_FTF_Pos)#define QUADSPI_SR_FTF_Pos (2U)#define QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk#define QUADSPI_SR_TCF_Msk (0x1UL << QUADSPI_SR_TCF_Pos)#define QUADSPI_SR_TCF_Pos (1U)#define QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk#define QUADSPI_SR_TEF_Msk (0x1UL << QUADSPI_SR_TEF_Pos)#define QUADSPI_SR_TEF_Pos (0U)#define QUADSPI_DCR_FSIZE_4 (0x10UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_3 (0x08UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_2 (0x04UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_1 (0x02UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_0 (0x01UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk#define QUADSPI_DCR_FSIZE_Msk (0x1FUL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_Pos (16U)#define QUADSPI_DCR_CSHT_2 (0x4UL << QUADSPI_DCR_CSHT_Pos)#define QUADSPI_DCR_CSHT_1 (0x2UL << QUADSPI_DCR_CSHT_Pos)#define QUADSPI_DCR_CSHT_0 (0x1UL << QUADSPI_DCR_CSHT_Pos)#define QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk#define QUADSPI_DCR_CSHT_Msk (0x7UL << QUADSPI_DCR_CSHT_Pos)#define QUADSPI_DCR_CSHT_Pos (8U)#define QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk#define QUADSPI_DCR_CKMODE_Msk (0x1UL << QUADSPI_DCR_CKMODE_Pos)#define QUADSPI_DCR_CKMODE_Pos (0U)#define QUADSPI_CR_PRESCALER_7 (0x80UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_6 (0x40UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_5 (0x20UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_4 (0x10UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_3 (0x08UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_2 (0x04UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_1 (0x02UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_0 (0x01UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk#define QUADSPI_CR_PRESCALER_Msk (0xFFUL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_Pos (24U)#define QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk#define QUADSPI_CR_PMM_Msk (0x1UL << QUADSPI_CR_PMM_Pos)#define QUADSPI_CR_PMM_Pos (23U)#define QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk#define QUADSPI_CR_APMS_Msk (0x1UL << QUADSPI_CR_APMS_Pos)#define QUADSPI_CR_APMS_Pos (22U)#define QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk#define QUADSPI_CR_TOIE_Msk (0x1UL << QUADSPI_CR_TOIE_Pos)#define QUADSPI_CR_TOIE_Pos (20U)#define QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk#define QUADSPI_CR_SMIE_Msk (0x1UL << QUADSPI_CR_SMIE_Pos)#define QUADSPI_CR_SMIE_Pos (19U)#define QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk#define QUADSPI_CR_FTIE_Msk (0x1UL << QUADSPI_CR_FTIE_Pos)#define QUADSPI_CR_FTIE_Pos (18U)#define QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk#define QUADSPI_CR_TCIE_Msk (0x1UL << QUADSPI_CR_TCIE_Pos)#define QUADSPI_CR_TCIE_Pos (17U)#define QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk#define QUADSPI_CR_TEIE_Msk (0x1UL << QUADSPI_CR_TEIE_Pos)#define QUADSPI_CR_TEIE_Pos (16U)#define QUADSPI_CR_FTHRES_4 (0x10UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_3 (0x08UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_2 (0x04UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_1 (0x02UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_0 (0x01UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk#define QUADSPI_CR_FTHRES_Msk (0x1FUL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_Pos (8U)#define QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk#define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos)#define QUADSPI_CR_FSEL_Pos (7U)#define QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk#define QUADSPI_CR_DFM_Msk (0x1UL << QUADSPI_CR_DFM_Pos)#define QUADSPI_CR_DFM_Pos (6U)#define QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk#define QUADSPI_CR_SSHIFT_Msk (0x1UL << QUADSPI_CR_SSHIFT_Pos)#define QUADSPI_CR_SSHIFT_Pos (4U)#define QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk#define QUADSPI_CR_TCEN_Msk (0x1UL << QUADSPI_CR_TCEN_Pos)#define QUADSPI_CR_TCEN_Pos (3U)#define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk#define QUADSPI_CR_DMAEN_Msk (0x1UL << QUADSPI_CR_DMAEN_Pos)#define QUADSPI_CR_DMAEN_Pos (2U)#define QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk#define QUADSPI_CR_ABORT_Msk (0x1UL << QUADSPI_CR_ABORT_Pos)#define QUADSPI_CR_ABORT_Pos (1U)#define QUADSPI_CR_EN QUADSPI_CR_EN_Msk#define QUADSPI_CR_EN_Msk (0x1UL << QUADSPI_CR_EN_Pos)#define QUADSPI_CR_EN_Pos (0U)#define PWR_CSR2_EWUP6 PWR_CSR2_EWUP6_Msk#define PWR_CSR2_EWUP6_Msk (0x1UL << PWR_CSR2_EWUP6_Pos)#define PWR_CSR2_EWUP6_Pos (13U)#define PWR_CSR2_EWUP5 PWR_CSR2_EWUP5_Msk#define PWR_CSR2_EWUP5_Msk (0x1UL << PWR_CSR2_EWUP5_Pos)#define PWR_CSR2_EWUP5_Pos (12U)#define PWR_CSR2_EWUP4 PWR_CSR2_EWUP4_Msk#define PWR_CSR2_EWUP4_Msk (0x1UL << PWR_CSR2_EWUP4_Pos)#define PWR_CSR2_EWUP4_Pos (11U)#define PWR_CSR2_EWUP3 PWR_CSR2_EWUP3_Msk#define PWR_CSR2_EWUP3_Msk (0x1UL << PWR_CSR2_EWUP3_Pos)#define PWR_CSR2_EWUP3_Pos (10U)#define PWR_CSR2_EWUP2 PWR_CSR2_EWUP2_Msk#define PWR_CSR2_EWUP2_Msk (0x1UL << PWR_CSR2_EWUP2_Pos)#define PWR_CSR2_EWUP2_Pos (9U)#define PWR_CSR2_EWUP1 PWR_CSR2_EWUP1_Msk#define PWR_CSR2_EWUP1_Msk (0x1UL << PWR_CSR2_EWUP1_Pos)#define PWR_CSR2_EWUP1_Pos (8U)#define PWR_CSR2_WUPF6 PWR_CSR2_WUPF6_Msk#define PWR_CSR2_WUPF6_Msk (0x1UL << PWR_CSR2_WUPF6_Pos)#define PWR_CSR2_WUPF6_Pos (5U)#define PWR_CSR2_WUPF5 PWR_CSR2_WUPF5_Msk#define PWR_CSR2_WUPF5_Msk (0x1UL << PWR_CSR2_WUPF5_Pos)#define PWR_CSR2_WUPF5_Pos (4U)#define PWR_CSR2_WUPF4 PWR_CSR2_WUPF4_Msk#define PWR_CSR2_WUPF4_Msk (0x1UL << PWR_CSR2_WUPF4_Pos)#define PWR_CSR2_WUPF4_Pos (3U)#define PWR_CSR2_WUPF3 PWR_CSR2_WUPF3_Msk#define PWR_CSR2_WUPF3_Msk (0x1UL << PWR_CSR2_WUPF3_Pos)#define PWR_CSR2_WUPF3_Pos (2U)#define PWR_CSR2_WUPF2 PWR_CSR2_WUPF2_Msk#define PWR_CSR2_WUPF2_Msk (0x1UL << PWR_CSR2_WUPF2_Pos)#define PWR_CSR2_WUPF2_Pos (1U)#define PWR_CSR2_WUPF1 PWR_CSR2_WUPF1_Msk#define PWR_CSR2_WUPF1_Msk (0x1UL << PWR_CSR2_WUPF1_Pos)#define PWR_CSR2_WUPF1_Pos (0U)#define PWR_CR2_WUPP6 PWR_CR2_WUPP6_Msk#define PWR_CR2_WUPP6_Msk (0x1UL << PWR_CR2_WUPP6_Pos)#define PWR_CR2_WUPP6_Pos (13U)#define PWR_CR2_WUPP5 PWR_CR2_WUPP5_Msk#define PWR_CR2_WUPP5_Msk (0x1UL << PWR_CR2_WUPP5_Pos)#define PWR_CR2_WUPP5_Pos (12U)#define PWR_CR2_WUPP4 PWR_CR2_WUPP4_Msk#define PWR_CR2_WUPP4_Msk (0x1UL << PWR_CR2_WUPP4_Pos)#define PWR_CR2_WUPP4_Pos (11U)#define PWR_CR2_WUPP3 PWR_CR2_WUPP3_Msk#define PWR_CR2_WUPP3_Msk (0x1UL << PWR_CR2_WUPP3_Pos)#define PWR_CR2_WUPP3_Pos (10U)#define PWR_CR2_WUPP2 PWR_CR2_WUPP2_Msk#define PWR_CR2_WUPP2_Msk (0x1UL << PWR_CR2_WUPP2_Pos)#define PWR_CR2_WUPP2_Pos (9U)#define PWR_CR2_WUPP1 PWR_CR2_WUPP1_Msk#define PWR_CR2_WUPP1_Msk (0x1UL << PWR_CR2_WUPP1_Pos)#define PWR_CR2_WUPP1_Pos (8U)#define PWR_CR2_CWUPF6 PWR_CR2_CWUPF6_Msk#define PWR_CR2_CWUPF6_Msk (0x1UL << PWR_CR2_CWUPF6_Pos)#define PWR_CR2_CWUPF6_Pos (5U)#define PWR_CR2_CWUPF5 PWR_CR2_CWUPF5_Msk#define PWR_CR2_CWUPF5_Msk (0x1UL << PWR_CR2_CWUPF5_Pos)#define PWR_CR2_CWUPF5_Pos (4U)#define PWR_CR2_CWUPF4 PWR_CR2_CWUPF4_Msk#define PWR_CR2_CWUPF4_Msk (0x1UL << PWR_CR2_CWUPF4_Pos)#define PWR_CR2_CWUPF4_Pos (3U)#define PWR_CR2_CWUPF3 PWR_CR2_CWUPF3_Msk#define PWR_CR2_CWUPF3_Msk (0x1UL << PWR_CR2_CWUPF3_Pos)#define PWR_CR2_CWUPF3_Pos (2U)#define PWR_CR2_CWUPF2 PWR_CR2_CWUPF2_Msk#define PWR_CR2_CWUPF2_Msk (0x1UL << PWR_CR2_CWUPF2_Pos)#define PWR_CR2_CWUPF2_Pos (1U)#define PWR_CR2_CWUPF1 PWR_CR2_CWUPF1_Msk#define PWR_CR2_CWUPF1_Msk (0x1UL << PWR_CR2_CWUPF1_Pos)#define PWR_CR2_CWUPF1_Pos (0U)#define PWR_CSR1_UDRDY PWR_CSR1_UDRDY_Msk#define PWR_CSR1_UDRDY_Msk (0x3UL << PWR_CSR1_UDRDY_Pos)#define PWR_CSR1_UDRDY_Pos (18U)#define PWR_CSR1_ODSWRDY PWR_CSR1_ODSWRDY_Msk#define PWR_CSR1_ODSWRDY_Msk (0x1UL << PWR_CSR1_ODSWRDY_Pos)#define PWR_CSR1_ODSWRDY_Pos (17U)#define PWR_CSR1_ODRDY PWR_CSR1_ODRDY_Msk#define PWR_CSR1_ODRDY_Msk (0x1UL << PWR_CSR1_ODRDY_Pos)#define PWR_CSR1_ODRDY_Pos (16U)#define PWR_CSR1_VOSRDY PWR_CSR1_VOSRDY_Msk#define PWR_CSR1_VOSRDY_Msk (0x1UL << PWR_CSR1_VOSRDY_Pos)#define PWR_CSR1_VOSRDY_Pos (14U)#define PWR_CSR1_BRE PWR_CSR1_BRE_Msk#define PWR_CSR1_BRE_Msk (0x1UL << PWR_CSR1_BRE_Pos)#define PWR_CSR1_BRE_Pos (9U)#define PWR_CSR1_EIWUP PWR_CSR1_EIWUP_Msk#define PWR_CSR1_EIWUP_Msk (0x1UL << PWR_CSR1_EIWUP_Pos)#define PWR_CSR1_EIWUP_Pos (8U)#define PWR_CSR1_BRR PWR_CSR1_BRR_Msk#define PWR_CSR1_BRR_Msk (0x1UL << PWR_CSR1_BRR_Pos)#define PWR_CSR1_BRR_Pos (3U)#define PWR_CSR1_PVDO PWR_CSR1_PVDO_Msk#define PWR_CSR1_PVDO_Msk (0x1UL << PWR_CSR1_PVDO_Pos)#define PWR_CSR1_PVDO_Pos (2U)#define PWR_CSR1_SBF PWR_CSR1_SBF_Msk#define PWR_CSR1_SBF_Msk (0x1UL << PWR_CSR1_SBF_Pos)#define PWR_CSR1_SBF_Pos (1U)#define PWR_CSR1_WUIF PWR_CSR1_WUIF_Msk#define PWR_CSR1_WUIF_Msk (0x1UL << PWR_CSR1_WUIF_Pos)#define PWR_CSR1_WUIF_Pos (0U)#define PWR_CR1_UDEN_1 (0x2UL << PWR_CR1_UDEN_Pos)#define PWR_CR1_UDEN_0 (0x1UL << PWR_CR1_UDEN_Pos)#define PWR_CR1_UDEN PWR_CR1_UDEN_Msk#define PWR_CR1_UDEN_Msk (0x3UL << PWR_CR1_UDEN_Pos)#define PWR_CR1_UDEN_Pos (18U)#define PWR_CR1_ODSWEN PWR_CR1_ODSWEN_Msk#define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos)#define PWR_CR1_ODSWEN_Pos (17U)#define PWR_CR1_ODEN PWR_CR1_ODEN_Msk#define PWR_CR1_ODEN_Msk (0x1UL << PWR_CR1_ODEN_Pos)#define PWR_CR1_ODEN_Pos (16U)#define PWR_CR1_VOS_1 (0x2UL << PWR_CR1_VOS_Pos)#define PWR_CR1_VOS_0 (0x1UL << PWR_CR1_VOS_Pos)#define PWR_CR1_VOS PWR_CR1_VOS_Msk#define PWR_CR1_VOS_Msk (0x3UL << PWR_CR1_VOS_Pos)#define PWR_CR1_VOS_Pos (14U)#define PWR_CR1_ADCDC1 PWR_CR1_ADCDC1_Msk#define PWR_CR1_ADCDC1_Msk (0x1UL << PWR_CR1_ADCDC1_Pos)#define PWR_CR1_ADCDC1_Pos (13U)#define PWR_CR1_MRUDS PWR_CR1_MRUDS_Msk#define PWR_CR1_MRUDS_Msk (0x1UL << PWR_CR1_MRUDS_Pos)#define PWR_CR1_MRUDS_Pos (11U)#define PWR_CR1_LPUDS PWR_CR1_LPUDS_Msk#define PWR_CR1_LPUDS_Msk (0x1UL << PWR_CR1_LPUDS_Pos)#define PWR_CR1_LPUDS_Pos (10U)#define PWR_CR1_FPDS PWR_CR1_FPDS_Msk#define PWR_CR1_FPDS_Msk (0x1UL << PWR_CR1_FPDS_Pos)#define PWR_CR1_FPDS_Pos (9U)#define PWR_CR1_DBP PWR_CR1_DBP_Msk#define PWR_CR1_DBP_Msk (0x1UL << PWR_CR1_DBP_Pos)#define PWR_CR1_DBP_Pos (8U)#define PWR_CR1_PLS_LEV7 PWR_CR1_PLS_LEV7_Msk#define PWR_CR1_PLS_LEV7_Msk (0x7UL << PWR_CR1_PLS_LEV7_Pos)#define PWR_CR1_PLS_LEV7_Pos (5U)#define PWR_CR1_PLS_LEV6 PWR_CR1_PLS_LEV6_Msk#define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos)#define PWR_CR1_PLS_LEV6_Pos (6U)#define PWR_CR1_PLS_LEV5 PWR_CR1_PLS_LEV5_Msk#define PWR_CR1_PLS_LEV5_Msk (0x5UL << PWR_CR1_PLS_LEV5_Pos)#define PWR_CR1_PLS_LEV5_Pos (5U)#define PWR_CR1_PLS_LEV4 PWR_CR1_PLS_LEV4_Msk#define PWR_CR1_PLS_LEV4_Msk (0x1UL << PWR_CR1_PLS_LEV4_Pos)#define PWR_CR1_PLS_LEV4_Pos (7U)#define PWR_CR1_PLS_LEV3 PWR_CR1_PLS_LEV3_Msk#define PWR_CR1_PLS_LEV3_Msk (0x3UL << PWR_CR1_PLS_LEV3_Pos)#define PWR_CR1_PLS_LEV3_Pos (5U)#define PWR_CR1_PLS_LEV2 PWR_CR1_PLS_LEV2_Msk#define PWR_CR1_PLS_LEV2_Msk (0x1UL << PWR_CR1_PLS_LEV2_Pos)#define PWR_CR1_PLS_LEV2_Pos (6U)#define PWR_CR1_PLS_LEV1 PWR_CR1_PLS_LEV1_Msk#define PWR_CR1_PLS_LEV1_Msk (0x1UL << PWR_CR1_PLS_LEV1_Pos)#define PWR_CR1_PLS_LEV1_Pos (5U)#define PWR_CR1_PLS_LEV0 0x00000000U#define PWR_CR1_PLS_2 (0x4UL << PWR_CR1_PLS_Pos)#define PWR_CR1_PLS_1 (0x2UL << PWR_CR1_PLS_Pos)#define PWR_CR1_PLS_0 (0x1UL << PWR_CR1_PLS_Pos)#define PWR_CR1_PLS PWR_CR1_PLS_Msk#define PWR_CR1_PLS_Msk (0x7UL << PWR_CR1_PLS_Pos)#define PWR_CR1_PLS_Pos (5U)#define PWR_CR1_PVDE PWR_CR1_PVDE_Msk#define PWR_CR1_PVDE_Msk (0x1UL << PWR_CR1_PVDE_Pos)#define PWR_CR1_PVDE_Pos (4U)#define PWR_CR1_CSBF PWR_CR1_CSBF_Msk#define PWR_CR1_CSBF_Msk (0x1UL << PWR_CR1_CSBF_Pos)#define PWR_CR1_CSBF_Pos (3U)#define PWR_CR1_PDDS PWR_CR1_PDDS_Msk#define PWR_CR1_PDDS_Msk (0x1UL << PWR_CR1_PDDS_Pos)#define PWR_CR1_PDDS_Pos (1U)#define PWR_CR1_LPDS PWR_CR1_LPDS_Msk#define PWR_CR1_LPDS_Msk (0x1UL << PWR_CR1_LPDS_Pos)#define PWR_CR1_LPDS_Pos (0U)#define LTDC_LxCLUTWR_CLUTADD LTDC_LxCLUTWR_CLUTADD_Msk#define LTDC_LxCLUTWR_CLUTADD_Msk (0xFFUL << LTDC_LxCLUTWR_CLUTADD_Pos)#define LTDC_LxCLUTWR_CLUTADD_Pos (24U)#define LTDC_LxCLUTWR_RED LTDC_LxCLUTWR_RED_Msk#define LTDC_LxCLUTWR_RED_Msk (0xFFUL << LTDC_LxCLUTWR_RED_Pos)#define LTDC_LxCLUTWR_RED_Pos (16U)#define LTDC_LxCLUTWR_GREEN LTDC_LxCLUTWR_GREEN_Msk#define LTDC_LxCLUTWR_GREEN_Msk (0xFFUL << LTDC_LxCLUTWR_GREEN_Pos)#define LTDC_LxCLUTWR_GREEN_Pos (8U)#define LTDC_LxCLUTWR_BLUE LTDC_LxCLUTWR_BLUE_Msk#define LTDC_LxCLUTWR_BLUE_Msk (0xFFUL << LTDC_LxCLUTWR_BLUE_Pos)#define LTDC_LxCLUTWR_BLUE_Pos (0U)#define LTDC_LxCFBLNR_CFBLNBR LTDC_LxCFBLNR_CFBLNBR_Msk#define LTDC_LxCFBLNR_CFBLNBR_Msk (0x7FFUL << LTDC_LxCFBLNR_CFBLNBR_Pos)#define LTDC_LxCFBLNR_CFBLNBR_Pos (0U)#define LTDC_LxCFBLR_CFBP LTDC_LxCFBLR_CFBP_Msk#define LTDC_LxCFBLR_CFBP_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBP_Pos)#define LTDC_LxCFBLR_CFBP_Pos (16U)#define LTDC_LxCFBLR_CFBLL LTDC_LxCFBLR_CFBLL_Msk#define LTDC_LxCFBLR_CFBLL_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBLL_Pos)#define LTDC_LxCFBLR_CFBLL_Pos (0U)#define LTDC_LxCFBAR_CFBADD LTDC_LxCFBAR_CFBADD_Msk#define LTDC_LxCFBAR_CFBADD_Msk (0xFFFFFFFFUL << LTDC_LxCFBAR_CFBADD_Pos)#define LTDC_LxCFBAR_CFBADD_Pos (0U)#define LTDC_LxBFCR_BF1 LTDC_LxBFCR_BF1_Msk#define LTDC_LxBFCR_BF1_Msk (0x7UL << LTDC_LxBFCR_BF1_Pos)#define LTDC_LxBFCR_BF1_Pos (8U)#define LTDC_LxBFCR_BF2 LTDC_LxBFCR_BF2_Msk#define LTDC_LxBFCR_BF2_Msk (0x7UL << LTDC_LxBFCR_BF2_Pos)#define LTDC_LxBFCR_BF2_Pos (0U)#define LTDC_LxDCCR_DCALPHA LTDC_LxDCCR_DCALPHA_Msk#define LTDC_LxDCCR_DCALPHA_Msk (0xFFUL << LTDC_LxDCCR_DCALPHA_Pos)#define LTDC_LxDCCR_DCALPHA_Pos (24U)#define LTDC_LxDCCR_DCRED LTDC_LxDCCR_DCRED_Msk#define LTDC_LxDCCR_DCRED_Msk (0xFFUL << LTDC_LxDCCR_DCRED_Pos)#define LTDC_LxDCCR_DCRED_Pos (16U)#define LTDC_LxDCCR_DCGREEN LTDC_LxDCCR_DCGREEN_Msk#define LTDC_LxDCCR_DCGREEN_Msk (0xFFUL << LTDC_LxDCCR_DCGREEN_Pos)#define LTDC_LxDCCR_DCGREEN_Pos (8U)#define LTDC_LxDCCR_DCBLUE LTDC_LxDCCR_DCBLUE_Msk#define LTDC_LxDCCR_DCBLUE_Msk (0xFFUL << LTDC_LxDCCR_DCBLUE_Pos)#define LTDC_LxDCCR_DCBLUE_Pos (0U)#define LTDC_LxCACR_CONSTA LTDC_LxCACR_CONSTA_Msk#define LTDC_LxCACR_CONSTA_Msk (0xFFUL << LTDC_LxCACR_CONSTA_Pos)#define LTDC_LxCACR_CONSTA_Pos (0U)#define LTDC_LxPFCR_PF LTDC_LxPFCR_PF_Msk#define LTDC_LxPFCR_PF_Msk (0x7UL << LTDC_LxPFCR_PF_Pos)#define LTDC_LxPFCR_PF_Pos (0U)#define LTDC_LxCKCR_CKRED LTDC_LxCKCR_CKRED_Msk#define LTDC_LxCKCR_CKRED_Msk (0xFFUL << LTDC_LxCKCR_CKRED_Pos)#define LTDC_LxCKCR_CKRED_Pos (16U)#define LTDC_LxCKCR_CKGREEN LTDC_LxCKCR_CKGREEN_Msk#define LTDC_LxCKCR_CKGREEN_Msk (0xFFUL << LTDC_LxCKCR_CKGREEN_Pos)#define LTDC_LxCKCR_CKGREEN_Pos (8U)#define LTDC_LxCKCR_CKBLUE LTDC_LxCKCR_CKBLUE_Msk#define LTDC_LxCKCR_CKBLUE_Msk (0xFFUL << LTDC_LxCKCR_CKBLUE_Pos)#define LTDC_LxCKCR_CKBLUE_Pos (0U)#define LTDC_LxWVPCR_WVSPPOS LTDC_LxWVPCR_WVSPPOS_Msk#define LTDC_LxWVPCR_WVSPPOS_Msk (0xFFFFUL << LTDC_LxWVPCR_WVSPPOS_Pos)#define LTDC_LxWVPCR_WVSPPOS_Pos (16U)#define LTDC_LxWVPCR_WVSTPOS LTDC_LxWVPCR_WVSTPOS_Msk#define LTDC_LxWVPCR_WVSTPOS_Msk (0xFFFUL << LTDC_LxWVPCR_WVSTPOS_Pos)#define LTDC_LxWVPCR_WVSTPOS_Pos (0U)#define LTDC_LxWHPCR_WHSPPOS LTDC_LxWHPCR_WHSPPOS_Msk#define LTDC_LxWHPCR_WHSPPOS_Msk (0xFFFFUL << LTDC_LxWHPCR_WHSPPOS_Pos)#define LTDC_LxWHPCR_WHSPPOS_Pos (16U)#define LTDC_LxWHPCR_WHSTPOS LTDC_LxWHPCR_WHSTPOS_Msk#define LTDC_LxWHPCR_WHSTPOS_Msk (0xFFFUL << LTDC_LxWHPCR_WHSTPOS_Pos)#define LTDC_LxWHPCR_WHSTPOS_Pos (0U)#define LTDC_LxCR_CLUTEN LTDC_LxCR_CLUTEN_Msk#define LTDC_LxCR_CLUTEN_Msk (0x1UL << LTDC_LxCR_CLUTEN_Pos)#define LTDC_LxCR_CLUTEN_Pos (4U)#define LTDC_LxCR_COLKEN LTDC_LxCR_COLKEN_Msk#define LTDC_LxCR_COLKEN_Msk (0x1UL << LTDC_LxCR_COLKEN_Pos)#define LTDC_LxCR_COLKEN_Pos (1U)#define LTDC_CDSR_HSYNCS LTDC_CDSR_HSYNCS_Msk#define LTDC_CDSR_HSYNCS_Msk (0x1UL << LTDC_CDSR_HSYNCS_Pos)#define LTDC_CDSR_HSYNCS_Pos (3U)#define LTDC_CDSR_VSYNCS LTDC_CDSR_VSYNCS_Msk#define LTDC_CDSR_VSYNCS_Msk (0x1UL << LTDC_CDSR_VSYNCS_Pos)#define LTDC_CDSR_VSYNCS_Pos (2U)#define LTDC_CDSR_HDES LTDC_CDSR_HDES_Msk#define LTDC_CDSR_HDES_Msk (0x1UL << LTDC_CDSR_HDES_Pos)#define LTDC_CDSR_HDES_Pos (1U)#define LTDC_CDSR_VDES LTDC_CDSR_VDES_Msk#define LTDC_CDSR_VDES_Msk (0x1UL << LTDC_CDSR_VDES_Pos)#define LTDC_CDSR_VDES_Pos (0U)#define LTDC_CPSR_CXPOS LTDC_CPSR_CXPOS_Msk#define LTDC_CPSR_CXPOS_Msk (0xFFFFUL << LTDC_CPSR_CXPOS_Pos)#define LTDC_CPSR_CXPOS_Pos (16U)#define LTDC_CPSR_CYPOS LTDC_CPSR_CYPOS_Msk#define LTDC_CPSR_CYPOS_Msk (0xFFFFUL << LTDC_CPSR_CYPOS_Pos)#define LTDC_CPSR_CYPOS_Pos (0U)#define LTDC_LIPCR_LIPOS LTDC_LIPCR_LIPOS_Msk#define LTDC_LIPCR_LIPOS_Msk (0x7FFUL << LTDC_LIPCR_LIPOS_Pos)#define LTDC_LIPCR_LIPOS_Pos (0U)#define LTDC_ICR_CRRIF LTDC_ICR_CRRIF_Msk#define LTDC_ICR_CRRIF_Msk (0x1UL << LTDC_ICR_CRRIF_Pos)#define LTDC_ICR_CRRIF_Pos (3U)#define LTDC_ICR_CTERRIF LTDC_ICR_CTERRIF_Msk#define LTDC_ICR_CTERRIF_Msk (0x1UL << LTDC_ICR_CTERRIF_Pos)#define LTDC_ICR_CTERRIF_Pos (2U)#define LTDC_ICR_CFUIF LTDC_ICR_CFUIF_Msk#define LTDC_ICR_CFUIF_Msk (0x1UL << LTDC_ICR_CFUIF_Pos)#define LTDC_ICR_CFUIF_Pos (1U)#define LTDC_ICR_CLIF LTDC_ICR_CLIF_Msk#define LTDC_ICR_CLIF_Msk (0x1UL << LTDC_ICR_CLIF_Pos)#define LTDC_ICR_CLIF_Pos (0U)#define LTDC_ISR_RRIF LTDC_ISR_RRIF_Msk#define LTDC_ISR_RRIF_Msk (0x1UL << LTDC_ISR_RRIF_Pos)#define LTDC_ISR_RRIF_Pos (3U)#define LTDC_ISR_TERRIF LTDC_ISR_TERRIF_Msk#define LTDC_ISR_TERRIF_Msk (0x1UL << LTDC_ISR_TERRIF_Pos)#define LTDC_ISR_TERRIF_Pos (2U)#define LTDC_ISR_FUIF LTDC_ISR_FUIF_Msk#define LTDC_ISR_FUIF_Msk (0x1UL << LTDC_ISR_FUIF_Pos)#define LTDC_ISR_FUIF_Pos (1U)#define LTDC_ISR_LIF LTDC_ISR_LIF_Msk#define LTDC_ISR_LIF_Msk (0x1UL << LTDC_ISR_LIF_Pos)#define LTDC_ISR_LIF_Pos (0U)#define LTDC_IER_RRIE LTDC_IER_RRIE_Msk#define LTDC_IER_RRIE_Msk (0x1UL << LTDC_IER_RRIE_Pos)#define LTDC_IER_RRIE_Pos (3U)#define LTDC_IER_TERRIE LTDC_IER_TERRIE_Msk#define LTDC_IER_TERRIE_Msk (0x1UL << LTDC_IER_TERRIE_Pos)#define LTDC_IER_TERRIE_Pos (2U)#define LTDC_IER_FUIE LTDC_IER_FUIE_Msk#define LTDC_IER_FUIE_Msk (0x1UL << LTDC_IER_FUIE_Pos)#define LTDC_IER_FUIE_Pos (1U)#define LTDC_IER_LIE LTDC_IER_LIE_Msk#define LTDC_IER_LIE_Msk (0x1UL << LTDC_IER_LIE_Pos)#define LTDC_IER_LIE_Pos (0U)#define LTDC_BCCR_BCRED LTDC_BCCR_BCRED_Msk#define LTDC_BCCR_BCRED_Msk (0xFFUL << LTDC_BCCR_BCRED_Pos)#define LTDC_BCCR_BCRED_Pos (16U)#define LTDC_BCCR_BCGREEN LTDC_BCCR_BCGREEN_Msk#define LTDC_BCCR_BCGREEN_Msk (0xFFUL << LTDC_BCCR_BCGREEN_Pos)#define LTDC_BCCR_BCGREEN_Pos (8U)#define LTDC_BCCR_BCBLUE LTDC_BCCR_BCBLUE_Msk#define LTDC_BCCR_BCBLUE_Msk (0xFFUL << LTDC_BCCR_BCBLUE_Pos)#define LTDC_BCCR_BCBLUE_Pos (0U)#define LTDC_SRCR_VBR LTDC_SRCR_VBR_Msk#define LTDC_SRCR_VBR_Msk (0x1UL << LTDC_SRCR_VBR_Pos)#define LTDC_SRCR_VBR_Pos (1U)#define LTDC_GCR_HSPOL LTDC_GCR_HSPOL_Msk#define LTDC_GCR_HSPOL_Msk (0x1UL << LTDC_GCR_HSPOL_Pos)#define LTDC_GCR_HSPOL_Pos (31U)#define LTDC_GCR_VSPOL LTDC_GCR_VSPOL_Msk#define LTDC_GCR_VSPOL_Msk (0x1UL << LTDC_GCR_VSPOL_Pos)#define LTDC_GCR_VSPOL_Pos (30U)#define LTDC_GCR_DEPOL LTDC_GCR_DEPOL_Msk#define LTDC_GCR_DEPOL_Msk (0x1UL << LTDC_GCR_DEPOL_Pos)#define LTDC_GCR_DEPOL_Pos (29U)#define LTDC_GCR_PCPOL LTDC_GCR_PCPOL_Msk#define LTDC_GCR_PCPOL_Msk (0x1UL << LTDC_GCR_PCPOL_Pos)#define LTDC_GCR_PCPOL_Pos (28U)#define LTDC_GCR_DEN LTDC_GCR_DEN_Msk#define LTDC_GCR_DEN_Msk (0x1UL << LTDC_GCR_DEN_Pos)#define LTDC_GCR_DEN_Pos (16U)#define LTDC_GCR_DRW LTDC_GCR_DRW_Msk#define LTDC_GCR_DRW_Msk (0x7UL << LTDC_GCR_DRW_Pos)#define LTDC_GCR_DRW_Pos (12U)#define LTDC_GCR_DGW LTDC_GCR_DGW_Msk#define LTDC_GCR_DGW_Msk (0x7UL << LTDC_GCR_DGW_Pos)#define LTDC_GCR_DGW_Pos (8U)#define LTDC_GCR_DBW LTDC_GCR_DBW_Msk#define LTDC_GCR_DBW_Msk (0x7UL << LTDC_GCR_DBW_Pos)#define LTDC_GCR_DBW_Pos (4U)#define LTDC_GCR_LTDCEN LTDC_GCR_LTDCEN_Msk#define LTDC_GCR_LTDCEN_Msk (0x1UL << LTDC_GCR_LTDCEN_Pos)#define LTDC_GCR_LTDCEN_Pos (0U)#define LTDC_TWCR_TOTALW LTDC_TWCR_TOTALW_Msk#define LTDC_TWCR_TOTALW_Msk (0xFFFUL << LTDC_TWCR_TOTALW_Pos)#define LTDC_TWCR_TOTALW_Pos (16U)#define LTDC_TWCR_TOTALH LTDC_TWCR_TOTALH_Msk#define LTDC_TWCR_TOTALH_Msk (0x7FFUL << LTDC_TWCR_TOTALH_Pos)#define LTDC_TWCR_TOTALH_Pos (0U)#define LTDC_AWCR_AAW LTDC_AWCR_AAW_Msk#define LTDC_AWCR_AAW_Msk (0xFFFUL << LTDC_AWCR_AAW_Pos)#define LTDC_AWCR_AAW_Pos (16U)#define LTDC_AWCR_AAH LTDC_AWCR_AAH_Msk#define LTDC_AWCR_AAH_Msk (0x7FFUL << LTDC_AWCR_AAH_Pos)#define LTDC_AWCR_AAH_Pos (0U)#define LTDC_BPCR_AHBP LTDC_BPCR_AHBP_Msk#define LTDC_BPCR_AHBP_Msk (0xFFFUL << LTDC_BPCR_AHBP_Pos)#define LTDC_BPCR_AHBP_Pos (16U)#define LTDC_BPCR_AVBP LTDC_BPCR_AVBP_Msk#define LTDC_BPCR_AVBP_Msk (0x7FFUL << LTDC_BPCR_AVBP_Pos)#define LTDC_BPCR_AVBP_Pos (0U)#define LTDC_SSCR_HSW LTDC_SSCR_HSW_Msk#define LTDC_SSCR_HSW_Msk (0xFFFUL << LTDC_SSCR_HSW_Pos)#define LTDC_SSCR_HSW_Pos (16U)#define LTDC_SSCR_VSH LTDC_SSCR_VSH_Msk#define LTDC_SSCR_VSH_Msk (0x7FFUL << LTDC_SSCR_VSH_Pos)#define LTDC_SSCR_VSH_Pos (0U)#define IWDG_WINR_WIN IWDG_WINR_WIN_Msk#define IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos)#define IWDG_WINR_WIN_Pos (0U)#define IWDG_SR_WVU IWDG_SR_WVU_Msk#define IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos)#define IWDG_SR_WVU_Pos (2U)#define IWDG_SR_RVU IWDG_SR_RVU_Msk#define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos)#define IWDG_SR_RVU_Pos (1U)#define IWDG_SR_PVU IWDG_SR_PVU_Msk#define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos)#define IWDG_SR_PVU_Pos (0U)#define IWDG_RLR_RL IWDG_RLR_RL_Msk#define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos)#define IWDG_RLR_RL_Pos (0U)#define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos)#define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos)#define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos)#define IWDG_PR_PR IWDG_PR_PR_Msk#define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos)#define IWDG_PR_PR_Pos (0U)#define IWDG_KR_KEY IWDG_KR_KEY_Msk#define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos)#define IWDG_KR_KEY_Pos (0U)#define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk#define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos)#define I2C_TXDR_TXDATA_Pos (0U)#define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk#define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos)#define I2C_RXDR_RXDATA_Pos (0U)#define I2C_PECR_PEC I2C_PECR_PEC_Msk#define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos)#define I2C_PECR_PEC_Pos (0U)#define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk#define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos)#define I2C_ICR_ALERTCF_Pos (13U)#define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk#define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos)#define I2C_ICR_TIMOUTCF_Pos (12U)#define I2C_ICR_PECCF I2C_ICR_PECCF_Msk#define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos)#define I2C_ICR_PECCF_Pos (11U)#define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk#define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos)#define I2C_ICR_OVRCF_Pos (10U)#define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk#define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos)#define I2C_ICR_ARLOCF_Pos (9U)#define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk#define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos)#define I2C_ICR_BERRCF_Pos (8U)#define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk#define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos)#define I2C_ICR_STOPCF_Pos (5U)#define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk#define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos)#define I2C_ICR_NACKCF_Pos (4U)#define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk#define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos)#define I2C_ICR_ADDRCF_Pos (3U)#define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk#define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos)#define I2C_ISR_ADDCODE_Pos (17U)#define I2C_ISR_DIR I2C_ISR_DIR_Msk#define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos)#define I2C_ISR_DIR_Pos (16U)#define I2C_ISR_BUSY I2C_ISR_BUSY_Msk#define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos)#define I2C_ISR_BUSY_Pos (15U)#define I2C_ISR_ALERT I2C_ISR_ALERT_Msk#define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos)#define I2C_ISR_ALERT_Pos (13U)#define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk#define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos)#define I2C_ISR_TIMEOUT_Pos (12U)#define I2C_ISR_PECERR I2C_ISR_PECERR_Msk#define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos)#define I2C_ISR_PECERR_Pos (11U)#define I2C_ISR_OVR I2C_ISR_OVR_Msk#define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos)#define I2C_ISR_OVR_Pos (10U)#define I2C_ISR_ARLO I2C_ISR_ARLO_Msk#define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos)#define I2C_ISR_ARLO_Pos (9U)#define I2C_ISR_BERR I2C_ISR_BERR_Msk#define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos)#define I2C_ISR_BERR_Pos (8U)#define I2C_ISR_TCR I2C_ISR_TCR_Msk#define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos)#define I2C_ISR_TCR_Pos (7U)#define I2C_ISR_TC I2C_ISR_TC_Msk#define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos)#define I2C_ISR_TC_Pos (6U)#define I2C_ISR_STOPF I2C_ISR_STOPF_Msk#define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos)#define I2C_ISR_STOPF_Pos (5U)#define I2C_ISR_NACKF I2C_ISR_NACKF_Msk#define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos)#define I2C_ISR_NACKF_Pos (4U)#define I2C_ISR_ADDR I2C_ISR_ADDR_Msk#define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos)#define I2C_ISR_ADDR_Pos (3U)#define I2C_ISR_RXNE I2C_ISR_RXNE_Msk#define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos)#define I2C_ISR_RXNE_Pos (2U)#define I2C_ISR_TXIS I2C_ISR_TXIS_Msk#define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos)#define I2C_ISR_TXIS_Pos (1U)#define I2C_ISR_TXE I2C_ISR_TXE_Msk#define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos)#define I2C_ISR_TXE_Pos (0U)#define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk#define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)#define I2C_TIMEOUTR_TEXTEN_Pos (31U)#define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk#define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U)#define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk#define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U)#define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk#define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)#define I2C_TIMEOUTR_TIDLE_Pos (12U)#define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk#define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U)#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk#define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos)#define I2C_TIMINGR_PRESC_Pos (28U)#define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk#define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos)#define I2C_TIMINGR_SCLDEL_Pos (20U)#define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk#define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos)#define I2C_TIMINGR_SDADEL_Pos (16U)#define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk#define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos)#define I2C_TIMINGR_SCLH_Pos (8U)#define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk#define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos)#define I2C_TIMINGR_SCLL_Pos (0U)#define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk#define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos)#define I2C_OAR2_OA2EN_Pos (15U)#define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk#define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos)#define I2C_OAR2_OA2MASK07_Pos (8U)#define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk#define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos)#define I2C_OAR2_OA2MASK06_Pos (9U)#define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk#define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos)#define I2C_OAR2_OA2MASK05_Pos (8U)#define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk#define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos)#define I2C_OAR2_OA2MASK04_Pos (10U)#define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk#define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos)#define I2C_OAR2_OA2MASK03_Pos (8U)#define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk#define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos)#define I2C_OAR2_OA2MASK02_Pos (9U)#define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk#define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos)#define I2C_OAR2_OA2MASK01_Pos (8U)#define I2C_OAR2_OA2NOMASK 0x00000000U#define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk#define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos)#define I2C_OAR2_OA2MSK_Pos (8U)#define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk#define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos)#define I2C_OAR2_OA2_Pos (1U)#define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk#define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos)#define I2C_OAR1_OA1EN_Pos (15U)#define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk#define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos)#define I2C_OAR1_OA1MODE_Pos (10U)#define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk#define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos)#define I2C_OAR1_OA1_Pos (0U)#define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk#define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos)#define I2C_CR2_PECBYTE_Pos (26U)#define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk#define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos)#define I2C_CR2_AUTOEND_Pos (25U)#define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk#define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos)#define I2C_CR2_RELOAD_Pos (24U)#define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk#define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos)#define I2C_CR2_NBYTES_Pos (16U)#define I2C_CR2_NACK I2C_CR2_NACK_Msk#define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos)#define I2C_CR2_NACK_Pos (15U)#define I2C_CR2_STOP I2C_CR2_STOP_Msk#define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos)#define I2C_CR2_STOP_Pos (14U)#define I2C_CR2_START I2C_CR2_START_Msk#define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos)#define I2C_CR2_START_Pos (13U)#define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk#define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos)#define I2C_CR2_HEAD10R_Pos (12U)#define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk#define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos)#define I2C_CR2_ADD10_Pos (11U)#define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk#define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos)#define I2C_CR2_RD_WRN_Pos (10U)#define I2C_CR2_SADD I2C_CR2_SADD_Msk#define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos)#define I2C_CR2_SADD_Pos (0U)#define I2C_CR1_PECEN I2C_CR1_PECEN_Msk#define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos)#define I2C_CR1_PECEN_Pos (23U)#define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk#define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos)#define I2C_CR1_ALERTEN_Pos (22U)#define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk#define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos)#define I2C_CR1_SMBDEN_Pos (21U)#define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk#define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos)#define I2C_CR1_SMBHEN_Pos (20U)#define I2C_CR1_GCEN I2C_CR1_GCEN_Msk#define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos)#define I2C_CR1_GCEN_Pos (19U)#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk#define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos)#define I2C_CR1_NOSTRETCH_Pos (17U)#define I2C_CR1_SBC I2C_CR1_SBC_Msk#define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos)#define I2C_CR1_SBC_Pos (16U)#define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk#define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos)#define I2C_CR1_RXDMAEN_Pos (15U)#define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk#define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos)#define I2C_CR1_TXDMAEN_Pos (14U)#define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk#define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos)#define I2C_CR1_ANFOFF_Pos (12U)#define I2C_CR1_DNF I2C_CR1_DNF_Msk#define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos)#define I2C_CR1_DNF_Pos (8U)#define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk#define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos)#define I2C_CR1_ERRIE_Pos (7U)#define I2C_CR1_TCIE I2C_CR1_TCIE_Msk#define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos)#define I2C_CR1_TCIE_Pos (6U)#define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk#define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos)#define I2C_CR1_STOPIE_Pos (5U)#define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk#define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos)#define I2C_CR1_NACKIE_Pos (4U)#define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk#define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos)#define I2C_CR1_ADDRIE_Pos (3U)#define I2C_CR1_RXIE I2C_CR1_RXIE_Msk#define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos)#define I2C_CR1_RXIE_Pos (2U)#define I2C_CR1_TXIE I2C_CR1_TXIE_Msk#define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos)#define I2C_CR1_TXIE_Pos (1U)#define I2C_CR1_PE I2C_CR1_PE_Msk#define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos)#define I2C_CR1_PE_Pos (0U)#define GPIO_AFRH_AFRH7_3 (0x8UL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7_2 (0x4UL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7_1 (0x2UL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7_0 (0x1UL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7 GPIO_AFRH_AFRH7_Msk#define GPIO_AFRH_AFRH7_Msk (0xFUL << GPIO_AFRH_AFRH7_Pos)#define GPIO_AFRH_AFRH7_Pos (28U)#define GPIO_AFRH_AFRH6_3 (0x8UL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6_2 (0x4UL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6_1 (0x2UL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6_0 (0x1UL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6 GPIO_AFRH_AFRH6_Msk#define GPIO_AFRH_AFRH6_Msk (0xFUL << GPIO_AFRH_AFRH6_Pos)#define GPIO_AFRH_AFRH6_Pos (24U)#define GPIO_AFRH_AFRH5_3 (0x8UL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5_2 (0x4UL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5_1 (0x2UL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5_0 (0x1UL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5 GPIO_AFRH_AFRH5_Msk#define GPIO_AFRH_AFRH5_Msk (0xFUL << GPIO_AFRH_AFRH5_Pos)#define GPIO_AFRH_AFRH5_Pos (20U)#define GPIO_AFRH_AFRH4_3 (0x8UL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4_2 (0x4UL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4_1 (0x2UL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4_0 (0x1UL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4 GPIO_AFRH_AFRH4_Msk#define GPIO_AFRH_AFRH4_Msk (0xFUL << GPIO_AFRH_AFRH4_Pos)#define GPIO_AFRH_AFRH4_Pos (16U)#define GPIO_AFRH_AFRH3_3 (0x8UL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3_2 (0x4UL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3_1 (0x2UL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3_0 (0x1UL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3 GPIO_AFRH_AFRH3_Msk#define GPIO_AFRH_AFRH3_Msk (0xFUL << GPIO_AFRH_AFRH3_Pos)#define GPIO_AFRH_AFRH3_Pos (12U)#define GPIO_AFRH_AFRH2_3 (0x8UL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2_2 (0x4UL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2_1 (0x2UL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2_0 (0x1UL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2 GPIO_AFRH_AFRH2_Msk#define GPIO_AFRH_AFRH2_Msk (0xFUL << GPIO_AFRH_AFRH2_Pos)#define GPIO_AFRH_AFRH2_Pos (8U)#define GPIO_AFRH_AFRH1_3 (0x8UL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1_2 (0x4UL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1_1 (0x2UL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1_0 (0x1UL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1 GPIO_AFRH_AFRH1_Msk#define GPIO_AFRH_AFRH1_Msk (0xFUL << GPIO_AFRH_AFRH1_Pos)#define GPIO_AFRH_AFRH1_Pos (4U)#define GPIO_AFRH_AFRH0_3 (0x8UL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0_2 (0x4UL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0_1 (0x2UL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0_0 (0x1UL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0 GPIO_AFRH_AFRH0_Msk#define GPIO_AFRH_AFRH0_Msk (0xFUL << GPIO_AFRH_AFRH0_Pos)#define GPIO_AFRH_AFRH0_Pos (0U)#define GPIO_AFRL_AFRL7_3 (0x8UL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7_2 (0x4UL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7_1 (0x2UL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7_0 (0x1UL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7 GPIO_AFRL_AFRL7_Msk#define GPIO_AFRL_AFRL7_Msk (0xFUL << GPIO_AFRL_AFRL7_Pos)#define GPIO_AFRL_AFRL7_Pos (28U)#define GPIO_AFRL_AFRL6_3 (0x8UL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6_2 (0x4UL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6_1 (0x2UL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6_0 (0x1UL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6 GPIO_AFRL_AFRL6_Msk#define GPIO_AFRL_AFRL6_Msk (0xFUL << GPIO_AFRL_AFRL6_Pos)#define GPIO_AFRL_AFRL6_Pos (24U)#define GPIO_AFRL_AFRL5_3 (0x8UL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5_2 (0x4UL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5_1 (0x2UL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5_0 (0x1UL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5 GPIO_AFRL_AFRL5_Msk#define GPIO_AFRL_AFRL5_Msk (0xFUL << GPIO_AFRL_AFRL5_Pos)#define GPIO_AFRL_AFRL5_Pos (20U)#define GPIO_AFRL_AFRL4_3 (0x8UL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4_2 (0x4UL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4_1 (0x2UL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4_0 (0x1UL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4 GPIO_AFRL_AFRL4_Msk#define GPIO_AFRL_AFRL4_Msk (0xFUL << GPIO_AFRL_AFRL4_Pos)#define GPIO_AFRL_AFRL4_Pos (16U)#define GPIO_AFRL_AFRL3_3 (0x8UL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3_2 (0x4UL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3_1 (0x2UL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3_0 (0x1UL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3 GPIO_AFRL_AFRL3_Msk#define GPIO_AFRL_AFRL3_Msk (0xFUL << GPIO_AFRL_AFRL3_Pos)#define GPIO_AFRL_AFRL3_Pos (12U)#define GPIO_AFRL_AFRL2_3 (0x8UL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2_2 (0x4UL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2_1 (0x2UL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2_0 (0x1UL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2 GPIO_AFRL_AFRL2_Msk#define GPIO_AFRL_AFRL2_Msk (0xFUL << GPIO_AFRL_AFRL2_Pos)#define GPIO_AFRL_AFRL2_Pos (8U)#define GPIO_AFRL_AFRL1_3 (0x8UL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1_2 (0x4UL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1_1 (0x2UL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1_0 (0x1UL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1 GPIO_AFRL_AFRL1_Msk#define GPIO_AFRL_AFRL1_Msk (0xFUL << GPIO_AFRL_AFRL1_Pos)#define GPIO_AFRL_AFRL1_Pos (4U)#define GPIO_AFRL_AFRL0_3 (0x8UL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0_2 (0x4UL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0_1 (0x2UL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0_0 (0x1UL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0 GPIO_AFRL_AFRL0_Msk#define GPIO_AFRL_AFRL0_Msk (0xFUL << GPIO_AFRL_AFRL0_Pos)#define GPIO_AFRL_AFRL0_Pos (0U)#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos)#define GPIO_LCKR_LCKK_Pos (16U)#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos)#define GPIO_LCKR_LCK15_Pos (15U)#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos)#define GPIO_LCKR_LCK14_Pos (14U)#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos)#define GPIO_LCKR_LCK13_Pos (13U)#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos)#define GPIO_LCKR_LCK12_Pos (12U)#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos)#define GPIO_LCKR_LCK11_Pos (11U)#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos)#define GPIO_LCKR_LCK10_Pos (10U)#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos)#define GPIO_LCKR_LCK9_Pos (9U)#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos)#define GPIO_LCKR_LCK8_Pos (8U)#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos)#define GPIO_LCKR_LCK7_Pos (7U)#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos)#define GPIO_LCKR_LCK6_Pos (6U)#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos)#define GPIO_LCKR_LCK5_Pos (5U)#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos)#define GPIO_LCKR_LCK4_Pos (4U)#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos)#define GPIO_LCKR_LCK3_Pos (3U)#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos)#define GPIO_LCKR_LCK2_Pos (2U)#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos)#define GPIO_LCKR_LCK1_Pos (1U)#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos)#define GPIO_LCKR_LCK0_Pos (0U)#define GPIO_BSRR_BR_15 GPIO_BSRR_BR15#define GPIO_BSRR_BR_14 GPIO_BSRR_BR14#define GPIO_BSRR_BR_13 GPIO_BSRR_BR13#define GPIO_BSRR_BR_12 GPIO_BSRR_BR12#define GPIO_BSRR_BR_11 GPIO_BSRR_BR11#define GPIO_BSRR_BR_10 GPIO_BSRR_BR10#define GPIO_BSRR_BR_9 GPIO_BSRR_BR9#define GPIO_BSRR_BR_8 GPIO_BSRR_BR8#define GPIO_BSRR_BR_7 GPIO_BSRR_BR7#define GPIO_BSRR_BR_6 GPIO_BSRR_BR6#define GPIO_BSRR_BR_5 GPIO_BSRR_BR5#define GPIO_BSRR_BR_4 GPIO_BSRR_BR4#define GPIO_BSRR_BR_3 GPIO_BSRR_BR3#define GPIO_BSRR_BR_2 GPIO_BSRR_BR2#define GPIO_BSRR_BR_1 GPIO_BSRR_BR1#define GPIO_BSRR_BR_0 GPIO_BSRR_BR0#define GPIO_BSRR_BS_15 GPIO_BSRR_BS15#define GPIO_BSRR_BS_14 GPIO_BSRR_BS14#define GPIO_BSRR_BS_13 GPIO_BSRR_BS13#define GPIO_BSRR_BS_12 GPIO_BSRR_BS12#define GPIO_BSRR_BS_11 GPIO_BSRR_BS11#define GPIO_BSRR_BS_10 GPIO_BSRR_BS10#define GPIO_BSRR_BS_9 GPIO_BSRR_BS9#define GPIO_BSRR_BS_8 GPIO_BSRR_BS8#define GPIO_BSRR_BS_7 GPIO_BSRR_BS7#define GPIO_BSRR_BS_6 GPIO_BSRR_BS6#define GPIO_BSRR_BS_5 GPIO_BSRR_BS5#define GPIO_BSRR_BS_4 GPIO_BSRR_BS4#define GPIO_BSRR_BS_3 GPIO_BSRR_BS3#define GPIO_BSRR_BS_2 GPIO_BSRR_BS2#define GPIO_BSRR_BS_1 GPIO_BSRR_BS1#define GPIO_BSRR_BS_0 GPIO_BSRR_BS0#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos)#define GPIO_BSRR_BR15_Pos (31U)#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos)#define GPIO_BSRR_BR14_Pos (30U)#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos)#define GPIO_BSRR_BR13_Pos (29U)#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos)#define GPIO_BSRR_BR12_Pos (28U)#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos)#define GPIO_BSRR_BR11_Pos (27U)#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos)#define GPIO_BSRR_BR10_Pos (26U)#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos)#define GPIO_BSRR_BR9_Pos (25U)#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos)#define GPIO_BSRR_BR8_Pos (24U)#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos)#define GPIO_BSRR_BR7_Pos (23U)#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos)#define GPIO_BSRR_BR6_Pos (22U)#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos)#define GPIO_BSRR_BR5_Pos (21U)#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos)#define GPIO_BSRR_BR4_Pos (20U)#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos)#define GPIO_BSRR_BR3_Pos (19U)#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos)#define GPIO_BSRR_BR2_Pos (18U)#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos)#define GPIO_BSRR_BR1_Pos (17U)#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos)#define GPIO_BSRR_BR0_Pos (16U)#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos)#define GPIO_BSRR_BS15_Pos (15U)#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos)#define GPIO_BSRR_BS14_Pos (14U)#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos)#define GPIO_BSRR_BS13_Pos (13U)#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos)#define GPIO_BSRR_BS12_Pos (12U)#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos)#define GPIO_BSRR_BS11_Pos (11U)#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos)#define GPIO_BSRR_BS10_Pos (10U)#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos)#define GPIO_BSRR_BS9_Pos (9U)#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos)#define GPIO_BSRR_BS8_Pos (8U)#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos)#define GPIO_BSRR_BS7_Pos (7U)#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos)#define GPIO_BSRR_BS6_Pos (6U)#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos)#define GPIO_BSRR_BS5_Pos (5U)#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos)#define GPIO_BSRR_BS4_Pos (4U)#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos)#define GPIO_BSRR_BS3_Pos (3U)#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos)#define GPIO_BSRR_BS2_Pos (2U)#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos)#define GPIO_BSRR_BS1_Pos (1U)#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos)#define GPIO_BSRR_BS0_Pos (0U)#define GPIO_ODR_ODR_15 GPIO_ODR_OD15#define GPIO_ODR_ODR_14 GPIO_ODR_OD14#define GPIO_ODR_ODR_13 GPIO_ODR_OD13#define GPIO_ODR_ODR_12 GPIO_ODR_OD12#define GPIO_ODR_ODR_11 GPIO_ODR_OD11#define GPIO_ODR_ODR_10 GPIO_ODR_OD10#define GPIO_ODR_ODR_9 GPIO_ODR_OD9#define GPIO_ODR_ODR_8 GPIO_ODR_OD8#define GPIO_ODR_ODR_7 GPIO_ODR_OD7#define GPIO_ODR_ODR_6 GPIO_ODR_OD6#define GPIO_ODR_ODR_5 GPIO_ODR_OD5#define GPIO_ODR_ODR_4 GPIO_ODR_OD4#define GPIO_ODR_ODR_3 GPIO_ODR_OD3#define GPIO_ODR_ODR_2 GPIO_ODR_OD2#define GPIO_ODR_ODR_1 GPIO_ODR_OD1#define GPIO_ODR_ODR_0 GPIO_ODR_OD0#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos)#define GPIO_ODR_OD15_Pos (15U)#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos)#define GPIO_ODR_OD14_Pos (14U)#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos)#define GPIO_ODR_OD13_Pos (13U)#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos)#define GPIO_ODR_OD12_Pos (12U)#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos)#define GPIO_ODR_OD11_Pos (11U)#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos)#define GPIO_ODR_OD10_Pos (10U)#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos)#define GPIO_ODR_OD9_Pos (9U)#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos)#define GPIO_ODR_OD8_Pos (8U)#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos)#define GPIO_ODR_OD7_Pos (7U)#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos)#define GPIO_ODR_OD6_Pos (6U)#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos)#define GPIO_ODR_OD5_Pos (5U)#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos)#define GPIO_ODR_OD4_Pos (4U)#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos)#define GPIO_ODR_OD3_Pos (3U)#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos)#define GPIO_ODR_OD2_Pos (2U)#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos)#define GPIO_ODR_OD1_Pos (1U)#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos)#define GPIO_ODR_OD0_Pos (0U)#define GPIO_IDR_IDR_15 GPIO_IDR_ID15#define GPIO_IDR_IDR_14 GPIO_IDR_ID14#define GPIO_IDR_IDR_13 GPIO_IDR_ID13#define GPIO_IDR_IDR_12 GPIO_IDR_ID12#define GPIO_IDR_IDR_11 GPIO_IDR_ID11#define GPIO_IDR_IDR_10 GPIO_IDR_ID10#define GPIO_IDR_IDR_9 GPIO_IDR_ID9#define GPIO_IDR_IDR_8 GPIO_IDR_ID8#define GPIO_IDR_IDR_7 GPIO_IDR_ID7#define GPIO_IDR_IDR_6 GPIO_IDR_ID6#define GPIO_IDR_IDR_5 GPIO_IDR_ID5#define GPIO_IDR_IDR_4 GPIO_IDR_ID4#define GPIO_IDR_IDR_3 GPIO_IDR_ID3#define GPIO_IDR_IDR_2 GPIO_IDR_ID2#define GPIO_IDR_IDR_1 GPIO_IDR_ID1#define GPIO_IDR_IDR_0 GPIO_IDR_ID0#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos)#define GPIO_IDR_ID15_Pos (15U)#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos)#define GPIO_IDR_ID14_Pos (14U)#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos)#define GPIO_IDR_ID13_Pos (13U)#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos)#define GPIO_IDR_ID12_Pos (12U)#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos)#define GPIO_IDR_ID11_Pos (11U)#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos)#define GPIO_IDR_ID10_Pos (10U)#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos)#define GPIO_IDR_ID9_Pos (9U)#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos)#define GPIO_IDR_ID8_Pos (8U)#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos)#define GPIO_IDR_ID7_Pos (7U)#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos)#define GPIO_IDR_ID6_Pos (6U)#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos)#define GPIO_IDR_ID5_Pos (5U)#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos)#define GPIO_IDR_ID4_Pos (4U)#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos)#define GPIO_IDR_ID3_Pos (3U)#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos)#define GPIO_IDR_ID2_Pos (2U)#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos)#define GPIO_IDR_ID1_Pos (1U)#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos)#define GPIO_IDR_ID0_Pos (0U)#define GPIO_PUPDR_PUPDR15_1 (0x2UL << GPIO_PUPDR_PUPDR15_Pos)#define GPIO_PUPDR_PUPDR15_0 (0x1UL << GPIO_PUPDR_PUPDR15_Pos)#define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPDR15_Msk#define GPIO_PUPDR_PUPDR15_Msk (0x3UL << GPIO_PUPDR_PUPDR15_Pos)#define GPIO_PUPDR_PUPDR15_Pos (30U)#define GPIO_PUPDR_PUPDR14_1 (0x2UL << GPIO_PUPDR_PUPDR14_Pos)#define GPIO_PUPDR_PUPDR14_0 (0x1UL << GPIO_PUPDR_PUPDR14_Pos)#define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPDR14_Msk#define GPIO_PUPDR_PUPDR14_Msk (0x3UL << GPIO_PUPDR_PUPDR14_Pos)#define GPIO_PUPDR_PUPDR14_Pos (28U)#define GPIO_PUPDR_PUPDR13_1 (0x2UL << GPIO_PUPDR_PUPDR13_Pos)#define GPIO_PUPDR_PUPDR13_0 (0x1UL << GPIO_PUPDR_PUPDR13_Pos)#define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPDR13_Msk#define GPIO_PUPDR_PUPDR13_Msk (0x3UL << GPIO_PUPDR_PUPDR13_Pos)#define GPIO_PUPDR_PUPDR13_Pos (26U)#define GPIO_PUPDR_PUPDR12_1 (0x2UL << GPIO_PUPDR_PUPDR12_Pos)#define GPIO_PUPDR_PUPDR12_0 (0x1UL << GPIO_PUPDR_PUPDR12_Pos)#define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPDR12_Msk#define GPIO_PUPDR_PUPDR12_Msk (0x3UL << GPIO_PUPDR_PUPDR12_Pos)#define GPIO_PUPDR_PUPDR12_Pos (24U)#define GPIO_PUPDR_PUPDR11_1 (0x2UL << GPIO_PUPDR_PUPDR11_Pos)#define GPIO_PUPDR_PUPDR11_0 (0x1UL << GPIO_PUPDR_PUPDR11_Pos)#define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPDR11_Msk#define GPIO_PUPDR_PUPDR11_Msk (0x3UL << GPIO_PUPDR_PUPDR11_Pos)#define GPIO_PUPDR_PUPDR11_Pos (22U)#define GPIO_PUPDR_PUPDR10_1 (0x2UL << GPIO_PUPDR_PUPDR10_Pos)#define GPIO_PUPDR_PUPDR10_0 (0x1UL << GPIO_PUPDR_PUPDR10_Pos)#define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPDR10_Msk#define GPIO_PUPDR_PUPDR10_Msk (0x3UL << GPIO_PUPDR_PUPDR10_Pos)#define GPIO_PUPDR_PUPDR10_Pos (20U)#define GPIO_PUPDR_PUPDR9_1 (0x2UL << GPIO_PUPDR_PUPDR9_Pos)#define GPIO_PUPDR_PUPDR9_0 (0x1UL << GPIO_PUPDR_PUPDR9_Pos)#define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPDR9_Msk#define GPIO_PUPDR_PUPDR9_Msk (0x3UL << GPIO_PUPDR_PUPDR9_Pos)#define GPIO_PUPDR_PUPDR9_Pos (18U)#define GPIO_PUPDR_PUPDR8_1 (0x2UL << GPIO_PUPDR_PUPDR8_Pos)#define GPIO_PUPDR_PUPDR8_0 (0x1UL << GPIO_PUPDR_PUPDR8_Pos)#define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPDR8_Msk#define GPIO_PUPDR_PUPDR8_Msk (0x3UL << GPIO_PUPDR_PUPDR8_Pos)#define GPIO_PUPDR_PUPDR8_Pos (16U)#define GPIO_PUPDR_PUPDR7_1 (0x2UL << GPIO_PUPDR_PUPDR7_Pos)#define GPIO_PUPDR_PUPDR7_0 (0x1UL << GPIO_PUPDR_PUPDR7_Pos)#define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPDR7_Msk#define GPIO_PUPDR_PUPDR7_Msk (0x3UL << GPIO_PUPDR_PUPDR7_Pos)#define GPIO_PUPDR_PUPDR7_Pos (14U)#define GPIO_PUPDR_PUPDR6_1 (0x2UL << GPIO_PUPDR_PUPDR6_Pos)#define GPIO_PUPDR_PUPDR6_0 (0x1UL << GPIO_PUPDR_PUPDR6_Pos)#define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPDR6_Msk#define GPIO_PUPDR_PUPDR6_Msk (0x3UL << GPIO_PUPDR_PUPDR6_Pos)#define GPIO_PUPDR_PUPDR6_Pos (12U)#define GPIO_PUPDR_PUPDR5_1 (0x2UL << GPIO_PUPDR_PUPDR5_Pos)#define GPIO_PUPDR_PUPDR5_0 (0x1UL << GPIO_PUPDR_PUPDR5_Pos)#define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPDR5_Msk#define GPIO_PUPDR_PUPDR5_Msk (0x3UL << GPIO_PUPDR_PUPDR5_Pos)#define GPIO_PUPDR_PUPDR5_Pos (10U)#define GPIO_PUPDR_PUPDR4_1 (0x2UL << GPIO_PUPDR_PUPDR4_Pos)#define GPIO_PUPDR_PUPDR4_0 (0x1UL << GPIO_PUPDR_PUPDR4_Pos)#define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPDR4_Msk#define GPIO_PUPDR_PUPDR4_Msk (0x3UL << GPIO_PUPDR_PUPDR4_Pos)#define GPIO_PUPDR_PUPDR4_Pos (8U)#define GPIO_PUPDR_PUPDR3_1 (0x2UL << GPIO_PUPDR_PUPDR3_Pos)#define GPIO_PUPDR_PUPDR3_0 (0x1UL << GPIO_PUPDR_PUPDR3_Pos)#define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPDR3_Msk#define GPIO_PUPDR_PUPDR3_Msk (0x3UL << GPIO_PUPDR_PUPDR3_Pos)#define GPIO_PUPDR_PUPDR3_Pos (6U)#define GPIO_PUPDR_PUPDR2_1 (0x2UL << GPIO_PUPDR_PUPDR2_Pos)#define GPIO_PUPDR_PUPDR2_0 (0x1UL << GPIO_PUPDR_PUPDR2_Pos)#define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPDR2_Msk#define GPIO_PUPDR_PUPDR2_Msk (0x3UL << GPIO_PUPDR_PUPDR2_Pos)#define GPIO_PUPDR_PUPDR2_Pos (4U)#define GPIO_PUPDR_PUPDR1_1 (0x2UL << GPIO_PUPDR_PUPDR1_Pos)#define GPIO_PUPDR_PUPDR1_0 (0x1UL << GPIO_PUPDR_PUPDR1_Pos)#define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPDR1_Msk#define GPIO_PUPDR_PUPDR1_Msk (0x3UL << GPIO_PUPDR_PUPDR1_Pos)#define GPIO_PUPDR_PUPDR1_Pos (2U)#define GPIO_PUPDR_PUPDR0_1 (0x2UL << GPIO_PUPDR_PUPDR0_Pos)#define GPIO_PUPDR_PUPDR0_0 (0x1UL << GPIO_PUPDR_PUPDR0_Pos)#define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPDR0_Msk#define GPIO_PUPDR_PUPDR0_Msk (0x3UL << GPIO_PUPDR_PUPDR0_Pos)#define GPIO_PUPDR_PUPDR0_Pos (0U)#define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEEDR15_1#define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEEDR15_0#define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEEDR15#define GPIO_OSPEEDER_OSPEEDR15_Msk GPIO_OSPEEDR_OSPEEDR15_Msk#define GPIO_OSPEEDER_OSPEEDR15_Pos GPIO_OSPEEDR_OSPEEDR15_Pos#define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEEDR14_1#define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEEDR14_0#define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEEDR14#define GPIO_OSPEEDER_OSPEEDR14_Msk GPIO_OSPEEDR_OSPEEDR14_Msk#define GPIO_OSPEEDER_OSPEEDR14_Pos GPIO_OSPEEDR_OSPEEDR14_Pos#define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEEDR13_1#define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEEDR13_0#define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEEDR13#define GPIO_OSPEEDER_OSPEEDR13_Msk GPIO_OSPEEDR_OSPEEDR13_Msk#define GPIO_OSPEEDER_OSPEEDR13_Pos GPIO_OSPEEDR_OSPEEDR13_Pos#define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEEDR12_1#define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEEDR12_0#define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEEDR12#define GPIO_OSPEEDER_OSPEEDR12_Msk GPIO_OSPEEDR_OSPEEDR12_Msk#define GPIO_OSPEEDER_OSPEEDR12_Pos GPIO_OSPEEDR_OSPEEDR12_Pos#define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEEDR11_1#define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEEDR11_0#define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEEDR11#define GPIO_OSPEEDER_OSPEEDR11_Msk GPIO_OSPEEDR_OSPEEDR11_Msk#define GPIO_OSPEEDER_OSPEEDR11_Pos GPIO_OSPEEDR_OSPEEDR11_Pos#define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEEDR10_1#define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEEDR10_0#define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEEDR10#define GPIO_OSPEEDER_OSPEEDR10_Msk GPIO_OSPEEDR_OSPEEDR10_Msk#define GPIO_OSPEEDER_OSPEEDR10_Pos GPIO_OSPEEDR_OSPEEDR10_Pos#define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEEDR9_1#define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEEDR9_0#define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEEDR9#define GPIO_OSPEEDER_OSPEEDR9_Msk GPIO_OSPEEDR_OSPEEDR9_Msk#define GPIO_OSPEEDER_OSPEEDR9_Pos GPIO_OSPEEDR_OSPEEDR9_Pos#define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEEDR8_1#define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEEDR8_0#define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEEDR8#define GPIO_OSPEEDER_OSPEEDR8_Msk GPIO_OSPEEDR_OSPEEDR8_Msk#define GPIO_OSPEEDER_OSPEEDR8_Pos GPIO_OSPEEDR_OSPEEDR8_Pos#define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEEDR7_1#define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEEDR7_0#define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEEDR7#define GPIO_OSPEEDER_OSPEEDR7_Msk GPIO_OSPEEDR_OSPEEDR7_Msk#define GPIO_OSPEEDER_OSPEEDR7_Pos GPIO_OSPEEDR_OSPEEDR7_Pos#define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEEDR6_1#define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEEDR6_0#define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEEDR6#define GPIO_OSPEEDER_OSPEEDR6_Msk GPIO_OSPEEDR_OSPEEDR6_Msk#define GPIO_OSPEEDER_OSPEEDR6_Pos GPIO_OSPEEDR_OSPEEDR6_Pos#define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEEDR5_1#define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEEDR5_0#define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEEDR5#define GPIO_OSPEEDER_OSPEEDR5_Msk GPIO_OSPEEDR_OSPEEDR5_Msk#define GPIO_OSPEEDER_OSPEEDR5_Pos GPIO_OSPEEDR_OSPEEDR5_Pos#define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEEDR4_1#define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEEDR4_0#define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEEDR4#define GPIO_OSPEEDER_OSPEEDR4_Msk GPIO_OSPEEDR_OSPEEDR4_Msk#define GPIO_OSPEEDER_OSPEEDR4_Pos GPIO_OSPEEDR_OSPEEDR4_Pos#define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEEDR3_1#define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEEDR3_0#define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEEDR3#define GPIO_OSPEEDER_OSPEEDR3_Msk GPIO_OSPEEDR_OSPEEDR3_Msk#define GPIO_OSPEEDER_OSPEEDR3_Pos GPIO_OSPEEDR_OSPEEDR3_Pos#define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEEDR2_1#define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEEDR2_0#define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEEDR2#define GPIO_OSPEEDER_OSPEEDR2_Msk GPIO_OSPEEDR_OSPEEDR2_Msk#define GPIO_OSPEEDER_OSPEEDR2_Pos GPIO_OSPEEDR_OSPEEDR2_Pos#define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEEDR1_1#define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEEDR1_0#define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEEDR1#define GPIO_OSPEEDER_OSPEEDR1_Msk GPIO_OSPEEDR_OSPEEDR1_Msk#define GPIO_OSPEEDER_OSPEEDR1_Pos GPIO_OSPEEDR_OSPEEDR1_Pos#define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEEDR0_1#define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEEDR0_0#define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEEDR0#define GPIO_OSPEEDER_OSPEEDR0_Msk GPIO_OSPEEDR_OSPEEDR0_Msk#define GPIO_OSPEEDER_OSPEEDR0_Pos GPIO_OSPEEDR_OSPEEDR0_Pos#define GPIO_OSPEEDR_OSPEEDR15_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR15_Pos)#define GPIO_OSPEEDR_OSPEEDR15_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR15_Pos)#define GPIO_OSPEEDR_OSPEEDR15 GPIO_OSPEEDR_OSPEEDR15_Msk#define GPIO_OSPEEDR_OSPEEDR15_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR15_Pos)#define GPIO_OSPEEDR_OSPEEDR15_Pos (30U)#define GPIO_OSPEEDR_OSPEEDR14_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR14_Pos)#define GPIO_OSPEEDR_OSPEEDR14_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR14_Pos)#define GPIO_OSPEEDR_OSPEEDR14 GPIO_OSPEEDR_OSPEEDR14_Msk#define GPIO_OSPEEDR_OSPEEDR14_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR14_Pos)#define GPIO_OSPEEDR_OSPEEDR14_Pos (28U)#define GPIO_OSPEEDR_OSPEEDR13_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR13_Pos)#define GPIO_OSPEEDR_OSPEEDR13_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR13_Pos)#define GPIO_OSPEEDR_OSPEEDR13 GPIO_OSPEEDR_OSPEEDR13_Msk#define GPIO_OSPEEDR_OSPEEDR13_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR13_Pos)#define GPIO_OSPEEDR_OSPEEDR13_Pos (26U)#define GPIO_OSPEEDR_OSPEEDR12_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR12_Pos)#define GPIO_OSPEEDR_OSPEEDR12_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR12_Pos)#define GPIO_OSPEEDR_OSPEEDR12 GPIO_OSPEEDR_OSPEEDR12_Msk#define GPIO_OSPEEDR_OSPEEDR12_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR12_Pos)#define GPIO_OSPEEDR_OSPEEDR12_Pos (24U)#define GPIO_OSPEEDR_OSPEEDR11_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR11_Pos)#define GPIO_OSPEEDR_OSPEEDR11_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR11_Pos)#define GPIO_OSPEEDR_OSPEEDR11 GPIO_OSPEEDR_OSPEEDR11_Msk#define GPIO_OSPEEDR_OSPEEDR11_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR11_Pos)#define GPIO_OSPEEDR_OSPEEDR11_Pos (22U)#define GPIO_OSPEEDR_OSPEEDR10_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR10_Pos)#define GPIO_OSPEEDR_OSPEEDR10_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR10_Pos)#define GPIO_OSPEEDR_OSPEEDR10 GPIO_OSPEEDR_OSPEEDR10_Msk#define GPIO_OSPEEDR_OSPEEDR10_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR10_Pos)#define GPIO_OSPEEDR_OSPEEDR10_Pos (20U)#define GPIO_OSPEEDR_OSPEEDR9_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR9_Pos)#define GPIO_OSPEEDR_OSPEEDR9_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR9_Pos)#define GPIO_OSPEEDR_OSPEEDR9 GPIO_OSPEEDR_OSPEEDR9_Msk#define GPIO_OSPEEDR_OSPEEDR9_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR9_Pos)#define GPIO_OSPEEDR_OSPEEDR9_Pos (18U)#define GPIO_OSPEEDR_OSPEEDR8_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR8_Pos)#define GPIO_OSPEEDR_OSPEEDR8_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR8_Pos)#define GPIO_OSPEEDR_OSPEEDR8 GPIO_OSPEEDR_OSPEEDR8_Msk#define GPIO_OSPEEDR_OSPEEDR8_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR8_Pos)#define GPIO_OSPEEDR_OSPEEDR8_Pos (16U)#define GPIO_OSPEEDR_OSPEEDR7_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR7_Pos)#define GPIO_OSPEEDR_OSPEEDR7_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR7_Pos)#define GPIO_OSPEEDR_OSPEEDR7 GPIO_OSPEEDR_OSPEEDR7_Msk#define GPIO_OSPEEDR_OSPEEDR7_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR7_Pos)#define GPIO_OSPEEDR_OSPEEDR7_Pos (14U)#define GPIO_OSPEEDR_OSPEEDR6_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR6_Pos)#define GPIO_OSPEEDR_OSPEEDR6_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR6_Pos)#define GPIO_OSPEEDR_OSPEEDR6 GPIO_OSPEEDR_OSPEEDR6_Msk#define GPIO_OSPEEDR_OSPEEDR6_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR6_Pos)#define GPIO_OSPEEDR_OSPEEDR6_Pos (12U)#define GPIO_OSPEEDR_OSPEEDR5_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR5_Pos)#define GPIO_OSPEEDR_OSPEEDR5_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR5_Pos)#define GPIO_OSPEEDR_OSPEEDR5 GPIO_OSPEEDR_OSPEEDR5_Msk#define GPIO_OSPEEDR_OSPEEDR5_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR5_Pos)#define GPIO_OSPEEDR_OSPEEDR5_Pos (10U)#define GPIO_OSPEEDR_OSPEEDR4_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR4_Pos)#define GPIO_OSPEEDR_OSPEEDR4_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR4_Pos)#define GPIO_OSPEEDR_OSPEEDR4 GPIO_OSPEEDR_OSPEEDR4_Msk#define GPIO_OSPEEDR_OSPEEDR4_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR4_Pos)#define GPIO_OSPEEDR_OSPEEDR4_Pos (8U)#define GPIO_OSPEEDR_OSPEEDR3_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR3_Pos)#define GPIO_OSPEEDR_OSPEEDR3_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR3_Pos)#define GPIO_OSPEEDR_OSPEEDR3 GPIO_OSPEEDR_OSPEEDR3_Msk#define GPIO_OSPEEDR_OSPEEDR3_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR3_Pos)#define GPIO_OSPEEDR_OSPEEDR3_Pos (6U)#define GPIO_OSPEEDR_OSPEEDR2_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR2_Pos)#define GPIO_OSPEEDR_OSPEEDR2_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR2_Pos)#define GPIO_OSPEEDR_OSPEEDR2 GPIO_OSPEEDR_OSPEEDR2_Msk#define GPIO_OSPEEDR_OSPEEDR2_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR2_Pos)#define GPIO_OSPEEDR_OSPEEDR2_Pos (4U)#define GPIO_OSPEEDR_OSPEEDR1_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR1_Pos)#define GPIO_OSPEEDR_OSPEEDR1_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR1_Pos)#define GPIO_OSPEEDR_OSPEEDR1 GPIO_OSPEEDR_OSPEEDR1_Msk#define GPIO_OSPEEDR_OSPEEDR1_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR1_Pos)#define GPIO_OSPEEDR_OSPEEDR1_Pos (2U)#define GPIO_OSPEEDR_OSPEEDR0_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR0_Pos)#define GPIO_OSPEEDR_OSPEEDR0_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR0_Pos)#define GPIO_OSPEEDR_OSPEEDR0 GPIO_OSPEEDR_OSPEEDR0_Msk#define GPIO_OSPEEDR_OSPEEDR0_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR0_Pos)#define GPIO_OSPEEDR_OSPEEDR0_Pos (0U)#define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15#define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14#define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13#define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12#define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11#define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10#define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9#define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8#define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7#define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6#define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5#define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4#define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3#define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2#define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1#define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos)#define GPIO_OTYPER_OT15_Pos (15U)#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos)#define GPIO_OTYPER_OT14_Pos (14U)#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos)#define GPIO_OTYPER_OT13_Pos (13U)#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos)#define GPIO_OTYPER_OT12_Pos (12U)#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos)#define GPIO_OTYPER_OT11_Pos (11U)#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos)#define GPIO_OTYPER_OT10_Pos (10U)#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos)#define GPIO_OTYPER_OT9_Pos (9U)#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos)#define GPIO_OTYPER_OT8_Pos (8U)#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos)#define GPIO_OTYPER_OT7_Pos (7U)#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos)#define GPIO_OTYPER_OT6_Pos (6U)#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos)#define GPIO_OTYPER_OT5_Pos (5U)#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos)#define GPIO_OTYPER_OT4_Pos (4U)#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos)#define GPIO_OTYPER_OT3_Pos (3U)#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos)#define GPIO_OTYPER_OT2_Pos (2U)#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos)#define GPIO_OTYPER_OT1_Pos (1U)#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos)#define GPIO_OTYPER_OT0_Pos (0U)#define GPIO_MODER_MODER15_1 (0x2UL << GPIO_MODER_MODER15_Pos)#define GPIO_MODER_MODER15_0 (0x1UL << GPIO_MODER_MODER15_Pos)#define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk#define GPIO_MODER_MODER15_Msk (0x3UL << GPIO_MODER_MODER15_Pos)#define GPIO_MODER_MODER15_Pos (30U)#define GPIO_MODER_MODER14_1 (0x2UL << GPIO_MODER_MODER14_Pos)#define GPIO_MODER_MODER14_0 (0x1UL << GPIO_MODER_MODER14_Pos)#define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk#define GPIO_MODER_MODER14_Msk (0x3UL << GPIO_MODER_MODER14_Pos)#define GPIO_MODER_MODER14_Pos (28U)#define GPIO_MODER_MODER13_1 (0x2UL << GPIO_MODER_MODER13_Pos)#define GPIO_MODER_MODER13_0 (0x1UL << GPIO_MODER_MODER13_Pos)#define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk#define GPIO_MODER_MODER13_Msk (0x3UL << GPIO_MODER_MODER13_Pos)#define GPIO_MODER_MODER13_Pos (26U)#define GPIO_MODER_MODER12_1 (0x2UL << GPIO_MODER_MODER12_Pos)#define GPIO_MODER_MODER12_0 (0x1UL << GPIO_MODER_MODER12_Pos)#define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk#define GPIO_MODER_MODER12_Msk (0x3UL << GPIO_MODER_MODER12_Pos)#define GPIO_MODER_MODER12_Pos (24U)#define GPIO_MODER_MODER11_1 (0x2UL << GPIO_MODER_MODER11_Pos)#define GPIO_MODER_MODER11_0 (0x1UL << GPIO_MODER_MODER11_Pos)#define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk#define GPIO_MODER_MODER11_Msk (0x3UL << GPIO_MODER_MODER11_Pos)#define GPIO_MODER_MODER11_Pos (22U)#define GPIO_MODER_MODER10_1 (0x2UL << GPIO_MODER_MODER10_Pos)#define GPIO_MODER_MODER10_0 (0x1UL << GPIO_MODER_MODER10_Pos)#define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk#define GPIO_MODER_MODER10_Msk (0x3UL << GPIO_MODER_MODER10_Pos)#define GPIO_MODER_MODER10_Pos (20U)#define GPIO_MODER_MODER9_1 (0x2UL << GPIO_MODER_MODER9_Pos)#define GPIO_MODER_MODER9_0 (0x1UL << GPIO_MODER_MODER9_Pos)#define GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk#define GPIO_MODER_MODER9_Msk (0x3UL << GPIO_MODER_MODER9_Pos)#define GPIO_MODER_MODER9_Pos (18U)#define GPIO_MODER_MODER8_1 (0x2UL << GPIO_MODER_MODER8_Pos)#define GPIO_MODER_MODER8_0 (0x1UL << GPIO_MODER_MODER8_Pos)#define GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk#define GPIO_MODER_MODER8_Msk (0x3UL << GPIO_MODER_MODER8_Pos)#define GPIO_MODER_MODER8_Pos (16U)#define GPIO_MODER_MODER7_1 (0x2UL << GPIO_MODER_MODER7_Pos)#define GPIO_MODER_MODER7_0 (0x1UL << GPIO_MODER_MODER7_Pos)#define GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk#define GPIO_MODER_MODER7_Msk (0x3UL << GPIO_MODER_MODER7_Pos)#define GPIO_MODER_MODER7_Pos (14U)#define GPIO_MODER_MODER6_1 (0x2UL << GPIO_MODER_MODER6_Pos)#define GPIO_MODER_MODER6_0 (0x1UL << GPIO_MODER_MODER6_Pos)#define GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk#define GPIO_MODER_MODER6_Msk (0x3UL << GPIO_MODER_MODER6_Pos)#define GPIO_MODER_MODER6_Pos (12U)#define GPIO_MODER_MODER5_1 (0x2UL << GPIO_MODER_MODER5_Pos)#define GPIO_MODER_MODER5_0 (0x1UL << GPIO_MODER_MODER5_Pos)#define GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk#define GPIO_MODER_MODER5_Msk (0x3UL << GPIO_MODER_MODER5_Pos)#define GPIO_MODER_MODER5_Pos (10U)#define GPIO_MODER_MODER4_1 (0x2UL << GPIO_MODER_MODER4_Pos)#define GPIO_MODER_MODER4_0 (0x1UL << GPIO_MODER_MODER4_Pos)#define GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk#define GPIO_MODER_MODER4_Msk (0x3UL << GPIO_MODER_MODER4_Pos)#define GPIO_MODER_MODER4_Pos (8U)#define GPIO_MODER_MODER3_1 (0x2UL << GPIO_MODER_MODER3_Pos)#define GPIO_MODER_MODER3_0 (0x1UL << GPIO_MODER_MODER3_Pos)#define GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk#define GPIO_MODER_MODER3_Msk (0x3UL << GPIO_MODER_MODER3_Pos)#define GPIO_MODER_MODER3_Pos (6U)#define GPIO_MODER_MODER2_1 (0x2UL << GPIO_MODER_MODER2_Pos)#define GPIO_MODER_MODER2_0 (0x1UL << GPIO_MODER_MODER2_Pos)#define GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk#define GPIO_MODER_MODER2_Msk (0x3UL << GPIO_MODER_MODER2_Pos)#define GPIO_MODER_MODER2_Pos (4U)#define GPIO_MODER_MODER1_1 (0x2UL << GPIO_MODER_MODER1_Pos)#define GPIO_MODER_MODER1_0 (0x1UL << GPIO_MODER_MODER1_Pos)#define GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk#define GPIO_MODER_MODER1_Msk (0x3UL << GPIO_MODER_MODER1_Pos)#define GPIO_MODER_MODER1_Pos (2U)#define GPIO_MODER_MODER0_1 (0x2UL << GPIO_MODER_MODER0_Pos)#define GPIO_MODER_MODER0_0 (0x1UL << GPIO_MODER_MODER0_Pos)#define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk#define GPIO_MODER_MODER0_Msk (0x3UL << GPIO_MODER_MODER0_Pos)#define GPIO_MODER_MODER0_Pos (0U)#define FMC_SDSR_BUSY FMC_SDSR_BUSY_Msk#define FMC_SDSR_BUSY_Msk (0x1UL << FMC_SDSR_BUSY_Pos)#define FMC_SDSR_BUSY_Pos (5U)#define FMC_SDSR_MODES2_1 (0x2UL << FMC_SDSR_MODES2_Pos)#define FMC_SDSR_MODES2_0 (0x1UL << FMC_SDSR_MODES2_Pos)#define FMC_SDSR_MODES2 FMC_SDSR_MODES2_Msk#define FMC_SDSR_MODES2_Msk (0x3UL << FMC_SDSR_MODES2_Pos)#define FMC_SDSR_MODES2_Pos (3U)#define FMC_SDSR_MODES1_1 (0x2UL << FMC_SDSR_MODES1_Pos)#define FMC_SDSR_MODES1_0 (0x1UL << FMC_SDSR_MODES1_Pos)#define FMC_SDSR_MODES1 FMC_SDSR_MODES1_Msk#define FMC_SDSR_MODES1_Msk (0x3UL << FMC_SDSR_MODES1_Pos)#define FMC_SDSR_MODES1_Pos (1U)#define FMC_SDSR_RE FMC_SDSR_RE_Msk#define FMC_SDSR_RE_Msk (0x1UL << FMC_SDSR_RE_Pos)#define FMC_SDSR_RE_Pos (0U)#define FMC_SDRTR_REIE FMC_SDRTR_REIE_Msk#define FMC_SDRTR_REIE_Msk (0x1UL << FMC_SDRTR_REIE_Pos)#define FMC_SDRTR_REIE_Pos (14U)#define FMC_SDRTR_COUNT FMC_SDRTR_COUNT_Msk#define FMC_SDRTR_COUNT_Msk (0x1FFFUL << FMC_SDRTR_COUNT_Pos)#define FMC_SDRTR_COUNT_Pos (1U)#define FMC_SDRTR_CRE FMC_SDRTR_CRE_Msk#define FMC_SDRTR_CRE_Msk (0x1UL << FMC_SDRTR_CRE_Pos)#define FMC_SDRTR_CRE_Pos (0U)#define FMC_SDCMR_MRD FMC_SDCMR_MRD_Msk#define FMC_SDCMR_MRD_Msk (0x1FFFUL << FMC_SDCMR_MRD_Pos)#define FMC_SDCMR_MRD_Pos (9U)#define FMC_SDCMR_NRFS_3 (0x8UL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS_2 (0x4UL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS_1 (0x2UL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS_0 (0x1UL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS FMC_SDCMR_NRFS_Msk#define FMC_SDCMR_NRFS_Msk (0xFUL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS_Pos (5U)#define FMC_SDCMR_CTB2 FMC_SDCMR_CTB2_Msk#define FMC_SDCMR_CTB2_Msk (0x1UL << FMC_SDCMR_CTB2_Pos)#define FMC_SDCMR_CTB2_Pos (3U)#define FMC_SDCMR_MODE_2 (0x4UL << FMC_SDCMR_MODE_Pos)#define FMC_SDCMR_MODE_1 (0x2UL << FMC_SDCMR_MODE_Pos)#define FMC_SDCMR_MODE_0 (0x1UL << FMC_SDCMR_MODE_Pos)#define FMC_SDCMR_MODE FMC_SDCMR_MODE_Msk#define FMC_SDCMR_MODE_Msk (0x7UL << FMC_SDCMR_MODE_Pos)#define FMC_SDCMR_MODE_Pos (0U)#define FMC_SDTR2_TRCD_2 (0x4UL << FMC_SDTR2_TRCD_Pos)#define FMC_SDTR2_TRCD_1 (0x2UL << FMC_SDTR2_TRCD_Pos)#define FMC_SDTR2_TRCD_0 (0x1UL << FMC_SDTR2_TRCD_Pos)#define FMC_SDTR2_TRCD FMC_SDTR2_TRCD_Msk#define FMC_SDTR2_TRCD_Msk (0xFUL << FMC_SDTR2_TRCD_Pos)#define FMC_SDTR2_TRCD_Pos (24U)#define FMC_SDTR2_TRP_2 (0x4UL << FMC_SDTR2_TRP_Pos)#define FMC_SDTR2_TRP_1 (0x2UL << FMC_SDTR2_TRP_Pos)#define FMC_SDTR2_TRP_0 (0x1UL << FMC_SDTR2_TRP_Pos)#define FMC_SDTR2_TRP FMC_SDTR2_TRP_Msk#define FMC_SDTR2_TRP_Msk (0xFUL << FMC_SDTR2_TRP_Pos)#define FMC_SDTR2_TRP_Pos (20U)#define FMC_SDTR2_TWR_2 (0x4UL << FMC_SDTR2_TWR_Pos)#define FMC_SDTR2_TWR_1 (0x2UL << FMC_SDTR2_TWR_Pos)#define FMC_SDTR2_TWR_0 (0x1UL << FMC_SDTR2_TWR_Pos)#define FMC_SDTR2_TWR FMC_SDTR2_TWR_Msk#define FMC_SDTR2_TWR_Msk (0xFUL << FMC_SDTR2_TWR_Pos)#define FMC_SDTR2_TWR_Pos (16U)#define FMC_SDTR2_TRC_2 (0x4UL << FMC_SDTR2_TRC_Pos)#define FMC_SDTR2_TRC_1 (0x2UL << FMC_SDTR2_TRC_Pos)#define FMC_SDTR2_TRC_0 (0x1UL << FMC_SDTR2_TRC_Pos)#define FMC_SDTR2_TRC FMC_SDTR2_TRC_Msk#define FMC_SDTR2_TRC_Msk (0xFUL << FMC_SDTR2_TRC_Pos)#define FMC_SDTR2_TRC_Pos (12U)#define FMC_SDTR2_TRAS_3 (0x8UL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS_2 (0x4UL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS_1 (0x2UL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS_0 (0x1UL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS FMC_SDTR2_TRAS_Msk#define FMC_SDTR2_TRAS_Msk (0xFUL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS_Pos (8U)#define FMC_SDTR2_TXSR_3 (0x8UL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR_2 (0x4UL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR_1 (0x2UL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR_0 (0x1UL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR FMC_SDTR2_TXSR_Msk#define FMC_SDTR2_TXSR_Msk (0xFUL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR_Pos (4U)#define FMC_SDTR2_TMRD_3 (0x8UL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD_2 (0x4UL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD_1 (0x2UL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD_0 (0x1UL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD FMC_SDTR2_TMRD_Msk#define FMC_SDTR2_TMRD_Msk (0xFUL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD_Pos (0U)#define FMC_SDTR1_TRCD_2 (0x4UL << FMC_SDTR1_TRCD_Pos)#define FMC_SDTR1_TRCD_1 (0x2UL << FMC_SDTR1_TRCD_Pos)#define FMC_SDTR1_TRCD_0 (0x1UL << FMC_SDTR1_TRCD_Pos)#define FMC_SDTR1_TRCD FMC_SDTR1_TRCD_Msk#define FMC_SDTR1_TRCD_Msk (0xFUL << FMC_SDTR1_TRCD_Pos)#define FMC_SDTR1_TRCD_Pos (24U)#define FMC_SDTR1_TRP_2 (0x4UL << FMC_SDTR1_TRP_Pos)#define FMC_SDTR1_TRP_1 (0x2UL << FMC_SDTR1_TRP_Pos)#define FMC_SDTR1_TRP_0 (0x1UL << FMC_SDTR1_TRP_Pos)#define FMC_SDTR1_TRP FMC_SDTR1_TRP_Msk#define FMC_SDTR1_TRP_Msk (0xFUL << FMC_SDTR1_TRP_Pos)#define FMC_SDTR1_TRP_Pos (20U)#define FMC_SDTR1_TWR_2 (0x4UL << FMC_SDTR1_TWR_Pos)#define FMC_SDTR1_TWR_1 (0x2UL << FMC_SDTR1_TWR_Pos)#define FMC_SDTR1_TWR_0 (0x1UL << FMC_SDTR1_TWR_Pos)#define FMC_SDTR1_TWR FMC_SDTR1_TWR_Msk#define FMC_SDTR1_TWR_Msk (0xFUL << FMC_SDTR1_TWR_Pos)#define FMC_SDTR1_TWR_Pos (16U)#define FMC_SDTR1_TRC_2 (0x4UL << FMC_SDTR1_TRC_Pos)#define FMC_SDTR1_TRC_1 (0x2UL << FMC_SDTR1_TRC_Pos)#define FMC_SDTR1_TRC_0 (0x1UL << FMC_SDTR1_TRC_Pos)#define FMC_SDTR1_TRC FMC_SDTR1_TRC_Msk#define FMC_SDTR1_TRC_Msk (0xFUL << FMC_SDTR1_TRC_Pos)#define FMC_SDTR1_TRC_Pos (12U)#define FMC_SDTR1_TRAS_3 (0x8UL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS_2 (0x4UL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS_1 (0x2UL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS_0 (0x1UL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS FMC_SDTR1_TRAS_Msk#define FMC_SDTR1_TRAS_Msk (0xFUL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS_Pos (8U)#define FMC_SDTR1_TXSR_3 (0x8UL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR_2 (0x4UL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR_1 (0x2UL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR_0 (0x1UL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR FMC_SDTR1_TXSR_Msk#define FMC_SDTR1_TXSR_Msk (0xFUL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR_Pos (4U)#define FMC_SDTR1_TMRD_3 (0x8UL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD_2 (0x4UL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD_1 (0x2UL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD_0 (0x1UL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD FMC_SDTR1_TMRD_Msk#define FMC_SDTR1_TMRD_Msk (0xFUL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD_Pos (0U)#define FMC_SDCR2_RPIPE_1 (0x2UL << FMC_SDCR2_RPIPE_Pos)#define FMC_SDCR2_RPIPE_0 (0x1UL << FMC_SDCR2_RPIPE_Pos)#define FMC_SDCR2_RPIPE FMC_SDCR2_RPIPE_Msk#define FMC_SDCR2_RPIPE_Msk (0x3UL << FMC_SDCR2_RPIPE_Pos)#define FMC_SDCR2_RPIPE_Pos (13U)#define FMC_SDCR2_RBURST FMC_SDCR2_RBURST_Msk#define FMC_SDCR2_RBURST_Msk (0x1UL << FMC_SDCR2_RBURST_Pos)#define FMC_SDCR2_RBURST_Pos (12U)#define FMC_SDCR2_SDCLK_1 (0x2UL << FMC_SDCR2_SDCLK_Pos)#define FMC_SDCR2_SDCLK_0 (0x1UL << FMC_SDCR2_SDCLK_Pos)#define FMC_SDCR2_SDCLK FMC_SDCR2_SDCLK_Msk#define FMC_SDCR2_SDCLK_Msk (0x3UL << FMC_SDCR2_SDCLK_Pos)#define FMC_SDCR2_SDCLK_Pos (10U)#define FMC_SDCR2_WP FMC_SDCR2_WP_Msk#define FMC_SDCR2_WP_Msk (0x1UL << FMC_SDCR2_WP_Pos)#define FMC_SDCR2_WP_Pos (9U)#define FMC_SDCR2_CAS_1 (0x2UL << FMC_SDCR2_CAS_Pos)#define FMC_SDCR2_CAS_0 (0x1UL << FMC_SDCR2_CAS_Pos)#define FMC_SDCR2_CAS FMC_SDCR2_CAS_Msk#define FMC_SDCR2_CAS_Msk (0x3UL << FMC_SDCR2_CAS_Pos)#define FMC_SDCR2_CAS_Pos (7U)#define FMC_SDCR2_NB FMC_SDCR2_NB_Msk#define FMC_SDCR2_NB_Msk (0x1UL << FMC_SDCR2_NB_Pos)#define FMC_SDCR2_NB_Pos (6U)#define FMC_SDCR2_MWID_1 (0x2UL << FMC_SDCR2_MWID_Pos)#define FMC_SDCR2_MWID_0 (0x1UL << FMC_SDCR2_MWID_Pos)#define FMC_SDCR2_MWID FMC_SDCR2_MWID_Msk#define FMC_SDCR2_MWID_Msk (0x3UL << FMC_SDCR2_MWID_Pos)#define FMC_SDCR2_MWID_Pos (4U)#define FMC_SDCR2_NR_1 (0x2UL << FMC_SDCR2_NR_Pos)#define FMC_SDCR2_NR_0 (0x1UL << FMC_SDCR2_NR_Pos)#define FMC_SDCR2_NR FMC_SDCR2_NR_Msk#define FMC_SDCR2_NR_Msk (0x3UL << FMC_SDCR2_NR_Pos)#define FMC_SDCR2_NR_Pos (2U)#define FMC_SDCR2_NC_1 (0x2UL << FMC_SDCR2_NC_Pos)#define FMC_SDCR2_NC_0 (0x1UL << FMC_SDCR2_NC_Pos)#define FMC_SDCR2_NC FMC_SDCR2_NC_Msk#define FMC_SDCR2_NC_Msk (0x3UL << FMC_SDCR2_NC_Pos)#define FMC_SDCR2_NC_Pos (0U)#define FMC_SDCR1_RPIPE_1 (0x2UL << FMC_SDCR1_RPIPE_Pos)#define FMC_SDCR1_RPIPE_0 (0x1UL << FMC_SDCR1_RPIPE_Pos)#define FMC_SDCR1_RPIPE FMC_SDCR1_RPIPE_Msk#define FMC_SDCR1_RPIPE_Msk (0x3UL << FMC_SDCR1_RPIPE_Pos)#define FMC_SDCR1_RPIPE_Pos (13U)#define FMC_SDCR1_RBURST FMC_SDCR1_RBURST_Msk#define FMC_SDCR1_RBURST_Msk (0x1UL << FMC_SDCR1_RBURST_Pos)#define FMC_SDCR1_RBURST_Pos (12U)#define FMC_SDCR1_SDCLK_1 (0x2UL << FMC_SDCR1_SDCLK_Pos)#define FMC_SDCR1_SDCLK_0 (0x1UL << FMC_SDCR1_SDCLK_Pos)#define FMC_SDCR1_SDCLK FMC_SDCR1_SDCLK_Msk#define FMC_SDCR1_SDCLK_Msk (0x3UL << FMC_SDCR1_SDCLK_Pos)#define FMC_SDCR1_SDCLK_Pos (10U)#define FMC_SDCR1_WP FMC_SDCR1_WP_Msk#define FMC_SDCR1_WP_Msk (0x1UL << FMC_SDCR1_WP_Pos)#define FMC_SDCR1_WP_Pos (9U)#define FMC_SDCR1_CAS_1 (0x2UL << FMC_SDCR1_CAS_Pos)#define FMC_SDCR1_CAS_0 (0x1UL << FMC_SDCR1_CAS_Pos)#define FMC_SDCR1_CAS FMC_SDCR1_CAS_Msk#define FMC_SDCR1_CAS_Msk (0x3UL << FMC_SDCR1_CAS_Pos)#define FMC_SDCR1_CAS_Pos (7U)#define FMC_SDCR1_NB FMC_SDCR1_NB_Msk#define FMC_SDCR1_NB_Msk (0x1UL << FMC_SDCR1_NB_Pos)#define FMC_SDCR1_NB_Pos (6U)#define FMC_SDCR1_MWID_1 (0x2UL << FMC_SDCR1_MWID_Pos)#define FMC_SDCR1_MWID_0 (0x1UL << FMC_SDCR1_MWID_Pos)#define FMC_SDCR1_MWID FMC_SDCR1_MWID_Msk#define FMC_SDCR1_MWID_Msk (0x3UL << FMC_SDCR1_MWID_Pos)#define FMC_SDCR1_MWID_Pos (4U)#define FMC_SDCR1_NR_1 (0x2UL << FMC_SDCR1_NR_Pos)#define FMC_SDCR1_NR_0 (0x1UL << FMC_SDCR1_NR_Pos)#define FMC_SDCR1_NR FMC_SDCR1_NR_Msk#define FMC_SDCR1_NR_Msk (0x3UL << FMC_SDCR1_NR_Pos)#define FMC_SDCR1_NR_Pos (2U)#define FMC_SDCR1_NC_1 (0x2UL << FMC_SDCR1_NC_Pos)#define FMC_SDCR1_NC_0 (0x1UL << FMC_SDCR1_NC_Pos)#define FMC_SDCR1_NC FMC_SDCR1_NC_Msk#define FMC_SDCR1_NC_Msk (0x3UL << FMC_SDCR1_NC_Pos)#define FMC_SDCR1_NC_Pos (0U)#define FMC_ECCR_ECC3 FMC_ECCR_ECC3_Msk#define FMC_ECCR_ECC3_Msk (0xFFFFFFFFUL << FMC_ECCR_ECC3_Pos)#define FMC_ECCR_ECC3_Pos (0U)#define FMC_PATT_ATTHIZ3_7 (0x80UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_6 (0x40UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_5 (0x20UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_4 (0x10UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_3 (0x08UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_2 (0x04UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_1 (0x02UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_0 (0x01UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3 FMC_PATT_ATTHIZ3_Msk#define FMC_PATT_ATTHIZ3_Msk (0xFFUL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_Pos (24U)#define FMC_PATT_ATTHOLD3_7 (0x80UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_6 (0x40UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_5 (0x20UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_4 (0x10UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_3 (0x08UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_2 (0x04UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_1 (0x02UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_0 (0x01UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3 FMC_PATT_ATTHOLD3_Msk#define FMC_PATT_ATTHOLD3_Msk (0xFFUL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_Pos (16U)#define FMC_PATT_ATTWAIT3_7 (0x80UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_6 (0x40UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_5 (0x20UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_4 (0x10UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_3 (0x08UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_2 (0x04UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_1 (0x02UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_0 (0x01UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3 FMC_PATT_ATTWAIT3_Msk#define FMC_PATT_ATTWAIT3_Msk (0xFFUL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_Pos (8U)#define FMC_PATT_ATTSET3_7 (0x80UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_6 (0x40UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_5 (0x20UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_4 (0x10UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_3 (0x08UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_2 (0x04UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_1 (0x02UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_0 (0x01UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3 FMC_PATT_ATTSET3_Msk#define FMC_PATT_ATTSET3_Msk (0xFFUL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_Pos (0U)#define FMC_PMEM_MEMHIZ3_7 (0x80UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_6 (0x40UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_5 (0x20UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_4 (0x10UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_3 (0x08UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_2 (0x04UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_1 (0x02UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_0 (0x01UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3 FMC_PMEM_MEMHIZ3_Msk#define FMC_PMEM_MEMHIZ3_Msk (0xFFUL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_Pos (24U)#define FMC_PMEM_MEMHOLD3_7 (0x80UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_6 (0x40UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_5 (0x20UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_4 (0x10UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_3 (0x08UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_2 (0x04UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_1 (0x02UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_0 (0x01UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3 FMC_PMEM_MEMHOLD3_Msk#define FMC_PMEM_MEMHOLD3_Msk (0xFFUL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_Pos (16U)#define FMC_PMEM_MEMWAIT3_7 (0x80UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_6 (0x40UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_5 (0x20UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_4 (0x10UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_3 (0x08UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_2 (0x04UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_1 (0x02UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_0 (0x01UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3 FMC_PMEM_MEMWAIT3_Msk#define FMC_PMEM_MEMWAIT3_Msk (0xFFUL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_Pos (8U)#define FMC_PMEM_MEMSET3_7 (0x80UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_6 (0x40UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_5 (0x20UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_4 (0x10UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_3 (0x08UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_2 (0x04UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_1 (0x02UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_0 (0x01UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3 FMC_PMEM_MEMSET3_Msk#define FMC_PMEM_MEMSET3_Msk (0xFFUL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_Pos (0U)#define FMC_SR_FEMPT FMC_SR_FEMPT_Msk#define FMC_SR_FEMPT_Msk (0x1UL << FMC_SR_FEMPT_Pos)#define FMC_SR_FEMPT_Pos (6U)#define FMC_SR_IFEN FMC_SR_IFEN_Msk#define FMC_SR_IFEN_Msk (0x1UL << FMC_SR_IFEN_Pos)#define FMC_SR_IFEN_Pos (5U)#define FMC_SR_ILEN FMC_SR_ILEN_Msk#define FMC_SR_ILEN_Msk (0x1UL << FMC_SR_ILEN_Pos)#define FMC_SR_ILEN_Pos (4U)#define FMC_SR_IREN FMC_SR_IREN_Msk#define FMC_SR_IREN_Msk (0x1UL << FMC_SR_IREN_Pos)#define FMC_SR_IREN_Pos (3U)#define FMC_SR_IFS FMC_SR_IFS_Msk#define FMC_SR_IFS_Msk (0x1UL << FMC_SR_IFS_Pos)#define FMC_SR_IFS_Pos (2U)#define FMC_SR_ILS FMC_SR_ILS_Msk#define FMC_SR_ILS_Msk (0x1UL << FMC_SR_ILS_Pos)#define FMC_SR_ILS_Pos (1U)#define FMC_SR_IRS FMC_SR_IRS_Msk#define FMC_SR_IRS_Msk (0x1UL << FMC_SR_IRS_Pos)#define FMC_SR_IRS_Pos (0U)#define FMC_PCR_ECCPS_2 (0x4UL << FMC_PCR_ECCPS_Pos)#define FMC_PCR_ECCPS_1 (0x2UL << FMC_PCR_ECCPS_Pos)#define FMC_PCR_ECCPS_0 (0x1UL << FMC_PCR_ECCPS_Pos)#define FMC_PCR_ECCPS FMC_PCR_ECCPS_Msk#define FMC_PCR_ECCPS_Msk (0x7UL << FMC_PCR_ECCPS_Pos)#define FMC_PCR_ECCPS_Pos (17U)#define FMC_PCR_TAR_3 (0x8UL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR_2 (0x4UL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR_1 (0x2UL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR_0 (0x1UL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR FMC_PCR_TAR_Msk#define FMC_PCR_TAR_Msk (0xFUL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR_Pos (13U)#define FMC_PCR_TCLR_3 (0x8UL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR_2 (0x4UL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR_1 (0x2UL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR_0 (0x1UL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR FMC_PCR_TCLR_Msk#define FMC_PCR_TCLR_Msk (0xFUL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR_Pos (9U)#define FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk#define FMC_PCR_ECCEN_Msk (0x1UL << FMC_PCR_ECCEN_Pos)#define FMC_PCR_ECCEN_Pos (6U)#define FMC_PCR_PWID_1 (0x2UL << FMC_PCR_PWID_Pos)#define FMC_PCR_PWID_0 (0x1UL << FMC_PCR_PWID_Pos)#define FMC_PCR_PWID FMC_PCR_PWID_Msk#define FMC_PCR_PWID_Msk (0x3UL << FMC_PCR_PWID_Pos)#define FMC_PCR_PWID_Pos (4U)#define FMC_PCR_PTYP FMC_PCR_PTYP_Msk#define FMC_PCR_PTYP_Msk (0x1UL << FMC_PCR_PTYP_Pos)#define FMC_PCR_PTYP_Pos (3U)#define FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk#define FMC_PCR_PBKEN_Msk (0x1UL << FMC_PCR_PBKEN_Pos)#define FMC_PCR_PBKEN_Pos (2U)#define FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk#define FMC_PCR_PWAITEN_Msk (0x1UL << FMC_PCR_PWAITEN_Pos)#define FMC_PCR_PWAITEN_Pos (1U)#define FMC_BWTR4_ACCMOD_1 (0x2UL << FMC_BWTR4_ACCMOD_Pos)#define FMC_BWTR4_ACCMOD_0 (0x1UL << FMC_BWTR4_ACCMOD_Pos)#define FMC_BWTR4_ACCMOD FMC_BWTR4_ACCMOD_Msk#define FMC_BWTR4_ACCMOD_Msk (0x3UL << FMC_BWTR4_ACCMOD_Pos)#define FMC_BWTR4_ACCMOD_Pos (28U)#define FMC_BWTR4_BUSTURN_3 (0x8UL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN_2 (0x4UL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN_1 (0x2UL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN_0 (0x1UL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN FMC_BWTR4_BUSTURN_Msk#define FMC_BWTR4_BUSTURN_Msk (0xFUL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN_Pos (16U)#define FMC_BWTR4_DATAST_7 (0x80UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_6 (0x40UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_5 (0x20UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_4 (0x10UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_3 (0x08UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_2 (0x04UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_1 (0x02UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_0 (0x01UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST FMC_BWTR4_DATAST_Msk#define FMC_BWTR4_DATAST_Msk (0xFFUL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_Pos (8U)#define FMC_BWTR4_ADDHLD_3 (0x8UL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD_2 (0x4UL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD_1 (0x2UL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD_0 (0x1UL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD FMC_BWTR4_ADDHLD_Msk#define FMC_BWTR4_ADDHLD_Msk (0xFUL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD_Pos (4U)#define FMC_BWTR4_ADDSET_3 (0x8UL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET_2 (0x4UL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET_1 (0x2UL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET_0 (0x1UL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET FMC_BWTR4_ADDSET_Msk#define FMC_BWTR4_ADDSET_Msk (0xFUL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET_Pos (0U)#define FMC_BWTR3_ACCMOD_1 (0x2UL << FMC_BWTR3_ACCMOD_Pos)#define FMC_BWTR3_ACCMOD_0 (0x1UL << FMC_BWTR3_ACCMOD_Pos)#define FMC_BWTR3_ACCMOD FMC_BWTR3_ACCMOD_Msk#define FMC_BWTR3_ACCMOD_Msk (0x3UL << FMC_BWTR3_ACCMOD_Pos)#define FMC_BWTR3_ACCMOD_Pos (28U)#define FMC_BWTR3_BUSTURN_3 (0x8UL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN_2 (0x4UL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN_1 (0x2UL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN_0 (0x1UL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN FMC_BWTR3_BUSTURN_Msk#define FMC_BWTR3_BUSTURN_Msk (0xFUL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN_Pos (16U)#define FMC_BWTR3_DATAST_7 (0x80UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_6 (0x40UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_5 (0x20UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_4 (0x10UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_3 (0x08UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_2 (0x04UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_1 (0x02UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_0 (0x01UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST FMC_BWTR3_DATAST_Msk#define FMC_BWTR3_DATAST_Msk (0xFFUL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_Pos (8U)#define FMC_BWTR3_ADDHLD_3 (0x8UL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD_2 (0x4UL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD_1 (0x2UL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD_0 (0x1UL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD FMC_BWTR3_ADDHLD_Msk#define FMC_BWTR3_ADDHLD_Msk (0xFUL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD_Pos (4U)#define FMC_BWTR3_ADDSET_3 (0x8UL << FMC_BWTR3_ADDSET_Pos)#define FMC_BWTR3_ADDSET_2 (0x4UL << FMC_BWTR3_ADDSET_Pos)#define FMC_BWTR3_ADDSET_1 (0x2UL << FMC_BWTR3_ADDSET_Pos)#define FMC_BWTR3_ADDSET_0 (0x1UL << FMC_BWTR3_ADDSET_Pos)#define FMC_BWTR3_ADDSET FMC_BWTR3_ADDSET_Msk#define FMC_BWTR3_ADDSET_Msk (0xFUL << FMC_BWTR3_ADDSET_Pos)#define FMC_BWTR3_ADDSET_Pos (0U)#define FMC_BWTR2_ACCMOD_1 (0x2UL << FMC_BWTR2_ACCMOD_Pos)#define FMC_BWTR2_ACCMOD_0 (0x1UL << FMC_BWTR2_ACCMOD_Pos)#define FMC_BWTR2_ACCMOD FMC_BWTR2_ACCMOD_Msk#define FMC_BWTR2_ACCMOD_Msk (0x3UL << FMC_BWTR2_ACCMOD_Pos)#define FMC_BWTR2_ACCMOD_Pos (28U)#define FMC_BWTR2_BUSTURN_3 (0x8UL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN_2 (0x4UL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN_1 (0x2UL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN_0 (0x1UL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN FMC_BWTR2_BUSTURN_Msk#define FMC_BWTR2_BUSTURN_Msk (0xFUL << FMC_BWTR2_BUSTURN_Pos)#define FMC_BWTR2_BUSTURN_Pos (16U)#define FMC_BWTR2_DATAST_7 (0x80UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_6 (0x40UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_5 (0x20UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_4 (0x10UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_3 (0x08UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_2 (0x04UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_1 (0x02UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_0 (0x01UL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST FMC_BWTR2_DATAST_Msk#define FMC_BWTR2_DATAST_Msk (0xFFUL << FMC_BWTR2_DATAST_Pos)#define FMC_BWTR2_DATAST_Pos (8U)#define FMC_BWTR2_ADDHLD_3 (0x8UL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD_2 (0x4UL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD_1 (0x2UL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD_0 (0x1UL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD FMC_BWTR2_ADDHLD_Msk#define FMC_BWTR2_ADDHLD_Msk (0xFUL << FMC_BWTR2_ADDHLD_Pos)#define FMC_BWTR2_ADDHLD_Pos (4U)#define FMC_BWTR2_ADDSET_3 (0x8UL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET_2 (0x4UL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET_1 (0x2UL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET_0 (0x1UL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET FMC_BWTR2_ADDSET_Msk#define FMC_BWTR2_ADDSET_Msk (0xFUL << FMC_BWTR2_ADDSET_Pos)#define FMC_BWTR2_ADDSET_Pos (0U)#define FMC_BWTR1_ACCMOD_1 (0x2UL << FMC_BWTR1_ACCMOD_Pos)#define FMC_BWTR1_ACCMOD_0 (0x1UL << FMC_BWTR1_ACCMOD_Pos)#define FMC_BWTR1_ACCMOD FMC_BWTR1_ACCMOD_Msk#define FMC_BWTR1_ACCMOD_Msk (0x3UL << FMC_BWTR1_ACCMOD_Pos)#define FMC_BWTR1_ACCMOD_Pos (28U)#define FMC_BWTR1_BUSTURN_3 (0x8UL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN_2 (0x4UL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN_1 (0x2UL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN_0 (0x1UL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN FMC_BWTR1_BUSTURN_Msk#define FMC_BWTR1_BUSTURN_Msk (0xFUL << FMC_BWTR1_BUSTURN_Pos)#define FMC_BWTR1_BUSTURN_Pos (16U)#define FMC_BWTR1_DATAST_7 (0x80UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_6 (0x40UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_5 (0x20UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_4 (0x10UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_3 (0x08UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_2 (0x04UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_1 (0x02UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_0 (0x01UL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST FMC_BWTR1_DATAST_Msk#define FMC_BWTR1_DATAST_Msk (0xFFUL << FMC_BWTR1_DATAST_Pos)#define FMC_BWTR1_DATAST_Pos (8U)#define FMC_BWTR1_ADDHLD_3 (0x8UL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD_2 (0x4UL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD_1 (0x2UL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD_0 (0x1UL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD FMC_BWTR1_ADDHLD_Msk#define FMC_BWTR1_ADDHLD_Msk (0xFUL << FMC_BWTR1_ADDHLD_Pos)#define FMC_BWTR1_ADDHLD_Pos (4U)#define FMC_BWTR1_ADDSET_3 (0x8UL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET_2 (0x4UL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET_1 (0x2UL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET_0 (0x1UL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET FMC_BWTR1_ADDSET_Msk#define FMC_BWTR1_ADDSET_Msk (0xFUL << FMC_BWTR1_ADDSET_Pos)#define FMC_BWTR1_ADDSET_Pos (0U)#define FMC_BTR4_ACCMOD_1 (0x2UL << FMC_BTR4_ACCMOD_Pos)#define FMC_BTR4_ACCMOD_0 (0x1UL << FMC_BTR4_ACCMOD_Pos)#define FMC_BTR4_ACCMOD FMC_BTR4_ACCMOD_Msk#define FMC_BTR4_ACCMOD_Msk (0x3UL << FMC_BTR4_ACCMOD_Pos)#define FMC_BTR4_ACCMOD_Pos (28U)#define FMC_BTR4_DATLAT_3 (0x8UL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT_2 (0x4UL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT_1 (0x2UL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT_0 (0x1UL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT FMC_BTR4_DATLAT_Msk#define FMC_BTR4_DATLAT_Msk (0xFUL << FMC_BTR4_DATLAT_Pos)#define FMC_BTR4_DATLAT_Pos (24U)#define FMC_BTR4_CLKDIV_3 (0x8UL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV_2 (0x4UL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV_1 (0x2UL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV_0 (0x1UL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV FMC_BTR4_CLKDIV_Msk#define FMC_BTR4_CLKDIV_Msk (0xFUL << FMC_BTR4_CLKDIV_Pos)#define FMC_BTR4_CLKDIV_Pos (20U)#define FMC_BTR4_BUSTURN_3 (0x8UL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN_2 (0x4UL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN_1 (0x2UL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN_0 (0x1UL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN FMC_BTR4_BUSTURN_Msk#define FMC_BTR4_BUSTURN_Msk (0xFUL << FMC_BTR4_BUSTURN_Pos)#define FMC_BTR4_BUSTURN_Pos (16U)#define FMC_BTR4_DATAST_7 (0x80UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_6 (0x40UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_5 (0x20UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_4 (0x10UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_3 (0x08UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_2 (0x04UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_1 (0x02UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_0 (0x01UL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST FMC_BTR4_DATAST_Msk#define FMC_BTR4_DATAST_Msk (0xFFUL << FMC_BTR4_DATAST_Pos)#define FMC_BTR4_DATAST_Pos (8U)#define FMC_BTR4_ADDHLD_3 (0x8UL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD_2 (0x4UL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD_1 (0x2UL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD_0 (0x1UL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD FMC_BTR4_ADDHLD_Msk#define FMC_BTR4_ADDHLD_Msk (0xFUL << FMC_BTR4_ADDHLD_Pos)#define FMC_BTR4_ADDHLD_Pos (4U)#define FMC_BTR4_ADDSET_3 (0x8UL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET_2 (0x4UL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET_1 (0x2UL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET_0 (0x1UL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET FMC_BTR4_ADDSET_Msk#define FMC_BTR4_ADDSET_Msk (0xFUL << FMC_BTR4_ADDSET_Pos)#define FMC_BTR4_ADDSET_Pos (0U)#define FMC_BTR3_ACCMOD_1 (0x2UL << FMC_BTR3_ACCMOD_Pos)#define FMC_BTR3_ACCMOD_0 (0x1UL << FMC_BTR3_ACCMOD_Pos)#define FMC_BTR3_ACCMOD FMC_BTR3_ACCMOD_Msk#define FMC_BTR3_ACCMOD_Msk (0x3UL << FMC_BTR3_ACCMOD_Pos)#define FMC_BTR3_ACCMOD_Pos (28U)#define FMC_BTR3_DATLAT_3 (0x8UL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT_2 (0x4UL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT_1 (0x2UL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT_0 (0x1UL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT FMC_BTR3_DATLAT_Msk#define FMC_BTR3_DATLAT_Msk (0xFUL << FMC_BTR3_DATLAT_Pos)#define FMC_BTR3_DATLAT_Pos (24U)#define FMC_BTR3_CLKDIV_3 (0x8UL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV_2 (0x4UL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV_1 (0x2UL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV_0 (0x1UL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV FMC_BTR3_CLKDIV_Msk#define FMC_BTR3_CLKDIV_Msk (0xFUL << FMC_BTR3_CLKDIV_Pos)#define FMC_BTR3_CLKDIV_Pos (20U)#define FMC_BTR3_BUSTURN_3 (0x8UL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN_2 (0x4UL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN_1 (0x2UL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN_0 (0x1UL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN FMC_BTR3_BUSTURN_Msk#define FMC_BTR3_BUSTURN_Msk (0xFUL << FMC_BTR3_BUSTURN_Pos)#define FMC_BTR3_BUSTURN_Pos (16U)#define FMC_BTR3_DATAST_7 (0x80UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_6 (0x40UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_5 (0x20UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_4 (0x10UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_3 (0x08UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_2 (0x04UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_1 (0x02UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_0 (0x01UL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST FMC_BTR3_DATAST_Msk#define FMC_BTR3_DATAST_Msk (0xFFUL << FMC_BTR3_DATAST_Pos)#define FMC_BTR3_DATAST_Pos (8U)#define FMC_BTR3_ADDHLD_3 (0x8UL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD_2 (0x4UL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD_1 (0x2UL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD_0 (0x1UL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD FMC_BTR3_ADDHLD_Msk#define FMC_BTR3_ADDHLD_Msk (0xFUL << FMC_BTR3_ADDHLD_Pos)#define FMC_BTR3_ADDHLD_Pos (4U)#define FMC_BTR3_ADDSET_3 (0x8UL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET_2 (0x4UL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET_1 (0x2UL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET_0 (0x1UL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET FMC_BTR3_ADDSET_Msk#define FMC_BTR3_ADDSET_Msk (0xFUL << FMC_BTR3_ADDSET_Pos)#define FMC_BTR3_ADDSET_Pos (0U)#define FMC_BTR2_ACCMOD_1 (0x2UL << FMC_BTR2_ACCMOD_Pos)#define FMC_BTR2_ACCMOD_0 (0x1UL << FMC_BTR2_ACCMOD_Pos)#define FMC_BTR2_ACCMOD FMC_BTR2_ACCMOD_Msk#define FMC_BTR2_ACCMOD_Msk (0x3UL << FMC_BTR2_ACCMOD_Pos)#define FMC_BTR2_ACCMOD_Pos (28U)#define FMC_BTR2_DATLAT_3 (0x8UL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT_2 (0x4UL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT_1 (0x2UL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT_0 (0x1UL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT FMC_BTR2_DATLAT_Msk#define FMC_BTR2_DATLAT_Msk (0xFUL << FMC_BTR2_DATLAT_Pos)#define FMC_BTR2_DATLAT_Pos (24U)#define FMC_BTR2_CLKDIV_3 (0x8UL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV_2 (0x4UL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV_1 (0x2UL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV_0 (0x1UL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV FMC_BTR2_CLKDIV_Msk#define FMC_BTR2_CLKDIV_Msk (0xFUL << FMC_BTR2_CLKDIV_Pos)#define FMC_BTR2_CLKDIV_Pos (20U)#define FMC_BTR2_BUSTURN_3 (0x8UL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN_2 (0x4UL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN_1 (0x2UL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN_0 (0x1UL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN FMC_BTR2_BUSTURN_Msk#define FMC_BTR2_BUSTURN_Msk (0xFUL << FMC_BTR2_BUSTURN_Pos)#define FMC_BTR2_BUSTURN_Pos (16U)#define FMC_BTR2_DATAST_7 (0x80UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_6 (0x40UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_5 (0x20UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_4 (0x10UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_3 (0x08UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_2 (0x04UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_1 (0x02UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_0 (0x01UL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST FMC_BTR2_DATAST_Msk#define FMC_BTR2_DATAST_Msk (0xFFUL << FMC_BTR2_DATAST_Pos)#define FMC_BTR2_DATAST_Pos (8U)#define FMC_BTR2_ADDHLD_3 (0x8UL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD_2 (0x4UL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD_1 (0x2UL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD_0 (0x1UL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD FMC_BTR2_ADDHLD_Msk#define FMC_BTR2_ADDHLD_Msk (0xFUL << FMC_BTR2_ADDHLD_Pos)#define FMC_BTR2_ADDHLD_Pos (4U)#define FMC_BTR2_ADDSET_3 (0x8UL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET_2 (0x4UL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET_1 (0x2UL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET_0 (0x1UL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET FMC_BTR2_ADDSET_Msk#define FMC_BTR2_ADDSET_Msk (0xFUL << FMC_BTR2_ADDSET_Pos)#define FMC_BTR2_ADDSET_Pos (0U)#define FMC_BTR1_ACCMOD_1 (0x2UL << FMC_BTR1_ACCMOD_Pos)#define FMC_BTR1_ACCMOD_0 (0x1UL << FMC_BTR1_ACCMOD_Pos)#define FMC_BTR1_ACCMOD FMC_BTR1_ACCMOD_Msk#define FMC_BTR1_ACCMOD_Msk (0x3UL << FMC_BTR1_ACCMOD_Pos)#define FMC_BTR1_ACCMOD_Pos (28U)#define FMC_BTR1_DATLAT_3 (0x8UL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT_2 (0x4UL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT_1 (0x2UL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT_0 (0x1UL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT FMC_BTR1_DATLAT_Msk#define FMC_BTR1_DATLAT_Msk (0xFUL << FMC_BTR1_DATLAT_Pos)#define FMC_BTR1_DATLAT_Pos (24U)#define FMC_BTR1_CLKDIV_3 (0x8UL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV_2 (0x4UL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV_1 (0x2UL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV_0 (0x1UL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV FMC_BTR1_CLKDIV_Msk#define FMC_BTR1_CLKDIV_Msk (0xFUL << FMC_BTR1_CLKDIV_Pos)#define FMC_BTR1_CLKDIV_Pos (20U)#define FMC_BTR1_BUSTURN_3 (0x8UL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN_2 (0x4UL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN_1 (0x2UL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN_0 (0x1UL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN FMC_BTR1_BUSTURN_Msk#define FMC_BTR1_BUSTURN_Msk (0xFUL << FMC_BTR1_BUSTURN_Pos)#define FMC_BTR1_BUSTURN_Pos (16U)#define FMC_BTR1_DATAST_7 (0x80UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_6 (0x40UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_5 (0x20UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_4 (0x10UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_3 (0x08UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_2 (0x04UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_1 (0x02UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_0 (0x01UL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST FMC_BTR1_DATAST_Msk#define FMC_BTR1_DATAST_Msk (0xFFUL << FMC_BTR1_DATAST_Pos)#define FMC_BTR1_DATAST_Pos (8U)#define FMC_BTR1_ADDHLD_3 (0x8UL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD_2 (0x4UL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD_1 (0x2UL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD_0 (0x1UL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD FMC_BTR1_ADDHLD_Msk#define FMC_BTR1_ADDHLD_Msk (0xFUL << FMC_BTR1_ADDHLD_Pos)#define FMC_BTR1_ADDHLD_Pos (4U)#define FMC_BTR1_ADDSET_3 (0x8UL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET_2 (0x4UL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET_1 (0x2UL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET_0 (0x1UL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET FMC_BTR1_ADDSET_Msk#define FMC_BTR1_ADDSET_Msk (0xFUL << FMC_BTR1_ADDSET_Pos)#define FMC_BTR1_ADDSET_Pos (0U)#define FMC_BCR4_CBURSTRW FMC_BCR4_CBURSTRW_Msk#define FMC_BCR4_CBURSTRW_Msk (0x1UL << FMC_BCR4_CBURSTRW_Pos)#define FMC_BCR4_CBURSTRW_Pos (19U)#define FMC_BCR4_CPSIZE_2 (0x4UL << FMC_BCR4_CPSIZE_Pos)#define FMC_BCR4_CPSIZE_1 (0x2UL << FMC_BCR4_CPSIZE_Pos)#define FMC_BCR4_CPSIZE_0 (0x1UL << FMC_BCR4_CPSIZE_Pos)#define FMC_BCR4_CPSIZE FMC_BCR4_CPSIZE_Msk#define FMC_BCR4_CPSIZE_Msk (0x7UL << FMC_BCR4_CPSIZE_Pos)#define FMC_BCR4_CPSIZE_Pos (16U)#define FMC_BCR4_ASYNCWAIT FMC_BCR4_ASYNCWAIT_Msk#define FMC_BCR4_ASYNCWAIT_Msk (0x1UL << FMC_BCR4_ASYNCWAIT_Pos)#define FMC_BCR4_ASYNCWAIT_Pos (15U)#define FMC_BCR4_EXTMOD FMC_BCR4_EXTMOD_Msk#define FMC_BCR4_EXTMOD_Msk (0x1UL << FMC_BCR4_EXTMOD_Pos)#define FMC_BCR4_EXTMOD_Pos (14U)#define FMC_BCR4_WAITEN FMC_BCR4_WAITEN_Msk#define FMC_BCR4_WAITEN_Msk (0x1UL << FMC_BCR4_WAITEN_Pos)#define FMC_BCR4_WAITEN_Pos (13U)#define FMC_BCR4_WREN FMC_BCR4_WREN_Msk#define FMC_BCR4_WREN_Msk (0x1UL << FMC_BCR4_WREN_Pos)#define FMC_BCR4_WREN_Pos (12U)#define FMC_BCR4_WAITCFG FMC_BCR4_WAITCFG_Msk#define FMC_BCR4_WAITCFG_Msk (0x1UL << FMC_BCR4_WAITCFG_Pos)#define FMC_BCR4_WAITCFG_Pos (11U)#define FMC_BCR4_WRAPMOD FMC_BCR4_WRAPMOD_Msk#define FMC_BCR4_WRAPMOD_Msk (0x1UL << FMC_BCR4_WRAPMOD_Pos)#define FMC_BCR4_WRAPMOD_Pos (10U)#define FMC_BCR4_WAITPOL FMC_BCR4_WAITPOL_Msk#define FMC_BCR4_WAITPOL_Msk (0x1UL << FMC_BCR4_WAITPOL_Pos)#define FMC_BCR4_WAITPOL_Pos (9U)#define FMC_BCR4_BURSTEN FMC_BCR4_BURSTEN_Msk#define FMC_BCR4_BURSTEN_Msk (0x1UL << FMC_BCR4_BURSTEN_Pos)#define FMC_BCR4_BURSTEN_Pos (8U)#define FMC_BCR4_FACCEN FMC_BCR4_FACCEN_Msk#define FMC_BCR4_FACCEN_Msk (0x1UL << FMC_BCR4_FACCEN_Pos)#define FMC_BCR4_FACCEN_Pos (6U)#define FMC_BCR4_MWID_1 (0x2UL << FMC_BCR4_MWID_Pos)#define FMC_BCR4_MWID_0 (0x1UL << FMC_BCR4_MWID_Pos)#define FMC_BCR4_MWID FMC_BCR4_MWID_Msk#define FMC_BCR4_MWID_Msk (0x3UL << FMC_BCR4_MWID_Pos)#define FMC_BCR4_MWID_Pos (4U)#define FMC_BCR4_MTYP_1 (0x2UL << FMC_BCR4_MTYP_Pos)#define FMC_BCR4_MTYP_0 (0x1UL << FMC_BCR4_MTYP_Pos)#define FMC_BCR4_MTYP FMC_BCR4_MTYP_Msk#define FMC_BCR4_MTYP_Msk (0x3UL << FMC_BCR4_MTYP_Pos)#define FMC_BCR4_MTYP_Pos (2U)#define FMC_BCR4_MUXEN FMC_BCR4_MUXEN_Msk#define FMC_BCR4_MUXEN_Msk (0x1UL << FMC_BCR4_MUXEN_Pos)#define FMC_BCR4_MUXEN_Pos (1U)#define FMC_BCR4_MBKEN FMC_BCR4_MBKEN_Msk#define FMC_BCR4_MBKEN_Msk (0x1UL << FMC_BCR4_MBKEN_Pos)#define FMC_BCR4_MBKEN_Pos (0U)#define FMC_BCR3_CBURSTRW FMC_BCR3_CBURSTRW_Msk#define FMC_BCR3_CBURSTRW_Msk (0x1UL << FMC_BCR3_CBURSTRW_Pos)#define FMC_BCR3_CBURSTRW_Pos (19U)#define FMC_BCR3_CPSIZE_2 (0x4UL << FMC_BCR3_CPSIZE_Pos)#define FMC_BCR3_CPSIZE_1 (0x2UL << FMC_BCR3_CPSIZE_Pos)#define FMC_BCR3_CPSIZE_0 (0x1UL << FMC_BCR3_CPSIZE_Pos)#define FMC_BCR3_CPSIZE FMC_BCR3_CPSIZE_Msk#define FMC_BCR3_CPSIZE_Msk (0x7UL << FMC_BCR3_CPSIZE_Pos)#define FMC_BCR3_CPSIZE_Pos (16U)#define FMC_BCR3_ASYNCWAIT FMC_BCR3_ASYNCWAIT_Msk#define FMC_BCR3_ASYNCWAIT_Msk (0x1UL << FMC_BCR3_ASYNCWAIT_Pos)#define FMC_BCR3_ASYNCWAIT_Pos (15U)#define FMC_BCR3_EXTMOD FMC_BCR3_EXTMOD_Msk#define FMC_BCR3_EXTMOD_Msk (0x1UL << FMC_BCR3_EXTMOD_Pos)#define FMC_BCR3_EXTMOD_Pos (14U)#define FMC_BCR3_WAITEN FMC_BCR3_WAITEN_Msk#define FMC_BCR3_WAITEN_Msk (0x1UL << FMC_BCR3_WAITEN_Pos)#define FMC_BCR3_WAITEN_Pos (13U)#define FMC_BCR3_WREN FMC_BCR3_WREN_Msk#define FMC_BCR3_WREN_Msk (0x1UL << FMC_BCR3_WREN_Pos)#define FMC_BCR3_WREN_Pos (12U)#define FMC_BCR3_WAITCFG FMC_BCR3_WAITCFG_Msk#define FMC_BCR3_WAITCFG_Msk (0x1UL << FMC_BCR3_WAITCFG_Pos)#define FMC_BCR3_WAITCFG_Pos (11U)#define FMC_BCR3_WRAPMOD FMC_BCR3_WRAPMOD_Msk#define FMC_BCR3_WRAPMOD_Msk (0x1UL << FMC_BCR3_WRAPMOD_Pos)#define FMC_BCR3_WRAPMOD_Pos (10U)#define FMC_BCR3_WAITPOL FMC_BCR3_WAITPOL_Msk#define FMC_BCR3_WAITPOL_Msk (0x1UL << FMC_BCR3_WAITPOL_Pos)#define FMC_BCR3_WAITPOL_Pos (9U)#define FMC_BCR3_BURSTEN FMC_BCR3_BURSTEN_Msk#define FMC_BCR3_BURSTEN_Msk (0x1UL << FMC_BCR3_BURSTEN_Pos)#define FMC_BCR3_BURSTEN_Pos (8U)#define FMC_BCR3_FACCEN FMC_BCR3_FACCEN_Msk#define FMC_BCR3_FACCEN_Msk (0x1UL << FMC_BCR3_FACCEN_Pos)#define FMC_BCR3_FACCEN_Pos (6U)#define FMC_BCR3_MWID_1 (0x2UL << FMC_BCR3_MWID_Pos)#define FMC_BCR3_MWID_0 (0x1UL << FMC_BCR3_MWID_Pos)#define FMC_BCR3_MWID FMC_BCR3_MWID_Msk#define FMC_BCR3_MWID_Msk (0x3UL << FMC_BCR3_MWID_Pos)#define FMC_BCR3_MWID_Pos (4U)#define FMC_BCR3_MTYP_1 (0x2UL << FMC_BCR3_MTYP_Pos)#define FMC_BCR3_MTYP_0 (0x1UL << FMC_BCR3_MTYP_Pos)#define FMC_BCR3_MTYP FMC_BCR3_MTYP_Msk#define FMC_BCR3_MTYP_Msk (0x3UL << FMC_BCR3_MTYP_Pos)#define FMC_BCR3_MTYP_Pos (2U)#define FMC_BCR3_MUXEN FMC_BCR3_MUXEN_Msk#define FMC_BCR3_MUXEN_Msk (0x1UL << FMC_BCR3_MUXEN_Pos)#define FMC_BCR3_MUXEN_Pos (1U)#define FMC_BCR3_MBKEN FMC_BCR3_MBKEN_Msk#define FMC_BCR3_MBKEN_Msk (0x1UL << FMC_BCR3_MBKEN_Pos)#define FMC_BCR3_MBKEN_Pos (0U)#define FMC_BCR2_CBURSTRW FMC_BCR2_CBURSTRW_Msk#define FMC_BCR2_CBURSTRW_Msk (0x1UL << FMC_BCR2_CBURSTRW_Pos)#define FMC_BCR2_CBURSTRW_Pos (19U)#define FMC_BCR2_CPSIZE_2 (0x4UL << FMC_BCR2_CPSIZE_Pos)#define FMC_BCR2_CPSIZE_1 (0x2UL << FMC_BCR2_CPSIZE_Pos)#define FMC_BCR2_CPSIZE_0 (0x1UL << FMC_BCR2_CPSIZE_Pos)#define FMC_BCR2_CPSIZE FMC_BCR2_CPSIZE_Msk#define FMC_BCR2_CPSIZE_Msk (0x7UL << FMC_BCR2_CPSIZE_Pos)#define FMC_BCR2_CPSIZE_Pos (16U)#define FMC_BCR2_ASYNCWAIT FMC_BCR2_ASYNCWAIT_Msk#define FMC_BCR2_ASYNCWAIT_Msk (0x1UL << FMC_BCR2_ASYNCWAIT_Pos)#define FMC_BCR2_ASYNCWAIT_Pos (15U)#define FMC_BCR2_EXTMOD FMC_BCR2_EXTMOD_Msk#define FMC_BCR2_EXTMOD_Msk (0x1UL << FMC_BCR2_EXTMOD_Pos)#define FMC_BCR2_EXTMOD_Pos (14U)#define FMC_BCR2_WAITEN FMC_BCR2_WAITEN_Msk#define FMC_BCR2_WAITEN_Msk (0x1UL << FMC_BCR2_WAITEN_Pos)#define FMC_BCR2_WAITEN_Pos (13U)#define FMC_BCR2_WREN FMC_BCR2_WREN_Msk#define FMC_BCR2_WREN_Msk (0x1UL << FMC_BCR2_WREN_Pos)#define FMC_BCR2_WREN_Pos (12U)#define FMC_BCR2_WAITCFG FMC_BCR2_WAITCFG_Msk#define FMC_BCR2_WAITCFG_Msk (0x1UL << FMC_BCR2_WAITCFG_Pos)#define FMC_BCR2_WAITCFG_Pos (11U)#define FMC_BCR2_WRAPMOD FMC_BCR2_WRAPMOD_Msk#define FMC_BCR2_WRAPMOD_Msk (0x1UL << FMC_BCR2_WRAPMOD_Pos)#define FMC_BCR2_WRAPMOD_Pos (10U)#define FMC_BCR2_WAITPOL FMC_BCR2_WAITPOL_Msk#define FMC_BCR2_WAITPOL_Msk (0x1UL << FMC_BCR2_WAITPOL_Pos)#define FMC_BCR2_WAITPOL_Pos (9U)#define FMC_BCR2_BURSTEN FMC_BCR2_BURSTEN_Msk#define FMC_BCR2_BURSTEN_Msk (0x1UL << FMC_BCR2_BURSTEN_Pos)#define FMC_BCR2_BURSTEN_Pos (8U)#define FMC_BCR2_FACCEN FMC_BCR2_FACCEN_Msk#define FMC_BCR2_FACCEN_Msk (0x1UL << FMC_BCR2_FACCEN_Pos)#define FMC_BCR2_FACCEN_Pos (6U)#define FMC_BCR2_MWID_1 (0x2UL << FMC_BCR2_MWID_Pos)#define FMC_BCR2_MWID_0 (0x1UL << FMC_BCR2_MWID_Pos)#define FMC_BCR2_MWID FMC_BCR2_MWID_Msk#define FMC_BCR2_MWID_Msk (0x3UL << FMC_BCR2_MWID_Pos)#define FMC_BCR2_MWID_Pos (4U)#define FMC_BCR2_MTYP_1 (0x2UL << FMC_BCR2_MTYP_Pos)#define FMC_BCR2_MTYP_0 (0x1UL << FMC_BCR2_MTYP_Pos)#define FMC_BCR2_MTYP FMC_BCR2_MTYP_Msk#define FMC_BCR2_MTYP_Msk (0x3UL << FMC_BCR2_MTYP_Pos)#define FMC_BCR2_MTYP_Pos (2U)#define FMC_BCR2_MUXEN FMC_BCR2_MUXEN_Msk#define FMC_BCR2_MUXEN_Msk (0x1UL << FMC_BCR2_MUXEN_Pos)#define FMC_BCR2_MUXEN_Pos (1U)#define FMC_BCR2_MBKEN FMC_BCR2_MBKEN_Msk#define FMC_BCR2_MBKEN_Msk (0x1UL << FMC_BCR2_MBKEN_Pos)#define FMC_BCR2_MBKEN_Pos (0U)#define FMC_BCR1_WFDIS FMC_BCR1_WFDIS_Msk#define FMC_BCR1_WFDIS_Msk (0x1UL << FMC_BCR1_WFDIS_Pos)#define FMC_BCR1_WFDIS_Pos (21U)#define FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk#define FMC_BCR1_CCLKEN_Msk (0x1UL << FMC_BCR1_CCLKEN_Pos)#define FMC_BCR1_CCLKEN_Pos (20U)#define FMC_BCR1_CBURSTRW FMC_BCR1_CBURSTRW_Msk#define FMC_BCR1_CBURSTRW_Msk (0x1UL << FMC_BCR1_CBURSTRW_Pos)#define FMC_BCR1_CBURSTRW_Pos (19U)#define FMC_BCR1_CPSIZE_2 (0x4UL << FMC_BCR1_CPSIZE_Pos)#define FMC_BCR1_CPSIZE_1 (0x2UL << FMC_BCR1_CPSIZE_Pos)#define FMC_BCR1_CPSIZE_0 (0x1UL << FMC_BCR1_CPSIZE_Pos)#define FMC_BCR1_CPSIZE FMC_BCR1_CPSIZE_Msk#define FMC_BCR1_CPSIZE_Msk (0x7UL << FMC_BCR1_CPSIZE_Pos)#define FMC_BCR1_CPSIZE_Pos (16U)#define FMC_BCR1_ASYNCWAIT FMC_BCR1_ASYNCWAIT_Msk#define FMC_BCR1_ASYNCWAIT_Msk (0x1UL << FMC_BCR1_ASYNCWAIT_Pos)#define FMC_BCR1_ASYNCWAIT_Pos (15U)#define FMC_BCR1_EXTMOD FMC_BCR1_EXTMOD_Msk#define FMC_BCR1_EXTMOD_Msk (0x1UL << FMC_BCR1_EXTMOD_Pos)#define FMC_BCR1_EXTMOD_Pos (14U)#define FMC_BCR1_WAITEN FMC_BCR1_WAITEN_Msk#define FMC_BCR1_WAITEN_Msk (0x1UL << FMC_BCR1_WAITEN_Pos)#define FMC_BCR1_WAITEN_Pos (13U)#define FMC_BCR1_WREN FMC_BCR1_WREN_Msk#define FMC_BCR1_WREN_Msk (0x1UL << FMC_BCR1_WREN_Pos)#define FMC_BCR1_WREN_Pos (12U)#define FMC_BCR1_WAITCFG FMC_BCR1_WAITCFG_Msk#define FMC_BCR1_WAITCFG_Msk (0x1UL << FMC_BCR1_WAITCFG_Pos)#define FMC_BCR1_WAITCFG_Pos (11U)#define FMC_BCR1_WRAPMOD FMC_BCR1_WRAPMOD_Msk#define FMC_BCR1_WRAPMOD_Msk (0x1UL << FMC_BCR1_WRAPMOD_Pos)#define FMC_BCR1_WRAPMOD_Pos (10U)#define FMC_BCR1_WAITPOL FMC_BCR1_WAITPOL_Msk#define FMC_BCR1_WAITPOL_Msk (0x1UL << FMC_BCR1_WAITPOL_Pos)#define FMC_BCR1_WAITPOL_Pos (9U)#define FMC_BCR1_BURSTEN FMC_BCR1_BURSTEN_Msk#define FMC_BCR1_BURSTEN_Msk (0x1UL << FMC_BCR1_BURSTEN_Pos)#define FMC_BCR1_BURSTEN_Pos (8U)#define FMC_BCR1_FACCEN FMC_BCR1_FACCEN_Msk#define FMC_BCR1_FACCEN_Msk (0x1UL << FMC_BCR1_FACCEN_Pos)#define FMC_BCR1_FACCEN_Pos (6U)#define FMC_BCR1_MWID_1 (0x2UL << FMC_BCR1_MWID_Pos)#define FMC_BCR1_MWID_0 (0x1UL << FMC_BCR1_MWID_Pos)#define FMC_BCR1_MWID FMC_BCR1_MWID_Msk#define FMC_BCR1_MWID_Msk (0x3UL << FMC_BCR1_MWID_Pos)#define FMC_BCR1_MWID_Pos (4U)#define FMC_BCR1_MTYP_1 (0x2UL << FMC_BCR1_MTYP_Pos)#define FMC_BCR1_MTYP_0 (0x1UL << FMC_BCR1_MTYP_Pos)#define FMC_BCR1_MTYP FMC_BCR1_MTYP_Msk#define FMC_BCR1_MTYP_Msk (0x3UL << FMC_BCR1_MTYP_Pos)#define FMC_BCR1_MTYP_Pos (2U)#define FMC_BCR1_MUXEN FMC_BCR1_MUXEN_Msk#define FMC_BCR1_MUXEN_Msk (0x1UL << FMC_BCR1_MUXEN_Pos)#define FMC_BCR1_MUXEN_Pos (1U)#define FMC_BCR1_MBKEN FMC_BCR1_MBKEN_Msk#define FMC_BCR1_MBKEN_Msk (0x1UL << FMC_BCR1_MBKEN_Pos)#define FMC_BCR1_MBKEN_Pos (0U)#define FLASH_OPTCR1_BOOT_ADD1 FLASH_OPTCR1_BOOT_ADD1_Msk#define FLASH_OPTCR1_BOOT_ADD1_Msk (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD1_Pos)#define FLASH_OPTCR1_BOOT_ADD1_Pos (16U)#define FLASH_OPTCR1_BOOT_ADD0 FLASH_OPTCR1_BOOT_ADD0_Msk#define FLASH_OPTCR1_BOOT_ADD0_Msk (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD0_Pos)#define FLASH_OPTCR1_BOOT_ADD0_Pos (0U)#define FLASH_OPTCR_IWDG_STOP FLASH_OPTCR_IWDG_STOP_Msk#define FLASH_OPTCR_IWDG_STOP_Msk (0x1UL << FLASH_OPTCR_IWDG_STOP_Pos)#define FLASH_OPTCR_IWDG_STOP_Pos (31U)#define FLASH_OPTCR_IWDG_STDBY FLASH_OPTCR_IWDG_STDBY_Msk#define FLASH_OPTCR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTCR_IWDG_STDBY_Pos)#define FLASH_OPTCR_IWDG_STDBY_Pos (30U)#define FLASH_OPTCR_nDBANK FLASH_OPTCR_nDBANK_Msk#define FLASH_OPTCR_nDBANK_Msk (0x1UL << FLASH_OPTCR_nDBANK_Pos)#define FLASH_OPTCR_nDBANK_Pos (29U)#define FLASH_OPTCR_nDBOOT FLASH_OPTCR_nDBOOT_Msk#define FLASH_OPTCR_nDBOOT_Msk (0x1UL << FLASH_OPTCR_nDBOOT_Pos)#define FLASH_OPTCR_nDBOOT_Pos (28U)#define FLASH_OPTCR_nWRP_11 0x08000000U#define FLASH_OPTCR_nWRP_10 0x04000000U#define FLASH_OPTCR_nWRP_9 0x02000000U#define FLASH_OPTCR_nWRP_8 0x01000000U#define FLASH_OPTCR_nWRP_7 0x00800000U#define FLASH_OPTCR_nWRP_6 0x00400000U#define FLASH_OPTCR_nWRP_5 0x00200000U#define FLASH_OPTCR_nWRP_4 0x00100000U#define FLASH_OPTCR_nWRP_3 0x00080000U#define FLASH_OPTCR_nWRP_2 0x00040000U#define FLASH_OPTCR_nWRP_1 0x00020000U#define FLASH_OPTCR_nWRP_0 0x00010000U#define FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk#define FLASH_OPTCR_nWRP_Msk (0xFFFUL << FLASH_OPTCR_nWRP_Pos)#define FLASH_OPTCR_nWRP_Pos (16U)#define FLASH_OPTCR_RDP_7 (0x80UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_6 (0x40UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_5 (0x20UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_4 (0x10UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_3 (0x08UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_2 (0x04UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_1 (0x02UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_0 (0x01UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk#define FLASH_OPTCR_RDP_Msk (0xFFUL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_Pos (8U)#define FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk#define FLASH_OPTCR_nRST_STDBY_Msk (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)#define FLASH_OPTCR_nRST_STDBY_Pos (7U)#define FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk#define FLASH_OPTCR_nRST_STOP_Msk (0x1UL << FLASH_OPTCR_nRST_STOP_Pos)#define FLASH_OPTCR_nRST_STOP_Pos (6U)#define FLASH_OPTCR_IWDG_SW FLASH_OPTCR_IWDG_SW_Msk#define FLASH_OPTCR_IWDG_SW_Msk (0x1UL << FLASH_OPTCR_IWDG_SW_Pos)#define FLASH_OPTCR_IWDG_SW_Pos (5U)#define FLASH_OPTCR_WWDG_SW FLASH_OPTCR_WWDG_SW_Msk#define FLASH_OPTCR_WWDG_SW_Msk (0x1UL << FLASH_OPTCR_WWDG_SW_Pos)#define FLASH_OPTCR_WWDG_SW_Pos (4U)#define FLASH_OPTCR_BOR_LEV_1 (0x2UL << FLASH_OPTCR_BOR_LEV_Pos)#define FLASH_OPTCR_BOR_LEV_0 (0x1UL << FLASH_OPTCR_BOR_LEV_Pos)#define FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk#define FLASH_OPTCR_BOR_LEV_Msk (0x3UL << FLASH_OPTCR_BOR_LEV_Pos)#define FLASH_OPTCR_BOR_LEV_Pos (2U)#define FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk#define FLASH_OPTCR_OPTSTRT_Msk (0x1UL << FLASH_OPTCR_OPTSTRT_Pos)#define FLASH_OPTCR_OPTSTRT_Pos (1U)#define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk#define FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)#define FLASH_OPTCR_OPTLOCK_Pos (0U)#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos)#define FLASH_CR_LOCK_Pos (31U)#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos)#define FLASH_CR_ERRIE_Pos (25U)#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos)#define FLASH_CR_EOPIE_Pos (24U)#define FLASH_CR_STRT FLASH_CR_STRT_Msk#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos)#define FLASH_CR_STRT_Pos (16U)#define FLASH_CR_MER2 FLASH_CR_MER2_Msk#define FLASH_CR_MER2_Msk (0x1UL << FLASH_CR_MER2_Pos)#define FLASH_CR_MER2_Pos (15U)#define FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos)#define FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos)#define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk#define FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos)#define FLASH_CR_PSIZE_Pos (8U)#define FLASH_CR_SNB_4 0x00000080U#define FLASH_CR_SNB_3 0x00000040U#define FLASH_CR_SNB_2 0x00000020U#define FLASH_CR_SNB_1 0x00000010U#define FLASH_CR_SNB_0 0x00000008U#define FLASH_CR_SNB FLASH_CR_SNB_Msk#define FLASH_CR_SNB_Msk (0x1FUL << FLASH_CR_SNB_Pos)#define FLASH_CR_SNB_Pos (3U)#define FLASH_CR_MER1 FLASH_CR_MER#define FLASH_CR_MER FLASH_CR_MER_Msk#define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos)#define FLASH_CR_MER_Pos (2U)#define FLASH_CR_SER FLASH_CR_SER_Msk#define FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos)#define FLASH_CR_SER_Pos (1U)#define FLASH_CR_PG FLASH_CR_PG_Msk#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos)#define FLASH_CR_PG_Pos (0U)#define FLASH_SR_BSY FLASH_SR_BSY_Msk#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos)#define FLASH_SR_BSY_Pos (16U)#define FLASH_SR_ERSERR FLASH_SR_ERSERR_Msk#define FLASH_SR_ERSERR_Msk (0x1UL << FLASH_SR_ERSERR_Pos)#define FLASH_SR_ERSERR_Pos (7U)#define FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk#define FLASH_SR_PGPERR_Msk (0x1UL << FLASH_SR_PGPERR_Pos)#define FLASH_SR_PGPERR_Pos (6U)#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos)#define FLASH_SR_PGAERR_Pos (5U)#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos)#define FLASH_SR_WRPERR_Pos (4U)#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos)#define FLASH_SR_OPERR_Pos (1U)#define FLASH_SR_EOP FLASH_SR_EOP_Msk#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos)#define FLASH_SR_EOP_Pos (0U)#define FLASH_ACR_ARTRST FLASH_ACR_ARTRST_Msk#define FLASH_ACR_ARTRST_Msk (0x1UL << FLASH_ACR_ARTRST_Pos)#define FLASH_ACR_ARTRST_Pos (11U)#define FLASH_ACR_ARTEN FLASH_ACR_ARTEN_Msk#define FLASH_ACR_ARTEN_Msk (0x1UL << FLASH_ACR_ARTEN_Pos)#define FLASH_ACR_ARTEN_Pos (9U)#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos)#define FLASH_ACR_PRFTEN_Pos (8U)#define FLASH_ACR_LATENCY_15WS 0x0000000FU#define FLASH_ACR_LATENCY_14WS 0x0000000EU#define FLASH_ACR_LATENCY_13WS 0x0000000DU#define FLASH_ACR_LATENCY_12WS 0x0000000CU#define FLASH_ACR_LATENCY_11WS 0x0000000BU#define FLASH_ACR_LATENCY_10WS 0x0000000AU#define FLASH_ACR_LATENCY_9WS 0x00000009U#define FLASH_ACR_LATENCY_8WS 0x00000008U#define FLASH_ACR_LATENCY_7WS 0x00000007U#define FLASH_ACR_LATENCY_6WS 0x00000006U#define FLASH_ACR_LATENCY_5WS 0x00000005U#define FLASH_ACR_LATENCY_4WS 0x00000004U#define FLASH_ACR_LATENCY_3WS 0x00000003U#define FLASH_ACR_LATENCY_2WS 0x00000002U#define FLASH_ACR_LATENCY_1WS 0x00000001U#define FLASH_ACR_LATENCY_0WS 0x00000000U#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk#define FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos)#define FLASH_ACR_LATENCY_Pos (0U)#define FLASH_SECTOR_TOTAL 24#define EXTI_PR_PR24 EXTI_PR_PR24_Msk#define EXTI_PR_PR24_Msk (0x1UL << EXTI_PR_PR24_Pos)#define EXTI_PR_PR24_Pos (24U)#define EXTI_PR_PR23 EXTI_PR_PR23_Msk#define EXTI_PR_PR23_Msk (0x1UL << EXTI_PR_PR23_Pos)#define EXTI_PR_PR23_Pos (23U)#define EXTI_PR_PR22 EXTI_PR_PR22_Msk#define EXTI_PR_PR22_Msk (0x1UL << EXTI_PR_PR22_Pos)#define EXTI_PR_PR22_Pos (22U)#define EXTI_PR_PR21 EXTI_PR_PR21_Msk#define EXTI_PR_PR21_Msk (0x1UL << EXTI_PR_PR21_Pos)#define EXTI_PR_PR21_Pos (21U)#define EXTI_PR_PR20 EXTI_PR_PR20_Msk#define EXTI_PR_PR20_Msk (0x1UL << EXTI_PR_PR20_Pos)#define EXTI_PR_PR20_Pos (20U)#define EXTI_PR_PR19 EXTI_PR_PR19_Msk#define EXTI_PR_PR19_Msk (0x1UL << EXTI_PR_PR19_Pos)#define EXTI_PR_PR19_Pos (19U)#define EXTI_PR_PR18 EXTI_PR_PR18_Msk#define EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos)#define EXTI_PR_PR18_Pos (18U)#define EXTI_PR_PR17 EXTI_PR_PR17_Msk#define EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos)#define EXTI_PR_PR17_Pos (17U)#define EXTI_PR_PR16 EXTI_PR_PR16_Msk#define EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos)#define EXTI_PR_PR16_Pos (16U)#define EXTI_PR_PR15 EXTI_PR_PR15_Msk#define EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos)#define EXTI_PR_PR15_Pos (15U)#define EXTI_PR_PR14 EXTI_PR_PR14_Msk#define EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos)#define EXTI_PR_PR14_Pos (14U)#define EXTI_PR_PR13 EXTI_PR_PR13_Msk#define EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos)#define EXTI_PR_PR13_Pos (13U)#define EXTI_PR_PR12 EXTI_PR_PR12_Msk#define EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos)#define EXTI_PR_PR12_Pos (12U)#define EXTI_PR_PR11 EXTI_PR_PR11_Msk#define EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos)#define EXTI_PR_PR11_Pos (11U)#define EXTI_PR_PR10 EXTI_PR_PR10_Msk#define EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos)#define EXTI_PR_PR10_Pos (10U)#define EXTI_PR_PR9 EXTI_PR_PR9_Msk#define EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos)#define EXTI_PR_PR9_Pos (9U)#define EXTI_PR_PR8 EXTI_PR_PR8_Msk#define EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos)#define EXTI_PR_PR8_Pos (8U)#define EXTI_PR_PR7 EXTI_PR_PR7_Msk#define EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos)#define EXTI_PR_PR7_Pos (7U)#define EXTI_PR_PR6 EXTI_PR_PR6_Msk#define EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos)#define EXTI_PR_PR6_Pos (6U)#define EXTI_PR_PR5 EXTI_PR_PR5_Msk#define EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos)#define EXTI_PR_PR5_Pos (5U)#define EXTI_PR_PR4 EXTI_PR_PR4_Msk#define EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos)#define EXTI_PR_PR4_Pos (4U)#define EXTI_PR_PR3 EXTI_PR_PR3_Msk#define EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos)#define EXTI_PR_PR3_Pos (3U)#define EXTI_PR_PR2 EXTI_PR_PR2_Msk#define EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos)#define EXTI_PR_PR2_Pos (2U)#define EXTI_PR_PR1 EXTI_PR_PR1_Msk#define EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos)#define EXTI_PR_PR1_Pos (1U)#define EXTI_PR_PR0 EXTI_PR_PR0_Msk#define EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos)#define EXTI_PR_PR0_Pos (0U)#define EXTI_SWIER_SWIER24 EXTI_SWIER_SWIER24_Msk#define EXTI_SWIER_SWIER24_Msk (0x1UL << EXTI_SWIER_SWIER24_Pos)#define EXTI_SWIER_SWIER24_Pos (24U)#define EXTI_SWIER_SWIER23 EXTI_SWIER_SWIER23_Msk#define EXTI_SWIER_SWIER23_Msk (0x1UL << EXTI_SWIER_SWIER23_Pos)#define EXTI_SWIER_SWIER23_Pos (23U)#define EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk#define EXTI_SWIER_SWIER22_Msk (0x1UL << EXTI_SWIER_SWIER22_Pos)#define EXTI_SWIER_SWIER22_Pos (22U)#define EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk#define EXTI_SWIER_SWIER21_Msk (0x1UL << EXTI_SWIER_SWIER21_Pos)#define EXTI_SWIER_SWIER21_Pos (21U)#define EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk#define EXTI_SWIER_SWIER20_Msk (0x1UL << EXTI_SWIER_SWIER20_Pos)#define EXTI_SWIER_SWIER20_Pos (20U)#define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk#define EXTI_SWIER_SWIER19_Msk (0x1UL << EXTI_SWIER_SWIER19_Pos)#define EXTI_SWIER_SWIER19_Pos (19U)#define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk#define EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos)#define EXTI_SWIER_SWIER18_Pos (18U)#define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk#define EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos)#define EXTI_SWIER_SWIER17_Pos (17U)#define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk#define EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos)#define EXTI_SWIER_SWIER16_Pos (16U)#define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk#define EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos)#define EXTI_SWIER_SWIER15_Pos (15U)#define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk#define EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos)#define EXTI_SWIER_SWIER14_Pos (14U)#define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk#define EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos)#define EXTI_SWIER_SWIER13_Pos (13U)#define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk#define EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos)#define EXTI_SWIER_SWIER12_Pos (12U)#define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk#define EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos)#define EXTI_SWIER_SWIER11_Pos (11U)#define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk#define EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos)#define EXTI_SWIER_SWIER10_Pos (10U)#define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk#define EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos)#define EXTI_SWIER_SWIER9_Pos (9U)#define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk#define EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos)#define EXTI_SWIER_SWIER8_Pos (8U)#define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk#define EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos)#define EXTI_SWIER_SWIER7_Pos (7U)#define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk#define EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos)#define EXTI_SWIER_SWIER6_Pos (6U)#define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk#define EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos)#define EXTI_SWIER_SWIER5_Pos (5U)#define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk#define EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos)#define EXTI_SWIER_SWIER4_Pos (4U)#define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk#define EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos)#define EXTI_SWIER_SWIER3_Pos (3U)#define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk#define EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos)#define EXTI_SWIER_SWIER2_Pos (2U)#define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk#define EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos)#define EXTI_SWIER_SWIER1_Pos (1U)#define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk#define EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos)#define EXTI_SWIER_SWIER0_Pos (0U)#define EXTI_FTSR_TR24 EXTI_FTSR_TR24_Msk#define EXTI_FTSR_TR24_Msk (0x1UL << EXTI_FTSR_TR24_Pos)#define EXTI_FTSR_TR24_Pos (24U)#define EXTI_FTSR_TR23 EXTI_FTSR_TR23_Msk#define EXTI_FTSR_TR23_Msk (0x1UL << EXTI_FTSR_TR23_Pos)#define EXTI_FTSR_TR23_Pos (23U)#define EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk#define EXTI_FTSR_TR22_Msk (0x1UL << EXTI_FTSR_TR22_Pos)#define EXTI_FTSR_TR22_Pos (22U)#define EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk#define EXTI_FTSR_TR21_Msk (0x1UL << EXTI_FTSR_TR21_Pos)#define EXTI_FTSR_TR21_Pos (21U)#define EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk#define EXTI_FTSR_TR20_Msk (0x1UL << EXTI_FTSR_TR20_Pos)#define EXTI_FTSR_TR20_Pos (20U)#define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk#define EXTI_FTSR_TR19_Msk (0x1UL << EXTI_FTSR_TR19_Pos)#define EXTI_FTSR_TR19_Pos (19U)#define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk#define EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos)#define EXTI_FTSR_TR18_Pos (18U)#define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk#define EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos)#define EXTI_FTSR_TR17_Pos (17U)#define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk#define EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos)#define EXTI_FTSR_TR16_Pos (16U)#define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk#define EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos)#define EXTI_FTSR_TR15_Pos (15U)#define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk#define EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos)#define EXTI_FTSR_TR14_Pos (14U)#define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk#define EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos)#define EXTI_FTSR_TR13_Pos (13U)#define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk#define EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos)#define EXTI_FTSR_TR12_Pos (12U)#define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk#define EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos)#define EXTI_FTSR_TR11_Pos (11U)#define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk#define EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos)#define EXTI_FTSR_TR10_Pos (10U)#define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk#define EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos)#define EXTI_FTSR_TR9_Pos (9U)#define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk#define EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos)#define EXTI_FTSR_TR8_Pos (8U)#define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk#define EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos)#define EXTI_FTSR_TR7_Pos (7U)#define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk#define EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos)#define EXTI_FTSR_TR6_Pos (6U)#define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk#define EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos)#define EXTI_FTSR_TR5_Pos (5U)#define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk#define EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos)#define EXTI_FTSR_TR4_Pos (4U)#define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk#define EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos)#define EXTI_FTSR_TR3_Pos (3U)#define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk#define EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos)#define EXTI_FTSR_TR2_Pos (2U)#define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk#define EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos)#define EXTI_FTSR_TR1_Pos (1U)#define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk#define EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos)#define EXTI_FTSR_TR0_Pos (0U)#define EXTI_RTSR_TR24 EXTI_RTSR_TR24_Msk#define EXTI_RTSR_TR24_Msk (0x1UL << EXTI_RTSR_TR24_Pos)#define EXTI_RTSR_TR24_Pos (24U)#define EXTI_RTSR_TR23 EXTI_RTSR_TR23_Msk#define EXTI_RTSR_TR23_Msk (0x1UL << EXTI_RTSR_TR23_Pos)#define EXTI_RTSR_TR23_Pos (23U)#define EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk#define EXTI_RTSR_TR22_Msk (0x1UL << EXTI_RTSR_TR22_Pos)#define EXTI_RTSR_TR22_Pos (22U)#define EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk#define EXTI_RTSR_TR21_Msk (0x1UL << EXTI_RTSR_TR21_Pos)#define EXTI_RTSR_TR21_Pos (21U)#define EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk#define EXTI_RTSR_TR20_Msk (0x1UL << EXTI_RTSR_TR20_Pos)#define EXTI_RTSR_TR20_Pos (20U)#define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk#define EXTI_RTSR_TR19_Msk (0x1UL << EXTI_RTSR_TR19_Pos)#define EXTI_RTSR_TR19_Pos (19U)#define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk#define EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos)#define EXTI_RTSR_TR18_Pos (18U)#define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk#define EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos)#define EXTI_RTSR_TR17_Pos (17U)#define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk#define EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos)#define EXTI_RTSR_TR16_Pos (16U)#define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk#define EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos)#define EXTI_RTSR_TR15_Pos (15U)#define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk#define EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos)#define EXTI_RTSR_TR14_Pos (14U)#define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk#define EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos)#define EXTI_RTSR_TR13_Pos (13U)#define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk#define EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos)#define EXTI_RTSR_TR12_Pos (12U)#define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk#define EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos)#define EXTI_RTSR_TR11_Pos (11U)#define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk#define EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos)#define EXTI_RTSR_TR10_Pos (10U)#define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk#define EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos)#define EXTI_RTSR_TR9_Pos (9U)#define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk#define EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos)#define EXTI_RTSR_TR8_Pos (8U)#define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk#define EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos)#define EXTI_RTSR_TR7_Pos (7U)#define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk#define EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos)#define EXTI_RTSR_TR6_Pos (6U)#define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk#define EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos)#define EXTI_RTSR_TR5_Pos (5U)#define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk#define EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos)#define EXTI_RTSR_TR4_Pos (4U)#define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk#define EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos)#define EXTI_RTSR_TR3_Pos (3U)#define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk#define EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos)#define EXTI_RTSR_TR2_Pos (2U)#define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk#define EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos)#define EXTI_RTSR_TR1_Pos (1U)#define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk#define EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos)#define EXTI_RTSR_TR0_Pos (0U)#define EXTI_EMR_EM24 EXTI_EMR_MR24#define EXTI_EMR_EM23 EXTI_EMR_MR23#define EXTI_EMR_EM22 EXTI_EMR_MR22#define EXTI_EMR_EM21 EXTI_EMR_MR21#define EXTI_EMR_EM20 EXTI_EMR_MR20#define EXTI_EMR_EM19 EXTI_EMR_MR19#define EXTI_EMR_EM18 EXTI_EMR_MR18#define EXTI_EMR_EM17 EXTI_EMR_MR17#define EXTI_EMR_EM16 EXTI_EMR_MR16#define EXTI_EMR_EM15 EXTI_EMR_MR15#define EXTI_EMR_EM14 EXTI_EMR_MR14#define EXTI_EMR_EM13 EXTI_EMR_MR13#define EXTI_EMR_EM12 EXTI_EMR_MR12#define EXTI_EMR_EM11 EXTI_EMR_MR11#define EXTI_EMR_EM10 EXTI_EMR_MR10#define EXTI_EMR_EM9 EXTI_EMR_MR9#define EXTI_EMR_EM8 EXTI_EMR_MR8#define EXTI_EMR_EM7 EXTI_EMR_MR7#define EXTI_EMR_EM6 EXTI_EMR_MR6#define EXTI_EMR_EM5 EXTI_EMR_MR5#define EXTI_EMR_EM4 EXTI_EMR_MR4#define EXTI_EMR_EM3 EXTI_EMR_MR3#define EXTI_EMR_EM2 EXTI_EMR_MR2#define EXTI_EMR_EM1 EXTI_EMR_MR1#define EXTI_EMR_EM0 EXTI_EMR_MR0#define EXTI_EMR_MR24 EXTI_EMR_MR24_Msk#define EXTI_EMR_MR24_Msk (0x1UL << EXTI_EMR_MR24_Pos)#define EXTI_EMR_MR24_Pos (24U)#define EXTI_EMR_MR23 EXTI_EMR_MR23_Msk#define EXTI_EMR_MR23_Msk (0x1UL << EXTI_EMR_MR23_Pos)#define EXTI_EMR_MR23_Pos (23U)#define EXTI_EMR_MR22 EXTI_EMR_MR22_Msk#define EXTI_EMR_MR22_Msk (0x1UL << EXTI_EMR_MR22_Pos)#define EXTI_EMR_MR22_Pos (22U)#define EXTI_EMR_MR21 EXTI_EMR_MR21_Msk#define EXTI_EMR_MR21_Msk (0x1UL << EXTI_EMR_MR21_Pos)#define EXTI_EMR_MR21_Pos (21U)#define EXTI_EMR_MR20 EXTI_EMR_MR20_Msk#define EXTI_EMR_MR20_Msk (0x1UL << EXTI_EMR_MR20_Pos)#define EXTI_EMR_MR20_Pos (20U)#define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk#define EXTI_EMR_MR19_Msk (0x1UL << EXTI_EMR_MR19_Pos)#define EXTI_EMR_MR19_Pos (19U)#define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk#define EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos)#define EXTI_EMR_MR18_Pos (18U)#define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk#define EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos)#define EXTI_EMR_MR17_Pos (17U)#define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk#define EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos)#define EXTI_EMR_MR16_Pos (16U)#define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk#define EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos)#define EXTI_EMR_MR15_Pos (15U)#define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk#define EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos)#define EXTI_EMR_MR14_Pos (14U)#define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk#define EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos)#define EXTI_EMR_MR13_Pos (13U)#define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk#define EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos)#define EXTI_EMR_MR12_Pos (12U)#define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk#define EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos)#define EXTI_EMR_MR11_Pos (11U)#define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk#define EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos)#define EXTI_EMR_MR10_Pos (10U)#define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk#define EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos)#define EXTI_EMR_MR9_Pos (9U)#define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk#define EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos)#define EXTI_EMR_MR8_Pos (8U)#define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk#define EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos)#define EXTI_EMR_MR7_Pos (7U)#define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk#define EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos)#define EXTI_EMR_MR6_Pos (6U)#define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk#define EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos)#define EXTI_EMR_MR5_Pos (5U)#define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk#define EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos)#define EXTI_EMR_MR4_Pos (4U)#define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk#define EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos)#define EXTI_EMR_MR3_Pos (3U)#define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk#define EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos)#define EXTI_EMR_MR2_Pos (2U)#define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk#define EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos)#define EXTI_EMR_MR1_Pos (1U)#define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk#define EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos)#define EXTI_EMR_MR0_Pos (0U)#define EXTI_IMR_IM EXTI_IMR_IM_Msk#define EXTI_IMR_IM_Msk (0x1FFFFFFUL << EXTI_IMR_IM_Pos)#define EXTI_IMR_IM_Pos (0U)#define EXTI_IMR_IM24 EXTI_IMR_MR24#define EXTI_IMR_IM23 EXTI_IMR_MR23#define EXTI_IMR_IM22 EXTI_IMR_MR22#define EXTI_IMR_IM21 EXTI_IMR_MR21#define EXTI_IMR_IM20 EXTI_IMR_MR20#define EXTI_IMR_IM19 EXTI_IMR_MR19#define EXTI_IMR_IM18 EXTI_IMR_MR18#define EXTI_IMR_IM17 EXTI_IMR_MR17#define EXTI_IMR_IM16 EXTI_IMR_MR16#define EXTI_IMR_IM15 EXTI_IMR_MR15#define EXTI_IMR_IM14 EXTI_IMR_MR14#define EXTI_IMR_IM13 EXTI_IMR_MR13#define EXTI_IMR_IM12 EXTI_IMR_MR12#define EXTI_IMR_IM11 EXTI_IMR_MR11#define EXTI_IMR_IM10 EXTI_IMR_MR10#define EXTI_IMR_IM9 EXTI_IMR_MR9#define EXTI_IMR_IM8 EXTI_IMR_MR8#define EXTI_IMR_IM7 EXTI_IMR_MR7#define EXTI_IMR_IM6 EXTI_IMR_MR6#define EXTI_IMR_IM5 EXTI_IMR_MR5#define EXTI_IMR_IM4 EXTI_IMR_MR4#define EXTI_IMR_IM3 EXTI_IMR_MR3#define EXTI_IMR_IM2 EXTI_IMR_MR2#define EXTI_IMR_IM1 EXTI_IMR_MR1#define EXTI_IMR_IM0 EXTI_IMR_MR0#define EXTI_IMR_MR24 EXTI_IMR_MR24_Msk#define EXTI_IMR_MR24_Msk (0x1UL << EXTI_IMR_MR24_Pos)#define EXTI_IMR_MR24_Pos (24U)#define EXTI_IMR_MR23 EXTI_IMR_MR23_Msk#define EXTI_IMR_MR23_Msk (0x1UL << EXTI_IMR_MR23_Pos)#define EXTI_IMR_MR23_Pos (23U)#define EXTI_IMR_MR22 EXTI_IMR_MR22_Msk#define EXTI_IMR_MR22_Msk (0x1UL << EXTI_IMR_MR22_Pos)#define EXTI_IMR_MR22_Pos (22U)#define EXTI_IMR_MR21 EXTI_IMR_MR21_Msk#define EXTI_IMR_MR21_Msk (0x1UL << EXTI_IMR_MR21_Pos)#define EXTI_IMR_MR21_Pos (21U)#define EXTI_IMR_MR20 EXTI_IMR_MR20_Msk#define EXTI_IMR_MR20_Msk (0x1UL << EXTI_IMR_MR20_Pos)#define EXTI_IMR_MR20_Pos (20U)#define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk#define EXTI_IMR_MR19_Msk (0x1UL << EXTI_IMR_MR19_Pos)#define EXTI_IMR_MR19_Pos (19U)#define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk#define EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos)#define EXTI_IMR_MR18_Pos (18U)#define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk#define EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos)#define EXTI_IMR_MR17_Pos (17U)#define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk#define EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos)#define EXTI_IMR_MR16_Pos (16U)#define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk#define EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos)#define EXTI_IMR_MR15_Pos (15U)#define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk#define EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos)#define EXTI_IMR_MR14_Pos (14U)#define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk#define EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos)#define EXTI_IMR_MR13_Pos (13U)#define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk#define EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos)#define EXTI_IMR_MR12_Pos (12U)#define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk#define EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos)#define EXTI_IMR_MR11_Pos (11U)#define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk#define EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos)#define EXTI_IMR_MR10_Pos (10U)#define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk#define EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos)#define EXTI_IMR_MR9_Pos (9U)#define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk#define EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos)#define EXTI_IMR_MR8_Pos (8U)#define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk#define EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos)#define EXTI_IMR_MR7_Pos (7U)#define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk#define EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos)#define EXTI_IMR_MR6_Pos (6U)#define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk#define EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos)#define EXTI_IMR_MR5_Pos (5U)#define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk#define EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos)#define EXTI_IMR_MR4_Pos (4U)#define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk#define EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos)#define EXTI_IMR_MR3_Pos (3U)#define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk#define EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos)#define EXTI_IMR_MR2_Pos (2U)#define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk#define EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos)#define EXTI_IMR_MR1_Pos (1U)#define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk#define EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos)#define EXTI_IMR_MR0_Pos (0U)#define DMA2D_AMTCR_DT DMA2D_AMTCR_DT_Msk#define DMA2D_AMTCR_DT_Msk (0xFFUL << DMA2D_AMTCR_DT_Pos)#define DMA2D_AMTCR_DT_Pos (8U)#define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk#define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos)#define DMA2D_AMTCR_EN_Pos (0U)#define DMA2D_LWR_LW DMA2D_LWR_LW_Msk#define DMA2D_LWR_LW_Msk (0xFFFFUL << DMA2D_LWR_LW_Pos)#define DMA2D_LWR_LW_Pos (0U)#define DMA2D_NLR_PL DMA2D_NLR_PL_Msk#define DMA2D_NLR_PL_Msk (0x3FFFUL << DMA2D_NLR_PL_Pos)#define DMA2D_NLR_PL_Pos (16U)#define DMA2D_NLR_NL DMA2D_NLR_NL_Msk#define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos)#define DMA2D_NLR_NL_Pos (0U)#define DMA2D_OOR_LO DMA2D_OOR_LO_Msk#define DMA2D_OOR_LO_Msk (0x3FFFUL << DMA2D_OOR_LO_Pos)#define DMA2D_OOR_LO_Pos (0U)#define DMA2D_OMAR_MA DMA2D_OMAR_MA_Msk#define DMA2D_OMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_OMAR_MA_Pos)#define DMA2D_OMAR_MA_Pos (0U)#define DMA2D_OCOLR_ALPHA_4 0x0000F000U#define DMA2D_OCOLR_RED_4 0x00000F00U#define DMA2D_OCOLR_GREEN_4 0x000000F0U#define DMA2D_OCOLR_BLUE_4 0x0000000FU#define DMA2D_OCOLR_ALPHA_3 0x00008000U#define DMA2D_OCOLR_RED_3 0x00007C00U#define DMA2D_OCOLR_GREEN_3 0x000003E0U#define DMA2D_OCOLR_BLUE_3 0x0000001FU#define DMA2D_OCOLR_RED_2 0x0000F800U#define DMA2D_OCOLR_GREEN_2 0x000007E0U#define DMA2D_OCOLR_BLUE_2 0x0000001FU#define DMA2D_OCOLR_ALPHA_1 0xFF000000U#define DMA2D_OCOLR_RED_1 0x00FF0000U#define DMA2D_OCOLR_GREEN_1 0x0000FF00U#define DMA2D_OCOLR_BLUE_1 0x000000FFU#define DMA2D_OPFCCR_RBS DMA2D_OPFCCR_RBS_Msk#define DMA2D_OPFCCR_RBS_Msk (0x1UL << DMA2D_OPFCCR_RBS_Pos)#define DMA2D_OPFCCR_RBS_Pos (21U)#define DMA2D_OPFCCR_AI DMA2D_OPFCCR_AI_Msk#define DMA2D_OPFCCR_AI_Msk (0x1UL << DMA2D_OPFCCR_AI_Pos)#define DMA2D_OPFCCR_AI_Pos (20U)#define DMA2D_OPFCCR_CM_2 (0x4UL << DMA2D_OPFCCR_CM_Pos)#define DMA2D_OPFCCR_CM_1 (0x2UL << DMA2D_OPFCCR_CM_Pos)#define DMA2D_OPFCCR_CM_0 (0x1UL << DMA2D_OPFCCR_CM_Pos)#define DMA2D_OPFCCR_CM DMA2D_OPFCCR_CM_Msk#define DMA2D_OPFCCR_CM_Msk (0x7UL << DMA2D_OPFCCR_CM_Pos)#define DMA2D_OPFCCR_CM_Pos (0U)#define DMA2D_BGCMAR_MA DMA2D_BGCMAR_MA_Msk#define DMA2D_BGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGCMAR_MA_Pos)#define DMA2D_BGCMAR_MA_Pos (0U)#define DMA2D_FGCMAR_MA DMA2D_FGCMAR_MA_Msk#define DMA2D_FGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGCMAR_MA_Pos)#define DMA2D_FGCMAR_MA_Pos (0U)#define DMA2D_BGCOLR_RED DMA2D_BGCOLR_RED_Msk#define DMA2D_BGCOLR_RED_Msk (0xFFUL << DMA2D_BGCOLR_RED_Pos)#define DMA2D_BGCOLR_RED_Pos (16U)#define DMA2D_BGCOLR_GREEN DMA2D_BGCOLR_GREEN_Msk#define DMA2D_BGCOLR_GREEN_Msk (0xFFUL << DMA2D_BGCOLR_GREEN_Pos)#define DMA2D_BGCOLR_GREEN_Pos (8U)#define DMA2D_BGCOLR_BLUE DMA2D_BGCOLR_BLUE_Msk#define DMA2D_BGCOLR_BLUE_Msk (0xFFUL << DMA2D_BGCOLR_BLUE_Pos)#define DMA2D_BGCOLR_BLUE_Pos (0U)#define DMA2D_BGPFCCR_ALPHA DMA2D_BGPFCCR_ALPHA_Msk#define DMA2D_BGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_BGPFCCR_ALPHA_Pos)#define DMA2D_BGPFCCR_ALPHA_Pos (24U)#define DMA2D_BGPFCCR_RBS DMA2D_BGPFCCR_RBS_Msk#define DMA2D_BGPFCCR_RBS_Msk (0x1UL << DMA2D_BGPFCCR_RBS_Pos)#define DMA2D_BGPFCCR_RBS_Pos (21U)#define DMA2D_BGPFCCR_AI DMA2D_BGPFCCR_AI_Msk#define DMA2D_BGPFCCR_AI_Msk (0x1UL << DMA2D_BGPFCCR_AI_Pos)#define DMA2D_BGPFCCR_AI_Pos (20U)#define DMA2D_BGPFCCR_AM_1 (0x2UL << DMA2D_BGPFCCR_AM_Pos)#define DMA2D_BGPFCCR_AM_0 (0x1UL << DMA2D_BGPFCCR_AM_Pos)#define DMA2D_BGPFCCR_AM DMA2D_BGPFCCR_AM_Msk#define DMA2D_BGPFCCR_AM_Msk (0x3UL << DMA2D_BGPFCCR_AM_Pos)#define DMA2D_BGPFCCR_AM_Pos (16U)#define DMA2D_BGPFCCR_CS DMA2D_BGPFCCR_CS_Msk#define DMA2D_BGPFCCR_CS_Msk (0xFFUL << DMA2D_BGPFCCR_CS_Pos)#define DMA2D_BGPFCCR_CS_Pos (8U)#define DMA2D_BGPFCCR_START DMA2D_BGPFCCR_START_Msk#define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos)#define DMA2D_BGPFCCR_START_Pos (5U)#define DMA2D_BGPFCCR_CCM DMA2D_BGPFCCR_CCM_Msk#define DMA2D_BGPFCCR_CCM_Msk (0x1UL << DMA2D_BGPFCCR_CCM_Pos)#define DMA2D_BGPFCCR_CCM_Pos (4U)#define DMA2D_BGPFCCR_CM_3 0x00000008U#define DMA2D_BGPFCCR_CM_2 (0x4UL << DMA2D_BGPFCCR_CM_Pos)#define DMA2D_BGPFCCR_CM_1 (0x2UL << DMA2D_BGPFCCR_CM_Pos)#define DMA2D_BGPFCCR_CM_0 (0x1UL << DMA2D_BGPFCCR_CM_Pos)#define DMA2D_BGPFCCR_CM DMA2D_BGPFCCR_CM_Msk#define DMA2D_BGPFCCR_CM_Msk (0xFUL << DMA2D_BGPFCCR_CM_Pos)#define DMA2D_BGPFCCR_CM_Pos (0U)#define DMA2D_FGCOLR_RED DMA2D_FGCOLR_RED_Msk#define DMA2D_FGCOLR_RED_Msk (0xFFUL << DMA2D_FGCOLR_RED_Pos)#define DMA2D_FGCOLR_RED_Pos (16U)#define DMA2D_FGCOLR_GREEN DMA2D_FGCOLR_GREEN_Msk#define DMA2D_FGCOLR_GREEN_Msk (0xFFUL << DMA2D_FGCOLR_GREEN_Pos)#define DMA2D_FGCOLR_GREEN_Pos (8U)#define DMA2D_FGCOLR_BLUE DMA2D_FGCOLR_BLUE_Msk#define DMA2D_FGCOLR_BLUE_Msk (0xFFUL << DMA2D_FGCOLR_BLUE_Pos)#define DMA2D_FGCOLR_BLUE_Pos (0U)#define DMA2D_FGPFCCR_ALPHA DMA2D_FGPFCCR_ALPHA_Msk#define DMA2D_FGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_FGPFCCR_ALPHA_Pos)#define DMA2D_FGPFCCR_ALPHA_Pos (24U)#define DMA2D_FGPFCCR_RBS DMA2D_FGPFCCR_RBS_Msk#define DMA2D_FGPFCCR_RBS_Msk (0x1UL << DMA2D_FGPFCCR_RBS_Pos)#define DMA2D_FGPFCCR_RBS_Pos (21U)#define DMA2D_FGPFCCR_AI DMA2D_FGPFCCR_AI_Msk#define DMA2D_FGPFCCR_AI_Msk (0x1UL << DMA2D_FGPFCCR_AI_Pos)#define DMA2D_FGPFCCR_AI_Pos (20U)#define DMA2D_FGPFCCR_AM_1 (0x2UL << DMA2D_FGPFCCR_AM_Pos)#define DMA2D_FGPFCCR_AM_0 (0x1UL << DMA2D_FGPFCCR_AM_Pos)#define DMA2D_FGPFCCR_AM DMA2D_FGPFCCR_AM_Msk#define DMA2D_FGPFCCR_AM_Msk (0x3UL << DMA2D_FGPFCCR_AM_Pos)#define DMA2D_FGPFCCR_AM_Pos (16U)#define DMA2D_FGPFCCR_CS DMA2D_FGPFCCR_CS_Msk#define DMA2D_FGPFCCR_CS_Msk (0xFFUL << DMA2D_FGPFCCR_CS_Pos)#define DMA2D_FGPFCCR_CS_Pos (8U)#define DMA2D_FGPFCCR_START DMA2D_FGPFCCR_START_Msk#define DMA2D_FGPFCCR_START_Msk (0x1UL << DMA2D_FGPFCCR_START_Pos)#define DMA2D_FGPFCCR_START_Pos (5U)#define DMA2D_FGPFCCR_CCM DMA2D_FGPFCCR_CCM_Msk#define DMA2D_FGPFCCR_CCM_Msk (0x1UL << DMA2D_FGPFCCR_CCM_Pos)#define DMA2D_FGPFCCR_CCM_Pos (4U)#define DMA2D_FGPFCCR_CM_3 (0x8UL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM_2 (0x4UL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM_1 (0x2UL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM_0 (0x1UL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM DMA2D_FGPFCCR_CM_Msk#define DMA2D_FGPFCCR_CM_Msk (0xFUL << DMA2D_FGPFCCR_CM_Pos)#define DMA2D_FGPFCCR_CM_Pos (0U)#define DMA2D_BGOR_LO DMA2D_BGOR_LO_Msk#define DMA2D_BGOR_LO_Msk (0x3FFFUL << DMA2D_BGOR_LO_Pos)#define DMA2D_BGOR_LO_Pos (0U)#define DMA2D_BGMAR_MA DMA2D_BGMAR_MA_Msk#define DMA2D_BGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGMAR_MA_Pos)#define DMA2D_BGMAR_MA_Pos (0U)#define DMA2D_FGOR_LO DMA2D_FGOR_LO_Msk#define DMA2D_FGOR_LO_Msk (0x3FFFUL << DMA2D_FGOR_LO_Pos)#define DMA2D_FGOR_LO_Pos (0U)#define DMA2D_FGMAR_MA DMA2D_FGMAR_MA_Msk#define DMA2D_FGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGMAR_MA_Pos)#define DMA2D_FGMAR_MA_Pos (0U)#define DMA2D_IFSR_CCEIF DMA2D_IFCR_CCEIF#define DMA2D_IFSR_CCTCIF DMA2D_IFCR_CCTCIF#define DMA2D_IFSR_CCAEIF DMA2D_IFCR_CAECIF#define DMA2D_IFSR_CTWIF DMA2D_IFCR_CTWIF#define DMA2D_IFSR_CTCIF DMA2D_IFCR_CTCIF#define DMA2D_IFSR_CTEIF DMA2D_IFCR_CTEIF#define DMA2D_IFCR_CCEIF DMA2D_IFCR_CCEIF_Msk#define DMA2D_IFCR_CCEIF_Msk (0x1UL << DMA2D_IFCR_CCEIF_Pos)#define DMA2D_IFCR_CCEIF_Pos (5U)#define DMA2D_IFCR_CCTCIF DMA2D_IFCR_CCTCIF_Msk#define DMA2D_IFCR_CCTCIF_Msk (0x1UL << DMA2D_IFCR_CCTCIF_Pos)#define DMA2D_IFCR_CCTCIF_Pos (4U)#define DMA2D_IFCR_CAECIF DMA2D_IFCR_CAECIF_Msk#define DMA2D_IFCR_CAECIF_Msk (0x1UL << DMA2D_IFCR_CAECIF_Pos)#define DMA2D_IFCR_CAECIF_Pos (3U)#define DMA2D_IFCR_CTWIF DMA2D_IFCR_CTWIF_Msk#define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos)#define DMA2D_IFCR_CTWIF_Pos (2U)#define DMA2D_IFCR_CTCIF DMA2D_IFCR_CTCIF_Msk#define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos)#define DMA2D_IFCR_CTCIF_Pos (1U)#define DMA2D_IFCR_CTEIF DMA2D_IFCR_CTEIF_Msk#define DMA2D_IFCR_CTEIF_Msk (0x1UL << DMA2D_IFCR_CTEIF_Pos)#define DMA2D_IFCR_CTEIF_Pos (0U)#define DMA2D_ISR_CEIF DMA2D_ISR_CEIF_Msk#define DMA2D_ISR_CEIF_Msk (0x1UL << DMA2D_ISR_CEIF_Pos)#define DMA2D_ISR_CEIF_Pos (5U)#define DMA2D_ISR_CTCIF DMA2D_ISR_CTCIF_Msk#define DMA2D_ISR_CTCIF_Msk (0x1UL << DMA2D_ISR_CTCIF_Pos)#define DMA2D_ISR_CTCIF_Pos (4U)#define DMA2D_ISR_CAEIF DMA2D_ISR_CAEIF_Msk#define DMA2D_ISR_CAEIF_Msk (0x1UL << DMA2D_ISR_CAEIF_Pos)#define DMA2D_ISR_CAEIF_Pos (3U)#define DMA2D_ISR_TWIF DMA2D_ISR_TWIF_Msk#define DMA2D_ISR_TWIF_Msk (0x1UL << DMA2D_ISR_TWIF_Pos)#define DMA2D_ISR_TWIF_Pos (2U)#define DMA2D_ISR_TCIF DMA2D_ISR_TCIF_Msk#define DMA2D_ISR_TCIF_Msk (0x1UL << DMA2D_ISR_TCIF_Pos)#define DMA2D_ISR_TCIF_Pos (1U)#define DMA2D_ISR_TEIF DMA2D_ISR_TEIF_Msk#define DMA2D_ISR_TEIF_Msk (0x1UL << DMA2D_ISR_TEIF_Pos)#define DMA2D_ISR_TEIF_Pos (0U)#define DMA2D_CR_MODE_1 (0x2UL << DMA2D_CR_MODE_Pos)#define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk#define DMA2D_CR_CEIE_Msk (0x1UL << DMA2D_CR_CEIE_Pos)#define DMA2D_CR_CEIE_Pos (13U)#define DMA2D_CR_CTCIE DMA2D_CR_CTCIE_Msk#define DMA2D_CR_CTCIE_Msk (0x1UL << DMA2D_CR_CTCIE_Pos)#define DMA2D_CR_CTCIE_Pos (12U)#define DMA2D_CR_CAEIE DMA2D_CR_CAEIE_Msk#define DMA2D_CR_CAEIE_Msk (0x1UL << DMA2D_CR_CAEIE_Pos)#define DMA2D_CR_CAEIE_Pos (11U)#define DMA2D_CR_TWIE DMA2D_CR_TWIE_Msk#define DMA2D_CR_TWIE_Msk (0x1UL << DMA2D_CR_TWIE_Pos)#define DMA2D_CR_TWIE_Pos (10U)#define DMA2D_CR_TCIE DMA2D_CR_TCIE_Msk#define DMA2D_CR_TCIE_Msk (0x1UL << DMA2D_CR_TCIE_Pos)#define DMA2D_CR_TCIE_Pos (9U)#define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk#define DMA2D_CR_TEIE_Msk (0x1UL << DMA2D_CR_TEIE_Pos)#define DMA2D_CR_TEIE_Pos (8U)#define DMA2D_CR_ABORT DMA2D_CR_ABORT_Msk#define DMA2D_CR_ABORT_Msk (0x1UL << DMA2D_CR_ABORT_Pos)#define DMA2D_CR_ABORT_Pos (2U)#define DMA2D_CR_SUSP DMA2D_CR_SUSP_Msk#define DMA2D_CR_SUSP_Msk (0x1UL << DMA2D_CR_SUSP_Pos)#define DMA2D_CR_SUSP_Pos (1U)#define DMA2D_CR_START DMA2D_CR_START_Msk#define DMA2D_CR_START_Msk (0x1UL << DMA2D_CR_START_Pos)#define DMA2D_CR_START_Pos (0U)#define DMA2D_ALPHA_INV_RB_SWAP_SUPPORT#define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk#define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)#define DMA_SxM1AR_M1A_Pos (0U)#define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk#define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)#define DMA_SxM0AR_M0A_Pos (0U)#define DMA_SxPAR_PA DMA_SxPAR_PA_Msk#define DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)#define DMA_SxPAR_PA_Pos (0U)#define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk#define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos)#define DMA_HIFCR_CFEIF4_Pos (0U)#define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk#define DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos)#define DMA_HIFCR_CDMEIF4_Pos (2U)#define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk#define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos)#define DMA_HIFCR_CTEIF4_Pos (3U)#define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk#define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos)#define DMA_HIFCR_CHTIF4_Pos (4U)#define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk#define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos)#define DMA_HIFCR_CTCIF4_Pos (5U)#define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk#define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos)#define DMA_HIFCR_CFEIF5_Pos (6U)#define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk#define DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos)#define DMA_HIFCR_CDMEIF5_Pos (8U)#define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk#define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos)#define DMA_HIFCR_CTEIF5_Pos (9U)#define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk#define DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos)#define DMA_HIFCR_CHTIF5_Pos (10U)#define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk#define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos)#define DMA_HIFCR_CTCIF5_Pos (11U)#define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk#define DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos)#define DMA_HIFCR_CFEIF6_Pos (16U)#define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk#define DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos)#define DMA_HIFCR_CDMEIF6_Pos (18U)#define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk#define DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos)#define DMA_HIFCR_CTEIF6_Pos (19U)#define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk#define DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos)#define DMA_HIFCR_CHTIF6_Pos (20U)#define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk#define DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos)#define DMA_HIFCR_CTCIF6_Pos (21U)#define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk#define DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos)#define DMA_HIFCR_CFEIF7_Pos (22U)#define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk#define DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos)#define DMA_HIFCR_CDMEIF7_Pos (24U)#define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk#define DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos)#define DMA_HIFCR_CTEIF7_Pos (25U)#define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk#define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos)#define DMA_HIFCR_CHTIF7_Pos (26U)#define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk#define DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos)#define DMA_HIFCR_CTCIF7_Pos (27U)#define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk#define DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos)#define DMA_LIFCR_CFEIF0_Pos (0U)#define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk#define DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos)#define DMA_LIFCR_CDMEIF0_Pos (2U)#define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk#define DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos)#define DMA_LIFCR_CTEIF0_Pos (3U)#define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk#define DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos)#define DMA_LIFCR_CHTIF0_Pos (4U)#define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk#define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos)#define DMA_LIFCR_CTCIF0_Pos (5U)#define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk#define DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos)#define DMA_LIFCR_CFEIF1_Pos (6U)#define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk#define DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos)#define DMA_LIFCR_CDMEIF1_Pos (8U)#define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk#define DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos)#define DMA_LIFCR_CTEIF1_Pos (9U)#define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk#define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos)#define DMA_LIFCR_CHTIF1_Pos (10U)#define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk#define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos)#define DMA_LIFCR_CTCIF1_Pos (11U)#define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk#define DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos)#define DMA_LIFCR_CFEIF2_Pos (16U)#define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk#define DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos)#define DMA_LIFCR_CDMEIF2_Pos (18U)#define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk#define DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos)#define DMA_LIFCR_CTEIF2_Pos (19U)#define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk#define DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos)#define DMA_LIFCR_CHTIF2_Pos (20U)#define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk#define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos)#define DMA_LIFCR_CTCIF2_Pos (21U)#define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk#define DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos)#define DMA_LIFCR_CFEIF3_Pos (22U)#define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk#define DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos)#define DMA_LIFCR_CDMEIF3_Pos (24U)#define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk#define DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos)#define DMA_LIFCR_CTEIF3_Pos (25U)#define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk#define DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos)#define DMA_LIFCR_CHTIF3_Pos (26U)#define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk#define DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos)#define DMA_LIFCR_CTCIF3_Pos (27U)#define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk#define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos)#define DMA_HISR_FEIF4_Pos (0U)#define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk#define DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos)#define DMA_HISR_DMEIF4_Pos (2U)#define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk#define DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos)#define DMA_HISR_TEIF4_Pos (3U)#define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk#define DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos)#define DMA_HISR_HTIF4_Pos (4U)#define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk#define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos)#define DMA_HISR_TCIF4_Pos (5U)#define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk#define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos)#define DMA_HISR_FEIF5_Pos (6U)#define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk#define DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos)#define DMA_HISR_DMEIF5_Pos (8U)#define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk#define DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos)#define DMA_HISR_TEIF5_Pos (9U)#define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk#define DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos)#define DMA_HISR_HTIF5_Pos (10U)#define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk#define DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos)#define DMA_HISR_TCIF5_Pos (11U)#define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk#define DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos)#define DMA_HISR_FEIF6_Pos (16U)#define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk#define DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos)#define DMA_HISR_DMEIF6_Pos (18U)#define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk#define DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos)#define DMA_HISR_TEIF6_Pos (19U)#define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk#define DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos)#define DMA_HISR_HTIF6_Pos (20U)#define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk#define DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos)#define DMA_HISR_TCIF6_Pos (21U)#define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk#define DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos)#define DMA_HISR_FEIF7_Pos (22U)#define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk#define DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos)#define DMA_HISR_DMEIF7_Pos (24U)#define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk#define DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos)#define DMA_HISR_TEIF7_Pos (25U)#define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk#define DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos)#define DMA_HISR_HTIF7_Pos (26U)#define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk#define DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos)#define DMA_HISR_TCIF7_Pos (27U)#define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk#define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos)#define DMA_LISR_FEIF0_Pos (0U)#define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk#define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos)#define DMA_LISR_DMEIF0_Pos (2U)#define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk#define DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos)#define DMA_LISR_TEIF0_Pos (3U)#define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk#define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos)#define DMA_LISR_HTIF0_Pos (4U)#define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk#define DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos)#define DMA_LISR_TCIF0_Pos (5U)#define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk#define DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos)#define DMA_LISR_FEIF1_Pos (6U)#define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk#define DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos)#define DMA_LISR_DMEIF1_Pos (8U)#define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk#define DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos)#define DMA_LISR_TEIF1_Pos (9U)#define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk#define DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos)#define DMA_LISR_HTIF1_Pos (10U)#define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk#define DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos)#define DMA_LISR_TCIF1_Pos (11U)#define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk#define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos)#define DMA_LISR_FEIF2_Pos (16U)#define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk#define DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos)#define DMA_LISR_DMEIF2_Pos (18U)#define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk#define DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos)#define DMA_LISR_TEIF2_Pos (19U)#define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk#define DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos)#define DMA_LISR_HTIF2_Pos (20U)#define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk#define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos)#define DMA_LISR_TCIF2_Pos (21U)#define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk#define DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos)#define DMA_LISR_FEIF3_Pos (22U)#define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk#define DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos)#define DMA_LISR_DMEIF3_Pos (24U)#define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk#define DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos)#define DMA_LISR_TEIF3_Pos (25U)#define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk#define DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos)#define DMA_LISR_HTIF3_Pos (26U)#define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk#define DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos)#define DMA_LISR_TCIF3_Pos (27U)#define DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos)#define DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos)#define DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos)#define DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos)#define DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos)#define DMA_SxFCR_FS DMA_SxFCR_FS_Msk#define DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos)#define DMA_SxFCR_FS_Pos (3U)#define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk#define DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos)#define DMA_SxFCR_FEIE_Pos (7U)#define DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos)#define DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos)#define DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos)#define DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos)#define DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos)#define DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos)#define DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos)#define DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos)#define DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos)#define DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos)#define DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos)#define DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos)#define DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos)#define DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos)#define DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos)#define DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos)#define DMA_SxNDT DMA_SxNDT_Msk#define DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos)#define DMA_SxNDT_Pos (0U)#define DMA_SxCR_EN DMA_SxCR_EN_Msk#define DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos)#define DMA_SxCR_EN_Pos (0U)#define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk#define DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos)#define DMA_SxCR_DMEIE_Pos (1U)#define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk#define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos)#define DMA_SxCR_TEIE_Pos (2U)#define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk#define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos)#define DMA_SxCR_HTIE_Pos (3U)#define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk#define DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos)#define DMA_SxCR_TCIE_Pos (4U)#define DMA_SxCR_DIR DMA_SxCR_DIR_Msk#define DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos)#define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk#define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos)#define DMA_SxCR_CIRC_Pos (8U)#define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk#define DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos)#define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk#define DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos)#define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk#define DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos)#define DMA_SxCR_PINCOS_Pos (15U)#define DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos)#define DMA_SxCR_DBM DMA_SxCR_DBM_Msk#define DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos)#define DMA_SxCR_DBM_Pos (18U)#define DMA_SxCR_CT DMA_SxCR_CT_Msk#define DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos)#define DMA_SxCR_CT_Pos (19U)#define DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos)#define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk#define DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos)#define DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos)#define DMA_SxCR_CHSEL_3 (0x8UL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL_2 (0x4UL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL_1 (0x2UL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL_0 (0x1UL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk#define DMA_SxCR_CHSEL_Msk (0xFUL << DMA_SxCR_CHSEL_Pos)#define DMA_SxCR_CHSEL_Pos (25U)#define DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk#define DCMI_DR_BYTE3_Msk (0xFFUL << DCMI_DR_BYTE3_Pos)#define DCMI_DR_BYTE3_Pos (24U)#define DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk#define DCMI_DR_BYTE2_Msk (0xFFUL << DCMI_DR_BYTE2_Pos)#define DCMI_DR_BYTE2_Pos (16U)#define DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk#define DCMI_DR_BYTE1_Msk (0xFFUL << DCMI_DR_BYTE1_Pos)#define DCMI_DR_BYTE1_Pos (8U)#define DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk#define DCMI_DR_BYTE0_Msk (0xFFUL << DCMI_DR_BYTE0_Pos)#define DCMI_DR_BYTE0_Pos (0U)#define DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk#define DCMI_CWSIZE_VLINE_Msk (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos)#define DCMI_CWSIZE_VLINE_Pos (16U)#define DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk#define DCMI_CWSIZE_CAPCNT_Msk (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos)#define DCMI_CWSIZE_CAPCNT_Pos (0U)#define DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk#define DCMI_CWSTRT_VST_Msk (0x1FFFUL << DCMI_CWSTRT_VST_Pos)#define DCMI_CWSTRT_VST_Pos (16U)#define DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk#define DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos)#define DCMI_CWSTRT_HOFFCNT_Pos (0U)#define DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk#define DCMI_ESUR_FEU_Msk (0xFFUL << DCMI_ESUR_FEU_Pos)#define DCMI_ESUR_FEU_Pos (24U)#define DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk#define DCMI_ESUR_LEU_Msk (0xFFUL << DCMI_ESUR_LEU_Pos)#define DCMI_ESUR_LEU_Pos (16U)#define DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk#define DCMI_ESUR_LSU_Msk (0xFFUL << DCMI_ESUR_LSU_Pos)#define DCMI_ESUR_LSU_Pos (8U)#define DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk#define DCMI_ESUR_FSU_Msk (0xFFUL << DCMI_ESUR_FSU_Pos)#define DCMI_ESUR_FSU_Pos (0U)#define DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk#define DCMI_ESCR_FEC_Msk (0xFFUL << DCMI_ESCR_FEC_Pos)#define DCMI_ESCR_FEC_Pos (24U)#define DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk#define DCMI_ESCR_LEC_Msk (0xFFUL << DCMI_ESCR_LEC_Pos)#define DCMI_ESCR_LEC_Pos (16U)#define DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk#define DCMI_ESCR_LSC_Msk (0xFFUL << DCMI_ESCR_LSC_Pos)#define DCMI_ESCR_LSC_Pos (8U)#define DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk#define DCMI_ESCR_FSC_Msk (0xFFUL << DCMI_ESCR_FSC_Pos)#define DCMI_ESCR_FSC_Pos (0U)#define DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk#define DCMI_ICR_LINE_ISC_Msk (0x1UL << DCMI_ICR_LINE_ISC_Pos)#define DCMI_ICR_LINE_ISC_Pos (4U)#define DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk#define DCMI_ICR_VSYNC_ISC_Msk (0x1UL << DCMI_ICR_VSYNC_ISC_Pos)#define DCMI_ICR_VSYNC_ISC_Pos (3U)#define DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk#define DCMI_ICR_ERR_ISC_Msk (0x1UL << DCMI_ICR_ERR_ISC_Pos)#define DCMI_ICR_ERR_ISC_Pos (2U)#define DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk#define DCMI_ICR_OVR_ISC_Msk (0x1UL << DCMI_ICR_OVR_ISC_Pos)#define DCMI_ICR_OVR_ISC_Pos (1U)#define DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk#define DCMI_ICR_FRAME_ISC_Msk (0x1UL << DCMI_ICR_FRAME_ISC_Pos)#define DCMI_ICR_FRAME_ISC_Pos (0U)#define DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk#define DCMI_MIS_LINE_MIS_Msk (0x1UL << DCMI_MIS_LINE_MIS_Pos)#define DCMI_MIS_LINE_MIS_Pos (4U)#define DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk#define DCMI_MIS_VSYNC_MIS_Msk (0x1UL << DCMI_MIS_VSYNC_MIS_Pos)#define DCMI_MIS_VSYNC_MIS_Pos (3U)#define DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk#define DCMI_MIS_ERR_MIS_Msk (0x1UL << DCMI_MIS_ERR_MIS_Pos)#define DCMI_MIS_ERR_MIS_Pos (2U)#define DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk#define DCMI_MIS_OVR_MIS_Msk (0x1UL << DCMI_MIS_OVR_MIS_Pos)#define DCMI_MIS_OVR_MIS_Pos (1U)#define DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk#define DCMI_MIS_FRAME_MIS_Msk (0x1UL << DCMI_MIS_FRAME_MIS_Pos)#define DCMI_MIS_FRAME_MIS_Pos (0U)#define DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk#define DCMI_IER_LINE_IE_Msk (0x1UL << DCMI_IER_LINE_IE_Pos)#define DCMI_IER_LINE_IE_Pos (4U)#define DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk#define DCMI_IER_VSYNC_IE_Msk (0x1UL << DCMI_IER_VSYNC_IE_Pos)#define DCMI_IER_VSYNC_IE_Pos (3U)#define DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk#define DCMI_IER_ERR_IE_Msk (0x1UL << DCMI_IER_ERR_IE_Pos)#define DCMI_IER_ERR_IE_Pos (2U)#define DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk#define DCMI_IER_OVR_IE_Msk (0x1UL << DCMI_IER_OVR_IE_Pos)#define DCMI_IER_OVR_IE_Pos (1U)#define DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk#define DCMI_IER_FRAME_IE_Msk (0x1UL << DCMI_IER_FRAME_IE_Pos)#define DCMI_IER_FRAME_IE_Pos (0U)#define DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS#define DCMI_RISR_VSYNC_RIS DCMI_RIS_VSYNC_RIS#define DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS#define DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS#define DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS#define DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk#define DCMI_RIS_LINE_RIS_Msk (0x1UL << DCMI_RIS_LINE_RIS_Pos)#define DCMI_RIS_LINE_RIS_Pos (4U)#define DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk#define DCMI_RIS_VSYNC_RIS_Msk (0x1UL << DCMI_RIS_VSYNC_RIS_Pos)#define DCMI_RIS_VSYNC_RIS_Pos (3U)#define DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk#define DCMI_RIS_ERR_RIS_Msk (0x1UL << DCMI_RIS_ERR_RIS_Pos)#define DCMI_RIS_ERR_RIS_Pos (2U)#define DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk#define DCMI_RIS_OVR_RIS_Msk (0x1UL << DCMI_RIS_OVR_RIS_Pos)#define DCMI_RIS_OVR_RIS_Pos (1U)#define DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk#define DCMI_RIS_FRAME_RIS_Msk (0x1UL << DCMI_RIS_FRAME_RIS_Pos)#define DCMI_RIS_FRAME_RIS_Pos (0U)#define DCMI_SR_FNE DCMI_SR_FNE_Msk#define DCMI_SR_FNE_Msk (0x1UL << DCMI_SR_FNE_Pos)#define DCMI_SR_FNE_Pos (2U)#define DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk#define DCMI_SR_VSYNC_Msk (0x1UL << DCMI_SR_VSYNC_Pos)#define DCMI_SR_VSYNC_Pos (1U)#define DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk#define DCMI_SR_HSYNC_Msk (0x1UL << DCMI_SR_HSYNC_Pos)#define DCMI_SR_HSYNC_Pos (0U)#define DCMI_CR_OELS DCMI_CR_OELS_Msk#define DCMI_CR_OELS_Msk (0x1UL << DCMI_CR_OELS_Pos)#define DCMI_CR_OELS_Pos (20U)#define DCMI_CR_LSM DCMI_CR_LSM_Msk#define DCMI_CR_LSM_Msk (0x1UL << DCMI_CR_LSM_Pos)#define DCMI_CR_LSM_Pos (19U)#define DCMI_CR_OEBS DCMI_CR_OEBS_Msk#define DCMI_CR_OEBS_Msk (0x1UL << DCMI_CR_OEBS_Pos)#define DCMI_CR_OEBS_Pos (18U)#define DCMI_CR_BSM_1 (0x2UL << DCMI_CR_BSM_Pos)#define DCMI_CR_BSM_0 (0x1UL << DCMI_CR_BSM_Pos)#define DCMI_CR_BSM DCMI_CR_BSM_Msk#define DCMI_CR_BSM_Msk (0x3UL << DCMI_CR_BSM_Pos)#define DCMI_CR_BSM_Pos (16U)#define DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk#define DCMI_CR_ENABLE_Msk (0x1UL << DCMI_CR_ENABLE_Pos)#define DCMI_CR_ENABLE_Pos (14U)#define DCMI_CR_CRE DCMI_CR_CRE_Msk#define DCMI_CR_CRE_Msk (0x1UL << DCMI_CR_CRE_Pos)#define DCMI_CR_CRE_Pos (12U)#define DCMI_CR_EDM_1 0x00000800U#define DCMI_CR_EDM_0 0x00000400U#define DCMI_CR_FCRC_1 0x00000200U#define DCMI_CR_FCRC_0 0x00000100U#define DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk#define DCMI_CR_VSPOL_Msk (0x1UL << DCMI_CR_VSPOL_Pos)#define DCMI_CR_VSPOL_Pos (7U)#define DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk#define DCMI_CR_HSPOL_Msk (0x1UL << DCMI_CR_HSPOL_Pos)#define DCMI_CR_HSPOL_Pos (6U)#define DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk#define DCMI_CR_PCKPOL_Msk (0x1UL << DCMI_CR_PCKPOL_Pos)#define DCMI_CR_PCKPOL_Pos (5U)#define DCMI_CR_ESS DCMI_CR_ESS_Msk#define DCMI_CR_ESS_Msk (0x1UL << DCMI_CR_ESS_Pos)#define DCMI_CR_ESS_Pos (4U)#define DCMI_CR_JPEG DCMI_CR_JPEG_Msk#define DCMI_CR_JPEG_Msk (0x1UL << DCMI_CR_JPEG_Pos)#define DCMI_CR_JPEG_Pos (3U)#define DCMI_CR_CROP DCMI_CR_CROP_Msk#define DCMI_CR_CROP_Msk (0x1UL << DCMI_CR_CROP_Pos)#define DCMI_CR_CROP_Pos (2U)#define DCMI_CR_CM DCMI_CR_CM_Msk#define DCMI_CR_CM_Msk (0x1UL << DCMI_CR_CM_Pos)#define DCMI_CR_CM_Pos (1U)#define DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk#define DCMI_CR_CAPTURE_Msk (0x1UL << DCMI_CR_CAPTURE_Pos)#define DCMI_CR_CAPTURE_Pos (0U)#define DFSDM_FLTICR_CLRSCSDF DFSDM_FLTICR_CLRSCDF#define DFSDM_FLTICR_CLRSCSDF_Msk DFSDM_FLTICR_CLRSCDF_Msk#define DFSDM_FLTICR_CLRSCSDF_Pos DFSDM_FLTICR_CLRSCDF_Pos#define DFSDM_FLTCNVTIMR_CNVCNT DFSDM_FLTCNVTIMR_CNVCNT_Msk#define DFSDM_FLTCNVTIMR_CNVCNT_Msk (0xFFFFFFFUL << DFSDM_FLTCNVTIMR_CNVCNT_Pos)#define DFSDM_FLTCNVTIMR_CNVCNT_Pos (4U)#define DFSDM_FLTEXMIN_EXMINCH DFSDM_FLTEXMIN_EXMINCH_Msk#define DFSDM_FLTEXMIN_EXMINCH_Msk (0x7UL << DFSDM_FLTEXMIN_EXMINCH_Pos)#define DFSDM_FLTEXMIN_EXMINCH_Pos (0U)#define DFSDM_FLTEXMIN_EXMIN DFSDM_FLTEXMIN_EXMIN_Msk#define DFSDM_FLTEXMIN_EXMIN_Msk (0xFFFFFFUL << DFSDM_FLTEXMIN_EXMIN_Pos)#define DFSDM_FLTEXMIN_EXMIN_Pos (8U)#define DFSDM_FLTEXMAX_EXMAXCH DFSDM_FLTEXMAX_EXMAXCH_Msk#define DFSDM_FLTEXMAX_EXMAXCH_Msk (0x7UL << DFSDM_FLTEXMAX_EXMAXCH_Pos)#define DFSDM_FLTEXMAX_EXMAXCH_Pos (0U)#define DFSDM_FLTEXMAX_EXMAX DFSDM_FLTEXMAX_EXMAX_Msk#define DFSDM_FLTEXMAX_EXMAX_Msk (0xFFFFFFUL << DFSDM_FLTEXMAX_EXMAX_Pos)#define DFSDM_FLTEXMAX_EXMAX_Pos (8U)#define DFSDM_FLTAWCFR_CLRAWLTF DFSDM_FLTAWCFR_CLRAWLTF_Msk#define DFSDM_FLTAWCFR_CLRAWLTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWLTF_Pos)#define DFSDM_FLTAWCFR_CLRAWLTF_Pos (0U)#define DFSDM_FLTAWCFR_CLRAWHTF DFSDM_FLTAWCFR_CLRAWHTF_Msk#define DFSDM_FLTAWCFR_CLRAWHTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWHTF_Pos)#define DFSDM_FLTAWCFR_CLRAWHTF_Pos (8U)#define DFSDM_FLTAWSR_AWLTF DFSDM_FLTAWSR_AWLTF_Msk#define DFSDM_FLTAWSR_AWLTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWLTF_Pos)#define DFSDM_FLTAWSR_AWLTF_Pos (0U)#define DFSDM_FLTAWSR_AWHTF DFSDM_FLTAWSR_AWHTF_Msk#define DFSDM_FLTAWSR_AWHTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWHTF_Pos)#define DFSDM_FLTAWSR_AWHTF_Pos (8U)#define DFSDM_FLTAWLTR_BKAWL DFSDM_FLTAWLTR_BKAWL_Msk#define DFSDM_FLTAWLTR_BKAWL_Msk (0xFUL << DFSDM_FLTAWLTR_BKAWL_Pos)#define DFSDM_FLTAWLTR_BKAWL_Pos (0U)#define DFSDM_FLTAWLTR_AWLT DFSDM_FLTAWLTR_AWLT_Msk#define DFSDM_FLTAWLTR_AWLT_Msk (0xFFFFFFUL << DFSDM_FLTAWLTR_AWLT_Pos)#define DFSDM_FLTAWLTR_AWLT_Pos (8U)#define DFSDM_FLTAWHTR_BKAWH DFSDM_FLTAWHTR_BKAWH_Msk#define DFSDM_FLTAWHTR_BKAWH_Msk (0xFUL << DFSDM_FLTAWHTR_BKAWH_Pos)#define DFSDM_FLTAWHTR_BKAWH_Pos (0U)#define DFSDM_FLTAWHTR_AWHT DFSDM_FLTAWHTR_AWHT_Msk#define DFSDM_FLTAWHTR_AWHT_Msk (0xFFFFFFUL << DFSDM_FLTAWHTR_AWHT_Pos)#define DFSDM_FLTAWHTR_AWHT_Pos (8U)#define DFSDM_FLTRDATAR_RDATACH DFSDM_FLTRDATAR_RDATACH_Msk#define DFSDM_FLTRDATAR_RDATACH_Msk (0x7UL << DFSDM_FLTRDATAR_RDATACH_Pos)#define DFSDM_FLTRDATAR_RDATACH_Pos (0U)#define DFSDM_FLTRDATAR_RPEND DFSDM_FLTRDATAR_RPEND_Msk#define DFSDM_FLTRDATAR_RPEND_Msk (0x1UL << DFSDM_FLTRDATAR_RPEND_Pos)#define DFSDM_FLTRDATAR_RPEND_Pos (4U)#define DFSDM_FLTRDATAR_RDATA DFSDM_FLTRDATAR_RDATA_Msk#define DFSDM_FLTRDATAR_RDATA_Msk (0xFFFFFFUL << DFSDM_FLTRDATAR_RDATA_Pos)#define DFSDM_FLTRDATAR_RDATA_Pos (8U)#define DFSDM_FLTJDATAR_JDATACH DFSDM_FLTJDATAR_JDATACH_Msk#define DFSDM_FLTJDATAR_JDATACH_Msk (0x7UL << DFSDM_FLTJDATAR_JDATACH_Pos)#define DFSDM_FLTJDATAR_JDATACH_Pos (0U)#define DFSDM_FLTJDATAR_JDATA DFSDM_FLTJDATAR_JDATA_Msk#define DFSDM_FLTJDATAR_JDATA_Msk (0xFFFFFFUL << DFSDM_FLTJDATAR_JDATA_Pos)#define DFSDM_FLTJDATAR_JDATA_Pos (8U)#define DFSDM_FLTFCR_IOSR DFSDM_FLTFCR_IOSR_Msk#define DFSDM_FLTFCR_IOSR_Msk (0xFFUL << DFSDM_FLTFCR_IOSR_Pos)#define DFSDM_FLTFCR_IOSR_Pos (0U)#define DFSDM_FLTFCR_FOSR DFSDM_FLTFCR_FOSR_Msk#define DFSDM_FLTFCR_FOSR_Msk (0x3FFUL << DFSDM_FLTFCR_FOSR_Pos)#define DFSDM_FLTFCR_FOSR_Pos (16U)#define DFSDM_FLTFCR_FORD_0 (0x1UL << DFSDM_FLTFCR_FORD_Pos)#define DFSDM_FLTFCR_FORD_1 (0x2UL << DFSDM_FLTFCR_FORD_Pos)#define DFSDM_FLTFCR_FORD_2 (0x4UL << DFSDM_FLTFCR_FORD_Pos)#define DFSDM_FLTFCR_FORD DFSDM_FLTFCR_FORD_Msk#define DFSDM_FLTFCR_FORD_Msk (0x7UL << DFSDM_FLTFCR_FORD_Pos)#define DFSDM_FLTFCR_FORD_Pos (29U)#define DFSDM_FLTJCHGR_JCHG DFSDM_FLTJCHGR_JCHG_Msk#define DFSDM_FLTJCHGR_JCHG_Msk (0xFFUL << DFSDM_FLTJCHGR_JCHG_Pos)#define DFSDM_FLTJCHGR_JCHG_Pos (0U)#define DFSDM_FLTICR_CLRJOVRF DFSDM_FLTICR_CLRJOVRF_Msk#define DFSDM_FLTICR_CLRJOVRF_Msk (0x1UL << DFSDM_FLTICR_CLRJOVRF_Pos)#define DFSDM_FLTICR_CLRJOVRF_Pos (2U)#define DFSDM_FLTICR_CLRROVRF DFSDM_FLTICR_CLRROVRF_Msk#define DFSDM_FLTICR_CLRROVRF_Msk (0x1UL << DFSDM_FLTICR_CLRROVRF_Pos)#define DFSDM_FLTICR_CLRROVRF_Pos (3U)#define DFSDM_FLTICR_CLRCKABF DFSDM_FLTICR_CLRCKABF_Msk#define DFSDM_FLTICR_CLRCKABF_Msk (0xFFUL << DFSDM_FLTICR_CLRCKABF_Pos)#define DFSDM_FLTICR_CLRCKABF_Pos (16U)#define DFSDM_FLTICR_CLRSCDF DFSDM_FLTICR_CLRSCDF_Msk#define DFSDM_FLTICR_CLRSCDF_Msk (0xFFUL << DFSDM_FLTICR_CLRSCDF_Pos)#define DFSDM_FLTICR_CLRSCDF_Pos (24U)#define DFSDM_FLTISR_JEOCF DFSDM_FLTISR_JEOCF_Msk#define DFSDM_FLTISR_JEOCF_Msk (0x1UL << DFSDM_FLTISR_JEOCF_Pos)#define DFSDM_FLTISR_JEOCF_Pos (0U)#define DFSDM_FLTISR_REOCF DFSDM_FLTISR_REOCF_Msk#define DFSDM_FLTISR_REOCF_Msk (0x1UL << DFSDM_FLTISR_REOCF_Pos)#define DFSDM_FLTISR_REOCF_Pos (1U)#define DFSDM_FLTISR_JOVRF DFSDM_FLTISR_JOVRF_Msk#define DFSDM_FLTISR_JOVRF_Msk (0x1UL << DFSDM_FLTISR_JOVRF_Pos)#define DFSDM_FLTISR_JOVRF_Pos (2U)#define DFSDM_FLTISR_ROVRF DFSDM_FLTISR_ROVRF_Msk#define DFSDM_FLTISR_ROVRF_Msk (0x1UL << DFSDM_FLTISR_ROVRF_Pos)#define DFSDM_FLTISR_ROVRF_Pos (3U)#define DFSDM_FLTISR_AWDF DFSDM_FLTISR_AWDF_Msk#define DFSDM_FLTISR_AWDF_Msk (0x1UL << DFSDM_FLTISR_AWDF_Pos)#define DFSDM_FLTISR_AWDF_Pos (4U)#define DFSDM_FLTISR_JCIP DFSDM_FLTISR_JCIP_Msk#define DFSDM_FLTISR_JCIP_Msk (0x1UL << DFSDM_FLTISR_JCIP_Pos)#define DFSDM_FLTISR_JCIP_Pos (13U)#define DFSDM_FLTISR_RCIP DFSDM_FLTISR_RCIP_Msk#define DFSDM_FLTISR_RCIP_Msk (0x1UL << DFSDM_FLTISR_RCIP_Pos)#define DFSDM_FLTISR_RCIP_Pos (14U)#define DFSDM_FLTISR_CKABF DFSDM_FLTISR_CKABF_Msk#define DFSDM_FLTISR_CKABF_Msk (0xFFUL << DFSDM_FLTISR_CKABF_Pos)#define DFSDM_FLTISR_CKABF_Pos (16U)#define DFSDM_FLTISR_SCDF DFSDM_FLTISR_SCDF_Msk#define DFSDM_FLTISR_SCDF_Msk (0xFFUL << DFSDM_FLTISR_SCDF_Pos)#define DFSDM_FLTISR_SCDF_Pos (24U)#define DFSDM_FLTCR2_JEOCIE DFSDM_FLTCR2_JEOCIE_Msk#define DFSDM_FLTCR2_JEOCIE_Msk (0x1UL << DFSDM_FLTCR2_JEOCIE_Pos)#define DFSDM_FLTCR2_JEOCIE_Pos (0U)#define DFSDM_FLTCR2_REOCIE DFSDM_FLTCR2_REOCIE_Msk#define DFSDM_FLTCR2_REOCIE_Msk (0x1UL << DFSDM_FLTCR2_REOCIE_Pos)#define DFSDM_FLTCR2_REOCIE_Pos (1U)#define DFSDM_FLTCR2_JOVRIE DFSDM_FLTCR2_JOVRIE_Msk#define DFSDM_FLTCR2_JOVRIE_Msk (0x1UL << DFSDM_FLTCR2_JOVRIE_Pos)#define DFSDM_FLTCR2_JOVRIE_Pos (2U)#define DFSDM_FLTCR2_ROVRIE DFSDM_FLTCR2_ROVRIE_Msk#define DFSDM_FLTCR2_ROVRIE_Msk (0x1UL << DFSDM_FLTCR2_ROVRIE_Pos)#define DFSDM_FLTCR2_ROVRIE_Pos (3U)#define DFSDM_FLTCR2_AWDIE DFSDM_FLTCR2_AWDIE_Msk#define DFSDM_FLTCR2_AWDIE_Msk (0x1UL << DFSDM_FLTCR2_AWDIE_Pos)#define DFSDM_FLTCR2_AWDIE_Pos (4U)#define DFSDM_FLTCR2_SCDIE DFSDM_FLTCR2_SCDIE_Msk#define DFSDM_FLTCR2_SCDIE_Msk (0x1UL << DFSDM_FLTCR2_SCDIE_Pos)#define DFSDM_FLTCR2_SCDIE_Pos (5U)#define DFSDM_FLTCR2_CKABIE DFSDM_FLTCR2_CKABIE_Msk#define DFSDM_FLTCR2_CKABIE_Msk (0x1UL << DFSDM_FLTCR2_CKABIE_Pos)#define DFSDM_FLTCR2_CKABIE_Pos (6U)#define DFSDM_FLTCR2_EXCH DFSDM_FLTCR2_EXCH_Msk#define DFSDM_FLTCR2_EXCH_Msk (0xFFUL << DFSDM_FLTCR2_EXCH_Pos)#define DFSDM_FLTCR2_EXCH_Pos (8U)#define DFSDM_FLTCR2_AWDCH DFSDM_FLTCR2_AWDCH_Msk#define DFSDM_FLTCR2_AWDCH_Msk (0xFFUL << DFSDM_FLTCR2_AWDCH_Pos)#define DFSDM_FLTCR2_AWDCH_Pos (16U)#define DFSDM_FLTCR1_DFEN DFSDM_FLTCR1_DFEN_Msk#define DFSDM_FLTCR1_DFEN_Msk (0x1UL << DFSDM_FLTCR1_DFEN_Pos)#define DFSDM_FLTCR1_DFEN_Pos (0U)#define DFSDM_FLTCR1_JSWSTART DFSDM_FLTCR1_JSWSTART_Msk#define DFSDM_FLTCR1_JSWSTART_Msk (0x1UL << DFSDM_FLTCR1_JSWSTART_Pos)#define DFSDM_FLTCR1_JSWSTART_Pos (1U)#define DFSDM_FLTCR1_JSYNC DFSDM_FLTCR1_JSYNC_Msk#define DFSDM_FLTCR1_JSYNC_Msk (0x1UL << DFSDM_FLTCR1_JSYNC_Pos)#define DFSDM_FLTCR1_JSYNC_Pos (3U)#define DFSDM_FLTCR1_JSCAN DFSDM_FLTCR1_JSCAN_Msk#define DFSDM_FLTCR1_JSCAN_Msk (0x1UL << DFSDM_FLTCR1_JSCAN_Pos)#define DFSDM_FLTCR1_JSCAN_Pos (4U)#define DFSDM_FLTCR1_JDMAEN DFSDM_FLTCR1_JDMAEN_Msk#define DFSDM_FLTCR1_JDMAEN_Msk (0x1UL << DFSDM_FLTCR1_JDMAEN_Pos)#define DFSDM_FLTCR1_JDMAEN_Pos (5U)#define DFSDM_FLTCR1_JEXTSEL_4 (0x10UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_3 (0x08UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_2 (0x04UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_1 (0x02UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_0 (0x01UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL DFSDM_FLTCR1_JEXTSEL_Msk#define DFSDM_FLTCR1_JEXTSEL_Msk (0x1FUL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_Pos (8U)#define DFSDM_FLTCR1_JEXTEN_0 (0x1UL << DFSDM_FLTCR1_JEXTEN_Pos)#define DFSDM_FLTCR1_JEXTEN_1 (0x2UL << DFSDM_FLTCR1_JEXTEN_Pos)#define DFSDM_FLTCR1_JEXTEN DFSDM_FLTCR1_JEXTEN_Msk#define DFSDM_FLTCR1_JEXTEN_Msk (0x3UL << DFSDM_FLTCR1_JEXTEN_Pos)#define DFSDM_FLTCR1_JEXTEN_Pos (13U)#define DFSDM_FLTCR1_RSWSTART DFSDM_FLTCR1_RSWSTART_Msk#define DFSDM_FLTCR1_RSWSTART_Msk (0x1UL << DFSDM_FLTCR1_RSWSTART_Pos)#define DFSDM_FLTCR1_RSWSTART_Pos (17U)#define DFSDM_FLTCR1_RCONT DFSDM_FLTCR1_RCONT_Msk#define DFSDM_FLTCR1_RCONT_Msk (0x1UL << DFSDM_FLTCR1_RCONT_Pos)#define DFSDM_FLTCR1_RCONT_Pos (18U)#define DFSDM_FLTCR1_RSYNC DFSDM_FLTCR1_RSYNC_Msk#define DFSDM_FLTCR1_RSYNC_Msk (0x1UL << DFSDM_FLTCR1_RSYNC_Pos)#define DFSDM_FLTCR1_RSYNC_Pos (19U)#define DFSDM_FLTCR1_RDMAEN DFSDM_FLTCR1_RDMAEN_Msk#define DFSDM_FLTCR1_RDMAEN_Msk (0x1UL << DFSDM_FLTCR1_RDMAEN_Pos)#define DFSDM_FLTCR1_RDMAEN_Pos (21U)#define DFSDM_FLTCR1_RCH DFSDM_FLTCR1_RCH_Msk#define DFSDM_FLTCR1_RCH_Msk (0x7UL << DFSDM_FLTCR1_RCH_Pos)#define DFSDM_FLTCR1_RCH_Pos (24U)#define DFSDM_FLTCR1_FAST DFSDM_FLTCR1_FAST_Msk#define DFSDM_FLTCR1_FAST_Msk (0x1UL << DFSDM_FLTCR1_FAST_Pos)#define DFSDM_FLTCR1_FAST_Pos (29U)#define DFSDM_FLTCR1_AWFSEL DFSDM_FLTCR1_AWFSEL_Msk#define DFSDM_FLTCR1_AWFSEL_Msk (0x1UL << DFSDM_FLTCR1_AWFSEL_Pos)#define DFSDM_FLTCR1_AWFSEL_Pos (30U)#define DFSDM_CHDATINR_INDAT1 DFSDM_CHDATINR_INDAT1_Msk#define DFSDM_CHDATINR_INDAT1_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT1_Pos)#define DFSDM_CHDATINR_INDAT1_Pos (16U)#define DFSDM_CHDATINR_INDAT0 DFSDM_CHDATINR_INDAT0_Msk#define DFSDM_CHDATINR_INDAT0_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT0_Pos)#define DFSDM_CHDATINR_INDAT0_Pos (0U)#define DFSDM_CHWDATR_WDATA DFSDM_CHWDATR_WDATA_Msk#define DFSDM_CHWDATR_WDATA_Msk (0xFFFFUL << DFSDM_CHWDATR_WDATA_Pos)#define DFSDM_CHWDATR_WDATA_Pos (0U)#define DFSDM_CHAWSCDR_SCDT DFSDM_CHAWSCDR_SCDT_Msk#define DFSDM_CHAWSCDR_SCDT_Msk (0xFFUL << DFSDM_CHAWSCDR_SCDT_Pos)#define DFSDM_CHAWSCDR_SCDT_Pos (0U)#define DFSDM_CHAWSCDR_BKSCD DFSDM_CHAWSCDR_BKSCD_Msk#define DFSDM_CHAWSCDR_BKSCD_Msk (0xFUL << DFSDM_CHAWSCDR_BKSCD_Pos)#define DFSDM_CHAWSCDR_BKSCD_Pos (12U)#define DFSDM_CHAWSCDR_AWFOSR DFSDM_CHAWSCDR_AWFOSR_Msk#define DFSDM_CHAWSCDR_AWFOSR_Msk (0x1FUL << DFSDM_CHAWSCDR_AWFOSR_Pos)#define DFSDM_CHAWSCDR_AWFOSR_Pos (16U)#define DFSDM_CHAWSCDR_AWFORD_0 (0x1UL << DFSDM_CHAWSCDR_AWFORD_Pos)#define DFSDM_CHAWSCDR_AWFORD_1 (0x2UL << DFSDM_CHAWSCDR_AWFORD_Pos)#define DFSDM_CHAWSCDR_AWFORD DFSDM_CHAWSCDR_AWFORD_Msk#define DFSDM_CHAWSCDR_AWFORD_Msk (0x3UL << DFSDM_CHAWSCDR_AWFORD_Pos)#define DFSDM_CHAWSCDR_AWFORD_Pos (22U)#define DFSDM_CHCFGR2_DTRBS DFSDM_CHCFGR2_DTRBS_Msk#define DFSDM_CHCFGR2_DTRBS_Msk (0x1FUL << DFSDM_CHCFGR2_DTRBS_Pos)#define DFSDM_CHCFGR2_DTRBS_Pos (3U)#define DFSDM_CHCFGR2_OFFSET DFSDM_CHCFGR2_OFFSET_Msk#define DFSDM_CHCFGR2_OFFSET_Msk (0xFFFFFFUL << DFSDM_CHCFGR2_OFFSET_Pos)#define DFSDM_CHCFGR2_OFFSET_Pos (8U)#define DFSDM_CHCFGR1_SITP_0 (0x1UL << DFSDM_CHCFGR1_SITP_Pos)#define DFSDM_CHCFGR1_SITP_1 (0x2UL << DFSDM_CHCFGR1_SITP_Pos)#define DFSDM_CHCFGR1_SITP DFSDM_CHCFGR1_SITP_Msk#define DFSDM_CHCFGR1_SITP_Msk (0x3UL << DFSDM_CHCFGR1_SITP_Pos)#define DFSDM_CHCFGR1_SITP_Pos (0U)#define DFSDM_CHCFGR1_SPICKSEL_0 (0x1UL << DFSDM_CHCFGR1_SPICKSEL_Pos)#define DFSDM_CHCFGR1_SPICKSEL_1 (0x2UL << DFSDM_CHCFGR1_SPICKSEL_Pos)#define DFSDM_CHCFGR1_SPICKSEL DFSDM_CHCFGR1_SPICKSEL_Msk#define DFSDM_CHCFGR1_SPICKSEL_Msk (0x3UL << DFSDM_CHCFGR1_SPICKSEL_Pos)#define DFSDM_CHCFGR1_SPICKSEL_Pos (2U)#define DFSDM_CHCFGR1_SCDEN DFSDM_CHCFGR1_SCDEN_Msk#define DFSDM_CHCFGR1_SCDEN_Msk (0x1UL << DFSDM_CHCFGR1_SCDEN_Pos)#define DFSDM_CHCFGR1_SCDEN_Pos (5U)#define DFSDM_CHCFGR1_CKABEN DFSDM_CHCFGR1_CKABEN_Msk#define DFSDM_CHCFGR1_CKABEN_Msk (0x1UL << DFSDM_CHCFGR1_CKABEN_Pos)#define DFSDM_CHCFGR1_CKABEN_Pos (6U)#define DFSDM_CHCFGR1_CHEN DFSDM_CHCFGR1_CHEN_Msk#define DFSDM_CHCFGR1_CHEN_Msk (0x1UL << DFSDM_CHCFGR1_CHEN_Pos)#define DFSDM_CHCFGR1_CHEN_Pos (7U)#define DFSDM_CHCFGR1_CHINSEL DFSDM_CHCFGR1_CHINSEL_Msk#define DFSDM_CHCFGR1_CHINSEL_Msk (0x1UL << DFSDM_CHCFGR1_CHINSEL_Pos)#define DFSDM_CHCFGR1_CHINSEL_Pos (8U)#define DFSDM_CHCFGR1_DATMPX_0 (0x1UL << DFSDM_CHCFGR1_DATMPX_Pos)#define DFSDM_CHCFGR1_DATMPX_1 (0x2UL << DFSDM_CHCFGR1_DATMPX_Pos)#define DFSDM_CHCFGR1_DATMPX DFSDM_CHCFGR1_DATMPX_Msk#define DFSDM_CHCFGR1_DATMPX_Msk (0x3UL << DFSDM_CHCFGR1_DATMPX_Pos)#define DFSDM_CHCFGR1_DATMPX_Pos (12U)#define DFSDM_CHCFGR1_DATPACK_0 (0x1UL << DFSDM_CHCFGR1_DATPACK_Pos)#define DFSDM_CHCFGR1_DATPACK_1 (0x2UL << DFSDM_CHCFGR1_DATPACK_Pos)#define DFSDM_CHCFGR1_DATPACK DFSDM_CHCFGR1_DATPACK_Msk#define DFSDM_CHCFGR1_DATPACK_Msk (0x3UL << DFSDM_CHCFGR1_DATPACK_Pos)#define DFSDM_CHCFGR1_DATPACK_Pos (14U)#define DFSDM_CHCFGR1_CKOUTDIV DFSDM_CHCFGR1_CKOUTDIV_Msk#define DFSDM_CHCFGR1_CKOUTDIV_Msk (0xFFUL << DFSDM_CHCFGR1_CKOUTDIV_Pos)#define DFSDM_CHCFGR1_CKOUTDIV_Pos (16U)#define DFSDM_CHCFGR1_CKOUTSRC DFSDM_CHCFGR1_CKOUTSRC_Msk#define DFSDM_CHCFGR1_CKOUTSRC_Msk (0x1UL << DFSDM_CHCFGR1_CKOUTSRC_Pos)#define DFSDM_CHCFGR1_CKOUTSRC_Pos (30U)#define DFSDM_CHCFGR1_DFSDMEN DFSDM_CHCFGR1_DFSDMEN_Msk#define DFSDM_CHCFGR1_DFSDMEN_Msk (0x1UL << DFSDM_CHCFGR1_DFSDMEN_Pos)#define DFSDM_CHCFGR1_DFSDMEN_Pos (31U)#define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk#define DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos)#define DAC_SR_DMAUDR2_Pos (29U)#define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk#define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos)#define DAC_SR_DMAUDR1_Pos (13U)#define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk#define DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)#define DAC_DOR2_DACC2DOR_Pos (0U)#define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk#define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)#define DAC_DOR1_DACC1DOR_Pos (0U)#define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk#define DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)#define DAC_DHR8RD_DACC2DHR_Pos (8U)#define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk#define DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)#define DAC_DHR8RD_DACC1DHR_Pos (0U)#define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk#define DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)#define DAC_DHR12LD_DACC2DHR_Pos (20U)#define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk#define DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)#define DAC_DHR12LD_DACC1DHR_Pos (4U)#define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk#define DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)#define DAC_DHR12RD_DACC2DHR_Pos (16U)#define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk#define DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)#define DAC_DHR12RD_DACC1DHR_Pos (0U)#define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk#define DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)#define DAC_DHR8R2_DACC2DHR_Pos (0U)#define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk#define DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)#define DAC_DHR12L2_DACC2DHR_Pos (4U)#define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk#define DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)#define DAC_DHR12R2_DACC2DHR_Pos (0U)#define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk#define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)#define DAC_DHR8R1_DACC1DHR_Pos (0U)#define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk#define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)#define DAC_DHR12L1_DACC1DHR_Pos (4U)#define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk#define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)#define DAC_DHR12R1_DACC1DHR_Pos (0U)#define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk#define DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)#define DAC_SWTRIGR_SWTRIG2_Pos (1U)#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)#define DAC_SWTRIGR_SWTRIG1_Pos (0U)#define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk#define DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos)#define DAC_CR_DMAUDRIE2_Pos (29U)#define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk#define DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos)#define DAC_CR_DMAEN2_Pos (28U)#define DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk#define DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2_Pos (24U)#define DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos)#define DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos)#define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk#define DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos)#define DAC_CR_WAVE2_Pos (22U)#define DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos)#define DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos)#define DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos)#define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk#define DAC_CR_TSEL2_Msk (0x7UL << DAC_CR_TSEL2_Pos)#define DAC_CR_TSEL2_Pos (19U)#define DAC_CR_TEN2 DAC_CR_TEN2_Msk#define DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos)#define DAC_CR_TEN2_Pos (18U)#define DAC_CR_BOFF2 DAC_CR_BOFF2_Msk#define DAC_CR_BOFF2_Msk (0x1UL << DAC_CR_BOFF2_Pos)#define DAC_CR_BOFF2_Pos (17U)#define DAC_CR_EN2 DAC_CR_EN2_Msk#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos)#define DAC_CR_EN2_Pos (16U)#define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk#define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos)#define DAC_CR_DMAUDRIE1_Pos (13U)#define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk#define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos)#define DAC_CR_DMAEN1_Pos (12U)#define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk#define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1_Pos (8U)#define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos)#define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos)#define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk#define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos)#define DAC_CR_WAVE1_Pos (6U)#define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos)#define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos)#define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos)#define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk#define DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos)#define DAC_CR_TSEL1_Pos (3U)#define DAC_CR_TEN1 DAC_CR_TEN1_Msk#define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos)#define DAC_CR_TEN1_Pos (2U)#define DAC_CR_BOFF1 DAC_CR_BOFF1_Msk#define DAC_CR_BOFF1_Msk (0x1UL << DAC_CR_BOFF1_Pos)#define DAC_CR_BOFF1_Pos (1U)#define DAC_CR_EN1 DAC_CR_EN1_Msk#define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos)#define DAC_CR_EN1_Pos (0U)#define CRC_POL_POL CRC_POL_POL_Msk#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos)#define CRC_POL_POL_Pos (0U)#define CRC_INIT_INIT CRC_INIT_INIT_Msk#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)#define CRC_INIT_INIT_Pos (0U)#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos)#define CRC_CR_REV_OUT_Pos (7U)#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos)#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos)#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos)#define CRC_CR_REV_IN_Pos (5U)#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos)#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos)#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos)#define CRC_CR_POLYSIZE_Pos (3U)#define CRC_CR_RESET CRC_CR_RESET_Msk#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos)#define CRC_CR_RESET_Pos (0U)#define CRC_IDR_IDR CRC_IDR_IDR_Msk#define CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos)#define CRC_IDR_IDR_Pos (0U)#define CRC_DR_DR CRC_DR_DR_Msk#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos)#define CRC_DR_DR_Pos (0U)#define CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk#define CEC_IER_TXACKEIE_Msk (0x1UL << CEC_IER_TXACKEIE_Pos)#define CEC_IER_TXACKEIE_Pos (12U)#define CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk#define CEC_IER_TXERRIE_Msk (0x1UL << CEC_IER_TXERRIE_Pos)#define CEC_IER_TXERRIE_Pos (11U)#define CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk#define CEC_IER_TXUDRIE_Msk (0x1UL << CEC_IER_TXUDRIE_Pos)#define CEC_IER_TXUDRIE_Pos (10U)#define CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk#define CEC_IER_TXENDIE_Msk (0x1UL << CEC_IER_TXENDIE_Pos)#define CEC_IER_TXENDIE_Pos (9U)#define CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk#define CEC_IER_TXBRIE_Msk (0x1UL << CEC_IER_TXBRIE_Pos)#define CEC_IER_TXBRIE_Pos (8U)#define CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk#define CEC_IER_ARBLSTIE_Msk (0x1UL << CEC_IER_ARBLSTIE_Pos)#define CEC_IER_ARBLSTIE_Pos (7U)#define CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk#define CEC_IER_RXACKEIE_Msk (0x1UL << CEC_IER_RXACKEIE_Pos)#define CEC_IER_RXACKEIE_Pos (6U)#define CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk#define CEC_IER_LBPEIE_Msk (0x1UL << CEC_IER_LBPEIE_Pos)#define CEC_IER_LBPEIE_Pos (5U)#define CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk#define CEC_IER_SBPEIE_Msk (0x1UL << CEC_IER_SBPEIE_Pos)#define CEC_IER_SBPEIE_Pos (4U)#define CEC_IER_BREIE CEC_IER_BREIE_Msk#define CEC_IER_BREIE_Msk (0x1UL << CEC_IER_BREIE_Pos)#define CEC_IER_BREIE_Pos (3U)#define CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk#define CEC_IER_RXOVRIE_Msk (0x1UL << CEC_IER_RXOVRIE_Pos)#define CEC_IER_RXOVRIE_Pos (2U)#define CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk#define CEC_IER_RXENDIE_Msk (0x1UL << CEC_IER_RXENDIE_Pos)#define CEC_IER_RXENDIE_Pos (1U)#define CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk#define CEC_IER_RXBRIE_Msk (0x1UL << CEC_IER_RXBRIE_Pos)#define CEC_IER_RXBRIE_Pos (0U)#define CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk#define CEC_ISR_TXACKE_Msk (0x1UL << CEC_ISR_TXACKE_Pos)#define CEC_ISR_TXACKE_Pos (12U)#define CEC_ISR_TXERR CEC_ISR_TXERR_Msk#define CEC_ISR_TXERR_Msk (0x1UL << CEC_ISR_TXERR_Pos)#define CEC_ISR_TXERR_Pos (11U)#define CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk#define CEC_ISR_TXUDR_Msk (0x1UL << CEC_ISR_TXUDR_Pos)#define CEC_ISR_TXUDR_Pos (10U)#define CEC_ISR_TXEND CEC_ISR_TXEND_Msk#define CEC_ISR_TXEND_Msk (0x1UL << CEC_ISR_TXEND_Pos)#define CEC_ISR_TXEND_Pos (9U)#define CEC_ISR_TXBR CEC_ISR_TXBR_Msk#define CEC_ISR_TXBR_Msk (0x1UL << CEC_ISR_TXBR_Pos)#define CEC_ISR_TXBR_Pos (8U)#define CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk#define CEC_ISR_ARBLST_Msk (0x1UL << CEC_ISR_ARBLST_Pos)#define CEC_ISR_ARBLST_Pos (7U)#define CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk#define CEC_ISR_RXACKE_Msk (0x1UL << CEC_ISR_RXACKE_Pos)#define CEC_ISR_RXACKE_Pos (6U)#define CEC_ISR_LBPE CEC_ISR_LBPE_Msk#define CEC_ISR_LBPE_Msk (0x1UL << CEC_ISR_LBPE_Pos)#define CEC_ISR_LBPE_Pos (5U)#define CEC_ISR_SBPE CEC_ISR_SBPE_Msk#define CEC_ISR_SBPE_Msk (0x1UL << CEC_ISR_SBPE_Pos)#define CEC_ISR_SBPE_Pos (4U)#define CEC_ISR_BRE CEC_ISR_BRE_Msk#define CEC_ISR_BRE_Msk (0x1UL << CEC_ISR_BRE_Pos)#define CEC_ISR_BRE_Pos (3U)#define CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk#define CEC_ISR_RXOVR_Msk (0x1UL << CEC_ISR_RXOVR_Pos)#define CEC_ISR_RXOVR_Pos (2U)#define CEC_ISR_RXEND CEC_ISR_RXEND_Msk#define CEC_ISR_RXEND_Msk (0x1UL << CEC_ISR_RXEND_Pos)#define CEC_ISR_RXEND_Pos (1U)#define CEC_ISR_RXBR CEC_ISR_RXBR_Msk#define CEC_ISR_RXBR_Msk (0x1UL << CEC_ISR_RXBR_Pos)#define CEC_ISR_RXBR_Pos (0U)#define CEC_RXDR_RXD CEC_RXDR_RXD_Msk#define CEC_RXDR_RXD_Msk (0xFFU << CEC_RXDR_RXD_Pos)#define CEC_RXDR_RXD_Pos (0U)#define CEC_TXDR_TXD CEC_TXDR_TXD_Msk#define CEC_TXDR_TXD_Msk (0xFFUL << CEC_TXDR_TXD_Pos)#define CEC_TXDR_TXD_Pos (0U)#define CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk#define CEC_CFGR_LSTN_Msk (0x1UL << CEC_CFGR_LSTN_Pos)#define CEC_CFGR_LSTN_Pos (31U)#define CEC_CFGR_OAR CEC_CFGR_OAR_Msk#define CEC_CFGR_OAR_Msk (0x7FFFUL << CEC_CFGR_OAR_Pos)#define CEC_CFGR_OAR_Pos (16U)#define CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk#define CEC_CFGR_SFTOPT_Msk (0x1UL << CEC_CFGR_SFTOPT_Pos)#define CEC_CFGR_SFTOPT_Pos (8U)#define CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk#define CEC_CFGR_BRDNOGEN_Msk (0x1UL << CEC_CFGR_BRDNOGEN_Pos)#define CEC_CFGR_BRDNOGEN_Pos (7U)#define CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk#define CEC_CFGR_LBPEGEN_Msk (0x1UL << CEC_CFGR_LBPEGEN_Pos)#define CEC_CFGR_LBPEGEN_Pos (6U)#define CEC_CFGR_BREGEN CEC_CFGR_BREGEN_Msk#define CEC_CFGR_BREGEN_Msk (0x1UL << CEC_CFGR_BREGEN_Pos)#define CEC_CFGR_BREGEN_Pos (5U)#define CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk#define CEC_CFGR_BRESTP_Msk (0x1UL << CEC_CFGR_BRESTP_Pos)#define CEC_CFGR_BRESTP_Pos (4U)#define CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk#define CEC_CFGR_RXTOL_Msk (0x1UL << CEC_CFGR_RXTOL_Pos)#define CEC_CFGR_RXTOL_Pos (3U)#define CEC_CFGR_SFT CEC_CFGR_SFT_Msk#define CEC_CFGR_SFT_Msk (0x7UL << CEC_CFGR_SFT_Pos)#define CEC_CFGR_SFT_Pos (0U)#define CEC_CR_TXEOM CEC_CR_TXEOM_Msk#define CEC_CR_TXEOM_Msk (0x1UL << CEC_CR_TXEOM_Pos)#define CEC_CR_TXEOM_Pos (2U)#define CEC_CR_TXSOM CEC_CR_TXSOM_Msk#define CEC_CR_TXSOM_Msk (0x1UL << CEC_CR_TXSOM_Pos)#define CEC_CR_TXSOM_Pos (1U)#define CEC_CR_CECEN CEC_CR_CECEN_Msk#define CEC_CR_CECEN_Msk (0x1UL << CEC_CR_CECEN_Pos)#define CEC_CR_CECEN_Pos (0U)#define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk#define CAN_F13R2_FB31_Msk (0x1UL << CAN_F13R2_FB31_Pos)#define CAN_F13R2_FB31_Pos (31U)#define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk#define CAN_F13R2_FB30_Msk (0x1UL << CAN_F13R2_FB30_Pos)#define CAN_F13R2_FB30_Pos (30U)#define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk#define CAN_F13R2_FB29_Msk (0x1UL << CAN_F13R2_FB29_Pos)#define CAN_F13R2_FB29_Pos (29U)#define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk#define CAN_F13R2_FB28_Msk (0x1UL << CAN_F13R2_FB28_Pos)#define CAN_F13R2_FB28_Pos (28U)#define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk#define CAN_F13R2_FB27_Msk (0x1UL << CAN_F13R2_FB27_Pos)#define CAN_F13R2_FB27_Pos (27U)#define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk#define CAN_F13R2_FB26_Msk (0x1UL << CAN_F13R2_FB26_Pos)#define CAN_F13R2_FB26_Pos (26U)#define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk#define CAN_F13R2_FB25_Msk (0x1UL << CAN_F13R2_FB25_Pos)#define CAN_F13R2_FB25_Pos (25U)#define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk#define CAN_F13R2_FB24_Msk (0x1UL << CAN_F13R2_FB24_Pos)#define CAN_F13R2_FB24_Pos (24U)#define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk#define CAN_F13R2_FB23_Msk (0x1UL << CAN_F13R2_FB23_Pos)#define CAN_F13R2_FB23_Pos (23U)#define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk#define CAN_F13R2_FB22_Msk (0x1UL << CAN_F13R2_FB22_Pos)#define CAN_F13R2_FB22_Pos (22U)#define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk#define CAN_F13R2_FB21_Msk (0x1UL << CAN_F13R2_FB21_Pos)#define CAN_F13R2_FB21_Pos (21U)#define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk#define CAN_F13R2_FB20_Msk (0x1UL << CAN_F13R2_FB20_Pos)#define CAN_F13R2_FB20_Pos (20U)#define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk#define CAN_F13R2_FB19_Msk (0x1UL << CAN_F13R2_FB19_Pos)#define CAN_F13R2_FB19_Pos (19U)#define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk#define CAN_F13R2_FB18_Msk (0x1UL << CAN_F13R2_FB18_Pos)#define CAN_F13R2_FB18_Pos (18U)#define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk#define CAN_F13R2_FB17_Msk (0x1UL << CAN_F13R2_FB17_Pos)#define CAN_F13R2_FB17_Pos (17U)#define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk#define CAN_F13R2_FB16_Msk (0x1UL << CAN_F13R2_FB16_Pos)#define CAN_F13R2_FB16_Pos (16U)#define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk#define CAN_F13R2_FB15_Msk (0x1UL << CAN_F13R2_FB15_Pos)#define CAN_F13R2_FB15_Pos (15U)#define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk#define CAN_F13R2_FB14_Msk (0x1UL << CAN_F13R2_FB14_Pos)#define CAN_F13R2_FB14_Pos (14U)#define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk#define CAN_F13R2_FB13_Msk (0x1UL << CAN_F13R2_FB13_Pos)#define CAN_F13R2_FB13_Pos (13U)#define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk#define CAN_F13R2_FB12_Msk (0x1UL << CAN_F13R2_FB12_Pos)#define CAN_F13R2_FB12_Pos (12U)#define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk#define CAN_F13R2_FB11_Msk (0x1UL << CAN_F13R2_FB11_Pos)#define CAN_F13R2_FB11_Pos (11U)#define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk#define CAN_F13R2_FB10_Msk (0x1UL << CAN_F13R2_FB10_Pos)#define CAN_F13R2_FB10_Pos (10U)#define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk#define CAN_F13R2_FB9_Msk (0x1UL << CAN_F13R2_FB9_Pos)#define CAN_F13R2_FB9_Pos (9U)#define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk#define CAN_F13R2_FB8_Msk (0x1UL << CAN_F13R2_FB8_Pos)#define CAN_F13R2_FB8_Pos (8U)#define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk#define CAN_F13R2_FB7_Msk (0x1UL << CAN_F13R2_FB7_Pos)#define CAN_F13R2_FB7_Pos (7U)#define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk#define CAN_F13R2_FB6_Msk (0x1UL << CAN_F13R2_FB6_Pos)#define CAN_F13R2_FB6_Pos (6U)#define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk#define CAN_F13R2_FB5_Msk (0x1UL << CAN_F13R2_FB5_Pos)#define CAN_F13R2_FB5_Pos (5U)#define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk#define CAN_F13R2_FB4_Msk (0x1UL << CAN_F13R2_FB4_Pos)#define CAN_F13R2_FB4_Pos (4U)#define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk#define CAN_F13R2_FB3_Msk (0x1UL << CAN_F13R2_FB3_Pos)#define CAN_F13R2_FB3_Pos (3U)#define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk#define CAN_F13R2_FB2_Msk (0x1UL << CAN_F13R2_FB2_Pos)#define CAN_F13R2_FB2_Pos (2U)#define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk#define CAN_F13R2_FB1_Msk (0x1UL << CAN_F13R2_FB1_Pos)#define CAN_F13R2_FB1_Pos (1U)#define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk#define CAN_F13R2_FB0_Msk (0x1UL << CAN_F13R2_FB0_Pos)#define CAN_F13R2_FB0_Pos (0U)#define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk#define CAN_F12R2_FB31_Msk (0x1UL << CAN_F12R2_FB31_Pos)#define CAN_F12R2_FB31_Pos (31U)#define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk#define CAN_F12R2_FB30_Msk (0x1UL << CAN_F12R2_FB30_Pos)#define CAN_F12R2_FB30_Pos (30U)#define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk#define CAN_F12R2_FB29_Msk (0x1UL << CAN_F12R2_FB29_Pos)#define CAN_F12R2_FB29_Pos (29U)#define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk#define CAN_F12R2_FB28_Msk (0x1UL << CAN_F12R2_FB28_Pos)#define CAN_F12R2_FB28_Pos (28U)#define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk#define CAN_F12R2_FB27_Msk (0x1UL << CAN_F12R2_FB27_Pos)#define CAN_F12R2_FB27_Pos (27U)#define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk#define CAN_F12R2_FB26_Msk (0x1UL << CAN_F12R2_FB26_Pos)#define CAN_F12R2_FB26_Pos (26U)#define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk#define CAN_F12R2_FB25_Msk (0x1UL << CAN_F12R2_FB25_Pos)#define CAN_F12R2_FB25_Pos (25U)#define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk#define CAN_F12R2_FB24_Msk (0x1UL << CAN_F12R2_FB24_Pos)#define CAN_F12R2_FB24_Pos (24U)#define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk#define CAN_F12R2_FB23_Msk (0x1UL << CAN_F12R2_FB23_Pos)#define CAN_F12R2_FB23_Pos (23U)#define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk#define CAN_F12R2_FB22_Msk (0x1UL << CAN_F12R2_FB22_Pos)#define CAN_F12R2_FB22_Pos (22U)#define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk#define CAN_F12R2_FB21_Msk (0x1UL << CAN_F12R2_FB21_Pos)#define CAN_F12R2_FB21_Pos (21U)#define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk#define CAN_F12R2_FB20_Msk (0x1UL << CAN_F12R2_FB20_Pos)#define CAN_F12R2_FB20_Pos (20U)#define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk#define CAN_F12R2_FB19_Msk (0x1UL << CAN_F12R2_FB19_Pos)#define CAN_F12R2_FB19_Pos (19U)#define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk#define CAN_F12R2_FB18_Msk (0x1UL << CAN_F12R2_FB18_Pos)#define CAN_F12R2_FB18_Pos (18U)#define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk#define CAN_F12R2_FB17_Msk (0x1UL << CAN_F12R2_FB17_Pos)#define CAN_F12R2_FB17_Pos (17U)#define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk#define CAN_F12R2_FB16_Msk (0x1UL << CAN_F12R2_FB16_Pos)#define CAN_F12R2_FB16_Pos (16U)#define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk#define CAN_F12R2_FB15_Msk (0x1UL << CAN_F12R2_FB15_Pos)#define CAN_F12R2_FB15_Pos (15U)#define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk#define CAN_F12R2_FB14_Msk (0x1UL << CAN_F12R2_FB14_Pos)#define CAN_F12R2_FB14_Pos (14U)#define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk#define CAN_F12R2_FB13_Msk (0x1UL << CAN_F12R2_FB13_Pos)#define CAN_F12R2_FB13_Pos (13U)#define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk#define CAN_F12R2_FB12_Msk (0x1UL << CAN_F12R2_FB12_Pos)#define CAN_F12R2_FB12_Pos (12U)#define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk#define CAN_F12R2_FB11_Msk (0x1UL << CAN_F12R2_FB11_Pos)#define CAN_F12R2_FB11_Pos (11U)#define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk#define CAN_F12R2_FB10_Msk (0x1UL << CAN_F12R2_FB10_Pos)#define CAN_F12R2_FB10_Pos (10U)#define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk#define CAN_F12R2_FB9_Msk (0x1UL << CAN_F12R2_FB9_Pos)#define CAN_F12R2_FB9_Pos (9U)#define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk#define CAN_F12R2_FB8_Msk (0x1UL << CAN_F12R2_FB8_Pos)#define CAN_F12R2_FB8_Pos (8U)#define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk#define CAN_F12R2_FB7_Msk (0x1UL << CAN_F12R2_FB7_Pos)#define CAN_F12R2_FB7_Pos (7U)#define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk#define CAN_F12R2_FB6_Msk (0x1UL << CAN_F12R2_FB6_Pos)#define CAN_F12R2_FB6_Pos (6U)#define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk#define CAN_F12R2_FB5_Msk (0x1UL << CAN_F12R2_FB5_Pos)#define CAN_F12R2_FB5_Pos (5U)#define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk#define CAN_F12R2_FB4_Msk (0x1UL << CAN_F12R2_FB4_Pos)#define CAN_F12R2_FB4_Pos (4U)#define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk#define CAN_F12R2_FB3_Msk (0x1UL << CAN_F12R2_FB3_Pos)#define CAN_F12R2_FB3_Pos (3U)#define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk#define CAN_F12R2_FB2_Msk (0x1UL << CAN_F12R2_FB2_Pos)#define CAN_F12R2_FB2_Pos (2U)#define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk#define CAN_F12R2_FB1_Msk (0x1UL << CAN_F12R2_FB1_Pos)#define CAN_F12R2_FB1_Pos (1U)#define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk#define CAN_F12R2_FB0_Msk (0x1UL << CAN_F12R2_FB0_Pos)#define CAN_F12R2_FB0_Pos (0U)#define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk#define CAN_F11R2_FB31_Msk (0x1UL << CAN_F11R2_FB31_Pos)#define CAN_F11R2_FB31_Pos (31U)#define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk#define CAN_F11R2_FB30_Msk (0x1UL << CAN_F11R2_FB30_Pos)#define CAN_F11R2_FB30_Pos (30U)#define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk#define CAN_F11R2_FB29_Msk (0x1UL << CAN_F11R2_FB29_Pos)#define CAN_F11R2_FB29_Pos (29U)#define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk#define CAN_F11R2_FB28_Msk (0x1UL << CAN_F11R2_FB28_Pos)#define CAN_F11R2_FB28_Pos (28U)#define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk#define CAN_F11R2_FB27_Msk (0x1UL << CAN_F11R2_FB27_Pos)#define CAN_F11R2_FB27_Pos (27U)#define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk#define CAN_F11R2_FB26_Msk (0x1UL << CAN_F11R2_FB26_Pos)#define CAN_F11R2_FB26_Pos (26U)#define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk#define CAN_F11R2_FB25_Msk (0x1UL << CAN_F11R2_FB25_Pos)#define CAN_F11R2_FB25_Pos (25U)#define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk#define CAN_F11R2_FB24_Msk (0x1UL << CAN_F11R2_FB24_Pos)#define CAN_F11R2_FB24_Pos (24U)#define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk#define CAN_F11R2_FB23_Msk (0x1UL << CAN_F11R2_FB23_Pos)#define CAN_F11R2_FB23_Pos (23U)#define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk#define CAN_F11R2_FB22_Msk (0x1UL << CAN_F11R2_FB22_Pos)#define CAN_F11R2_FB22_Pos (22U)#define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk#define CAN_F11R2_FB21_Msk (0x1UL << CAN_F11R2_FB21_Pos)#define CAN_F11R2_FB21_Pos (21U)#define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk#define CAN_F11R2_FB20_Msk (0x1UL << CAN_F11R2_FB20_Pos)#define CAN_F11R2_FB20_Pos (20U)#define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk#define CAN_F11R2_FB19_Msk (0x1UL << CAN_F11R2_FB19_Pos)#define CAN_F11R2_FB19_Pos (19U)#define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk#define CAN_F11R2_FB18_Msk (0x1UL << CAN_F11R2_FB18_Pos)#define CAN_F11R2_FB18_Pos (18U)#define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk#define CAN_F11R2_FB17_Msk (0x1UL << CAN_F11R2_FB17_Pos)#define CAN_F11R2_FB17_Pos (17U)#define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk#define CAN_F11R2_FB16_Msk (0x1UL << CAN_F11R2_FB16_Pos)#define CAN_F11R2_FB16_Pos (16U)#define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk#define CAN_F11R2_FB15_Msk (0x1UL << CAN_F11R2_FB15_Pos)#define CAN_F11R2_FB15_Pos (15U)#define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk#define CAN_F11R2_FB14_Msk (0x1UL << CAN_F11R2_FB14_Pos)#define CAN_F11R2_FB14_Pos (14U)#define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk#define CAN_F11R2_FB13_Msk (0x1UL << CAN_F11R2_FB13_Pos)#define CAN_F11R2_FB13_Pos (13U)#define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk#define CAN_F11R2_FB12_Msk (0x1UL << CAN_F11R2_FB12_Pos)#define CAN_F11R2_FB12_Pos (12U)#define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk#define CAN_F11R2_FB11_Msk (0x1UL << CAN_F11R2_FB11_Pos)#define CAN_F11R2_FB11_Pos (11U)#define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk#define CAN_F11R2_FB10_Msk (0x1UL << CAN_F11R2_FB10_Pos)#define CAN_F11R2_FB10_Pos (10U)#define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk#define CAN_F11R2_FB9_Msk (0x1UL << CAN_F11R2_FB9_Pos)#define CAN_F11R2_FB9_Pos (9U)#define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk#define CAN_F11R2_FB8_Msk (0x1UL << CAN_F11R2_FB8_Pos)#define CAN_F11R2_FB8_Pos (8U)#define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk#define CAN_F11R2_FB7_Msk (0x1UL << CAN_F11R2_FB7_Pos)#define CAN_F11R2_FB7_Pos (7U)#define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk#define CAN_F11R2_FB6_Msk (0x1UL << CAN_F11R2_FB6_Pos)#define CAN_F11R2_FB6_Pos (6U)#define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk#define CAN_F11R2_FB5_Msk (0x1UL << CAN_F11R2_FB5_Pos)#define CAN_F11R2_FB5_Pos (5U)#define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk#define CAN_F11R2_FB4_Msk (0x1UL << CAN_F11R2_FB4_Pos)#define CAN_F11R2_FB4_Pos (4U)#define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk#define CAN_F11R2_FB3_Msk (0x1UL << CAN_F11R2_FB3_Pos)#define CAN_F11R2_FB3_Pos (3U)#define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk#define CAN_F11R2_FB2_Msk (0x1UL << CAN_F11R2_FB2_Pos)#define CAN_F11R2_FB2_Pos (2U)#define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk#define CAN_F11R2_FB1_Msk (0x1UL << CAN_F11R2_FB1_Pos)#define CAN_F11R2_FB1_Pos (1U)#define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk#define CAN_F11R2_FB0_Msk (0x1UL << CAN_F11R2_FB0_Pos)#define CAN_F11R2_FB0_Pos (0U)#define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk#define CAN_F10R2_FB31_Msk (0x1UL << CAN_F10R2_FB31_Pos)#define CAN_F10R2_FB31_Pos (31U)#define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk#define CAN_F10R2_FB30_Msk (0x1UL << CAN_F10R2_FB30_Pos)#define CAN_F10R2_FB30_Pos (30U)#define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk#define CAN_F10R2_FB29_Msk (0x1UL << CAN_F10R2_FB29_Pos)#define CAN_F10R2_FB29_Pos (29U)#define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk#define CAN_F10R2_FB28_Msk (0x1UL << CAN_F10R2_FB28_Pos)#define CAN_F10R2_FB28_Pos (28U)#define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk#define CAN_F10R2_FB27_Msk (0x1UL << CAN_F10R2_FB27_Pos)#define CAN_F10R2_FB27_Pos (27U)#define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk#define CAN_F10R2_FB26_Msk (0x1UL << CAN_F10R2_FB26_Pos)#define CAN_F10R2_FB26_Pos (26U)#define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk#define CAN_F10R2_FB25_Msk (0x1UL << CAN_F10R2_FB25_Pos)#define CAN_F10R2_FB25_Pos (25U)#define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk#define CAN_F10R2_FB24_Msk (0x1UL << CAN_F10R2_FB24_Pos)#define CAN_F10R2_FB24_Pos (24U)#define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk#define CAN_F10R2_FB23_Msk (0x1UL << CAN_F10R2_FB23_Pos)#define CAN_F10R2_FB23_Pos (23U)#define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk#define CAN_F10R2_FB22_Msk (0x1UL << CAN_F10R2_FB22_Pos)#define CAN_F10R2_FB22_Pos (22U)#define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk#define CAN_F10R2_FB21_Msk (0x1UL << CAN_F10R2_FB21_Pos)#define CAN_F10R2_FB21_Pos (21U)#define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk#define CAN_F10R2_FB20_Msk (0x1UL << CAN_F10R2_FB20_Pos)#define CAN_F10R2_FB20_Pos (20U)#define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk#define CAN_F10R2_FB19_Msk (0x1UL << CAN_F10R2_FB19_Pos)#define CAN_F10R2_FB19_Pos (19U)#define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk#define CAN_F10R2_FB18_Msk (0x1UL << CAN_F10R2_FB18_Pos)#define CAN_F10R2_FB18_Pos (18U)#define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk#define CAN_F10R2_FB17_Msk (0x1UL << CAN_F10R2_FB17_Pos)#define CAN_F10R2_FB17_Pos (17U)#define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk#define CAN_F10R2_FB16_Msk (0x1UL << CAN_F10R2_FB16_Pos)#define CAN_F10R2_FB16_Pos (16U)#define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk#define CAN_F10R2_FB15_Msk (0x1UL << CAN_F10R2_FB15_Pos)#define CAN_F10R2_FB15_Pos (15U)#define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk#define CAN_F10R2_FB14_Msk (0x1UL << CAN_F10R2_FB14_Pos)#define CAN_F10R2_FB14_Pos (14U)#define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk#define CAN_F10R2_FB13_Msk (0x1UL << CAN_F10R2_FB13_Pos)#define CAN_F10R2_FB13_Pos (13U)#define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk#define CAN_F10R2_FB12_Msk (0x1UL << CAN_F10R2_FB12_Pos)#define CAN_F10R2_FB12_Pos (12U)#define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk#define CAN_F10R2_FB11_Msk (0x1UL << CAN_F10R2_FB11_Pos)#define CAN_F10R2_FB11_Pos (11U)#define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk#define CAN_F10R2_FB10_Msk (0x1UL << CAN_F10R2_FB10_Pos)#define CAN_F10R2_FB10_Pos (10U)#define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk#define CAN_F10R2_FB9_Msk (0x1UL << CAN_F10R2_FB9_Pos)#define CAN_F10R2_FB9_Pos (9U)#define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk#define CAN_F10R2_FB8_Msk (0x1UL << CAN_F10R2_FB8_Pos)#define CAN_F10R2_FB8_Pos (8U)#define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk#define CAN_F10R2_FB7_Msk (0x1UL << CAN_F10R2_FB7_Pos)#define CAN_F10R2_FB7_Pos (7U)#define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk#define CAN_F10R2_FB6_Msk (0x1UL << CAN_F10R2_FB6_Pos)#define CAN_F10R2_FB6_Pos (6U)#define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk#define CAN_F10R2_FB5_Msk (0x1UL << CAN_F10R2_FB5_Pos)#define CAN_F10R2_FB5_Pos (5U)#define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk#define CAN_F10R2_FB4_Msk (0x1UL << CAN_F10R2_FB4_Pos)#define CAN_F10R2_FB4_Pos (4U)#define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk#define CAN_F10R2_FB3_Msk (0x1UL << CAN_F10R2_FB3_Pos)#define CAN_F10R2_FB3_Pos (3U)#define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk#define CAN_F10R2_FB2_Msk (0x1UL << CAN_F10R2_FB2_Pos)#define CAN_F10R2_FB2_Pos (2U)#define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk#define CAN_F10R2_FB1_Msk (0x1UL << CAN_F10R2_FB1_Pos)#define CAN_F10R2_FB1_Pos (1U)#define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk#define CAN_F10R2_FB0_Msk (0x1UL << CAN_F10R2_FB0_Pos)#define CAN_F10R2_FB0_Pos (0U)#define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk#define CAN_F9R2_FB31_Msk (0x1UL << CAN_F9R2_FB31_Pos)#define CAN_F9R2_FB31_Pos (31U)#define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk#define CAN_F9R2_FB30_Msk (0x1UL << CAN_F9R2_FB30_Pos)#define CAN_F9R2_FB30_Pos (30U)#define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk#define CAN_F9R2_FB29_Msk (0x1UL << CAN_F9R2_FB29_Pos)#define CAN_F9R2_FB29_Pos (29U)#define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk#define CAN_F9R2_FB28_Msk (0x1UL << CAN_F9R2_FB28_Pos)#define CAN_F9R2_FB28_Pos (28U)#define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk#define CAN_F9R2_FB27_Msk (0x1UL << CAN_F9R2_FB27_Pos)#define CAN_F9R2_FB27_Pos (27U)#define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk#define CAN_F9R2_FB26_Msk (0x1UL << CAN_F9R2_FB26_Pos)#define CAN_F9R2_FB26_Pos (26U)#define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk#define CAN_F9R2_FB25_Msk (0x1UL << CAN_F9R2_FB25_Pos)#define CAN_F9R2_FB25_Pos (25U)#define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk#define CAN_F9R2_FB24_Msk (0x1UL << CAN_F9R2_FB24_Pos)#define CAN_F9R2_FB24_Pos (24U)#define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk#define CAN_F9R2_FB23_Msk (0x1UL << CAN_F9R2_FB23_Pos)#define CAN_F9R2_FB23_Pos (23U)#define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk#define CAN_F9R2_FB22_Msk (0x1UL << CAN_F9R2_FB22_Pos)#define CAN_F9R2_FB22_Pos (22U)#define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk#define CAN_F9R2_FB21_Msk (0x1UL << CAN_F9R2_FB21_Pos)#define CAN_F9R2_FB21_Pos (21U)#define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk#define CAN_F9R2_FB20_Msk (0x1UL << CAN_F9R2_FB20_Pos)#define CAN_F9R2_FB20_Pos (20U)#define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk#define CAN_F9R2_FB19_Msk (0x1UL << CAN_F9R2_FB19_Pos)#define CAN_F9R2_FB19_Pos (19U)#define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk#define CAN_F9R2_FB18_Msk (0x1UL << CAN_F9R2_FB18_Pos)#define CAN_F9R2_FB18_Pos (18U)#define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk#define CAN_F9R2_FB17_Msk (0x1UL << CAN_F9R2_FB17_Pos)#define CAN_F9R2_FB17_Pos (17U)#define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk#define CAN_F9R2_FB16_Msk (0x1UL << CAN_F9R2_FB16_Pos)#define CAN_F9R2_FB16_Pos (16U)#define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk#define CAN_F9R2_FB15_Msk (0x1UL << CAN_F9R2_FB15_Pos)#define CAN_F9R2_FB15_Pos (15U)#define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk#define CAN_F9R2_FB14_Msk (0x1UL << CAN_F9R2_FB14_Pos)#define CAN_F9R2_FB14_Pos (14U)#define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk#define CAN_F9R2_FB13_Msk (0x1UL << CAN_F9R2_FB13_Pos)#define CAN_F9R2_FB13_Pos (13U)#define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk#define CAN_F9R2_FB12_Msk (0x1UL << CAN_F9R2_FB12_Pos)#define CAN_F9R2_FB12_Pos (12U)#define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk#define CAN_F9R2_FB11_Msk (0x1UL << CAN_F9R2_FB11_Pos)#define CAN_F9R2_FB11_Pos (11U)#define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk#define CAN_F9R2_FB10_Msk (0x1UL << CAN_F9R2_FB10_Pos)#define CAN_F9R2_FB10_Pos (10U)#define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk#define CAN_F9R2_FB9_Msk (0x1UL << CAN_F9R2_FB9_Pos)#define CAN_F9R2_FB9_Pos (9U)#define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk#define CAN_F9R2_FB8_Msk (0x1UL << CAN_F9R2_FB8_Pos)#define CAN_F9R2_FB8_Pos (8U)#define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk#define CAN_F9R2_FB7_Msk (0x1UL << CAN_F9R2_FB7_Pos)#define CAN_F9R2_FB7_Pos (7U)#define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk#define CAN_F9R2_FB6_Msk (0x1UL << CAN_F9R2_FB6_Pos)#define CAN_F9R2_FB6_Pos (6U)#define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk#define CAN_F9R2_FB5_Msk (0x1UL << CAN_F9R2_FB5_Pos)#define CAN_F9R2_FB5_Pos (5U)#define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk#define CAN_F9R2_FB4_Msk (0x1UL << CAN_F9R2_FB4_Pos)#define CAN_F9R2_FB4_Pos (4U)#define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk#define CAN_F9R2_FB3_Msk (0x1UL << CAN_F9R2_FB3_Pos)#define CAN_F9R2_FB3_Pos (3U)#define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk#define CAN_F9R2_FB2_Msk (0x1UL << CAN_F9R2_FB2_Pos)#define CAN_F9R2_FB2_Pos (2U)#define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk#define CAN_F9R2_FB1_Msk (0x1UL << CAN_F9R2_FB1_Pos)#define CAN_F9R2_FB1_Pos (1U)#define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk#define CAN_F9R2_FB0_Msk (0x1UL << CAN_F9R2_FB0_Pos)#define CAN_F9R2_FB0_Pos (0U)#define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk#define CAN_F8R2_FB31_Msk (0x1UL << CAN_F8R2_FB31_Pos)#define CAN_F8R2_FB31_Pos (31U)#define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk#define CAN_F8R2_FB30_Msk (0x1UL << CAN_F8R2_FB30_Pos)#define CAN_F8R2_FB30_Pos (30U)#define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk#define CAN_F8R2_FB29_Msk (0x1UL << CAN_F8R2_FB29_Pos)#define CAN_F8R2_FB29_Pos (29U)#define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk#define CAN_F8R2_FB28_Msk (0x1UL << CAN_F8R2_FB28_Pos)#define CAN_F8R2_FB28_Pos (28U)#define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk#define CAN_F8R2_FB27_Msk (0x1UL << CAN_F8R2_FB27_Pos)#define CAN_F8R2_FB27_Pos (27U)#define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk#define CAN_F8R2_FB26_Msk (0x1UL << CAN_F8R2_FB26_Pos)#define CAN_F8R2_FB26_Pos (26U)#define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk#define CAN_F8R2_FB25_Msk (0x1UL << CAN_F8R2_FB25_Pos)#define CAN_F8R2_FB25_Pos (25U)#define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk#define CAN_F8R2_FB24_Msk (0x1UL << CAN_F8R2_FB24_Pos)#define CAN_F8R2_FB24_Pos (24U)#define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk#define CAN_F8R2_FB23_Msk (0x1UL << CAN_F8R2_FB23_Pos)#define CAN_F8R2_FB23_Pos (23U)#define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk#define CAN_F8R2_FB22_Msk (0x1UL << CAN_F8R2_FB22_Pos)#define CAN_F8R2_FB22_Pos (22U)#define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk#define CAN_F8R2_FB21_Msk (0x1UL << CAN_F8R2_FB21_Pos)#define CAN_F8R2_FB21_Pos (21U)#define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk#define CAN_F8R2_FB20_Msk (0x1UL << CAN_F8R2_FB20_Pos)#define CAN_F8R2_FB20_Pos (20U)#define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk#define CAN_F8R2_FB19_Msk (0x1UL << CAN_F8R2_FB19_Pos)#define CAN_F8R2_FB19_Pos (19U)#define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk#define CAN_F8R2_FB18_Msk (0x1UL << CAN_F8R2_FB18_Pos)#define CAN_F8R2_FB18_Pos (18U)#define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk#define CAN_F8R2_FB17_Msk (0x1UL << CAN_F8R2_FB17_Pos)#define CAN_F8R2_FB17_Pos (17U)#define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk#define CAN_F8R2_FB16_Msk (0x1UL << CAN_F8R2_FB16_Pos)#define CAN_F8R2_FB16_Pos (16U)#define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk#define CAN_F8R2_FB15_Msk (0x1UL << CAN_F8R2_FB15_Pos)#define CAN_F8R2_FB15_Pos (15U)#define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk#define CAN_F8R2_FB14_Msk (0x1UL << CAN_F8R2_FB14_Pos)#define CAN_F8R2_FB14_Pos (14U)#define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk#define CAN_F8R2_FB13_Msk (0x1UL << CAN_F8R2_FB13_Pos)#define CAN_F8R2_FB13_Pos (13U)#define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk#define CAN_F8R2_FB12_Msk (0x1UL << CAN_F8R2_FB12_Pos)#define CAN_F8R2_FB12_Pos (12U)#define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk#define CAN_F8R2_FB11_Msk (0x1UL << CAN_F8R2_FB11_Pos)#define CAN_F8R2_FB11_Pos (11U)#define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk#define CAN_F8R2_FB10_Msk (0x1UL << CAN_F8R2_FB10_Pos)#define CAN_F8R2_FB10_Pos (10U)#define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk#define CAN_F8R2_FB9_Msk (0x1UL << CAN_F8R2_FB9_Pos)#define CAN_F8R2_FB9_Pos (9U)#define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk#define CAN_F8R2_FB8_Msk (0x1UL << CAN_F8R2_FB8_Pos)#define CAN_F8R2_FB8_Pos (8U)#define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk#define CAN_F8R2_FB7_Msk (0x1UL << CAN_F8R2_FB7_Pos)#define CAN_F8R2_FB7_Pos (7U)#define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk#define CAN_F8R2_FB6_Msk (0x1UL << CAN_F8R2_FB6_Pos)#define CAN_F8R2_FB6_Pos (6U)#define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk#define CAN_F8R2_FB5_Msk (0x1UL << CAN_F8R2_FB5_Pos)#define CAN_F8R2_FB5_Pos (5U)#define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk#define CAN_F8R2_FB4_Msk (0x1UL << CAN_F8R2_FB4_Pos)#define CAN_F8R2_FB4_Pos (4U)#define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk#define CAN_F8R2_FB3_Msk (0x1UL << CAN_F8R2_FB3_Pos)#define CAN_F8R2_FB3_Pos (3U)#define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk#define CAN_F8R2_FB2_Msk (0x1UL << CAN_F8R2_FB2_Pos)#define CAN_F8R2_FB2_Pos (2U)#define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk#define CAN_F8R2_FB1_Msk (0x1UL << CAN_F8R2_FB1_Pos)#define CAN_F8R2_FB1_Pos (1U)#define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk#define CAN_F8R2_FB0_Msk (0x1UL << CAN_F8R2_FB0_Pos)#define CAN_F8R2_FB0_Pos (0U)#define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk#define CAN_F7R2_FB31_Msk (0x1UL << CAN_F7R2_FB31_Pos)#define CAN_F7R2_FB31_Pos (31U)#define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk#define CAN_F7R2_FB30_Msk (0x1UL << CAN_F7R2_FB30_Pos)#define CAN_F7R2_FB30_Pos (30U)#define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk#define CAN_F7R2_FB29_Msk (0x1UL << CAN_F7R2_FB29_Pos)#define CAN_F7R2_FB29_Pos (29U)#define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk#define CAN_F7R2_FB28_Msk (0x1UL << CAN_F7R2_FB28_Pos)#define CAN_F7R2_FB28_Pos (28U)#define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk#define CAN_F7R2_FB27_Msk (0x1UL << CAN_F7R2_FB27_Pos)#define CAN_F7R2_FB27_Pos (27U)#define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk#define CAN_F7R2_FB26_Msk (0x1UL << CAN_F7R2_FB26_Pos)#define CAN_F7R2_FB26_Pos (26U)#define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk#define CAN_F7R2_FB25_Msk (0x1UL << CAN_F7R2_FB25_Pos)#define CAN_F7R2_FB25_Pos (25U)#define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk#define CAN_F7R2_FB24_Msk (0x1UL << CAN_F7R2_FB24_Pos)#define CAN_F7R2_FB24_Pos (24U)#define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk#define CAN_F7R2_FB23_Msk (0x1UL << CAN_F7R2_FB23_Pos)#define CAN_F7R2_FB23_Pos (23U)#define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk#define CAN_F7R2_FB22_Msk (0x1UL << CAN_F7R2_FB22_Pos)#define CAN_F7R2_FB22_Pos (22U)#define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk#define CAN_F7R2_FB21_Msk (0x1UL << CAN_F7R2_FB21_Pos)#define CAN_F7R2_FB21_Pos (21U)#define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk#define CAN_F7R2_FB20_Msk (0x1UL << CAN_F7R2_FB20_Pos)#define CAN_F7R2_FB20_Pos (20U)#define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk#define CAN_F7R2_FB19_Msk (0x1UL << CAN_F7R2_FB19_Pos)#define CAN_F7R2_FB19_Pos (19U)#define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk#define CAN_F7R2_FB18_Msk (0x1UL << CAN_F7R2_FB18_Pos)#define CAN_F7R2_FB18_Pos (18U)#define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk#define CAN_F7R2_FB17_Msk (0x1UL << CAN_F7R2_FB17_Pos)#define CAN_F7R2_FB17_Pos (17U)#define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk#define CAN_F7R2_FB16_Msk (0x1UL << CAN_F7R2_FB16_Pos)#define CAN_F7R2_FB16_Pos (16U)#define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk#define CAN_F7R2_FB15_Msk (0x1UL << CAN_F7R2_FB15_Pos)#define CAN_F7R2_FB15_Pos (15U)#define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk#define CAN_F7R2_FB14_Msk (0x1UL << CAN_F7R2_FB14_Pos)#define CAN_F7R2_FB14_Pos (14U)#define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk#define CAN_F7R2_FB13_Msk (0x1UL << CAN_F7R2_FB13_Pos)#define CAN_F7R2_FB13_Pos (13U)#define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk#define CAN_F7R2_FB12_Msk (0x1UL << CAN_F7R2_FB12_Pos)#define CAN_F7R2_FB12_Pos (12U)#define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk#define CAN_F7R2_FB11_Msk (0x1UL << CAN_F7R2_FB11_Pos)#define CAN_F7R2_FB11_Pos (11U)#define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk#define CAN_F7R2_FB10_Msk (0x1UL << CAN_F7R2_FB10_Pos)#define CAN_F7R2_FB10_Pos (10U)#define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk#define CAN_F7R2_FB9_Msk (0x1UL << CAN_F7R2_FB9_Pos)#define CAN_F7R2_FB9_Pos (9U)#define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk#define CAN_F7R2_FB8_Msk (0x1UL << CAN_F7R2_FB8_Pos)#define CAN_F7R2_FB8_Pos (8U)#define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk#define CAN_F7R2_FB7_Msk (0x1UL << CAN_F7R2_FB7_Pos)#define CAN_F7R2_FB7_Pos (7U)#define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk#define CAN_F7R2_FB6_Msk (0x1UL << CAN_F7R2_FB6_Pos)#define CAN_F7R2_FB6_Pos (6U)#define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk#define CAN_F7R2_FB5_Msk (0x1UL << CAN_F7R2_FB5_Pos)#define CAN_F7R2_FB5_Pos (5U)#define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk#define CAN_F7R2_FB4_Msk (0x1UL << CAN_F7R2_FB4_Pos)#define CAN_F7R2_FB4_Pos (4U)#define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk#define CAN_F7R2_FB3_Msk (0x1UL << CAN_F7R2_FB3_Pos)#define CAN_F7R2_FB3_Pos (3U)#define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk#define CAN_F7R2_FB2_Msk (0x1UL << CAN_F7R2_FB2_Pos)#define CAN_F7R2_FB2_Pos (2U)#define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk#define CAN_F7R2_FB1_Msk (0x1UL << CAN_F7R2_FB1_Pos)#define CAN_F7R2_FB1_Pos (1U)#define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk#define CAN_F7R2_FB0_Msk (0x1UL << CAN_F7R2_FB0_Pos)#define CAN_F7R2_FB0_Pos (0U)#define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk#define CAN_F6R2_FB31_Msk (0x1UL << CAN_F6R2_FB31_Pos)#define CAN_F6R2_FB31_Pos (31U)#define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk#define CAN_F6R2_FB30_Msk (0x1UL << CAN_F6R2_FB30_Pos)#define CAN_F6R2_FB30_Pos (30U)#define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk#define CAN_F6R2_FB29_Msk (0x1UL << CAN_F6R2_FB29_Pos)#define CAN_F6R2_FB29_Pos (29U)#define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk#define CAN_F6R2_FB28_Msk (0x1UL << CAN_F6R2_FB28_Pos)#define CAN_F6R2_FB28_Pos (28U)#define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk#define CAN_F6R2_FB27_Msk (0x1UL << CAN_F6R2_FB27_Pos)#define CAN_F6R2_FB27_Pos (27U)#define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk#define CAN_F6R2_FB26_Msk (0x1UL << CAN_F6R2_FB26_Pos)#define CAN_F6R2_FB26_Pos (26U)#define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk#define CAN_F6R2_FB25_Msk (0x1UL << CAN_F6R2_FB25_Pos)#define CAN_F6R2_FB25_Pos (25U)#define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk#define CAN_F6R2_FB24_Msk (0x1UL << CAN_F6R2_FB24_Pos)#define CAN_F6R2_FB24_Pos (24U)#define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk#define CAN_F6R2_FB23_Msk (0x1UL << CAN_F6R2_FB23_Pos)#define CAN_F6R2_FB23_Pos (23U)#define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk#define CAN_F6R2_FB22_Msk (0x1UL << CAN_F6R2_FB22_Pos)#define CAN_F6R2_FB22_Pos (22U)#define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk#define CAN_F6R2_FB21_Msk (0x1UL << CAN_F6R2_FB21_Pos)#define CAN_F6R2_FB21_Pos (21U)#define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk#define CAN_F6R2_FB20_Msk (0x1UL << CAN_F6R2_FB20_Pos)#define CAN_F6R2_FB20_Pos (20U)#define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk#define CAN_F6R2_FB19_Msk (0x1UL << CAN_F6R2_FB19_Pos)#define CAN_F6R2_FB19_Pos (19U)#define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk#define CAN_F6R2_FB18_Msk (0x1UL << CAN_F6R2_FB18_Pos)#define CAN_F6R2_FB18_Pos (18U)#define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk#define CAN_F6R2_FB17_Msk (0x1UL << CAN_F6R2_FB17_Pos)#define CAN_F6R2_FB17_Pos (17U)#define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk#define CAN_F6R2_FB16_Msk (0x1UL << CAN_F6R2_FB16_Pos)#define CAN_F6R2_FB16_Pos (16U)#define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk#define CAN_F6R2_FB15_Msk (0x1UL << CAN_F6R2_FB15_Pos)#define CAN_F6R2_FB15_Pos (15U)#define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk#define CAN_F6R2_FB14_Msk (0x1UL << CAN_F6R2_FB14_Pos)#define CAN_F6R2_FB14_Pos (14U)#define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk#define CAN_F6R2_FB13_Msk (0x1UL << CAN_F6R2_FB13_Pos)#define CAN_F6R2_FB13_Pos (13U)#define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk#define CAN_F6R2_FB12_Msk (0x1UL << CAN_F6R2_FB12_Pos)#define CAN_F6R2_FB12_Pos (12U)#define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk#define CAN_F6R2_FB11_Msk (0x1UL << CAN_F6R2_FB11_Pos)#define CAN_F6R2_FB11_Pos (11U)#define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk#define CAN_F6R2_FB10_Msk (0x1UL << CAN_F6R2_FB10_Pos)#define CAN_F6R2_FB10_Pos (10U)#define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk#define CAN_F6R2_FB9_Msk (0x1UL << CAN_F6R2_FB9_Pos)#define CAN_F6R2_FB9_Pos (9U)#define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk#define CAN_F6R2_FB8_Msk (0x1UL << CAN_F6R2_FB8_Pos)#define CAN_F6R2_FB8_Pos (8U)#define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk#define CAN_F6R2_FB7_Msk (0x1UL << CAN_F6R2_FB7_Pos)#define CAN_F6R2_FB7_Pos (7U)#define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk#define CAN_F6R2_FB6_Msk (0x1UL << CAN_F6R2_FB6_Pos)#define CAN_F6R2_FB6_Pos (6U)#define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk#define CAN_F6R2_FB5_Msk (0x1UL << CAN_F6R2_FB5_Pos)#define CAN_F6R2_FB5_Pos (5U)#define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk#define CAN_F6R2_FB4_Msk (0x1UL << CAN_F6R2_FB4_Pos)#define CAN_F6R2_FB4_Pos (4U)#define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk#define CAN_F6R2_FB3_Msk (0x1UL << CAN_F6R2_FB3_Pos)#define CAN_F6R2_FB3_Pos (3U)#define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk#define CAN_F6R2_FB2_Msk (0x1UL << CAN_F6R2_FB2_Pos)#define CAN_F6R2_FB2_Pos (2U)#define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk#define CAN_F6R2_FB1_Msk (0x1UL << CAN_F6R2_FB1_Pos)#define CAN_F6R2_FB1_Pos (1U)#define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk#define CAN_F6R2_FB0_Msk (0x1UL << CAN_F6R2_FB0_Pos)#define CAN_F6R2_FB0_Pos (0U)#define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk#define CAN_F5R2_FB31_Msk (0x1UL << CAN_F5R2_FB31_Pos)#define CAN_F5R2_FB31_Pos (31U)#define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk#define CAN_F5R2_FB30_Msk (0x1UL << CAN_F5R2_FB30_Pos)#define CAN_F5R2_FB30_Pos (30U)#define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk#define CAN_F5R2_FB29_Msk (0x1UL << CAN_F5R2_FB29_Pos)#define CAN_F5R2_FB29_Pos (29U)#define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk#define CAN_F5R2_FB28_Msk (0x1UL << CAN_F5R2_FB28_Pos)#define CAN_F5R2_FB28_Pos (28U)#define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk#define CAN_F5R2_FB27_Msk (0x1UL << CAN_F5R2_FB27_Pos)#define CAN_F5R2_FB27_Pos (27U)#define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk#define CAN_F5R2_FB26_Msk (0x1UL << CAN_F5R2_FB26_Pos)#define CAN_F5R2_FB26_Pos (26U)#define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk#define CAN_F5R2_FB25_Msk (0x1UL << CAN_F5R2_FB25_Pos)#define CAN_F5R2_FB25_Pos (25U)#define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk#define CAN_F5R2_FB24_Msk (0x1UL << CAN_F5R2_FB24_Pos)#define CAN_F5R2_FB24_Pos (24U)#define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk#define CAN_F5R2_FB23_Msk (0x1UL << CAN_F5R2_FB23_Pos)#define CAN_F5R2_FB23_Pos (23U)#define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk#define CAN_F5R2_FB22_Msk (0x1UL << CAN_F5R2_FB22_Pos)#define CAN_F5R2_FB22_Pos (22U)#define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk#define CAN_F5R2_FB21_Msk (0x1UL << CAN_F5R2_FB21_Pos)#define CAN_F5R2_FB21_Pos (21U)#define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk#define CAN_F5R2_FB20_Msk (0x1UL << CAN_F5R2_FB20_Pos)#define CAN_F5R2_FB20_Pos (20U)#define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk#define CAN_F5R2_FB19_Msk (0x1UL << CAN_F5R2_FB19_Pos)#define CAN_F5R2_FB19_Pos (19U)#define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk#define CAN_F5R2_FB18_Msk (0x1UL << CAN_F5R2_FB18_Pos)#define CAN_F5R2_FB18_Pos (18U)#define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk#define CAN_F5R2_FB17_Msk (0x1UL << CAN_F5R2_FB17_Pos)#define CAN_F5R2_FB17_Pos (17U)#define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk#define CAN_F5R2_FB16_Msk (0x1UL << CAN_F5R2_FB16_Pos)#define CAN_F5R2_FB16_Pos (16U)#define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk#define CAN_F5R2_FB15_Msk (0x1UL << CAN_F5R2_FB15_Pos)#define CAN_F5R2_FB15_Pos (15U)#define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk#define CAN_F5R2_FB14_Msk (0x1UL << CAN_F5R2_FB14_Pos)#define CAN_F5R2_FB14_Pos (14U)#define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk#define CAN_F5R2_FB13_Msk (0x1UL << CAN_F5R2_FB13_Pos)#define CAN_F5R2_FB13_Pos (13U)#define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk#define CAN_F5R2_FB12_Msk (0x1UL << CAN_F5R2_FB12_Pos)#define CAN_F5R2_FB12_Pos (12U)#define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk#define CAN_F5R2_FB11_Msk (0x1UL << CAN_F5R2_FB11_Pos)#define CAN_F5R2_FB11_Pos (11U)#define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk#define CAN_F5R2_FB10_Msk (0x1UL << CAN_F5R2_FB10_Pos)#define CAN_F5R2_FB10_Pos (10U)#define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk#define CAN_F5R2_FB9_Msk (0x1UL << CAN_F5R2_FB9_Pos)#define CAN_F5R2_FB9_Pos (9U)#define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk#define CAN_F5R2_FB8_Msk (0x1UL << CAN_F5R2_FB8_Pos)#define CAN_F5R2_FB8_Pos (8U)#define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk#define CAN_F5R2_FB7_Msk (0x1UL << CAN_F5R2_FB7_Pos)#define CAN_F5R2_FB7_Pos (7U)#define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk#define CAN_F5R2_FB6_Msk (0x1UL << CAN_F5R2_FB6_Pos)#define CAN_F5R2_FB6_Pos (6U)#define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk#define CAN_F5R2_FB5_Msk (0x1UL << CAN_F5R2_FB5_Pos)#define CAN_F5R2_FB5_Pos (5U)#define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk#define CAN_F5R2_FB4_Msk (0x1UL << CAN_F5R2_FB4_Pos)#define CAN_F5R2_FB4_Pos (4U)#define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk#define CAN_F5R2_FB3_Msk (0x1UL << CAN_F5R2_FB3_Pos)#define CAN_F5R2_FB3_Pos (3U)#define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk#define CAN_F5R2_FB2_Msk (0x1UL << CAN_F5R2_FB2_Pos)#define CAN_F5R2_FB2_Pos (2U)#define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk#define CAN_F5R2_FB1_Msk (0x1UL << CAN_F5R2_FB1_Pos)#define CAN_F5R2_FB1_Pos (1U)#define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk#define CAN_F5R2_FB0_Msk (0x1UL << CAN_F5R2_FB0_Pos)#define CAN_F5R2_FB0_Pos (0U)#define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk#define CAN_F4R2_FB31_Msk (0x1UL << CAN_F4R2_FB31_Pos)#define CAN_F4R2_FB31_Pos (31U)#define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk#define CAN_F4R2_FB30_Msk (0x1UL << CAN_F4R2_FB30_Pos)#define CAN_F4R2_FB30_Pos (30U)#define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk#define CAN_F4R2_FB29_Msk (0x1UL << CAN_F4R2_FB29_Pos)#define CAN_F4R2_FB29_Pos (29U)#define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk#define CAN_F4R2_FB28_Msk (0x1UL << CAN_F4R2_FB28_Pos)#define CAN_F4R2_FB28_Pos (28U)#define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk#define CAN_F4R2_FB27_Msk (0x1UL << CAN_F4R2_FB27_Pos)#define CAN_F4R2_FB27_Pos (27U)#define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk#define CAN_F4R2_FB26_Msk (0x1UL << CAN_F4R2_FB26_Pos)#define CAN_F4R2_FB26_Pos (26U)#define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk#define CAN_F4R2_FB25_Msk (0x1UL << CAN_F4R2_FB25_Pos)#define CAN_F4R2_FB25_Pos (25U)#define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk#define CAN_F4R2_FB24_Msk (0x1UL << CAN_F4R2_FB24_Pos)#define CAN_F4R2_FB24_Pos (24U)#define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk#define CAN_F4R2_FB23_Msk (0x1UL << CAN_F4R2_FB23_Pos)#define CAN_F4R2_FB23_Pos (23U)#define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk#define CAN_F4R2_FB22_Msk (0x1UL << CAN_F4R2_FB22_Pos)#define CAN_F4R2_FB22_Pos (22U)#define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk#define CAN_F4R2_FB21_Msk (0x1UL << CAN_F4R2_FB21_Pos)#define CAN_F4R2_FB21_Pos (21U)#define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk#define CAN_F4R2_FB20_Msk (0x1UL << CAN_F4R2_FB20_Pos)#define CAN_F4R2_FB20_Pos (20U)#define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk#define CAN_F4R2_FB19_Msk (0x1UL << CAN_F4R2_FB19_Pos)#define CAN_F4R2_FB19_Pos (19U)#define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk#define CAN_F4R2_FB18_Msk (0x1UL << CAN_F4R2_FB18_Pos)#define CAN_F4R2_FB18_Pos (18U)#define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk#define CAN_F4R2_FB17_Msk (0x1UL << CAN_F4R2_FB17_Pos)#define CAN_F4R2_FB17_Pos (17U)#define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk#define CAN_F4R2_FB16_Msk (0x1UL << CAN_F4R2_FB16_Pos)#define CAN_F4R2_FB16_Pos (16U)#define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk#define CAN_F4R2_FB15_Msk (0x1UL << CAN_F4R2_FB15_Pos)#define CAN_F4R2_FB15_Pos (15U)#define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk#define CAN_F4R2_FB14_Msk (0x1UL << CAN_F4R2_FB14_Pos)#define CAN_F4R2_FB14_Pos (14U)#define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk#define CAN_F4R2_FB13_Msk (0x1UL << CAN_F4R2_FB13_Pos)#define CAN_F4R2_FB13_Pos (13U)#define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk#define CAN_F4R2_FB12_Msk (0x1UL << CAN_F4R2_FB12_Pos)#define CAN_F4R2_FB12_Pos (12U)#define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk#define CAN_F4R2_FB11_Msk (0x1UL << CAN_F4R2_FB11_Pos)#define CAN_F4R2_FB11_Pos (11U)#define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk#define CAN_F4R2_FB10_Msk (0x1UL << CAN_F4R2_FB10_Pos)#define CAN_F4R2_FB10_Pos (10U)#define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk#define CAN_F4R2_FB9_Msk (0x1UL << CAN_F4R2_FB9_Pos)#define CAN_F4R2_FB9_Pos (9U)#define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk#define CAN_F4R2_FB8_Msk (0x1UL << CAN_F4R2_FB8_Pos)#define CAN_F4R2_FB8_Pos (8U)#define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk#define CAN_F4R2_FB7_Msk (0x1UL << CAN_F4R2_FB7_Pos)#define CAN_F4R2_FB7_Pos (7U)#define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk#define CAN_F4R2_FB6_Msk (0x1UL << CAN_F4R2_FB6_Pos)#define CAN_F4R2_FB6_Pos (6U)#define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk#define CAN_F4R2_FB5_Msk (0x1UL << CAN_F4R2_FB5_Pos)#define CAN_F4R2_FB5_Pos (5U)#define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk#define CAN_F4R2_FB4_Msk (0x1UL << CAN_F4R2_FB4_Pos)#define CAN_F4R2_FB4_Pos (4U)#define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk#define CAN_F4R2_FB3_Msk (0x1UL << CAN_F4R2_FB3_Pos)#define CAN_F4R2_FB3_Pos (3U)#define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk#define CAN_F4R2_FB2_Msk (0x1UL << CAN_F4R2_FB2_Pos)#define CAN_F4R2_FB2_Pos (2U)#define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk#define CAN_F4R2_FB1_Msk (0x1UL << CAN_F4R2_FB1_Pos)#define CAN_F4R2_FB1_Pos (1U)#define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk#define CAN_F4R2_FB0_Msk (0x1UL << CAN_F4R2_FB0_Pos)#define CAN_F4R2_FB0_Pos (0U)#define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk#define CAN_F3R2_FB31_Msk (0x1UL << CAN_F3R2_FB31_Pos)#define CAN_F3R2_FB31_Pos (31U)#define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk#define CAN_F3R2_FB30_Msk (0x1UL << CAN_F3R2_FB30_Pos)#define CAN_F3R2_FB30_Pos (30U)#define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk#define CAN_F3R2_FB29_Msk (0x1UL << CAN_F3R2_FB29_Pos)#define CAN_F3R2_FB29_Pos (29U)#define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk#define CAN_F3R2_FB28_Msk (0x1UL << CAN_F3R2_FB28_Pos)#define CAN_F3R2_FB28_Pos (28U)#define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk#define CAN_F3R2_FB27_Msk (0x1UL << CAN_F3R2_FB27_Pos)#define CAN_F3R2_FB27_Pos (27U)#define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk#define CAN_F3R2_FB26_Msk (0x1UL << CAN_F3R2_FB26_Pos)#define CAN_F3R2_FB26_Pos (26U)#define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk#define CAN_F3R2_FB25_Msk (0x1UL << CAN_F3R2_FB25_Pos)#define CAN_F3R2_FB25_Pos (25U)#define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk#define CAN_F3R2_FB24_Msk (0x1UL << CAN_F3R2_FB24_Pos)#define CAN_F3R2_FB24_Pos (24U)#define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk#define CAN_F3R2_FB23_Msk (0x1UL << CAN_F3R2_FB23_Pos)#define CAN_F3R2_FB23_Pos (23U)#define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk#define CAN_F3R2_FB22_Msk (0x1UL << CAN_F3R2_FB22_Pos)#define CAN_F3R2_FB22_Pos (22U)#define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk#define CAN_F3R2_FB21_Msk (0x1UL << CAN_F3R2_FB21_Pos)#define CAN_F3R2_FB21_Pos (21U)#define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk#define CAN_F3R2_FB20_Msk (0x1UL << CAN_F3R2_FB20_Pos)#define CAN_F3R2_FB20_Pos (20U)#define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk#define CAN_F3R2_FB19_Msk (0x1UL << CAN_F3R2_FB19_Pos)#define CAN_F3R2_FB19_Pos (19U)#define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk#define CAN_F3R2_FB18_Msk (0x1UL << CAN_F3R2_FB18_Pos)#define CAN_F3R2_FB18_Pos (18U)#define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk#define CAN_F3R2_FB17_Msk (0x1UL << CAN_F3R2_FB17_Pos)#define CAN_F3R2_FB17_Pos (17U)#define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk#define CAN_F3R2_FB16_Msk (0x1UL << CAN_F3R2_FB16_Pos)#define CAN_F3R2_FB16_Pos (16U)#define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk#define CAN_F3R2_FB15_Msk (0x1UL << CAN_F3R2_FB15_Pos)#define CAN_F3R2_FB15_Pos (15U)#define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk#define CAN_F3R2_FB14_Msk (0x1UL << CAN_F3R2_FB14_Pos)#define CAN_F3R2_FB14_Pos (14U)#define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk#define CAN_F3R2_FB13_Msk (0x1UL << CAN_F3R2_FB13_Pos)#define CAN_F3R2_FB13_Pos (13U)#define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk#define CAN_F3R2_FB12_Msk (0x1UL << CAN_F3R2_FB12_Pos)#define CAN_F3R2_FB12_Pos (12U)#define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk#define CAN_F3R2_FB11_Msk (0x1UL << CAN_F3R2_FB11_Pos)#define CAN_F3R2_FB11_Pos (11U)#define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk#define CAN_F3R2_FB10_Msk (0x1UL << CAN_F3R2_FB10_Pos)#define CAN_F3R2_FB10_Pos (10U)#define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk#define CAN_F3R2_FB9_Msk (0x1UL << CAN_F3R2_FB9_Pos)#define CAN_F3R2_FB9_Pos (9U)#define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk#define CAN_F3R2_FB8_Msk (0x1UL << CAN_F3R2_FB8_Pos)#define CAN_F3R2_FB8_Pos (8U)#define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk#define CAN_F3R2_FB7_Msk (0x1UL << CAN_F3R2_FB7_Pos)#define CAN_F3R2_FB7_Pos (7U)#define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk#define CAN_F3R2_FB6_Msk (0x1UL << CAN_F3R2_FB6_Pos)#define CAN_F3R2_FB6_Pos (6U)#define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk#define CAN_F3R2_FB5_Msk (0x1UL << CAN_F3R2_FB5_Pos)#define CAN_F3R2_FB5_Pos (5U)#define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk#define CAN_F3R2_FB4_Msk (0x1UL << CAN_F3R2_FB4_Pos)#define CAN_F3R2_FB4_Pos (4U)#define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk#define CAN_F3R2_FB3_Msk (0x1UL << CAN_F3R2_FB3_Pos)#define CAN_F3R2_FB3_Pos (3U)#define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk#define CAN_F3R2_FB2_Msk (0x1UL << CAN_F3R2_FB2_Pos)#define CAN_F3R2_FB2_Pos (2U)#define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk#define CAN_F3R2_FB1_Msk (0x1UL << CAN_F3R2_FB1_Pos)#define CAN_F3R2_FB1_Pos (1U)#define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk#define CAN_F3R2_FB0_Msk (0x1UL << CAN_F3R2_FB0_Pos)#define CAN_F3R2_FB0_Pos (0U)#define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk#define CAN_F2R2_FB31_Msk (0x1UL << CAN_F2R2_FB31_Pos)#define CAN_F2R2_FB31_Pos (31U)#define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk#define CAN_F2R2_FB30_Msk (0x1UL << CAN_F2R2_FB30_Pos)#define CAN_F2R2_FB30_Pos (30U)#define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk#define CAN_F2R2_FB29_Msk (0x1UL << CAN_F2R2_FB29_Pos)#define CAN_F2R2_FB29_Pos (29U)#define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk#define CAN_F2R2_FB28_Msk (0x1UL << CAN_F2R2_FB28_Pos)#define CAN_F2R2_FB28_Pos (28U)#define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk#define CAN_F2R2_FB27_Msk (0x1UL << CAN_F2R2_FB27_Pos)#define CAN_F2R2_FB27_Pos (27U)#define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk#define CAN_F2R2_FB26_Msk (0x1UL << CAN_F2R2_FB26_Pos)#define CAN_F2R2_FB26_Pos (26U)#define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk#define CAN_F2R2_FB25_Msk (0x1UL << CAN_F2R2_FB25_Pos)#define CAN_F2R2_FB25_Pos (25U)#define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk#define CAN_F2R2_FB24_Msk (0x1UL << CAN_F2R2_FB24_Pos)#define CAN_F2R2_FB24_Pos (24U)#define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk#define CAN_F2R2_FB23_Msk (0x1UL << CAN_F2R2_FB23_Pos)#define CAN_F2R2_FB23_Pos (23U)#define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk#define CAN_F2R2_FB22_Msk (0x1UL << CAN_F2R2_FB22_Pos)#define CAN_F2R2_FB22_Pos (22U)#define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk#define CAN_F2R2_FB21_Msk (0x1UL << CAN_F2R2_FB21_Pos)#define CAN_F2R2_FB21_Pos (21U)#define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk#define CAN_F2R2_FB20_Msk (0x1UL << CAN_F2R2_FB20_Pos)#define CAN_F2R2_FB20_Pos (20U)#define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk#define CAN_F2R2_FB19_Msk (0x1UL << CAN_F2R2_FB19_Pos)#define CAN_F2R2_FB19_Pos (19U)#define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk#define CAN_F2R2_FB18_Msk (0x1UL << CAN_F2R2_FB18_Pos)#define CAN_F2R2_FB18_Pos (18U)#define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk#define CAN_F2R2_FB17_Msk (0x1UL << CAN_F2R2_FB17_Pos)#define CAN_F2R2_FB17_Pos (17U)#define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk#define CAN_F2R2_FB16_Msk (0x1UL << CAN_F2R2_FB16_Pos)#define CAN_F2R2_FB16_Pos (16U)#define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk#define CAN_F2R2_FB15_Msk (0x1UL << CAN_F2R2_FB15_Pos)#define CAN_F2R2_FB15_Pos (15U)#define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk#define CAN_F2R2_FB14_Msk (0x1UL << CAN_F2R2_FB14_Pos)#define CAN_F2R2_FB14_Pos (14U)#define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk#define CAN_F2R2_FB13_Msk (0x1UL << CAN_F2R2_FB13_Pos)#define CAN_F2R2_FB13_Pos (13U)#define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk#define CAN_F2R2_FB12_Msk (0x1UL << CAN_F2R2_FB12_Pos)#define CAN_F2R2_FB12_Pos (12U)#define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk#define CAN_F2R2_FB11_Msk (0x1UL << CAN_F2R2_FB11_Pos)#define CAN_F2R2_FB11_Pos (11U)#define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk#define CAN_F2R2_FB10_Msk (0x1UL << CAN_F2R2_FB10_Pos)#define CAN_F2R2_FB10_Pos (10U)#define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk#define CAN_F2R2_FB9_Msk (0x1UL << CAN_F2R2_FB9_Pos)#define CAN_F2R2_FB9_Pos (9U)#define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk#define CAN_F2R2_FB8_Msk (0x1UL << CAN_F2R2_FB8_Pos)#define CAN_F2R2_FB8_Pos (8U)#define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk#define CAN_F2R2_FB7_Msk (0x1UL << CAN_F2R2_FB7_Pos)#define CAN_F2R2_FB7_Pos (7U)#define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk#define CAN_F2R2_FB6_Msk (0x1UL << CAN_F2R2_FB6_Pos)#define CAN_F2R2_FB6_Pos (6U)#define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk#define CAN_F2R2_FB5_Msk (0x1UL << CAN_F2R2_FB5_Pos)#define CAN_F2R2_FB5_Pos (5U)#define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk#define CAN_F2R2_FB4_Msk (0x1UL << CAN_F2R2_FB4_Pos)#define CAN_F2R2_FB4_Pos (4U)#define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk#define CAN_F2R2_FB3_Msk (0x1UL << CAN_F2R2_FB3_Pos)#define CAN_F2R2_FB3_Pos (3U)#define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk#define CAN_F2R2_FB2_Msk (0x1UL << CAN_F2R2_FB2_Pos)#define CAN_F2R2_FB2_Pos (2U)#define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk#define CAN_F2R2_FB1_Msk (0x1UL << CAN_F2R2_FB1_Pos)#define CAN_F2R2_FB1_Pos (1U)#define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk#define CAN_F2R2_FB0_Msk (0x1UL << CAN_F2R2_FB0_Pos)#define CAN_F2R2_FB0_Pos (0U)#define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk#define CAN_F1R2_FB31_Msk (0x1UL << CAN_F1R2_FB31_Pos)#define CAN_F1R2_FB31_Pos (31U)#define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk#define CAN_F1R2_FB30_Msk (0x1UL << CAN_F1R2_FB30_Pos)#define CAN_F1R2_FB30_Pos (30U)#define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk#define CAN_F1R2_FB29_Msk (0x1UL << CAN_F1R2_FB29_Pos)#define CAN_F1R2_FB29_Pos (29U)#define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk#define CAN_F1R2_FB28_Msk (0x1UL << CAN_F1R2_FB28_Pos)#define CAN_F1R2_FB28_Pos (28U)#define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk#define CAN_F1R2_FB27_Msk (0x1UL << CAN_F1R2_FB27_Pos)#define CAN_F1R2_FB27_Pos (27U)#define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk#define CAN_F1R2_FB26_Msk (0x1UL << CAN_F1R2_FB26_Pos)#define CAN_F1R2_FB26_Pos (26U)#define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk#define CAN_F1R2_FB25_Msk (0x1UL << CAN_F1R2_FB25_Pos)#define CAN_F1R2_FB25_Pos (25U)#define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk#define CAN_F1R2_FB24_Msk (0x1UL << CAN_F1R2_FB24_Pos)#define CAN_F1R2_FB24_Pos (24U)#define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk#define CAN_F1R2_FB23_Msk (0x1UL << CAN_F1R2_FB23_Pos)#define CAN_F1R2_FB23_Pos (23U)#define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk#define CAN_F1R2_FB22_Msk (0x1UL << CAN_F1R2_FB22_Pos)#define CAN_F1R2_FB22_Pos (22U)#define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk#define CAN_F1R2_FB21_Msk (0x1UL << CAN_F1R2_FB21_Pos)#define CAN_F1R2_FB21_Pos (21U)#define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk#define CAN_F1R2_FB20_Msk (0x1UL << CAN_F1R2_FB20_Pos)#define CAN_F1R2_FB20_Pos (20U)#define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk#define CAN_F1R2_FB19_Msk (0x1UL << CAN_F1R2_FB19_Pos)#define CAN_F1R2_FB19_Pos (19U)#define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk#define CAN_F1R2_FB18_Msk (0x1UL << CAN_F1R2_FB18_Pos)#define CAN_F1R2_FB18_Pos (18U)#define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk#define CAN_F1R2_FB17_Msk (0x1UL << CAN_F1R2_FB17_Pos)#define CAN_F1R2_FB17_Pos (17U)#define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk#define CAN_F1R2_FB16_Msk (0x1UL << CAN_F1R2_FB16_Pos)#define CAN_F1R2_FB16_Pos (16U)#define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk#define CAN_F1R2_FB15_Msk (0x1UL << CAN_F1R2_FB15_Pos)#define CAN_F1R2_FB15_Pos (15U)#define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk#define CAN_F1R2_FB14_Msk (0x1UL << CAN_F1R2_FB14_Pos)#define CAN_F1R2_FB14_Pos (14U)#define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk#define CAN_F1R2_FB13_Msk (0x1UL << CAN_F1R2_FB13_Pos)#define CAN_F1R2_FB13_Pos (13U)#define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk#define CAN_F1R2_FB12_Msk (0x1UL << CAN_F1R2_FB12_Pos)#define CAN_F1R2_FB12_Pos (12U)#define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk#define CAN_F1R2_FB11_Msk (0x1UL << CAN_F1R2_FB11_Pos)#define CAN_F1R2_FB11_Pos (11U)#define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk#define CAN_F1R2_FB10_Msk (0x1UL << CAN_F1R2_FB10_Pos)#define CAN_F1R2_FB10_Pos (10U)#define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk#define CAN_F1R2_FB9_Msk (0x1UL << CAN_F1R2_FB9_Pos)#define CAN_F1R2_FB9_Pos (9U)#define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk#define CAN_F1R2_FB8_Msk (0x1UL << CAN_F1R2_FB8_Pos)#define CAN_F1R2_FB8_Pos (8U)#define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk#define CAN_F1R2_FB7_Msk (0x1UL << CAN_F1R2_FB7_Pos)#define CAN_F1R2_FB7_Pos (7U)#define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk#define CAN_F1R2_FB6_Msk (0x1UL << CAN_F1R2_FB6_Pos)#define CAN_F1R2_FB6_Pos (6U)#define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk#define CAN_F1R2_FB5_Msk (0x1UL << CAN_F1R2_FB5_Pos)#define CAN_F1R2_FB5_Pos (5U)#define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk#define CAN_F1R2_FB4_Msk (0x1UL << CAN_F1R2_FB4_Pos)#define CAN_F1R2_FB4_Pos (4U)#define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk#define CAN_F1R2_FB3_Msk (0x1UL << CAN_F1R2_FB3_Pos)#define CAN_F1R2_FB3_Pos (3U)#define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk#define CAN_F1R2_FB2_Msk (0x1UL << CAN_F1R2_FB2_Pos)#define CAN_F1R2_FB2_Pos (2U)#define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk#define CAN_F1R2_FB1_Msk (0x1UL << CAN_F1R2_FB1_Pos)#define CAN_F1R2_FB1_Pos (1U)#define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk#define CAN_F1R2_FB0_Msk (0x1UL << CAN_F1R2_FB0_Pos)#define CAN_F1R2_FB0_Pos (0U)#define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk#define CAN_F0R2_FB31_Msk (0x1UL << CAN_F0R2_FB31_Pos)#define CAN_F0R2_FB31_Pos (31U)#define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk#define CAN_F0R2_FB30_Msk (0x1UL << CAN_F0R2_FB30_Pos)#define CAN_F0R2_FB30_Pos (30U)#define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk#define CAN_F0R2_FB29_Msk (0x1UL << CAN_F0R2_FB29_Pos)#define CAN_F0R2_FB29_Pos (29U)#define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk#define CAN_F0R2_FB28_Msk (0x1UL << CAN_F0R2_FB28_Pos)#define CAN_F0R2_FB28_Pos (28U)#define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk#define CAN_F0R2_FB27_Msk (0x1UL << CAN_F0R2_FB27_Pos)#define CAN_F0R2_FB27_Pos (27U)#define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk#define CAN_F0R2_FB26_Msk (0x1UL << CAN_F0R2_FB26_Pos)#define CAN_F0R2_FB26_Pos (26U)#define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk#define CAN_F0R2_FB25_Msk (0x1UL << CAN_F0R2_FB25_Pos)#define CAN_F0R2_FB25_Pos (25U)#define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk#define CAN_F0R2_FB24_Msk (0x1UL << CAN_F0R2_FB24_Pos)#define CAN_F0R2_FB24_Pos (24U)#define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk#define CAN_F0R2_FB23_Msk (0x1UL << CAN_F0R2_FB23_Pos)#define CAN_F0R2_FB23_Pos (23U)#define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk#define CAN_F0R2_FB22_Msk (0x1UL << CAN_F0R2_FB22_Pos)#define CAN_F0R2_FB22_Pos (22U)#define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk#define CAN_F0R2_FB21_Msk (0x1UL << CAN_F0R2_FB21_Pos)#define CAN_F0R2_FB21_Pos (21U)#define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk#define CAN_F0R2_FB20_Msk (0x1UL << CAN_F0R2_FB20_Pos)#define CAN_F0R2_FB20_Pos (20U)#define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk#define CAN_F0R2_FB19_Msk (0x1UL << CAN_F0R2_FB19_Pos)#define CAN_F0R2_FB19_Pos (19U)#define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk#define CAN_F0R2_FB18_Msk (0x1UL << CAN_F0R2_FB18_Pos)#define CAN_F0R2_FB18_Pos (18U)#define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk#define CAN_F0R2_FB17_Msk (0x1UL << CAN_F0R2_FB17_Pos)#define CAN_F0R2_FB17_Pos (17U)#define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk#define CAN_F0R2_FB16_Msk (0x1UL << CAN_F0R2_FB16_Pos)#define CAN_F0R2_FB16_Pos (16U)#define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk#define CAN_F0R2_FB15_Msk (0x1UL << CAN_F0R2_FB15_Pos)#define CAN_F0R2_FB15_Pos (15U)#define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk#define CAN_F0R2_FB14_Msk (0x1UL << CAN_F0R2_FB14_Pos)#define CAN_F0R2_FB14_Pos (14U)#define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk#define CAN_F0R2_FB13_Msk (0x1UL << CAN_F0R2_FB13_Pos)#define CAN_F0R2_FB13_Pos (13U)#define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk#define CAN_F0R2_FB12_Msk (0x1UL << CAN_F0R2_FB12_Pos)#define CAN_F0R2_FB12_Pos (12U)#define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk#define CAN_F0R2_FB11_Msk (0x1UL << CAN_F0R2_FB11_Pos)#define CAN_F0R2_FB11_Pos (11U)#define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk#define CAN_F0R2_FB10_Msk (0x1UL << CAN_F0R2_FB10_Pos)#define CAN_F0R2_FB10_Pos (10U)#define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk#define CAN_F0R2_FB9_Msk (0x1UL << CAN_F0R2_FB9_Pos)#define CAN_F0R2_FB9_Pos (9U)#define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk#define CAN_F0R2_FB8_Msk (0x1UL << CAN_F0R2_FB8_Pos)#define CAN_F0R2_FB8_Pos (8U)#define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk#define CAN_F0R2_FB7_Msk (0x1UL << CAN_F0R2_FB7_Pos)#define CAN_F0R2_FB7_Pos (7U)#define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk#define CAN_F0R2_FB6_Msk (0x1UL << CAN_F0R2_FB6_Pos)#define CAN_F0R2_FB6_Pos (6U)#define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk#define CAN_F0R2_FB5_Msk (0x1UL << CAN_F0R2_FB5_Pos)#define CAN_F0R2_FB5_Pos (5U)#define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk#define CAN_F0R2_FB4_Msk (0x1UL << CAN_F0R2_FB4_Pos)#define CAN_F0R2_FB4_Pos (4U)#define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk#define CAN_F0R2_FB3_Msk (0x1UL << CAN_F0R2_FB3_Pos)#define CAN_F0R2_FB3_Pos (3U)#define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk#define CAN_F0R2_FB2_Msk (0x1UL << CAN_F0R2_FB2_Pos)#define CAN_F0R2_FB2_Pos (2U)#define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk#define CAN_F0R2_FB1_Msk (0x1UL << CAN_F0R2_FB1_Pos)#define CAN_F0R2_FB1_Pos (1U)#define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk#define CAN_F0R2_FB0_Msk (0x1UL << CAN_F0R2_FB0_Pos)#define CAN_F0R2_FB0_Pos (0U)#define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk#define CAN_F13R1_FB31_Msk (0x1UL << CAN_F13R1_FB31_Pos)#define CAN_F13R1_FB31_Pos (31U)#define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk#define CAN_F13R1_FB30_Msk (0x1UL << CAN_F13R1_FB30_Pos)#define CAN_F13R1_FB30_Pos (30U)#define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk#define CAN_F13R1_FB29_Msk (0x1UL << CAN_F13R1_FB29_Pos)#define CAN_F13R1_FB29_Pos (29U)#define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk#define CAN_F13R1_FB28_Msk (0x1UL << CAN_F13R1_FB28_Pos)#define CAN_F13R1_FB28_Pos (28U)#define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk#define CAN_F13R1_FB27_Msk (0x1UL << CAN_F13R1_FB27_Pos)#define CAN_F13R1_FB27_Pos (27U)#define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk#define CAN_F13R1_FB26_Msk (0x1UL << CAN_F13R1_FB26_Pos)#define CAN_F13R1_FB26_Pos (26U)#define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk#define CAN_F13R1_FB25_Msk (0x1UL << CAN_F13R1_FB25_Pos)#define CAN_F13R1_FB25_Pos (25U)#define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk#define CAN_F13R1_FB24_Msk (0x1UL << CAN_F13R1_FB24_Pos)#define CAN_F13R1_FB24_Pos (24U)#define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk#define CAN_F13R1_FB23_Msk (0x1UL << CAN_F13R1_FB23_Pos)#define CAN_F13R1_FB23_Pos (23U)#define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk#define CAN_F13R1_FB22_Msk (0x1UL << CAN_F13R1_FB22_Pos)#define CAN_F13R1_FB22_Pos (22U)#define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk#define CAN_F13R1_FB21_Msk (0x1UL << CAN_F13R1_FB21_Pos)#define CAN_F13R1_FB21_Pos (21U)#define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk#define CAN_F13R1_FB20_Msk (0x1UL << CAN_F13R1_FB20_Pos)#define CAN_F13R1_FB20_Pos (20U)#define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk#define CAN_F13R1_FB19_Msk (0x1UL << CAN_F13R1_FB19_Pos)#define CAN_F13R1_FB19_Pos (19U)#define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk#define CAN_F13R1_FB18_Msk (0x1UL << CAN_F13R1_FB18_Pos)#define CAN_F13R1_FB18_Pos (18U)#define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk#define CAN_F13R1_FB17_Msk (0x1UL << CAN_F13R1_FB17_Pos)#define CAN_F13R1_FB17_Pos (17U)#define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk#define CAN_F13R1_FB16_Msk (0x1UL << CAN_F13R1_FB16_Pos)#define CAN_F13R1_FB16_Pos (16U)#define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk#define CAN_F13R1_FB15_Msk (0x1UL << CAN_F13R1_FB15_Pos)#define CAN_F13R1_FB15_Pos (15U)#define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk#define CAN_F13R1_FB14_Msk (0x1UL << CAN_F13R1_FB14_Pos)#define CAN_F13R1_FB14_Pos (14U)#define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk#define CAN_F13R1_FB13_Msk (0x1UL << CAN_F13R1_FB13_Pos)#define CAN_F13R1_FB13_Pos (13U)#define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk#define CAN_F13R1_FB12_Msk (0x1UL << CAN_F13R1_FB12_Pos)#define CAN_F13R1_FB12_Pos (12U)#define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk#define CAN_F13R1_FB11_Msk (0x1UL << CAN_F13R1_FB11_Pos)#define CAN_F13R1_FB11_Pos (11U)#define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk#define CAN_F13R1_FB10_Msk (0x1UL << CAN_F13R1_FB10_Pos)#define CAN_F13R1_FB10_Pos (10U)#define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk#define CAN_F13R1_FB9_Msk (0x1UL << CAN_F13R1_FB9_Pos)#define CAN_F13R1_FB9_Pos (9U)#define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk#define CAN_F13R1_FB8_Msk (0x1UL << CAN_F13R1_FB8_Pos)#define CAN_F13R1_FB8_Pos (8U)#define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk#define CAN_F13R1_FB7_Msk (0x1UL << CAN_F13R1_FB7_Pos)#define CAN_F13R1_FB7_Pos (7U)#define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk#define CAN_F13R1_FB6_Msk (0x1UL << CAN_F13R1_FB6_Pos)#define CAN_F13R1_FB6_Pos (6U)#define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk#define CAN_F13R1_FB5_Msk (0x1UL << CAN_F13R1_FB5_Pos)#define CAN_F13R1_FB5_Pos (5U)#define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk#define CAN_F13R1_FB4_Msk (0x1UL << CAN_F13R1_FB4_Pos)#define CAN_F13R1_FB4_Pos (4U)#define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk#define CAN_F13R1_FB3_Msk (0x1UL << CAN_F13R1_FB3_Pos)#define CAN_F13R1_FB3_Pos (3U)#define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk#define CAN_F13R1_FB2_Msk (0x1UL << CAN_F13R1_FB2_Pos)#define CAN_F13R1_FB2_Pos (2U)#define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk#define CAN_F13R1_FB1_Msk (0x1UL << CAN_F13R1_FB1_Pos)#define CAN_F13R1_FB1_Pos (1U)#define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk#define CAN_F13R1_FB0_Msk (0x1UL << CAN_F13R1_FB0_Pos)#define CAN_F13R1_FB0_Pos (0U)#define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk#define CAN_F12R1_FB31_Msk (0x1UL << CAN_F12R1_FB31_Pos)#define CAN_F12R1_FB31_Pos (31U)#define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk#define CAN_F12R1_FB30_Msk (0x1UL << CAN_F12R1_FB30_Pos)#define CAN_F12R1_FB30_Pos (30U)#define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk#define CAN_F12R1_FB29_Msk (0x1UL << CAN_F12R1_FB29_Pos)#define CAN_F12R1_FB29_Pos (29U)#define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk#define CAN_F12R1_FB28_Msk (0x1UL << CAN_F12R1_FB28_Pos)#define CAN_F12R1_FB28_Pos (28U)#define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk#define CAN_F12R1_FB27_Msk (0x1UL << CAN_F12R1_FB27_Pos)#define CAN_F12R1_FB27_Pos (27U)#define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk#define CAN_F12R1_FB26_Msk (0x1UL << CAN_F12R1_FB26_Pos)#define CAN_F12R1_FB26_Pos (26U)#define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk#define CAN_F12R1_FB25_Msk (0x1UL << CAN_F12R1_FB25_Pos)#define CAN_F12R1_FB25_Pos (25U)#define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk#define CAN_F12R1_FB24_Msk (0x1UL << CAN_F12R1_FB24_Pos)#define CAN_F12R1_FB24_Pos (24U)#define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk#define CAN_F12R1_FB23_Msk (0x1UL << CAN_F12R1_FB23_Pos)#define CAN_F12R1_FB23_Pos (23U)#define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk#define CAN_F12R1_FB22_Msk (0x1UL << CAN_F12R1_FB22_Pos)#define CAN_F12R1_FB22_Pos (22U)#define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk#define CAN_F12R1_FB21_Msk (0x1UL << CAN_F12R1_FB21_Pos)#define CAN_F12R1_FB21_Pos (21U)#define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk#define CAN_F12R1_FB20_Msk (0x1UL << CAN_F12R1_FB20_Pos)#define CAN_F12R1_FB20_Pos (20U)#define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk#define CAN_F12R1_FB19_Msk (0x1UL << CAN_F12R1_FB19_Pos)#define CAN_F12R1_FB19_Pos (19U)#define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk#define CAN_F12R1_FB18_Msk (0x1UL << CAN_F12R1_FB18_Pos)#define CAN_F12R1_FB18_Pos (18U)#define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk#define CAN_F12R1_FB17_Msk (0x1UL << CAN_F12R1_FB17_Pos)#define CAN_F12R1_FB17_Pos (17U)#define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk#define CAN_F12R1_FB16_Msk (0x1UL << CAN_F12R1_FB16_Pos)#define CAN_F12R1_FB16_Pos (16U)#define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk#define CAN_F12R1_FB15_Msk (0x1UL << CAN_F12R1_FB15_Pos)#define CAN_F12R1_FB15_Pos (15U)#define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk#define CAN_F12R1_FB14_Msk (0x1UL << CAN_F12R1_FB14_Pos)#define CAN_F12R1_FB14_Pos (14U)#define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk#define CAN_F12R1_FB13_Msk (0x1UL << CAN_F12R1_FB13_Pos)#define CAN_F12R1_FB13_Pos (13U)#define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk#define CAN_F12R1_FB12_Msk (0x1UL << CAN_F12R1_FB12_Pos)#define CAN_F12R1_FB12_Pos (12U)#define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk#define CAN_F12R1_FB11_Msk (0x1UL << CAN_F12R1_FB11_Pos)#define CAN_F12R1_FB11_Pos (11U)#define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk#define CAN_F12R1_FB10_Msk (0x1UL << CAN_F12R1_FB10_Pos)#define CAN_F12R1_FB10_Pos (10U)#define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk#define CAN_F12R1_FB9_Msk (0x1UL << CAN_F12R1_FB9_Pos)#define CAN_F12R1_FB9_Pos (9U)#define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk#define CAN_F12R1_FB8_Msk (0x1UL << CAN_F12R1_FB8_Pos)#define CAN_F12R1_FB8_Pos (8U)#define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk#define CAN_F12R1_FB7_Msk (0x1UL << CAN_F12R1_FB7_Pos)#define CAN_F12R1_FB7_Pos (7U)#define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk#define CAN_F12R1_FB6_Msk (0x1UL << CAN_F12R1_FB6_Pos)#define CAN_F12R1_FB6_Pos (6U)#define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk#define CAN_F12R1_FB5_Msk (0x1UL << CAN_F12R1_FB5_Pos)#define CAN_F12R1_FB5_Pos (5U)#define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk#define CAN_F12R1_FB4_Msk (0x1UL << CAN_F12R1_FB4_Pos)#define CAN_F12R1_FB4_Pos (4U)#define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk#define CAN_F12R1_FB3_Msk (0x1UL << CAN_F12R1_FB3_Pos)#define CAN_F12R1_FB3_Pos (3U)#define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk#define CAN_F12R1_FB2_Msk (0x1UL << CAN_F12R1_FB2_Pos)#define CAN_F12R1_FB2_Pos (2U)#define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk#define CAN_F12R1_FB1_Msk (0x1UL << CAN_F12R1_FB1_Pos)#define CAN_F12R1_FB1_Pos (1U)#define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk#define CAN_F12R1_FB0_Msk (0x1UL << CAN_F12R1_FB0_Pos)#define CAN_F12R1_FB0_Pos (0U)#define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk#define CAN_F11R1_FB31_Msk (0x1UL << CAN_F11R1_FB31_Pos)#define CAN_F11R1_FB31_Pos (31U)#define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk#define CAN_F11R1_FB30_Msk (0x1UL << CAN_F11R1_FB30_Pos)#define CAN_F11R1_FB30_Pos (30U)#define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk#define CAN_F11R1_FB29_Msk (0x1UL << CAN_F11R1_FB29_Pos)#define CAN_F11R1_FB29_Pos (29U)#define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk#define CAN_F11R1_FB28_Msk (0x1UL << CAN_F11R1_FB28_Pos)#define CAN_F11R1_FB28_Pos (28U)#define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk#define CAN_F11R1_FB27_Msk (0x1UL << CAN_F11R1_FB27_Pos)#define CAN_F11R1_FB27_Pos (27U)#define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk#define CAN_F11R1_FB26_Msk (0x1UL << CAN_F11R1_FB26_Pos)#define CAN_F11R1_FB26_Pos (26U)#define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk#define CAN_F11R1_FB25_Msk (0x1UL << CAN_F11R1_FB25_Pos)#define CAN_F11R1_FB25_Pos (25U)#define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk#define CAN_F11R1_FB24_Msk (0x1UL << CAN_F11R1_FB24_Pos)#define CAN_F11R1_FB24_Pos (24U)#define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk#define CAN_F11R1_FB23_Msk (0x1UL << CAN_F11R1_FB23_Pos)#define CAN_F11R1_FB23_Pos (23U)#define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk#define CAN_F11R1_FB22_Msk (0x1UL << CAN_F11R1_FB22_Pos)#define CAN_F11R1_FB22_Pos (22U)#define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk#define CAN_F11R1_FB21_Msk (0x1UL << CAN_F11R1_FB21_Pos)#define CAN_F11R1_FB21_Pos (21U)#define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk#define CAN_F11R1_FB20_Msk (0x1UL << CAN_F11R1_FB20_Pos)#define CAN_F11R1_FB20_Pos (20U)#define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk#define CAN_F11R1_FB19_Msk (0x1UL << CAN_F11R1_FB19_Pos)#define CAN_F11R1_FB19_Pos (19U)#define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk#define CAN_F11R1_FB18_Msk (0x1UL << CAN_F11R1_FB18_Pos)#define CAN_F11R1_FB18_Pos (18U)#define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk#define CAN_F11R1_FB17_Msk (0x1UL << CAN_F11R1_FB17_Pos)#define CAN_F11R1_FB17_Pos (17U)#define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk#define CAN_F11R1_FB16_Msk (0x1UL << CAN_F11R1_FB16_Pos)#define CAN_F11R1_FB16_Pos (16U)#define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk#define CAN_F11R1_FB15_Msk (0x1UL << CAN_F11R1_FB15_Pos)#define CAN_F11R1_FB15_Pos (15U)#define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk#define CAN_F11R1_FB14_Msk (0x1UL << CAN_F11R1_FB14_Pos)#define CAN_F11R1_FB14_Pos (14U)#define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk#define CAN_F11R1_FB13_Msk (0x1UL << CAN_F11R1_FB13_Pos)#define CAN_F11R1_FB13_Pos (13U)#define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk#define CAN_F11R1_FB12_Msk (0x1UL << CAN_F11R1_FB12_Pos)#define CAN_F11R1_FB12_Pos (12U)#define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk#define CAN_F11R1_FB11_Msk (0x1UL << CAN_F11R1_FB11_Pos)#define CAN_F11R1_FB11_Pos (11U)#define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk#define CAN_F11R1_FB10_Msk (0x1UL << CAN_F11R1_FB10_Pos)#define CAN_F11R1_FB10_Pos (10U)#define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk#define CAN_F11R1_FB9_Msk (0x1UL << CAN_F11R1_FB9_Pos)#define CAN_F11R1_FB9_Pos (9U)#define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk#define CAN_F11R1_FB8_Msk (0x1UL << CAN_F11R1_FB8_Pos)#define CAN_F11R1_FB8_Pos (8U)#define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk#define CAN_F11R1_FB7_Msk (0x1UL << CAN_F11R1_FB7_Pos)#define CAN_F11R1_FB7_Pos (7U)#define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk#define CAN_F11R1_FB6_Msk (0x1UL << CAN_F11R1_FB6_Pos)#define CAN_F11R1_FB6_Pos (6U)#define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk#define CAN_F11R1_FB5_Msk (0x1UL << CAN_F11R1_FB5_Pos)#define CAN_F11R1_FB5_Pos (5U)#define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk#define CAN_F11R1_FB4_Msk (0x1UL << CAN_F11R1_FB4_Pos)#define CAN_F11R1_FB4_Pos (4U)#define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk#define CAN_F11R1_FB3_Msk (0x1UL << CAN_F11R1_FB3_Pos)#define CAN_F11R1_FB3_Pos (3U)#define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk#define CAN_F11R1_FB2_Msk (0x1UL << CAN_F11R1_FB2_Pos)#define CAN_F11R1_FB2_Pos (2U)#define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk#define CAN_F11R1_FB1_Msk (0x1UL << CAN_F11R1_FB1_Pos)#define CAN_F11R1_FB1_Pos (1U)#define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk#define CAN_F11R1_FB0_Msk (0x1UL << CAN_F11R1_FB0_Pos)#define CAN_F11R1_FB0_Pos (0U)#define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk#define CAN_F10R1_FB31_Msk (0x1UL << CAN_F10R1_FB31_Pos)#define CAN_F10R1_FB31_Pos (31U)#define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk#define CAN_F10R1_FB30_Msk (0x1UL << CAN_F10R1_FB30_Pos)#define CAN_F10R1_FB30_Pos (30U)#define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk#define CAN_F10R1_FB29_Msk (0x1UL << CAN_F10R1_FB29_Pos)#define CAN_F10R1_FB29_Pos (29U)#define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk#define CAN_F10R1_FB28_Msk (0x1UL << CAN_F10R1_FB28_Pos)#define CAN_F10R1_FB28_Pos (28U)#define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk#define CAN_F10R1_FB27_Msk (0x1UL << CAN_F10R1_FB27_Pos)#define CAN_F10R1_FB27_Pos (27U)#define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk#define CAN_F10R1_FB26_Msk (0x1UL << CAN_F10R1_FB26_Pos)#define CAN_F10R1_FB26_Pos (26U)#define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk#define CAN_F10R1_FB25_Msk (0x1UL << CAN_F10R1_FB25_Pos)#define CAN_F10R1_FB25_Pos (25U)#define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk#define CAN_F10R1_FB24_Msk (0x1UL << CAN_F10R1_FB24_Pos)#define CAN_F10R1_FB24_Pos (24U)#define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk#define CAN_F10R1_FB23_Msk (0x1UL << CAN_F10R1_FB23_Pos)#define CAN_F10R1_FB23_Pos (23U)#define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk#define CAN_F10R1_FB22_Msk (0x1UL << CAN_F10R1_FB22_Pos)#define CAN_F10R1_FB22_Pos (22U)#define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk#define CAN_F10R1_FB21_Msk (0x1UL << CAN_F10R1_FB21_Pos)#define CAN_F10R1_FB21_Pos (21U)#define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk#define CAN_F10R1_FB20_Msk (0x1UL << CAN_F10R1_FB20_Pos)#define CAN_F10R1_FB20_Pos (20U)#define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk#define CAN_F10R1_FB19_Msk (0x1UL << CAN_F10R1_FB19_Pos)#define CAN_F10R1_FB19_Pos (19U)#define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk#define CAN_F10R1_FB18_Msk (0x1UL << CAN_F10R1_FB18_Pos)#define CAN_F10R1_FB18_Pos (18U)#define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk#define CAN_F10R1_FB17_Msk (0x1UL << CAN_F10R1_FB17_Pos)#define CAN_F10R1_FB17_Pos (17U)#define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk#define CAN_F10R1_FB16_Msk (0x1UL << CAN_F10R1_FB16_Pos)#define CAN_F10R1_FB16_Pos (16U)#define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk#define CAN_F10R1_FB15_Msk (0x1UL << CAN_F10R1_FB15_Pos)#define CAN_F10R1_FB15_Pos (15U)#define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk#define CAN_F10R1_FB14_Msk (0x1UL << CAN_F10R1_FB14_Pos)#define CAN_F10R1_FB14_Pos (14U)#define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk#define CAN_F10R1_FB13_Msk (0x1UL << CAN_F10R1_FB13_Pos)#define CAN_F10R1_FB13_Pos (13U)#define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk#define CAN_F10R1_FB12_Msk (0x1UL << CAN_F10R1_FB12_Pos)#define CAN_F10R1_FB12_Pos (12U)#define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk#define CAN_F10R1_FB11_Msk (0x1UL << CAN_F10R1_FB11_Pos)#define CAN_F10R1_FB11_Pos (11U)#define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk#define CAN_F10R1_FB10_Msk (0x1UL << CAN_F10R1_FB10_Pos)#define CAN_F10R1_FB10_Pos (10U)#define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk#define CAN_F10R1_FB9_Msk (0x1UL << CAN_F10R1_FB9_Pos)#define CAN_F10R1_FB9_Pos (9U)#define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk#define CAN_F10R1_FB8_Msk (0x1UL << CAN_F10R1_FB8_Pos)#define CAN_F10R1_FB8_Pos (8U)#define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk#define CAN_F10R1_FB7_Msk (0x1UL << CAN_F10R1_FB7_Pos)#define CAN_F10R1_FB7_Pos (7U)#define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk#define CAN_F10R1_FB6_Msk (0x1UL << CAN_F10R1_FB6_Pos)#define CAN_F10R1_FB6_Pos (6U)#define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk#define CAN_F10R1_FB5_Msk (0x1UL << CAN_F10R1_FB5_Pos)#define CAN_F10R1_FB5_Pos (5U)#define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk#define CAN_F10R1_FB4_Msk (0x1UL << CAN_F10R1_FB4_Pos)#define CAN_F10R1_FB4_Pos (4U)#define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk#define CAN_F10R1_FB3_Msk (0x1UL << CAN_F10R1_FB3_Pos)#define CAN_F10R1_FB3_Pos (3U)#define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk#define CAN_F10R1_FB2_Msk (0x1UL << CAN_F10R1_FB2_Pos)#define CAN_F10R1_FB2_Pos (2U)#define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk#define CAN_F10R1_FB1_Msk (0x1UL << CAN_F10R1_FB1_Pos)#define CAN_F10R1_FB1_Pos (1U)#define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk#define CAN_F10R1_FB0_Msk (0x1UL << CAN_F10R1_FB0_Pos)#define CAN_F10R1_FB0_Pos (0U)#define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk#define CAN_F9R1_FB31_Msk (0x1UL << CAN_F9R1_FB31_Pos)#define CAN_F9R1_FB31_Pos (31U)#define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk#define CAN_F9R1_FB30_Msk (0x1UL << CAN_F9R1_FB30_Pos)#define CAN_F9R1_FB30_Pos (30U)#define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk#define CAN_F9R1_FB29_Msk (0x1UL << CAN_F9R1_FB29_Pos)#define CAN_F9R1_FB29_Pos (29U)#define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk#define CAN_F9R1_FB28_Msk (0x1UL << CAN_F9R1_FB28_Pos)#define CAN_F9R1_FB28_Pos (28U)#define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk#define CAN_F9R1_FB27_Msk (0x1UL << CAN_F9R1_FB27_Pos)#define CAN_F9R1_FB27_Pos (27U)#define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk#define CAN_F9R1_FB26_Msk (0x1UL << CAN_F9R1_FB26_Pos)#define CAN_F9R1_FB26_Pos (26U)#define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk#define CAN_F9R1_FB25_Msk (0x1UL << CAN_F9R1_FB25_Pos)#define CAN_F9R1_FB25_Pos (25U)#define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk#define CAN_F9R1_FB24_Msk (0x1UL << CAN_F9R1_FB24_Pos)#define CAN_F9R1_FB24_Pos (24U)#define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk#define CAN_F9R1_FB23_Msk (0x1UL << CAN_F9R1_FB23_Pos)#define CAN_F9R1_FB23_Pos (23U)#define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk#define CAN_F9R1_FB22_Msk (0x1UL << CAN_F9R1_FB22_Pos)#define CAN_F9R1_FB22_Pos (22U)#define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk#define CAN_F9R1_FB21_Msk (0x1UL << CAN_F9R1_FB21_Pos)#define CAN_F9R1_FB21_Pos (21U)#define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk#define CAN_F9R1_FB20_Msk (0x1UL << CAN_F9R1_FB20_Pos)#define CAN_F9R1_FB20_Pos (20U)#define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk#define CAN_F9R1_FB19_Msk (0x1UL << CAN_F9R1_FB19_Pos)#define CAN_F9R1_FB19_Pos (19U)#define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk#define CAN_F9R1_FB18_Msk (0x1UL << CAN_F9R1_FB18_Pos)#define CAN_F9R1_FB18_Pos (18U)#define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk#define CAN_F9R1_FB17_Msk (0x1UL << CAN_F9R1_FB17_Pos)#define CAN_F9R1_FB17_Pos (17U)#define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk#define CAN_F9R1_FB16_Msk (0x1UL << CAN_F9R1_FB16_Pos)#define CAN_F9R1_FB16_Pos (16U)#define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk#define CAN_F9R1_FB15_Msk (0x1UL << CAN_F9R1_FB15_Pos)#define CAN_F9R1_FB15_Pos (15U)#define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk#define CAN_F9R1_FB14_Msk (0x1UL << CAN_F9R1_FB14_Pos)#define CAN_F9R1_FB14_Pos (14U)#define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk#define CAN_F9R1_FB13_Msk (0x1UL << CAN_F9R1_FB13_Pos)#define CAN_F9R1_FB13_Pos (13U)#define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk#define CAN_F9R1_FB12_Msk (0x1UL << CAN_F9R1_FB12_Pos)#define CAN_F9R1_FB12_Pos (12U)#define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk#define CAN_F9R1_FB11_Msk (0x1UL << CAN_F9R1_FB11_Pos)#define CAN_F9R1_FB11_Pos (11U)#define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk#define CAN_F9R1_FB10_Msk (0x1UL << CAN_F9R1_FB10_Pos)#define CAN_F9R1_FB10_Pos (10U)#define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk#define CAN_F9R1_FB9_Msk (0x1UL << CAN_F9R1_FB9_Pos)#define CAN_F9R1_FB9_Pos (9U)#define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk#define CAN_F9R1_FB8_Msk (0x1UL << CAN_F9R1_FB8_Pos)#define CAN_F9R1_FB8_Pos (8U)#define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk#define CAN_F9R1_FB7_Msk (0x1UL << CAN_F9R1_FB7_Pos)#define CAN_F9R1_FB7_Pos (7U)#define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk#define CAN_F9R1_FB6_Msk (0x1UL << CAN_F9R1_FB6_Pos)#define CAN_F9R1_FB6_Pos (6U)#define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk#define CAN_F9R1_FB5_Msk (0x1UL << CAN_F9R1_FB5_Pos)#define CAN_F9R1_FB5_Pos (5U)#define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk#define CAN_F9R1_FB4_Msk (0x1UL << CAN_F9R1_FB4_Pos)#define CAN_F9R1_FB4_Pos (4U)#define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk#define CAN_F9R1_FB3_Msk (0x1UL << CAN_F9R1_FB3_Pos)#define CAN_F9R1_FB3_Pos (3U)#define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk#define CAN_F9R1_FB2_Msk (0x1UL << CAN_F9R1_FB2_Pos)#define CAN_F9R1_FB2_Pos (2U)#define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk#define CAN_F9R1_FB1_Msk (0x1UL << CAN_F9R1_FB1_Pos)#define CAN_F9R1_FB1_Pos (1U)#define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk#define CAN_F9R1_FB0_Msk (0x1UL << CAN_F9R1_FB0_Pos)#define CAN_F9R1_FB0_Pos (0U)#define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk#define CAN_F8R1_FB31_Msk (0x1UL << CAN_F8R1_FB31_Pos)#define CAN_F8R1_FB31_Pos (31U)#define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk#define CAN_F8R1_FB30_Msk (0x1UL << CAN_F8R1_FB30_Pos)#define CAN_F8R1_FB30_Pos (30U)#define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk#define CAN_F8R1_FB29_Msk (0x1UL << CAN_F8R1_FB29_Pos)#define CAN_F8R1_FB29_Pos (29U)#define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk#define CAN_F8R1_FB28_Msk (0x1UL << CAN_F8R1_FB28_Pos)#define CAN_F8R1_FB28_Pos (28U)#define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk#define CAN_F8R1_FB27_Msk (0x1UL << CAN_F8R1_FB27_Pos)#define CAN_F8R1_FB27_Pos (27U)#define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk#define CAN_F8R1_FB26_Msk (0x1UL << CAN_F8R1_FB26_Pos)#define CAN_F8R1_FB26_Pos (26U)#define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk#define CAN_F8R1_FB25_Msk (0x1UL << CAN_F8R1_FB25_Pos)#define CAN_F8R1_FB25_Pos (25U)#define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk#define CAN_F8R1_FB24_Msk (0x1UL << CAN_F8R1_FB24_Pos)#define CAN_F8R1_FB24_Pos (24U)#define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk#define CAN_F8R1_FB23_Msk (0x1UL << CAN_F8R1_FB23_Pos)#define CAN_F8R1_FB23_Pos (23U)#define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk#define CAN_F8R1_FB22_Msk (0x1UL << CAN_F8R1_FB22_Pos)#define CAN_F8R1_FB22_Pos (22U)#define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk#define CAN_F8R1_FB21_Msk (0x1UL << CAN_F8R1_FB21_Pos)#define CAN_F8R1_FB21_Pos (21U)#define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk#define CAN_F8R1_FB20_Msk (0x1UL << CAN_F8R1_FB20_Pos)#define CAN_F8R1_FB20_Pos (20U)#define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk#define CAN_F8R1_FB19_Msk (0x1UL << CAN_F8R1_FB19_Pos)#define CAN_F8R1_FB19_Pos (19U)#define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk#define CAN_F8R1_FB18_Msk (0x1UL << CAN_F8R1_FB18_Pos)#define CAN_F8R1_FB18_Pos (18U)#define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk#define CAN_F8R1_FB17_Msk (0x1UL << CAN_F8R1_FB17_Pos)#define CAN_F8R1_FB17_Pos (17U)#define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk#define CAN_F8R1_FB16_Msk (0x1UL << CAN_F8R1_FB16_Pos)#define CAN_F8R1_FB16_Pos (16U)#define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk#define CAN_F8R1_FB15_Msk (0x1UL << CAN_F8R1_FB15_Pos)#define CAN_F8R1_FB15_Pos (15U)#define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk#define CAN_F8R1_FB14_Msk (0x1UL << CAN_F8R1_FB14_Pos)#define CAN_F8R1_FB14_Pos (14U)#define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk#define CAN_F8R1_FB13_Msk (0x1UL << CAN_F8R1_FB13_Pos)#define CAN_F8R1_FB13_Pos (13U)#define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk#define CAN_F8R1_FB12_Msk (0x1UL << CAN_F8R1_FB12_Pos)#define CAN_F8R1_FB12_Pos (12U)#define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk#define CAN_F8R1_FB11_Msk (0x1UL << CAN_F8R1_FB11_Pos)#define CAN_F8R1_FB11_Pos (11U)#define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk#define CAN_F8R1_FB10_Msk (0x1UL << CAN_F8R1_FB10_Pos)#define CAN_F8R1_FB10_Pos (10U)#define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk#define CAN_F8R1_FB9_Msk (0x1UL << CAN_F8R1_FB9_Pos)#define CAN_F8R1_FB9_Pos (9U)#define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk#define CAN_F8R1_FB8_Msk (0x1UL << CAN_F8R1_FB8_Pos)#define CAN_F8R1_FB8_Pos (8U)#define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk#define CAN_F8R1_FB7_Msk (0x1UL << CAN_F8R1_FB7_Pos)#define CAN_F8R1_FB7_Pos (7U)#define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk#define CAN_F8R1_FB6_Msk (0x1UL << CAN_F8R1_FB6_Pos)#define CAN_F8R1_FB6_Pos (6U)#define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk#define CAN_F8R1_FB5_Msk (0x1UL << CAN_F8R1_FB5_Pos)#define CAN_F8R1_FB5_Pos (5U)#define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk#define CAN_F8R1_FB4_Msk (0x1UL << CAN_F8R1_FB4_Pos)#define CAN_F8R1_FB4_Pos (4U)#define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk#define CAN_F8R1_FB3_Msk (0x1UL << CAN_F8R1_FB3_Pos)#define CAN_F8R1_FB3_Pos (3U)#define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk#define CAN_F8R1_FB2_Msk (0x1UL << CAN_F8R1_FB2_Pos)#define CAN_F8R1_FB2_Pos (2U)#define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk#define CAN_F8R1_FB1_Msk (0x1UL << CAN_F8R1_FB1_Pos)#define CAN_F8R1_FB1_Pos (1U)#define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk#define CAN_F8R1_FB0_Msk (0x1UL << CAN_F8R1_FB0_Pos)#define CAN_F8R1_FB0_Pos (0U)#define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk#define CAN_F7R1_FB31_Msk (0x1UL << CAN_F7R1_FB31_Pos)#define CAN_F7R1_FB31_Pos (31U)#define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk#define CAN_F7R1_FB30_Msk (0x1UL << CAN_F7R1_FB30_Pos)#define CAN_F7R1_FB30_Pos (30U)#define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk#define CAN_F7R1_FB29_Msk (0x1UL << CAN_F7R1_FB29_Pos)#define CAN_F7R1_FB29_Pos (29U)#define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk#define CAN_F7R1_FB28_Msk (0x1UL << CAN_F7R1_FB28_Pos)#define CAN_F7R1_FB28_Pos (28U)#define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk#define CAN_F7R1_FB27_Msk (0x1UL << CAN_F7R1_FB27_Pos)#define CAN_F7R1_FB27_Pos (27U)#define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk#define CAN_F7R1_FB26_Msk (0x1UL << CAN_F7R1_FB26_Pos)#define CAN_F7R1_FB26_Pos (26U)#define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk#define CAN_F7R1_FB25_Msk (0x1UL << CAN_F7R1_FB25_Pos)#define CAN_F7R1_FB25_Pos (25U)#define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk#define CAN_F7R1_FB24_Msk (0x1UL << CAN_F7R1_FB24_Pos)#define CAN_F7R1_FB24_Pos (24U)#define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk#define CAN_F7R1_FB23_Msk (0x1UL << CAN_F7R1_FB23_Pos)#define CAN_F7R1_FB23_Pos (23U)#define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk#define CAN_F7R1_FB22_Msk (0x1UL << CAN_F7R1_FB22_Pos)#define CAN_F7R1_FB22_Pos (22U)#define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk#define CAN_F7R1_FB21_Msk (0x1UL << CAN_F7R1_FB21_Pos)#define CAN_F7R1_FB21_Pos (21U)#define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk#define CAN_F7R1_FB20_Msk (0x1UL << CAN_F7R1_FB20_Pos)#define CAN_F7R1_FB20_Pos (20U)#define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk#define CAN_F7R1_FB19_Msk (0x1UL << CAN_F7R1_FB19_Pos)#define CAN_F7R1_FB19_Pos (19U)#define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk#define CAN_F7R1_FB18_Msk (0x1UL << CAN_F7R1_FB18_Pos)#define CAN_F7R1_FB18_Pos (18U)#define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk#define CAN_F7R1_FB17_Msk (0x1UL << CAN_F7R1_FB17_Pos)#define CAN_F7R1_FB17_Pos (17U)#define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk#define CAN_F7R1_FB16_Msk (0x1UL << CAN_F7R1_FB16_Pos)#define CAN_F7R1_FB16_Pos (16U)#define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk#define CAN_F7R1_FB15_Msk (0x1UL << CAN_F7R1_FB15_Pos)#define CAN_F7R1_FB15_Pos (15U)#define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk#define CAN_F7R1_FB14_Msk (0x1UL << CAN_F7R1_FB14_Pos)#define CAN_F7R1_FB14_Pos (14U)#define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk#define CAN_F7R1_FB13_Msk (0x1UL << CAN_F7R1_FB13_Pos)#define CAN_F7R1_FB13_Pos (13U)#define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk#define CAN_F7R1_FB12_Msk (0x1UL << CAN_F7R1_FB12_Pos)#define CAN_F7R1_FB12_Pos (12U)#define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk#define CAN_F7R1_FB11_Msk (0x1UL << CAN_F7R1_FB11_Pos)#define CAN_F7R1_FB11_Pos (11U)#define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk#define CAN_F7R1_FB10_Msk (0x1UL << CAN_F7R1_FB10_Pos)#define CAN_F7R1_FB10_Pos (10U)#define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk#define CAN_F7R1_FB9_Msk (0x1UL << CAN_F7R1_FB9_Pos)#define CAN_F7R1_FB9_Pos (9U)#define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk#define CAN_F7R1_FB8_Msk (0x1UL << CAN_F7R1_FB8_Pos)#define CAN_F7R1_FB8_Pos (8U)#define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk#define CAN_F7R1_FB7_Msk (0x1UL << CAN_F7R1_FB7_Pos)#define CAN_F7R1_FB7_Pos (7U)#define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk#define CAN_F7R1_FB6_Msk (0x1UL << CAN_F7R1_FB6_Pos)#define CAN_F7R1_FB6_Pos (6U)#define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk#define CAN_F7R1_FB5_Msk (0x1UL << CAN_F7R1_FB5_Pos)#define CAN_F7R1_FB5_Pos (5U)#define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk#define CAN_F7R1_FB4_Msk (0x1UL << CAN_F7R1_FB4_Pos)#define CAN_F7R1_FB4_Pos (4U)#define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk#define CAN_F7R1_FB3_Msk (0x1UL << CAN_F7R1_FB3_Pos)#define CAN_F7R1_FB3_Pos (3U)#define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk#define CAN_F7R1_FB2_Msk (0x1UL << CAN_F7R1_FB2_Pos)#define CAN_F7R1_FB2_Pos (2U)#define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk#define CAN_F7R1_FB1_Msk (0x1UL << CAN_F7R1_FB1_Pos)#define CAN_F7R1_FB1_Pos (1U)#define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk#define CAN_F7R1_FB0_Msk (0x1UL << CAN_F7R1_FB0_Pos)#define CAN_F7R1_FB0_Pos (0U)#define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk#define CAN_F6R1_FB31_Msk (0x1UL << CAN_F6R1_FB31_Pos)#define CAN_F6R1_FB31_Pos (31U)#define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk#define CAN_F6R1_FB30_Msk (0x1UL << CAN_F6R1_FB30_Pos)#define CAN_F6R1_FB30_Pos (30U)#define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk#define CAN_F6R1_FB29_Msk (0x1UL << CAN_F6R1_FB29_Pos)#define CAN_F6R1_FB29_Pos (29U)#define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk#define CAN_F6R1_FB28_Msk (0x1UL << CAN_F6R1_FB28_Pos)#define CAN_F6R1_FB28_Pos (28U)#define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk#define CAN_F6R1_FB27_Msk (0x1UL << CAN_F6R1_FB27_Pos)#define CAN_F6R1_FB27_Pos (27U)#define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk#define CAN_F6R1_FB26_Msk (0x1UL << CAN_F6R1_FB26_Pos)#define CAN_F6R1_FB26_Pos (26U)#define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk#define CAN_F6R1_FB25_Msk (0x1UL << CAN_F6R1_FB25_Pos)#define CAN_F6R1_FB25_Pos (25U)#define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk#define CAN_F6R1_FB24_Msk (0x1UL << CAN_F6R1_FB24_Pos)#define CAN_F6R1_FB24_Pos (24U)#define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk#define CAN_F6R1_FB23_Msk (0x1UL << CAN_F6R1_FB23_Pos)#define CAN_F6R1_FB23_Pos (23U)#define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk#define CAN_F6R1_FB22_Msk (0x1UL << CAN_F6R1_FB22_Pos)#define CAN_F6R1_FB22_Pos (22U)#define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk#define CAN_F6R1_FB21_Msk (0x1UL << CAN_F6R1_FB21_Pos)#define CAN_F6R1_FB21_Pos (21U)#define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk#define CAN_F6R1_FB20_Msk (0x1UL << CAN_F6R1_FB20_Pos)#define CAN_F6R1_FB20_Pos (20U)#define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk#define CAN_F6R1_FB19_Msk (0x1UL << CAN_F6R1_FB19_Pos)#define CAN_F6R1_FB19_Pos (19U)#define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk#define CAN_F6R1_FB18_Msk (0x1UL << CAN_F6R1_FB18_Pos)#define CAN_F6R1_FB18_Pos (18U)#define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk#define CAN_F6R1_FB17_Msk (0x1UL << CAN_F6R1_FB17_Pos)#define CAN_F6R1_FB17_Pos (17U)#define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk#define CAN_F6R1_FB16_Msk (0x1UL << CAN_F6R1_FB16_Pos)#define CAN_F6R1_FB16_Pos (16U)#define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk#define CAN_F6R1_FB15_Msk (0x1UL << CAN_F6R1_FB15_Pos)#define CAN_F6R1_FB15_Pos (15U)#define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk#define CAN_F6R1_FB14_Msk (0x1UL << CAN_F6R1_FB14_Pos)#define CAN_F6R1_FB14_Pos (14U)#define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk#define CAN_F6R1_FB13_Msk (0x1UL << CAN_F6R1_FB13_Pos)#define CAN_F6R1_FB13_Pos (13U)#define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk#define CAN_F6R1_FB12_Msk (0x1UL << CAN_F6R1_FB12_Pos)#define CAN_F6R1_FB12_Pos (12U)#define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk#define CAN_F6R1_FB11_Msk (0x1UL << CAN_F6R1_FB11_Pos)#define CAN_F6R1_FB11_Pos (11U)#define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk#define CAN_F6R1_FB10_Msk (0x1UL << CAN_F6R1_FB10_Pos)#define CAN_F6R1_FB10_Pos (10U)#define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk#define CAN_F6R1_FB9_Msk (0x1UL << CAN_F6R1_FB9_Pos)#define CAN_F6R1_FB9_Pos (9U)#define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk#define CAN_F6R1_FB8_Msk (0x1UL << CAN_F6R1_FB8_Pos)#define CAN_F6R1_FB8_Pos (8U)#define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk#define CAN_F6R1_FB7_Msk (0x1UL << CAN_F6R1_FB7_Pos)#define CAN_F6R1_FB7_Pos (7U)#define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk#define CAN_F6R1_FB6_Msk (0x1UL << CAN_F6R1_FB6_Pos)#define CAN_F6R1_FB6_Pos (6U)#define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk#define CAN_F6R1_FB5_Msk (0x1UL << CAN_F6R1_FB5_Pos)#define CAN_F6R1_FB5_Pos (5U)#define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk#define CAN_F6R1_FB4_Msk (0x1UL << CAN_F6R1_FB4_Pos)#define CAN_F6R1_FB4_Pos (4U)#define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk#define CAN_F6R1_FB3_Msk (0x1UL << CAN_F6R1_FB3_Pos)#define CAN_F6R1_FB3_Pos (3U)#define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk#define CAN_F6R1_FB2_Msk (0x1UL << CAN_F6R1_FB2_Pos)#define CAN_F6R1_FB2_Pos (2U)#define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk#define CAN_F6R1_FB1_Msk (0x1UL << CAN_F6R1_FB1_Pos)#define CAN_F6R1_FB1_Pos (1U)#define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk#define CAN_F6R1_FB0_Msk (0x1UL << CAN_F6R1_FB0_Pos)#define CAN_F6R1_FB0_Pos (0U)#define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk#define CAN_F5R1_FB31_Msk (0x1UL << CAN_F5R1_FB31_Pos)#define CAN_F5R1_FB31_Pos (31U)#define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk#define CAN_F5R1_FB30_Msk (0x1UL << CAN_F5R1_FB30_Pos)#define CAN_F5R1_FB30_Pos (30U)#define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk#define CAN_F5R1_FB29_Msk (0x1UL << CAN_F5R1_FB29_Pos)#define CAN_F5R1_FB29_Pos (29U)#define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk#define CAN_F5R1_FB28_Msk (0x1UL << CAN_F5R1_FB28_Pos)#define CAN_F5R1_FB28_Pos (28U)#define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk#define CAN_F5R1_FB27_Msk (0x1UL << CAN_F5R1_FB27_Pos)#define CAN_F5R1_FB27_Pos (27U)#define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk#define CAN_F5R1_FB26_Msk (0x1UL << CAN_F5R1_FB26_Pos)#define CAN_F5R1_FB26_Pos (26U)#define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk#define CAN_F5R1_FB25_Msk (0x1UL << CAN_F5R1_FB25_Pos)#define CAN_F5R1_FB25_Pos (25U)#define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk#define CAN_F5R1_FB24_Msk (0x1UL << CAN_F5R1_FB24_Pos)#define CAN_F5R1_FB24_Pos (24U)#define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk#define CAN_F5R1_FB23_Msk (0x1UL << CAN_F5R1_FB23_Pos)#define CAN_F5R1_FB23_Pos (23U)#define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk#define CAN_F5R1_FB22_Msk (0x1UL << CAN_F5R1_FB22_Pos)#define CAN_F5R1_FB22_Pos (22U)#define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk#define CAN_F5R1_FB21_Msk (0x1UL << CAN_F5R1_FB21_Pos)#define CAN_F5R1_FB21_Pos (21U)#define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk#define CAN_F5R1_FB20_Msk (0x1UL << CAN_F5R1_FB20_Pos)#define CAN_F5R1_FB20_Pos (20U)#define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk#define CAN_F5R1_FB19_Msk (0x1UL << CAN_F5R1_FB19_Pos)#define CAN_F5R1_FB19_Pos (19U)#define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk#define CAN_F5R1_FB18_Msk (0x1UL << CAN_F5R1_FB18_Pos)#define CAN_F5R1_FB18_Pos (18U)#define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk#define CAN_F5R1_FB17_Msk (0x1UL << CAN_F5R1_FB17_Pos)#define CAN_F5R1_FB17_Pos (17U)#define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk#define CAN_F5R1_FB16_Msk (0x1UL << CAN_F5R1_FB16_Pos)#define CAN_F5R1_FB16_Pos (16U)#define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk#define CAN_F5R1_FB15_Msk (0x1UL << CAN_F5R1_FB15_Pos)#define CAN_F5R1_FB15_Pos (15U)#define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk#define CAN_F5R1_FB14_Msk (0x1UL << CAN_F5R1_FB14_Pos)#define CAN_F5R1_FB14_Pos (14U)#define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk#define CAN_F5R1_FB13_Msk (0x1UL << CAN_F5R1_FB13_Pos)#define CAN_F5R1_FB13_Pos (13U)#define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk#define CAN_F5R1_FB12_Msk (0x1UL << CAN_F5R1_FB12_Pos)#define CAN_F5R1_FB12_Pos (12U)#define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk#define CAN_F5R1_FB11_Msk (0x1UL << CAN_F5R1_FB11_Pos)#define CAN_F5R1_FB11_Pos (11U)#define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk#define CAN_F5R1_FB10_Msk (0x1UL << CAN_F5R1_FB10_Pos)#define CAN_F5R1_FB10_Pos (10U)#define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk#define CAN_F5R1_FB9_Msk (0x1UL << CAN_F5R1_FB9_Pos)#define CAN_F5R1_FB9_Pos (9U)#define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk#define CAN_F5R1_FB8_Msk (0x1UL << CAN_F5R1_FB8_Pos)#define CAN_F5R1_FB8_Pos (8U)#define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk#define CAN_F5R1_FB7_Msk (0x1UL << CAN_F5R1_FB7_Pos)#define CAN_F5R1_FB7_Pos (7U)#define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk#define CAN_F5R1_FB6_Msk (0x1UL << CAN_F5R1_FB6_Pos)#define CAN_F5R1_FB6_Pos (6U)#define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk#define CAN_F5R1_FB5_Msk (0x1UL << CAN_F5R1_FB5_Pos)#define CAN_F5R1_FB5_Pos (5U)#define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk#define CAN_F5R1_FB4_Msk (0x1UL << CAN_F5R1_FB4_Pos)#define CAN_F5R1_FB4_Pos (4U)#define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk#define CAN_F5R1_FB3_Msk (0x1UL << CAN_F5R1_FB3_Pos)#define CAN_F5R1_FB3_Pos (3U)#define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk#define CAN_F5R1_FB2_Msk (0x1UL << CAN_F5R1_FB2_Pos)#define CAN_F5R1_FB2_Pos (2U)#define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk#define CAN_F5R1_FB1_Msk (0x1UL << CAN_F5R1_FB1_Pos)#define CAN_F5R1_FB1_Pos (1U)#define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk#define CAN_F5R1_FB0_Msk (0x1UL << CAN_F5R1_FB0_Pos)#define CAN_F5R1_FB0_Pos (0U)#define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk#define CAN_F4R1_FB31_Msk (0x1UL << CAN_F4R1_FB31_Pos)#define CAN_F4R1_FB31_Pos (31U)#define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk#define CAN_F4R1_FB30_Msk (0x1UL << CAN_F4R1_FB30_Pos)#define CAN_F4R1_FB30_Pos (30U)#define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk#define CAN_F4R1_FB29_Msk (0x1UL << CAN_F4R1_FB29_Pos)#define CAN_F4R1_FB29_Pos (29U)#define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk#define CAN_F4R1_FB28_Msk (0x1UL << CAN_F4R1_FB28_Pos)#define CAN_F4R1_FB28_Pos (28U)#define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk#define CAN_F4R1_FB27_Msk (0x1UL << CAN_F4R1_FB27_Pos)#define CAN_F4R1_FB27_Pos (27U)#define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk#define CAN_F4R1_FB26_Msk (0x1UL << CAN_F4R1_FB26_Pos)#define CAN_F4R1_FB26_Pos (26U)#define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk#define CAN_F4R1_FB25_Msk (0x1UL << CAN_F4R1_FB25_Pos)#define CAN_F4R1_FB25_Pos (25U)#define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk#define CAN_F4R1_FB24_Msk (0x1UL << CAN_F4R1_FB24_Pos)#define CAN_F4R1_FB24_Pos (24U)#define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk#define CAN_F4R1_FB23_Msk (0x1UL << CAN_F4R1_FB23_Pos)#define CAN_F4R1_FB23_Pos (23U)#define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk#define CAN_F4R1_FB22_Msk (0x1UL << CAN_F4R1_FB22_Pos)#define CAN_F4R1_FB22_Pos (22U)#define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk#define CAN_F4R1_FB21_Msk (0x1UL << CAN_F4R1_FB21_Pos)#define CAN_F4R1_FB21_Pos (21U)#define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk#define CAN_F4R1_FB20_Msk (0x1UL << CAN_F4R1_FB20_Pos)#define CAN_F4R1_FB20_Pos (20U)#define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk#define CAN_F4R1_FB19_Msk (0x1UL << CAN_F4R1_FB19_Pos)#define CAN_F4R1_FB19_Pos (19U)#define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk#define CAN_F4R1_FB18_Msk (0x1UL << CAN_F4R1_FB18_Pos)#define CAN_F4R1_FB18_Pos (18U)#define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk#define CAN_F4R1_FB17_Msk (0x1UL << CAN_F4R1_FB17_Pos)#define CAN_F4R1_FB17_Pos (17U)#define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk#define CAN_F4R1_FB16_Msk (0x1UL << CAN_F4R1_FB16_Pos)#define CAN_F4R1_FB16_Pos (16U)#define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk#define CAN_F4R1_FB15_Msk (0x1UL << CAN_F4R1_FB15_Pos)#define CAN_F4R1_FB15_Pos (15U)#define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk#define CAN_F4R1_FB14_Msk (0x1UL << CAN_F4R1_FB14_Pos)#define CAN_F4R1_FB14_Pos (14U)#define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk#define CAN_F4R1_FB13_Msk (0x1UL << CAN_F4R1_FB13_Pos)#define CAN_F4R1_FB13_Pos (13U)#define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk#define CAN_F4R1_FB12_Msk (0x1UL << CAN_F4R1_FB12_Pos)#define CAN_F4R1_FB12_Pos (12U)#define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk#define CAN_F4R1_FB11_Msk (0x1UL << CAN_F4R1_FB11_Pos)#define CAN_F4R1_FB11_Pos (11U)#define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk#define CAN_F4R1_FB10_Msk (0x1UL << CAN_F4R1_FB10_Pos)#define CAN_F4R1_FB10_Pos (10U)#define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk#define CAN_F4R1_FB9_Msk (0x1UL << CAN_F4R1_FB9_Pos)#define CAN_F4R1_FB9_Pos (9U)#define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk#define CAN_F4R1_FB8_Msk (0x1UL << CAN_F4R1_FB8_Pos)#define CAN_F4R1_FB8_Pos (8U)#define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk#define CAN_F4R1_FB7_Msk (0x1UL << CAN_F4R1_FB7_Pos)#define CAN_F4R1_FB7_Pos (7U)#define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk#define CAN_F4R1_FB6_Msk (0x1UL << CAN_F4R1_FB6_Pos)#define CAN_F4R1_FB6_Pos (6U)#define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk#define CAN_F4R1_FB5_Msk (0x1UL << CAN_F4R1_FB5_Pos)#define CAN_F4R1_FB5_Pos (5U)#define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk#define CAN_F4R1_FB4_Msk (0x1UL << CAN_F4R1_FB4_Pos)#define CAN_F4R1_FB4_Pos (4U)#define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk#define CAN_F4R1_FB3_Msk (0x1UL << CAN_F4R1_FB3_Pos)#define CAN_F4R1_FB3_Pos (3U)#define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk#define CAN_F4R1_FB2_Msk (0x1UL << CAN_F4R1_FB2_Pos)#define CAN_F4R1_FB2_Pos (2U)#define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk#define CAN_F4R1_FB1_Msk (0x1UL << CAN_F4R1_FB1_Pos)#define CAN_F4R1_FB1_Pos (1U)#define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk#define CAN_F4R1_FB0_Msk (0x1UL << CAN_F4R1_FB0_Pos)#define CAN_F4R1_FB0_Pos (0U)#define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk#define CAN_F3R1_FB31_Msk (0x1UL << CAN_F3R1_FB31_Pos)#define CAN_F3R1_FB31_Pos (31U)#define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk#define CAN_F3R1_FB30_Msk (0x1UL << CAN_F3R1_FB30_Pos)#define CAN_F3R1_FB30_Pos (30U)#define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk#define CAN_F3R1_FB29_Msk (0x1UL << CAN_F3R1_FB29_Pos)#define CAN_F3R1_FB29_Pos (29U)#define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk#define CAN_F3R1_FB28_Msk (0x1UL << CAN_F3R1_FB28_Pos)#define CAN_F3R1_FB28_Pos (28U)#define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk#define CAN_F3R1_FB27_Msk (0x1UL << CAN_F3R1_FB27_Pos)#define CAN_F3R1_FB27_Pos (27U)#define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk#define CAN_F3R1_FB26_Msk (0x1UL << CAN_F3R1_FB26_Pos)#define CAN_F3R1_FB26_Pos (26U)#define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk#define CAN_F3R1_FB25_Msk (0x1UL << CAN_F3R1_FB25_Pos)#define CAN_F3R1_FB25_Pos (25U)#define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk#define CAN_F3R1_FB24_Msk (0x1UL << CAN_F3R1_FB24_Pos)#define CAN_F3R1_FB24_Pos (24U)#define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk#define CAN_F3R1_FB23_Msk (0x1UL << CAN_F3R1_FB23_Pos)#define CAN_F3R1_FB23_Pos (23U)#define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk#define CAN_F3R1_FB22_Msk (0x1UL << CAN_F3R1_FB22_Pos)#define CAN_F3R1_FB22_Pos (22U)#define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk#define CAN_F3R1_FB21_Msk (0x1UL << CAN_F3R1_FB21_Pos)#define CAN_F3R1_FB21_Pos (21U)#define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk#define CAN_F3R1_FB20_Msk (0x1UL << CAN_F3R1_FB20_Pos)#define CAN_F3R1_FB20_Pos (20U)#define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk#define CAN_F3R1_FB19_Msk (0x1UL << CAN_F3R1_FB19_Pos)#define CAN_F3R1_FB19_Pos (19U)#define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk#define CAN_F3R1_FB18_Msk (0x1UL << CAN_F3R1_FB18_Pos)#define CAN_F3R1_FB18_Pos (18U)#define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk#define CAN_F3R1_FB17_Msk (0x1UL << CAN_F3R1_FB17_Pos)#define CAN_F3R1_FB17_Pos (17U)#define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk#define CAN_F3R1_FB16_Msk (0x1UL << CAN_F3R1_FB16_Pos)#define CAN_F3R1_FB16_Pos (16U)#define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk#define CAN_F3R1_FB15_Msk (0x1UL << CAN_F3R1_FB15_Pos)#define CAN_F3R1_FB15_Pos (15U)#define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk#define CAN_F3R1_FB14_Msk (0x1UL << CAN_F3R1_FB14_Pos)#define CAN_F3R1_FB14_Pos (14U)#define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk#define CAN_F3R1_FB13_Msk (0x1UL << CAN_F3R1_FB13_Pos)#define CAN_F3R1_FB13_Pos (13U)#define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk#define CAN_F3R1_FB12_Msk (0x1UL << CAN_F3R1_FB12_Pos)#define CAN_F3R1_FB12_Pos (12U)#define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk#define CAN_F3R1_FB11_Msk (0x1UL << CAN_F3R1_FB11_Pos)#define CAN_F3R1_FB11_Pos (11U)#define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk#define CAN_F3R1_FB10_Msk (0x1UL << CAN_F3R1_FB10_Pos)#define CAN_F3R1_FB10_Pos (10U)#define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk#define CAN_F3R1_FB9_Msk (0x1UL << CAN_F3R1_FB9_Pos)#define CAN_F3R1_FB9_Pos (9U)#define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk#define CAN_F3R1_FB8_Msk (0x1UL << CAN_F3R1_FB8_Pos)#define CAN_F3R1_FB8_Pos (8U)#define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk#define CAN_F3R1_FB7_Msk (0x1UL << CAN_F3R1_FB7_Pos)#define CAN_F3R1_FB7_Pos (7U)#define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk#define CAN_F3R1_FB6_Msk (0x1UL << CAN_F3R1_FB6_Pos)#define CAN_F3R1_FB6_Pos (6U)#define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk#define CAN_F3R1_FB5_Msk (0x1UL << CAN_F3R1_FB5_Pos)#define CAN_F3R1_FB5_Pos (5U)#define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk#define CAN_F3R1_FB4_Msk (0x1UL << CAN_F3R1_FB4_Pos)#define CAN_F3R1_FB4_Pos (4U)#define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk#define CAN_F3R1_FB3_Msk (0x1UL << CAN_F3R1_FB3_Pos)#define CAN_F3R1_FB3_Pos (3U)#define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk#define CAN_F3R1_FB2_Msk (0x1UL << CAN_F3R1_FB2_Pos)#define CAN_F3R1_FB2_Pos (2U)#define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk#define CAN_F3R1_FB1_Msk (0x1UL << CAN_F3R1_FB1_Pos)#define CAN_F3R1_FB1_Pos (1U)#define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk#define CAN_F3R1_FB0_Msk (0x1UL << CAN_F3R1_FB0_Pos)#define CAN_F3R1_FB0_Pos (0U)#define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk#define CAN_F2R1_FB31_Msk (0x1UL << CAN_F2R1_FB31_Pos)#define CAN_F2R1_FB31_Pos (31U)#define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk#define CAN_F2R1_FB30_Msk (0x1UL << CAN_F2R1_FB30_Pos)#define CAN_F2R1_FB30_Pos (30U)#define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk#define CAN_F2R1_FB29_Msk (0x1UL << CAN_F2R1_FB29_Pos)#define CAN_F2R1_FB29_Pos (29U)#define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk#define CAN_F2R1_FB28_Msk (0x1UL << CAN_F2R1_FB28_Pos)#define CAN_F2R1_FB28_Pos (28U)#define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk#define CAN_F2R1_FB27_Msk (0x1UL << CAN_F2R1_FB27_Pos)#define CAN_F2R1_FB27_Pos (27U)#define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk#define CAN_F2R1_FB26_Msk (0x1UL << CAN_F2R1_FB26_Pos)#define CAN_F2R1_FB26_Pos (26U)#define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk#define CAN_F2R1_FB25_Msk (0x1UL << CAN_F2R1_FB25_Pos)#define CAN_F2R1_FB25_Pos (25U)#define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk#define CAN_F2R1_FB24_Msk (0x1UL << CAN_F2R1_FB24_Pos)#define CAN_F2R1_FB24_Pos (24U)#define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk#define CAN_F2R1_FB23_Msk (0x1UL << CAN_F2R1_FB23_Pos)#define CAN_F2R1_FB23_Pos (23U)#define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk#define CAN_F2R1_FB22_Msk (0x1UL << CAN_F2R1_FB22_Pos)#define CAN_F2R1_FB22_Pos (22U)#define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk#define CAN_F2R1_FB21_Msk (0x1UL << CAN_F2R1_FB21_Pos)#define CAN_F2R1_FB21_Pos (21U)#define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk#define CAN_F2R1_FB20_Msk (0x1UL << CAN_F2R1_FB20_Pos)#define CAN_F2R1_FB20_Pos (20U)#define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk#define CAN_F2R1_FB19_Msk (0x1UL << CAN_F2R1_FB19_Pos)#define CAN_F2R1_FB19_Pos (19U)#define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk#define CAN_F2R1_FB18_Msk (0x1UL << CAN_F2R1_FB18_Pos)#define CAN_F2R1_FB18_Pos (18U)#define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk#define CAN_F2R1_FB17_Msk (0x1UL << CAN_F2R1_FB17_Pos)#define CAN_F2R1_FB17_Pos (17U)#define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk#define CAN_F2R1_FB16_Msk (0x1UL << CAN_F2R1_FB16_Pos)#define CAN_F2R1_FB16_Pos (16U)#define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk#define CAN_F2R1_FB15_Msk (0x1UL << CAN_F2R1_FB15_Pos)#define CAN_F2R1_FB15_Pos (15U)#define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk#define CAN_F2R1_FB14_Msk (0x1UL << CAN_F2R1_FB14_Pos)#define CAN_F2R1_FB14_Pos (14U)#define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk#define CAN_F2R1_FB13_Msk (0x1UL << CAN_F2R1_FB13_Pos)#define CAN_F2R1_FB13_Pos (13U)#define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk#define CAN_F2R1_FB12_Msk (0x1UL << CAN_F2R1_FB12_Pos)#define CAN_F2R1_FB12_Pos (12U)#define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk#define CAN_F2R1_FB11_Msk (0x1UL << CAN_F2R1_FB11_Pos)#define CAN_F2R1_FB11_Pos (11U)#define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk#define CAN_F2R1_FB10_Msk (0x1UL << CAN_F2R1_FB10_Pos)#define CAN_F2R1_FB10_Pos (10U)#define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk#define CAN_F2R1_FB9_Msk (0x1UL << CAN_F2R1_FB9_Pos)#define CAN_F2R1_FB9_Pos (9U)#define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk#define CAN_F2R1_FB8_Msk (0x1UL << CAN_F2R1_FB8_Pos)#define CAN_F2R1_FB8_Pos (8U)#define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk#define CAN_F2R1_FB7_Msk (0x1UL << CAN_F2R1_FB7_Pos)#define CAN_F2R1_FB7_Pos (7U)#define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk#define CAN_F2R1_FB6_Msk (0x1UL << CAN_F2R1_FB6_Pos)#define CAN_F2R1_FB6_Pos (6U)#define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk#define CAN_F2R1_FB5_Msk (0x1UL << CAN_F2R1_FB5_Pos)#define CAN_F2R1_FB5_Pos (5U)#define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk#define CAN_F2R1_FB4_Msk (0x1UL << CAN_F2R1_FB4_Pos)#define CAN_F2R1_FB4_Pos (4U)#define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk#define CAN_F2R1_FB3_Msk (0x1UL << CAN_F2R1_FB3_Pos)#define CAN_F2R1_FB3_Pos (3U)#define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk#define CAN_F2R1_FB2_Msk (0x1UL << CAN_F2R1_FB2_Pos)#define CAN_F2R1_FB2_Pos (2U)#define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk#define CAN_F2R1_FB1_Msk (0x1UL << CAN_F2R1_FB1_Pos)#define CAN_F2R1_FB1_Pos (1U)#define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk#define CAN_F2R1_FB0_Msk (0x1UL << CAN_F2R1_FB0_Pos)#define CAN_F2R1_FB0_Pos (0U)#define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk#define CAN_F1R1_FB31_Msk (0x1UL << CAN_F1R1_FB31_Pos)#define CAN_F1R1_FB31_Pos (31U)#define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk#define CAN_F1R1_FB30_Msk (0x1UL << CAN_F1R1_FB30_Pos)#define CAN_F1R1_FB30_Pos (30U)#define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk#define CAN_F1R1_FB29_Msk (0x1UL << CAN_F1R1_FB29_Pos)#define CAN_F1R1_FB29_Pos (29U)#define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk#define CAN_F1R1_FB28_Msk (0x1UL << CAN_F1R1_FB28_Pos)#define CAN_F1R1_FB28_Pos (28U)#define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk#define CAN_F1R1_FB27_Msk (0x1UL << CAN_F1R1_FB27_Pos)#define CAN_F1R1_FB27_Pos (27U)#define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk#define CAN_F1R1_FB26_Msk (0x1UL << CAN_F1R1_FB26_Pos)#define CAN_F1R1_FB26_Pos (26U)#define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk#define CAN_F1R1_FB25_Msk (0x1UL << CAN_F1R1_FB25_Pos)#define CAN_F1R1_FB25_Pos (25U)#define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk#define CAN_F1R1_FB24_Msk (0x1UL << CAN_F1R1_FB24_Pos)#define CAN_F1R1_FB24_Pos (24U)#define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk#define CAN_F1R1_FB23_Msk (0x1UL << CAN_F1R1_FB23_Pos)#define CAN_F1R1_FB23_Pos (23U)#define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk#define CAN_F1R1_FB22_Msk (0x1UL << CAN_F1R1_FB22_Pos)#define CAN_F1R1_FB22_Pos (22U)#define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk#define CAN_F1R1_FB21_Msk (0x1UL << CAN_F1R1_FB21_Pos)#define CAN_F1R1_FB21_Pos (21U)#define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk#define CAN_F1R1_FB20_Msk (0x1UL << CAN_F1R1_FB20_Pos)#define CAN_F1R1_FB20_Pos (20U)#define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk#define CAN_F1R1_FB19_Msk (0x1UL << CAN_F1R1_FB19_Pos)#define CAN_F1R1_FB19_Pos (19U)#define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk#define CAN_F1R1_FB18_Msk (0x1UL << CAN_F1R1_FB18_Pos)#define CAN_F1R1_FB18_Pos (18U)#define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk#define CAN_F1R1_FB17_Msk (0x1UL << CAN_F1R1_FB17_Pos)#define CAN_F1R1_FB17_Pos (17U)#define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk#define CAN_F1R1_FB16_Msk (0x1UL << CAN_F1R1_FB16_Pos)#define CAN_F1R1_FB16_Pos (16U)#define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk#define CAN_F1R1_FB15_Msk (0x1UL << CAN_F1R1_FB15_Pos)#define CAN_F1R1_FB15_Pos (15U)#define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk#define CAN_F1R1_FB14_Msk (0x1UL << CAN_F1R1_FB14_Pos)#define CAN_F1R1_FB14_Pos (14U)#define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk#define CAN_F1R1_FB13_Msk (0x1UL << CAN_F1R1_FB13_Pos)#define CAN_F1R1_FB13_Pos (13U)#define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk#define CAN_F1R1_FB12_Msk (0x1UL << CAN_F1R1_FB12_Pos)#define CAN_F1R1_FB12_Pos (12U)#define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk#define CAN_F1R1_FB11_Msk (0x1UL << CAN_F1R1_FB11_Pos)#define CAN_F1R1_FB11_Pos (11U)#define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk#define CAN_F1R1_FB10_Msk (0x1UL << CAN_F1R1_FB10_Pos)#define CAN_F1R1_FB10_Pos (10U)#define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk#define CAN_F1R1_FB9_Msk (0x1UL << CAN_F1R1_FB9_Pos)#define CAN_F1R1_FB9_Pos (9U)#define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk#define CAN_F1R1_FB8_Msk (0x1UL << CAN_F1R1_FB8_Pos)#define CAN_F1R1_FB8_Pos (8U)#define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk#define CAN_F1R1_FB7_Msk (0x1UL << CAN_F1R1_FB7_Pos)#define CAN_F1R1_FB7_Pos (7U)#define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk#define CAN_F1R1_FB6_Msk (0x1UL << CAN_F1R1_FB6_Pos)#define CAN_F1R1_FB6_Pos (6U)#define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk#define CAN_F1R1_FB5_Msk (0x1UL << CAN_F1R1_FB5_Pos)#define CAN_F1R1_FB5_Pos (5U)#define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk#define CAN_F1R1_FB4_Msk (0x1UL << CAN_F1R1_FB4_Pos)#define CAN_F1R1_FB4_Pos (4U)#define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk#define CAN_F1R1_FB3_Msk (0x1UL << CAN_F1R1_FB3_Pos)#define CAN_F1R1_FB3_Pos (3U)#define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk#define CAN_F1R1_FB2_Msk (0x1UL << CAN_F1R1_FB2_Pos)#define CAN_F1R1_FB2_Pos (2U)#define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk#define CAN_F1R1_FB1_Msk (0x1UL << CAN_F1R1_FB1_Pos)#define CAN_F1R1_FB1_Pos (1U)#define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk#define CAN_F1R1_FB0_Msk (0x1UL << CAN_F1R1_FB0_Pos)#define CAN_F1R1_FB0_Pos (0U)#define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk#define CAN_F0R1_FB31_Msk (0x1UL << CAN_F0R1_FB31_Pos)#define CAN_F0R1_FB31_Pos (31U)#define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk#define CAN_F0R1_FB30_Msk (0x1UL << CAN_F0R1_FB30_Pos)#define CAN_F0R1_FB30_Pos (30U)#define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk#define CAN_F0R1_FB29_Msk (0x1UL << CAN_F0R1_FB29_Pos)#define CAN_F0R1_FB29_Pos (29U)#define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk#define CAN_F0R1_FB28_Msk (0x1UL << CAN_F0R1_FB28_Pos)#define CAN_F0R1_FB28_Pos (28U)#define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk#define CAN_F0R1_FB27_Msk (0x1UL << CAN_F0R1_FB27_Pos)#define CAN_F0R1_FB27_Pos (27U)#define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk#define CAN_F0R1_FB26_Msk (0x1UL << CAN_F0R1_FB26_Pos)#define CAN_F0R1_FB26_Pos (26U)#define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk#define CAN_F0R1_FB25_Msk (0x1UL << CAN_F0R1_FB25_Pos)#define CAN_F0R1_FB25_Pos (25U)#define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk#define CAN_F0R1_FB24_Msk (0x1UL << CAN_F0R1_FB24_Pos)#define CAN_F0R1_FB24_Pos (24U)#define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk#define CAN_F0R1_FB23_Msk (0x1UL << CAN_F0R1_FB23_Pos)#define CAN_F0R1_FB23_Pos (23U)#define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk#define CAN_F0R1_FB22_Msk (0x1UL << CAN_F0R1_FB22_Pos)#define CAN_F0R1_FB22_Pos (22U)#define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk#define CAN_F0R1_FB21_Msk (0x1UL << CAN_F0R1_FB21_Pos)#define CAN_F0R1_FB21_Pos (21U)#define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk#define CAN_F0R1_FB20_Msk (0x1UL << CAN_F0R1_FB20_Pos)#define CAN_F0R1_FB20_Pos (20U)#define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk#define CAN_F0R1_FB19_Msk (0x1UL << CAN_F0R1_FB19_Pos)#define CAN_F0R1_FB19_Pos (19U)#define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk#define CAN_F0R1_FB18_Msk (0x1UL << CAN_F0R1_FB18_Pos)#define CAN_F0R1_FB18_Pos (18U)#define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk#define CAN_F0R1_FB17_Msk (0x1UL << CAN_F0R1_FB17_Pos)#define CAN_F0R1_FB17_Pos (17U)#define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk#define CAN_F0R1_FB16_Msk (0x1UL << CAN_F0R1_FB16_Pos)#define CAN_F0R1_FB16_Pos (16U)#define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk#define CAN_F0R1_FB15_Msk (0x1UL << CAN_F0R1_FB15_Pos)#define CAN_F0R1_FB15_Pos (15U)#define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk#define CAN_F0R1_FB14_Msk (0x1UL << CAN_F0R1_FB14_Pos)#define CAN_F0R1_FB14_Pos (14U)#define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk#define CAN_F0R1_FB13_Msk (0x1UL << CAN_F0R1_FB13_Pos)#define CAN_F0R1_FB13_Pos (13U)#define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk#define CAN_F0R1_FB12_Msk (0x1UL << CAN_F0R1_FB12_Pos)#define CAN_F0R1_FB12_Pos (12U)#define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk#define CAN_F0R1_FB11_Msk (0x1UL << CAN_F0R1_FB11_Pos)#define CAN_F0R1_FB11_Pos (11U)#define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk#define CAN_F0R1_FB10_Msk (0x1UL << CAN_F0R1_FB10_Pos)#define CAN_F0R1_FB10_Pos (10U)#define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk#define CAN_F0R1_FB9_Msk (0x1UL << CAN_F0R1_FB9_Pos)#define CAN_F0R1_FB9_Pos (9U)#define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk#define CAN_F0R1_FB8_Msk (0x1UL << CAN_F0R1_FB8_Pos)#define CAN_F0R1_FB8_Pos (8U)#define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk#define CAN_F0R1_FB7_Msk (0x1UL << CAN_F0R1_FB7_Pos)#define CAN_F0R1_FB7_Pos (7U)#define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk#define CAN_F0R1_FB6_Msk (0x1UL << CAN_F0R1_FB6_Pos)#define CAN_F0R1_FB6_Pos (6U)#define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk#define CAN_F0R1_FB5_Msk (0x1UL << CAN_F0R1_FB5_Pos)#define CAN_F0R1_FB5_Pos (5U)#define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk#define CAN_F0R1_FB4_Msk (0x1UL << CAN_F0R1_FB4_Pos)#define CAN_F0R1_FB4_Pos (4U)#define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk#define CAN_F0R1_FB3_Msk (0x1UL << CAN_F0R1_FB3_Pos)#define CAN_F0R1_FB3_Pos (3U)#define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk#define CAN_F0R1_FB2_Msk (0x1UL << CAN_F0R1_FB2_Pos)#define CAN_F0R1_FB2_Pos (2U)#define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk#define CAN_F0R1_FB1_Msk (0x1UL << CAN_F0R1_FB1_Pos)#define CAN_F0R1_FB1_Pos (1U)#define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk#define CAN_F0R1_FB0_Msk (0x1UL << CAN_F0R1_FB0_Pos)#define CAN_F0R1_FB0_Pos (0U)#define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk#define CAN_FA1R_FACT13_Msk (0x1UL << CAN_FA1R_FACT13_Pos)#define CAN_FA1R_FACT13_Pos (13U)#define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk#define CAN_FA1R_FACT12_Msk (0x1UL << CAN_FA1R_FACT12_Pos)#define CAN_FA1R_FACT12_Pos (12U)#define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk#define CAN_FA1R_FACT11_Msk (0x1UL << CAN_FA1R_FACT11_Pos)#define CAN_FA1R_FACT11_Pos (11U)#define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk#define CAN_FA1R_FACT10_Msk (0x1UL << CAN_FA1R_FACT10_Pos)#define CAN_FA1R_FACT10_Pos (10U)#define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk#define CAN_FA1R_FACT9_Msk (0x1UL << CAN_FA1R_FACT9_Pos)#define CAN_FA1R_FACT9_Pos (9U)#define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk#define CAN_FA1R_FACT8_Msk (0x1UL << CAN_FA1R_FACT8_Pos)#define CAN_FA1R_FACT8_Pos (8U)#define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk#define CAN_FA1R_FACT7_Msk (0x1UL << CAN_FA1R_FACT7_Pos)#define CAN_FA1R_FACT7_Pos (7U)#define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk#define CAN_FA1R_FACT6_Msk (0x1UL << CAN_FA1R_FACT6_Pos)#define CAN_FA1R_FACT6_Pos (6U)#define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk#define CAN_FA1R_FACT5_Msk (0x1UL << CAN_FA1R_FACT5_Pos)#define CAN_FA1R_FACT5_Pos (5U)#define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk#define CAN_FA1R_FACT4_Msk (0x1UL << CAN_FA1R_FACT4_Pos)#define CAN_FA1R_FACT4_Pos (4U)#define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk#define CAN_FA1R_FACT3_Msk (0x1UL << CAN_FA1R_FACT3_Pos)#define CAN_FA1R_FACT3_Pos (3U)#define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk#define CAN_FA1R_FACT2_Msk (0x1UL << CAN_FA1R_FACT2_Pos)#define CAN_FA1R_FACT2_Pos (2U)#define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk#define CAN_FA1R_FACT1_Msk (0x1UL << CAN_FA1R_FACT1_Pos)#define CAN_FA1R_FACT1_Pos (1U)#define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk#define CAN_FA1R_FACT0_Msk (0x1UL << CAN_FA1R_FACT0_Pos)#define CAN_FA1R_FACT0_Pos (0U)#define CAN_FA1R_FACT CAN_FA1R_FACT_Msk#define CAN_FA1R_FACT_Msk (0x3FFFUL << CAN_FA1R_FACT_Pos)#define CAN_FA1R_FACT_Pos (0U)#define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk#define CAN_FFA1R_FFA13_Msk (0x1UL << CAN_FFA1R_FFA13_Pos)#define CAN_FFA1R_FFA13_Pos (13U)#define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk#define CAN_FFA1R_FFA12_Msk (0x1UL << CAN_FFA1R_FFA12_Pos)#define CAN_FFA1R_FFA12_Pos (12U)#define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk#define CAN_FFA1R_FFA11_Msk (0x1UL << CAN_FFA1R_FFA11_Pos)#define CAN_FFA1R_FFA11_Pos (11U)#define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk#define CAN_FFA1R_FFA10_Msk (0x1UL << CAN_FFA1R_FFA10_Pos)#define CAN_FFA1R_FFA10_Pos (10U)#define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk#define CAN_FFA1R_FFA9_Msk (0x1UL << CAN_FFA1R_FFA9_Pos)#define CAN_FFA1R_FFA9_Pos (9U)#define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk#define CAN_FFA1R_FFA8_Msk (0x1UL << CAN_FFA1R_FFA8_Pos)#define CAN_FFA1R_FFA8_Pos (8U)#define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk#define CAN_FFA1R_FFA7_Msk (0x1UL << CAN_FFA1R_FFA7_Pos)#define CAN_FFA1R_FFA7_Pos (7U)#define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk#define CAN_FFA1R_FFA6_Msk (0x1UL << CAN_FFA1R_FFA6_Pos)#define CAN_FFA1R_FFA6_Pos (6U)#define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk#define CAN_FFA1R_FFA5_Msk (0x1UL << CAN_FFA1R_FFA5_Pos)#define CAN_FFA1R_FFA5_Pos (5U)#define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk#define CAN_FFA1R_FFA4_Msk (0x1UL << CAN_FFA1R_FFA4_Pos)#define CAN_FFA1R_FFA4_Pos (4U)#define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk#define CAN_FFA1R_FFA3_Msk (0x1UL << CAN_FFA1R_FFA3_Pos)#define CAN_FFA1R_FFA3_Pos (3U)#define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk#define CAN_FFA1R_FFA2_Msk (0x1UL << CAN_FFA1R_FFA2_Pos)#define CAN_FFA1R_FFA2_Pos (2U)#define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk#define CAN_FFA1R_FFA1_Msk (0x1UL << CAN_FFA1R_FFA1_Pos)#define CAN_FFA1R_FFA1_Pos (1U)#define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk#define CAN_FFA1R_FFA0_Msk (0x1UL << CAN_FFA1R_FFA0_Pos)#define CAN_FFA1R_FFA0_Pos (0U)#define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk#define CAN_FFA1R_FFA_Msk (0x3FFFUL << CAN_FFA1R_FFA_Pos)#define CAN_FFA1R_FFA_Pos (0U)#define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk#define CAN_FS1R_FSC13_Msk (0x1UL << CAN_FS1R_FSC13_Pos)#define CAN_FS1R_FSC13_Pos (13U)#define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk#define CAN_FS1R_FSC12_Msk (0x1UL << CAN_FS1R_FSC12_Pos)#define CAN_FS1R_FSC12_Pos (12U)#define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk#define CAN_FS1R_FSC11_Msk (0x1UL << CAN_FS1R_FSC11_Pos)#define CAN_FS1R_FSC11_Pos (11U)#define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk#define CAN_FS1R_FSC10_Msk (0x1UL << CAN_FS1R_FSC10_Pos)#define CAN_FS1R_FSC10_Pos (10U)#define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk#define CAN_FS1R_FSC9_Msk (0x1UL << CAN_FS1R_FSC9_Pos)#define CAN_FS1R_FSC9_Pos (9U)#define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk#define CAN_FS1R_FSC8_Msk (0x1UL << CAN_FS1R_FSC8_Pos)#define CAN_FS1R_FSC8_Pos (8U)#define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk#define CAN_FS1R_FSC7_Msk (0x1UL << CAN_FS1R_FSC7_Pos)#define CAN_FS1R_FSC7_Pos (7U)#define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk#define CAN_FS1R_FSC6_Msk (0x1UL << CAN_FS1R_FSC6_Pos)#define CAN_FS1R_FSC6_Pos (6U)#define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk#define CAN_FS1R_FSC5_Msk (0x1UL << CAN_FS1R_FSC5_Pos)#define CAN_FS1R_FSC5_Pos (5U)#define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk#define CAN_FS1R_FSC4_Msk (0x1UL << CAN_FS1R_FSC4_Pos)#define CAN_FS1R_FSC4_Pos (4U)#define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk#define CAN_FS1R_FSC3_Msk (0x1UL << CAN_FS1R_FSC3_Pos)#define CAN_FS1R_FSC3_Pos (3U)#define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk#define CAN_FS1R_FSC2_Msk (0x1UL << CAN_FS1R_FSC2_Pos)#define CAN_FS1R_FSC2_Pos (2U)#define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk#define CAN_FS1R_FSC1_Msk (0x1UL << CAN_FS1R_FSC1_Pos)#define CAN_FS1R_FSC1_Pos (1U)#define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk#define CAN_FS1R_FSC0_Msk (0x1UL << CAN_FS1R_FSC0_Pos)#define CAN_FS1R_FSC0_Pos (0U)#define CAN_FS1R_FSC CAN_FS1R_FSC_Msk#define CAN_FS1R_FSC_Msk (0x3FFFUL << CAN_FS1R_FSC_Pos)#define CAN_FS1R_FSC_Pos (0U)#define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk#define CAN_FM1R_FBM13_Msk (0x1UL << CAN_FM1R_FBM13_Pos)#define CAN_FM1R_FBM13_Pos (13U)#define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk#define CAN_FM1R_FBM12_Msk (0x1UL << CAN_FM1R_FBM12_Pos)#define CAN_FM1R_FBM12_Pos (12U)#define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk#define CAN_FM1R_FBM11_Msk (0x1UL << CAN_FM1R_FBM11_Pos)#define CAN_FM1R_FBM11_Pos (11U)#define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk#define CAN_FM1R_FBM10_Msk (0x1UL << CAN_FM1R_FBM10_Pos)#define CAN_FM1R_FBM10_Pos (10U)#define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk#define CAN_FM1R_FBM9_Msk (0x1UL << CAN_FM1R_FBM9_Pos)#define CAN_FM1R_FBM9_Pos (9U)#define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk#define CAN_FM1R_FBM8_Msk (0x1UL << CAN_FM1R_FBM8_Pos)#define CAN_FM1R_FBM8_Pos (8U)#define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk#define CAN_FM1R_FBM7_Msk (0x1UL << CAN_FM1R_FBM7_Pos)#define CAN_FM1R_FBM7_Pos (7U)#define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk#define CAN_FM1R_FBM6_Msk (0x1UL << CAN_FM1R_FBM6_Pos)#define CAN_FM1R_FBM6_Pos (6U)#define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk#define CAN_FM1R_FBM5_Msk (0x1UL << CAN_FM1R_FBM5_Pos)#define CAN_FM1R_FBM5_Pos (5U)#define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk#define CAN_FM1R_FBM4_Msk (0x1UL << CAN_FM1R_FBM4_Pos)#define CAN_FM1R_FBM4_Pos (4U)#define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk#define CAN_FM1R_FBM3_Msk (0x1UL << CAN_FM1R_FBM3_Pos)#define CAN_FM1R_FBM3_Pos (3U)#define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk#define CAN_FM1R_FBM2_Msk (0x1UL << CAN_FM1R_FBM2_Pos)#define CAN_FM1R_FBM2_Pos (2U)#define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk#define CAN_FM1R_FBM1_Msk (0x1UL << CAN_FM1R_FBM1_Pos)#define CAN_FM1R_FBM1_Pos (1U)#define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk#define CAN_FM1R_FBM0_Msk (0x1UL << CAN_FM1R_FBM0_Pos)#define CAN_FM1R_FBM0_Pos (0U)#define CAN_FM1R_FBM CAN_FM1R_FBM_Msk#define CAN_FM1R_FBM_Msk (0x3FFFUL << CAN_FM1R_FBM_Pos)#define CAN_FM1R_FBM_Pos (0U)#define CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk#define CAN_FMR_CAN2SB_Msk (0x3FUL << CAN_FMR_CAN2SB_Pos)#define CAN_FMR_CAN2SB_Pos (8U)#define CAN_FMR_FINIT ((uint8_t)0x01U)#define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk#define CAN_RDH1R_DATA7_Msk (0xFFUL << CAN_RDH1R_DATA7_Pos)#define CAN_RDH1R_DATA7_Pos (24U)#define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk#define CAN_RDH1R_DATA6_Msk (0xFFUL << CAN_RDH1R_DATA6_Pos)#define CAN_RDH1R_DATA6_Pos (16U)#define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk#define CAN_RDH1R_DATA5_Msk (0xFFUL << CAN_RDH1R_DATA5_Pos)#define CAN_RDH1R_DATA5_Pos (8U)#define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk#define CAN_RDH1R_DATA4_Msk (0xFFUL << CAN_RDH1R_DATA4_Pos)#define CAN_RDH1R_DATA4_Pos (0U)#define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk#define CAN_RDL1R_DATA3_Msk (0xFFUL << CAN_RDL1R_DATA3_Pos)#define CAN_RDL1R_DATA3_Pos (24U)#define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk#define CAN_RDL1R_DATA2_Msk (0xFFUL << CAN_RDL1R_DATA2_Pos)#define CAN_RDL1R_DATA2_Pos (16U)#define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk#define CAN_RDL1R_DATA1_Msk (0xFFUL << CAN_RDL1R_DATA1_Pos)#define CAN_RDL1R_DATA1_Pos (8U)#define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk#define CAN_RDL1R_DATA0_Msk (0xFFUL << CAN_RDL1R_DATA0_Pos)#define CAN_RDL1R_DATA0_Pos (0U)#define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk#define CAN_RDT1R_TIME_Msk (0xFFFFUL << CAN_RDT1R_TIME_Pos)#define CAN_RDT1R_TIME_Pos (16U)#define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk#define CAN_RDT1R_FMI_Msk (0xFFUL << CAN_RDT1R_FMI_Pos)#define CAN_RDT1R_FMI_Pos (8U)#define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk#define CAN_RDT1R_DLC_Msk (0xFUL << CAN_RDT1R_DLC_Pos)#define CAN_RDT1R_DLC_Pos (0U)#define CAN_RI1R_STID CAN_RI1R_STID_Msk#define CAN_RI1R_STID_Msk (0x7FFUL << CAN_RI1R_STID_Pos)#define CAN_RI1R_STID_Pos (21U)#define CAN_RI1R_EXID CAN_RI1R_EXID_Msk#define CAN_RI1R_EXID_Msk (0x3FFFFUL << CAN_RI1R_EXID_Pos)#define CAN_RI1R_EXID_Pos (3U)#define CAN_RI1R_IDE CAN_RI1R_IDE_Msk#define CAN_RI1R_IDE_Msk (0x1UL << CAN_RI1R_IDE_Pos)#define CAN_RI1R_IDE_Pos (2U)#define CAN_RI1R_RTR CAN_RI1R_RTR_Msk#define CAN_RI1R_RTR_Msk (0x1UL << CAN_RI1R_RTR_Pos)#define CAN_RI1R_RTR_Pos (1U)#define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk#define CAN_RDH0R_DATA7_Msk (0xFFUL << CAN_RDH0R_DATA7_Pos)#define CAN_RDH0R_DATA7_Pos (24U)#define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk#define CAN_RDH0R_DATA6_Msk (0xFFUL << CAN_RDH0R_DATA6_Pos)#define CAN_RDH0R_DATA6_Pos (16U)#define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk#define CAN_RDH0R_DATA5_Msk (0xFFUL << CAN_RDH0R_DATA5_Pos)#define CAN_RDH0R_DATA5_Pos (8U)#define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk#define CAN_RDH0R_DATA4_Msk (0xFFUL << CAN_RDH0R_DATA4_Pos)#define CAN_RDH0R_DATA4_Pos (0U)#define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk#define CAN_RDL0R_DATA3_Msk (0xFFUL << CAN_RDL0R_DATA3_Pos)#define CAN_RDL0R_DATA3_Pos (24U)#define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk#define CAN_RDL0R_DATA2_Msk (0xFFUL << CAN_RDL0R_DATA2_Pos)#define CAN_RDL0R_DATA2_Pos (16U)#define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk#define CAN_RDL0R_DATA1_Msk (0xFFUL << CAN_RDL0R_DATA1_Pos)#define CAN_RDL0R_DATA1_Pos (8U)#define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk#define CAN_RDL0R_DATA0_Msk (0xFFUL << CAN_RDL0R_DATA0_Pos)#define CAN_RDL0R_DATA0_Pos (0U)#define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk#define CAN_RDT0R_TIME_Msk (0xFFFFUL << CAN_RDT0R_TIME_Pos)#define CAN_RDT0R_TIME_Pos (16U)#define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk#define CAN_RDT0R_FMI_Msk (0xFFUL << CAN_RDT0R_FMI_Pos)#define CAN_RDT0R_FMI_Pos (8U)#define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk#define CAN_RDT0R_DLC_Msk (0xFUL << CAN_RDT0R_DLC_Pos)#define CAN_RDT0R_DLC_Pos (0U)#define CAN_RI0R_STID CAN_RI0R_STID_Msk#define CAN_RI0R_STID_Msk (0x7FFUL << CAN_RI0R_STID_Pos)#define CAN_RI0R_STID_Pos (21U)#define CAN_RI0R_EXID CAN_RI0R_EXID_Msk#define CAN_RI0R_EXID_Msk (0x3FFFFUL << CAN_RI0R_EXID_Pos)#define CAN_RI0R_EXID_Pos (3U)#define CAN_RI0R_IDE CAN_RI0R_IDE_Msk#define CAN_RI0R_IDE_Msk (0x1UL << CAN_RI0R_IDE_Pos)#define CAN_RI0R_IDE_Pos (2U)#define CAN_RI0R_RTR CAN_RI0R_RTR_Msk#define CAN_RI0R_RTR_Msk (0x1UL << CAN_RI0R_RTR_Pos)#define CAN_RI0R_RTR_Pos (1U)#define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk#define CAN_TDH2R_DATA7_Msk (0xFFUL << CAN_TDH2R_DATA7_Pos)#define CAN_TDH2R_DATA7_Pos (24U)#define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk#define CAN_TDH2R_DATA6_Msk (0xFFUL << CAN_TDH2R_DATA6_Pos)#define CAN_TDH2R_DATA6_Pos (16U)#define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk#define CAN_TDH2R_DATA5_Msk (0xFFUL << CAN_TDH2R_DATA5_Pos)#define CAN_TDH2R_DATA5_Pos (8U)#define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk#define CAN_TDH2R_DATA4_Msk (0xFFUL << CAN_TDH2R_DATA4_Pos)#define CAN_TDH2R_DATA4_Pos (0U)#define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk#define CAN_TDL2R_DATA3_Msk (0xFFUL << CAN_TDL2R_DATA3_Pos)#define CAN_TDL2R_DATA3_Pos (24U)#define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk#define CAN_TDL2R_DATA2_Msk (0xFFUL << CAN_TDL2R_DATA2_Pos)#define CAN_TDL2R_DATA2_Pos (16U)#define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk#define CAN_TDL2R_DATA1_Msk (0xFFUL << CAN_TDL2R_DATA1_Pos)#define CAN_TDL2R_DATA1_Pos (8U)#define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk#define CAN_TDL2R_DATA0_Msk (0xFFUL << CAN_TDL2R_DATA0_Pos)#define CAN_TDL2R_DATA0_Pos (0U)#define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk#define CAN_TDT2R_TIME_Msk (0xFFFFUL << CAN_TDT2R_TIME_Pos)#define CAN_TDT2R_TIME_Pos (16U)#define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk#define CAN_TDT2R_TGT_Msk (0x1UL << CAN_TDT2R_TGT_Pos)#define CAN_TDT2R_TGT_Pos (8U)#define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk#define CAN_TDT2R_DLC_Msk (0xFUL << CAN_TDT2R_DLC_Pos)#define CAN_TDT2R_DLC_Pos (0U)#define CAN_TI2R_STID CAN_TI2R_STID_Msk#define CAN_TI2R_STID_Msk (0x7FFUL << CAN_TI2R_STID_Pos)#define CAN_TI2R_STID_Pos (21U)#define CAN_TI2R_EXID CAN_TI2R_EXID_Msk#define CAN_TI2R_EXID_Msk (0x3FFFFUL << CAN_TI2R_EXID_Pos)#define CAN_TI2R_EXID_Pos (3U)#define CAN_TI2R_IDE CAN_TI2R_IDE_Msk#define CAN_TI2R_IDE_Msk (0x1UL << CAN_TI2R_IDE_Pos)#define CAN_TI2R_IDE_Pos (2U)#define CAN_TI2R_RTR CAN_TI2R_RTR_Msk#define CAN_TI2R_RTR_Msk (0x1UL << CAN_TI2R_RTR_Pos)#define CAN_TI2R_RTR_Pos (1U)#define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk#define CAN_TI2R_TXRQ_Msk (0x1UL << CAN_TI2R_TXRQ_Pos)#define CAN_TI2R_TXRQ_Pos (0U)#define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk#define CAN_TDH1R_DATA7_Msk (0xFFUL << CAN_TDH1R_DATA7_Pos)#define CAN_TDH1R_DATA7_Pos (24U)#define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk#define CAN_TDH1R_DATA6_Msk (0xFFUL << CAN_TDH1R_DATA6_Pos)#define CAN_TDH1R_DATA6_Pos (16U)#define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk#define CAN_TDH1R_DATA5_Msk (0xFFUL << CAN_TDH1R_DATA5_Pos)#define CAN_TDH1R_DATA5_Pos (8U)#define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk#define CAN_TDH1R_DATA4_Msk (0xFFUL << CAN_TDH1R_DATA4_Pos)#define CAN_TDH1R_DATA4_Pos (0U)#define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk#define CAN_TDL1R_DATA3_Msk (0xFFUL << CAN_TDL1R_DATA3_Pos)#define CAN_TDL1R_DATA3_Pos (24U)#define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk#define CAN_TDL1R_DATA2_Msk (0xFFUL << CAN_TDL1R_DATA2_Pos)#define CAN_TDL1R_DATA2_Pos (16U)#define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk#define CAN_TDL1R_DATA1_Msk (0xFFUL << CAN_TDL1R_DATA1_Pos)#define CAN_TDL1R_DATA1_Pos (8U)#define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk#define CAN_TDL1R_DATA0_Msk (0xFFUL << CAN_TDL1R_DATA0_Pos)#define CAN_TDL1R_DATA0_Pos (0U)#define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk#define CAN_TDT1R_TIME_Msk (0xFFFFUL << CAN_TDT1R_TIME_Pos)#define CAN_TDT1R_TIME_Pos (16U)#define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk#define CAN_TDT1R_TGT_Msk (0x1UL << CAN_TDT1R_TGT_Pos)#define CAN_TDT1R_TGT_Pos (8U)#define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk#define CAN_TDT1R_DLC_Msk (0xFUL << CAN_TDT1R_DLC_Pos)#define CAN_TDT1R_DLC_Pos (0U)#define CAN_TI1R_STID CAN_TI1R_STID_Msk#define CAN_TI1R_STID_Msk (0x7FFUL << CAN_TI1R_STID_Pos)#define CAN_TI1R_STID_Pos (21U)#define CAN_TI1R_EXID CAN_TI1R_EXID_Msk#define CAN_TI1R_EXID_Msk (0x3FFFFUL << CAN_TI1R_EXID_Pos)#define CAN_TI1R_EXID_Pos (3U)#define CAN_TI1R_IDE CAN_TI1R_IDE_Msk#define CAN_TI1R_IDE_Msk (0x1UL << CAN_TI1R_IDE_Pos)#define CAN_TI1R_IDE_Pos (2U)#define CAN_TI1R_RTR CAN_TI1R_RTR_Msk#define CAN_TI1R_RTR_Msk (0x1UL << CAN_TI1R_RTR_Pos)#define CAN_TI1R_RTR_Pos (1U)#define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk#define CAN_TI1R_TXRQ_Msk (0x1UL << CAN_TI1R_TXRQ_Pos)#define CAN_TI1R_TXRQ_Pos (0U)#define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk#define CAN_TDH0R_DATA7_Msk (0xFFUL << CAN_TDH0R_DATA7_Pos)#define CAN_TDH0R_DATA7_Pos (24U)#define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk#define CAN_TDH0R_DATA6_Msk (0xFFUL << CAN_TDH0R_DATA6_Pos)#define CAN_TDH0R_DATA6_Pos (16U)#define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk#define CAN_TDH0R_DATA5_Msk (0xFFUL << CAN_TDH0R_DATA5_Pos)#define CAN_TDH0R_DATA5_Pos (8U)#define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk#define CAN_TDH0R_DATA4_Msk (0xFFUL << CAN_TDH0R_DATA4_Pos)#define CAN_TDH0R_DATA4_Pos (0U)#define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk#define CAN_TDL0R_DATA3_Msk (0xFFUL << CAN_TDL0R_DATA3_Pos)#define CAN_TDL0R_DATA3_Pos (24U)#define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk#define CAN_TDL0R_DATA2_Msk (0xFFUL << CAN_TDL0R_DATA2_Pos)#define CAN_TDL0R_DATA2_Pos (16U)#define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk#define CAN_TDL0R_DATA1_Msk (0xFFUL << CAN_TDL0R_DATA1_Pos)#define CAN_TDL0R_DATA1_Pos (8U)#define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk#define CAN_TDL0R_DATA0_Msk (0xFFUL << CAN_TDL0R_DATA0_Pos)#define CAN_TDL0R_DATA0_Pos (0U)#define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk#define CAN_TDT0R_TIME_Msk (0xFFFFUL << CAN_TDT0R_TIME_Pos)#define CAN_TDT0R_TIME_Pos (16U)#define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk#define CAN_TDT0R_TGT_Msk (0x1UL << CAN_TDT0R_TGT_Pos)#define CAN_TDT0R_TGT_Pos (8U)#define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk#define CAN_TDT0R_DLC_Msk (0xFUL << CAN_TDT0R_DLC_Pos)#define CAN_TDT0R_DLC_Pos (0U)#define CAN_TI0R_STID CAN_TI0R_STID_Msk#define CAN_TI0R_STID_Msk (0x7FFUL << CAN_TI0R_STID_Pos)#define CAN_TI0R_STID_Pos (21U)#define CAN_TI0R_EXID CAN_TI0R_EXID_Msk#define CAN_TI0R_EXID_Msk (0x3FFFFUL << CAN_TI0R_EXID_Pos)#define CAN_TI0R_EXID_Pos (3U)#define CAN_TI0R_IDE CAN_TI0R_IDE_Msk#define CAN_TI0R_IDE_Msk (0x1UL << CAN_TI0R_IDE_Pos)#define CAN_TI0R_IDE_Pos (2U)#define CAN_TI0R_RTR CAN_TI0R_RTR_Msk#define CAN_TI0R_RTR_Msk (0x1UL << CAN_TI0R_RTR_Pos)#define CAN_TI0R_RTR_Pos (1U)#define CAN_TI0R_TXRQ     *&    