xiii. P. Saha and D. Kumar “A new algorithm for the Computation of the Decimals of the Inverse,” Computer Science & Engineering
and Electrical Engineering, Scientialranica, vol. 24, Issue no. 3, pp. 1363-1372, 2017.

xiv. S. D. Thabah, M. Sonowal and P. Saha, “Experimental Studies on MultiOOperand Adders” Int. J. of Smart Sensing and
Intelligent System, vol. 10, Issue no. 2, 2017, pp. 327-340, June 2017.

xv. D. Kumar, P. Saha, A. Dandapat, “Rigorous hardware implementation of methodologies of fixed point division algorithms” Int.
J. of Smart Sensing and Intelligent System, Accepted 2017.

b. Book chapters: 1

i. V. Kumar, C. K. Jha, G. Thapa, A. Dandapat, “Design of Low Power and High Speed Carry Look Ahead Adder (CLAA) Based
on Hybrid CMOS Logic Style,” Springer India, pp. 645-654, 2016.

c. Conferences: 14

i. T. V. Mahendra, S. Mishra, and A. Dandapat, “Fully Dynamic High Density Associative Storage Architectures: Study,
Comparison and a Proposal,” Electronics and Communication Systems (ICECS), 2016 3rd International Conference on,
Coimbatore, India, pp. 3401-3404, 2016.

ii. J. Saikia, S. Mishra, and A. Dandapat, “Large Scale Dynamic Content Addressable Memory with Hybrid Matchline Structure,”
Students’ Technology Symposium (TechSym), 2016 IEEE, Kharagpur, India, 2016.

iii. K. B. Singh, S. W. Hussain, T. V. Mahendra and Ch. V. RamaRao, “Implementation of OFDM and Pulsed-OFDM”, IEEE
15thInternational Conference on Information Technology (ICIT), Bhubaneswar, pp. 22-24, December2016.

iv. A. Gogoi and V. Kumar, “Design of Low Power, Area Efficient and High Speed Approximate Adders for Inexact Computing,”
IEEE International Conference on Signal Processing and Communication (ICSC 2016), 26th-28th December, Noida, Uttar
Pradesh, 2016.

v. P. Rangababu, K. K. Anumandla and S. L. Sabat, “Performance Evaluation of Floating Point Differential Evolution Hardware
Accelerator on FPGA,” In Proceedings of IEEE International Conference on TENCON, Nov 22-25, Singapore, 2016.

vi. S. Jena, G. Panda, and P. Rangababu, “Investigation on FPGA based Passive Antilslanding Protection Schemes for Grid
Interfaced Distributed Generation System,” In Proceedings of IEEE International Conference on TENCON, Nov 22-25,
Singapore, 2016.

vii. V. M. Tripathi, S. Mishra, J. Saikia, and A. Dandapat, “A Low-Voltage 13T Latch-Type Sense Amplifier with Regenerative
Feedback for Ultra Speed Memory Access,” 2017 30th International Conference on VLSI Design and 2017 16th International
Conference on Embedded Systems (VLSID), Hyderabad, India, pp. 341-346, 2017.

viii. V. A. Kumar, Ch. V. Rama Rao, A. Dutta, “Blind speech separation using canonical correlation and performance analysis,”
IEEE International Conference CSCITA-2017, Mumbai, April 2017.

ix. K. B. Singh, T. V. Mahendra, R. S. Kurmvanshi and Ch. V. RamaRao, “Image Enhancement with the Application of Local
and GlobalEnhancement Methods for Dark Images”, IEEE International Conference onInnovations in Electronics, Signal
Processing and Communication(IESC2017),6-7April, Shillong, 2017.

x. K. Shukla, Swamy Baldev and Rangababu P, “Area Efficient Dataflow Hardware Design of SAO Filter for HEVC,” In proceedings
of International Conference on Innovations in Electronics, Signal Processing and Communication, 6-7 April, Shillong, 2017.

xi. R. Khongsit and P. Rangababu, “Scalable Discrete Tchebichef Transform for Image/Video Compression,”In proceedings of
International Conference on Innovations in Electronics, Signal Processing and Communication(IESC), 6-7 April, Shillong, 2017.

xii. S. Burman, P. Rangababu and K. Datta, “Development of Dynamic Reconfiguration Implementation of AES on FPGA Platform,” In
proceedings of International Conference on Devices for Integrated Circuit (DevIC, 23rd-24th March, Kolkata, 2017.

xiii. P, Ghosh, and P. Rangababu, “Design and Implementation of Ternary Content Addressable Memory (TCAM) based Hierarchical
Motion Estimation for Video Processing,” VDAT 2017, June 29 to July 2nd, IIT Roorkee, 2017.

xiv. R. Choudary, and P. Rangababu, “Design and Implementation of Mixed Parallel and Dataflow Architecture for Intra-prediction
Hardware in HEVC Decoder,” VDAT 2017, June 29 to July 2nd, IIT Roorkee, 2017.

Conference/ Workshop/ Seminar Organized: 02
1. International Conference on Innovations in Electronics, Signal Processing and Communication, 6-7, April, 2017.

2. Short term course on custom IC design using Cadence & HDL synthesis using FPGA, 6-11, June, 2016.

32 | National Institute of Technology Meghalaya
