digraph "CFG for 'vec_computePSF_signalN' function" {
	label="CFG for 'vec_computePSF_signalN' function";

	Node0x4742a30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !5, !invariant.load !6\l  %13 = zext i16 %12 to i32\l  %14 = getelementptr inbounds i8, i8 addrspace(4)* %9, i64 12\l  %15 = bitcast i8 addrspace(4)* %14 to i32 addrspace(4)*\l  %16 = load i32, i32 addrspace(4)* %15, align 4, !tbaa !7\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %19 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !5, !invariant.load !6\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = add i32 %23, %17\l  %25 = udiv i32 %16, %13\l  %26 = mul i32 %25, %13\l  %27 = icmp ugt i32 %16, %26\l  %28 = zext i1 %27 to i32\l  %29 = add i32 %25, %28\l  %30 = mul i32 %29, %24\l  %31 = add i32 %30, %8\l  %32 = mul i32 %31, %13\l  %33 = add i32 %32, %7\l  %34 = icmp slt i32 %33, %0\l  br i1 %34, label %35, label %53\l|{<s0>T|<s1>F}}"];
	Node0x4742a30:s0 -> Node0x4744ab0;
	Node0x4742a30:s1 -> Node0x4746bc0;
	Node0x4744ab0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%35:\l35:                                               \l  %36 = sext i32 %33 to i64\l  %37 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %36\l  %38 = load i32, i32 addrspace(1)* %37, align 4, !tbaa !16, !amdgpu.noclobber\l... !6\l  %39 = sext i32 %38 to i64\l  %40 = getelementptr inbounds double, double addrspace(1)* %5, i64 %39\l  %41 = load double, double addrspace(1)* %40, align 8, !tbaa !20,\l... !amdgpu.noclobber !6\l  %42 = fdiv contract double %41, %2\l  %43 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %36\l  %44 = load i32, i32 addrspace(1)* %43, align 4, !tbaa !16, !amdgpu.noclobber\l... !6\l  %45 = sext i32 %44 to i64\l  %46 = getelementptr inbounds double, double addrspace(1)* %5, i64 %45\l  %47 = load double, double addrspace(1)* %46, align 8, !tbaa !20,\l... !amdgpu.noclobber !6\l  %48 = fdiv contract double %47, %2\l  %49 = fmul contract double %42, %42\l  %50 = fmul contract double %48, %48\l  %51 = fadd contract double %49, %50\l  %52 = getelementptr inbounds double, double addrspace(1)* %1, i64 %36\l  store double %51, double addrspace(1)* %52, align 8, !tbaa !20\l  br label %53\l}"];
	Node0x4744ab0 -> Node0x4746bc0;
	Node0x4746bc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%53:\l53:                                               \l  ret void\l}"];
}
