# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# Loading project Hw6
# Break key hit
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v failed with 7 errors.
# Compile of Processor_tb.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# 23 compiles, 2 failed with 8 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v failed with 13 errors.
# Compile of Processor_tb.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# 23 compiles, 2 failed with 14 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v failed with 12 errors.
# Compile of Processor_tb.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# 23 compiles, 2 failed with 13 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v failed with 6 errors.
# Compile of Processor_tb.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# 23 compiles, 2 failed with 7 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v failed with 10 errors.
# Compile of Processor_tb.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# 23 compiles, 2 failed with 11 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# 23 compiles, 1 failed with 1 error.
# Break key hit
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 2 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# 23 compiles, 1 failed with 2 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 2 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# 23 compiles, 1 failed with 2 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 3 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 3 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 2 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 2 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 1 error.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v failed with 1 errors.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 1 error.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v failed with 1 errors.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 1 error.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v failed with 1 errors.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 1 error.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 1 error.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui 
# Start time: 20:43:41 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'Processor' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /Processor_tb/myMemory File: C:/Modeltech_pe_edu_10.4a/examples/memory.v
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'Processor_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /Processor_tb/myMemory File: C:/Modeltech_pe_edu_10.4a/examples/memory.v
# Error loading design
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 20:44:53 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'Processor_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /Processor_tb/myProcessor File: C:/Modeltech_pe_edu_10.4a/examples/Processor.v
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
# Error loading design
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 20:45:40 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
# ** Warning: (vsim-3015) C:/Modeltech_pe_edu_10.4a/examples/Processor_tb.v(58): [PCDPC] - Port size (5) does not match connection size (1) for port 'writtenRegAddressOutput'. The port definition is at: C:/Modeltech_pe_edu_10.4a/examples/Processor.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor File: C:/Modeltech_pe_edu_10.4a/examples/Processor.v
# ** Warning: (vsim-3015) C:/Modeltech_pe_edu_10.4a/examples/Processor_tb.v(58): [PCDPC] - Port size (32) does not match connection size (1) for port 'writtenRegDataOutput'. The port definition is at: C:/Modeltech_pe_edu_10.4a/examples/Processor.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor File: C:/Modeltech_pe_edu_10.4a/examples/Processor.v
# ** Warning: (vsim-3015) C:/Modeltech_pe_edu_10.4a/examples/Processor.v(264): [PCDPC] - Port size (2) does not match connection size (6) for port 'ALUOp'. The port definition is at: C:/Modeltech_pe_edu_10.4a/examples/ALUControl.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor/myALUControl File: C:/Modeltech_pe_edu_10.4a/examples/ALUControl.v
# ** Warning: (vsim-3015) C:/Modeltech_pe_edu_10.4a/examples/Processor.v(264): [PCDPC] - Port size (6) does not match connection size (2) for port 'Funct'. The port definition is at: C:/Modeltech_pe_edu_10.4a/examples/ALUControl.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor/myALUControl File: C:/Modeltech_pe_edu_10.4a/examples/ALUControl.v
# ** Warning: (vsim-3015) C:/Modeltech_pe_edu_10.4a/examples/Processor.v(292): [PCDPC] - Port size (6) does not match connection size (5) for port 'Opcode'. The port definition is at: C:/Modeltech_pe_edu_10.4a/examples/controlUnit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor/myControl File: C:/Modeltech_pe_edu_10.4a/examples/controlUnit.v
# ** Error: (vsim-3389) C:/Modeltech_pe_edu_10.4a/examples/Processor.v(299): Port 'instructionIn' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor/myJumpShiftLeft File: C:/Modeltech_pe_edu_10.4a/examples/Shift_left_two.v
# ** Error: (vsim-3389) C:/Modeltech_pe_edu_10.4a/examples/Processor.v(299): Port 'PCIn' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor/myJumpShiftLeft File: C:/Modeltech_pe_edu_10.4a/examples/Shift_left_two.v
# ** Fatal: (vsim-3365) C:/Modeltech_pe_edu_10.4a/examples/Processor.v(299): Too many port connections. Expected 2, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor/myJumpShiftLeft File: C:/Modeltech_pe_edu_10.4a/examples/Shift_left_two.v
# FATAL ERROR while loading design
# Error loading design
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 2 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 2 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 2 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 2 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 20:49:15 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
# ** Warning: (vsim-3015) C:/Modeltech_pe_edu_10.4a/examples/Processor.v(264): [PCDPC] - Port size (2) does not match connection size (6) for port 'ALUOp'. The port definition is at: C:/Modeltech_pe_edu_10.4a/examples/ALUControl.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor/myALUControl File: C:/Modeltech_pe_edu_10.4a/examples/ALUControl.v
# ** Warning: (vsim-3015) C:/Modeltech_pe_edu_10.4a/examples/Processor.v(264): [PCDPC] - Port size (6) does not match connection size (2) for port 'Funct'. The port definition is at: C:/Modeltech_pe_edu_10.4a/examples/ALUControl.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor/myALUControl File: C:/Modeltech_pe_edu_10.4a/examples/ALUControl.v
# ** Warning: (vsim-3015) C:/Modeltech_pe_edu_10.4a/examples/Processor.v(292): [PCDPC] - Port size (6) does not match connection size (5) for port 'Opcode'. The port definition is at: C:/Modeltech_pe_edu_10.4a/examples/controlUnit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor/myControl File: C:/Modeltech_pe_edu_10.4a/examples/controlUnit.v
# ** Error: (vsim-3389) C:/Modeltech_pe_edu_10.4a/examples/Processor.v(299): Port 'instructionIn' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor/myJumpShiftLeft File: C:/Modeltech_pe_edu_10.4a/examples/Shift_left_two.v
# ** Error: (vsim-3389) C:/Modeltech_pe_edu_10.4a/examples/Processor.v(299): Port 'PCIn' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor/myJumpShiftLeft File: C:/Modeltech_pe_edu_10.4a/examples/Shift_left_two.v
# ** Fatal: (vsim-3365) C:/Modeltech_pe_edu_10.4a/examples/Processor.v(299): Too many port connections. Expected 2, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myProcessor/myJumpShiftLeft File: C:/Modeltech_pe_edu_10.4a/examples/Shift_left_two.v
# FATAL ERROR while loading design
# Error loading design
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 20:56:04 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
# ** Error (suppressible): (vsim-8323) C:/Modeltech_pe_edu_10.4a/examples/Processor_tb.v(165): $monitor : Argument number 2 is an unpacked type, and may only be printed with the '%p' format.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb File: C:/Modeltech_pe_edu_10.4a/examples/Processor_tb.v
# Error loading design
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 20:57:24 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/displayRegisterFile
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftjx4t1b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftjx4t1b
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
add wave  \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/clk
run
add wave  \
sim:/Processor_tb/memoryInstAddrInput
run
add wave  \
sim:/Processor_tb/memoryDataInInput
run
add wave  \
sim:/Processor_tb/memoryInstAddrInput_processorOutput
run
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v failed with 12 errors.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 12 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 21:26:50 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftc45vd1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftc45vd1
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
run
run
add wave  \
sim:/Processor_tb/memoryInstAddrInput
run
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 21:36:36 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlft4vk13r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft4vk13r
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
run
run
run
run
run
# Load canceled
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 21:39:36 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftj3akq0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftj3akq0
# 
run
run
add wave  \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/clk
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 21:42:10 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftszcjk2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftszcjk2
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
add wave  \
sim:/Processor_tb/memoryInstOutOutput
run
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 22:00:24 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlfthhqs5f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfthhqs5f
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
run
add wave  \
sim:/Processor_tb/memoryInstOutOutput
run
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 22:14:20 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftf0fr9h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftf0fr9h
# 
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "?C:Modeltech_pe_edu_10.4aexamplesMinMax.hexdump" for reading.
# 
# Invalid argument. (errno = EINVAL)    : C:/Modeltech_pe_edu_10.4a/examples/memory.v(50)
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myMemory
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
run
add wave  \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/memoryMemWriteInput \
sim:/Processor_tb/memoryMemReadInput_processorOutput \
sim:/Processor_tb/memoryMemReadInput \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/memoryDataOutOutput_processorInput \
sim:/Processor_tb/memoryDataOutOutput \
sim:/Processor_tb/memoryDataInInput_processorOutput \
sim:/Processor_tb/memoryDataInInput \
sim:/Processor_tb/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/memoryDataAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/displayRegisterFile \
sim:/Processor_tb/clk
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 22:24:04 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/memoryMemWriteInput \
sim:/Processor_tb/memoryMemReadInput_processorOutput \
sim:/Processor_tb/memoryMemReadInput \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/memoryDataOutOutput_processorInput \
sim:/Processor_tb/memoryDataOutOutput \
sim:/Processor_tb/memoryDataInInput_processorOutput \
sim:/Processor_tb/memoryDataInInput \
sim:/Processor_tb/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/memoryDataAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/displayRegisterFile \
sim:/Processor_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlfthj7ine".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfthj7ine
# 
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "?C:Modeltech_pe_edu_10.4aexamplesMinMax.hexdump" for reading.
# 
# Invalid argument. (errno = EINVAL)    : C:/Modeltech_pe_edu_10.4a/examples/memory.v(50)
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myMemory
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 22:27:58 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/memoryMemWriteInput \
sim:/Processor_tb/memoryMemReadInput_processorOutput \
sim:/Processor_tb/memoryMemReadInput \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/memoryDataOutOutput_processorInput \
sim:/Processor_tb/memoryDataOutOutput \
sim:/Processor_tb/memoryDataInInput_processorOutput \
sim:/Processor_tb/memoryDataInInput \
sim:/Processor_tb/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/memoryDataAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/displayRegisterFile \
sim:/Processor_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftv7rmyv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftv7rmyv
# 
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "?C:Modeltech_pe_edu_10.4aexamplesMinMax.hexdump" for reading.
# 
# Invalid argument. (errno = EINVAL)    : C:/Modeltech_pe_edu_10.4a/examples/memory.v(50)
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myMemory
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
add wave  \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/memoryMemWriteInput \
sim:/Processor_tb/memoryMemReadInput_processorOutput \
sim:/Processor_tb/memoryMemReadInput \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/memoryDataOutOutput_processorInput \
sim:/Processor_tb/memoryDataOutOutput \
sim:/Processor_tb/memoryDataInInput_processorOutput \
sim:/Processor_tb/memoryDataInInput \
sim:/Processor_tb/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/memoryDataAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/displayRegisterFile \
sim:/Processor_tb/clk
run
add wave  \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/memoryMemWriteInput \
sim:/Processor_tb/memoryMemReadInput_processorOutput \
sim:/Processor_tb/memoryMemReadInput \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/memoryDataOutOutput_processorInput \
sim:/Processor_tb/memoryDataOutOutput \
sim:/Processor_tb/memoryDataInInput_processorOutput \
sim:/Processor_tb/memoryDataInInput \
sim:/Processor_tb/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/memoryDataAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/displayRegisterFile \
sim:/Processor_tb/clk
run
run
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 22:35:44 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/memoryMemWriteInput \
sim:/Processor_tb/memoryMemReadInput_processorOutput \
sim:/Processor_tb/memoryMemReadInput \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/memoryDataOutOutput_processorInput \
sim:/Processor_tb/memoryDataOutOutput \
sim:/Processor_tb/memoryDataInInput_processorOutput \
sim:/Processor_tb/memoryDataInInput \
sim:/Processor_tb/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/memoryDataAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/displayRegisterFile \
sim:/Processor_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftkh76r3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftkh76r3
# 
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "?C:Modeltech_pe_edu_10.4aexamplesMinMax.hexdump" for reading.
# 
# Invalid argument. (errno = EINVAL)    : C:/Modeltech_pe_edu_10.4a/examples/memory.v(50)
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/myMemory
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Hello
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
# Load canceled
vsim -gui work.Processor_tb
# vsim 
# Start time: 22:45:52 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/memoryMemWriteInput \
sim:/Processor_tb/memoryMemReadInput_processorOutput \
sim:/Processor_tb/memoryMemReadInput \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/memoryDataOutOutput_processorInput \
sim:/Processor_tb/memoryDataOutOutput \
sim:/Processor_tb/memoryDataInInput_processorOutput \
sim:/Processor_tb/memoryDataInInput \
sim:/Processor_tb/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/memoryDataAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/displayRegisterFile \
sim:/Processor_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlft6qfebi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft6qfebi
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Hello
# Hello
# Hello
# Hello
# Hello
# Hello
# Hello
# Hello
# Hello
# Hello
# Hello
# Hello
# Hello
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 22:53:28 on Apr 17,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/memoryMemWriteInput \
sim:/Processor_tb/memoryMemReadInput_processorOutput \
sim:/Processor_tb/memoryMemReadInput \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/memoryDataOutOutput_processorInput \
sim:/Processor_tb/memoryDataOutOutput \
sim:/Processor_tb/memoryDataInInput_processorOutput \
sim:/Processor_tb/memoryDataInInput \
sim:/Processor_tb/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/memoryDataAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/displayRegisterFile \
sim:/Processor_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftseymbe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftseymbe
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello1
add wave  \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/memoryMemWriteInput \
sim:/Processor_tb/memoryMemReadInput_processorOutput \
sim:/Processor_tb/memoryMemReadInput \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/memoryDataOutOutput_processorInput \
sim:/Processor_tb/memoryDataOutOutput \
sim:/Processor_tb/memoryDataInInput_processorOutput \
sim:/Processor_tb/memoryDataInInput \
sim:/Processor_tb/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/memoryDataAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/displayRegisterFile \
sim:/Processor_tb/clk
toggle disable  \
sim:/Processor_tb/displayRegisterFile
# ** Error: (vsim-3451) Toggle checking is not enabled.
# 
add wave -position insertpoint  \
sim:/Processor_tb/instruction
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 12:35:54 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/memoryMemWriteInput \
sim:/Processor_tb/memoryMemReadInput_processorOutput \
sim:/Processor_tb/memoryMemReadInput \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/memoryDataOutOutput_processorInput \
sim:/Processor_tb/memoryDataOutOutput \
sim:/Processor_tb/memoryDataInInput_processorOutput \
sim:/Processor_tb/memoryDataInInput \
sim:/Processor_tb/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/memoryDataAddrInput \
sim:/Processor_tb/instruction \
sim:/Processor_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlfts70hh0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfts70hh0
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello2
run
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello1
# Hello2
# Hello1
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello1
# Hello1
# Hello2
# Hello1
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello2
# Hello1
# Hello1
# Hello2
# Hello1
# Hello1
# Hello2
# Hello1
# Hello1
# Hello2
# Hello1
# Hello1
# Hello2
# Hello1
# Hello2
run
# ** Note: $finish    : C:/Modeltech_pe_edu_10.4a/examples/Processor.v(417)
#    Time: 30501 ns  Iteration: 0  Instance: /Processor_tb/myProcessor
# 1
# Break in Module Processor at C:/Modeltech_pe_edu_10.4a/examples/Processor.v line 417
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 12:40:52 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/clk \
sim:/Processor_tb/instruction \
sim:/Processor_tb/memoryDataOutOutput_processorInput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/memoryDataInInput_processorOutput \
sim:/Processor_tb/memoryMemReadInput_processorOutput \
sim:/Processor_tb/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/memoryDataAddrInput \
sim:/Processor_tb/memoryDataInInput \
sim:/Processor_tb/memoryMemReadInput \
sim:/Processor_tb/memoryMemWriteInput \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryDataOutOutput \
sim:/Processor_tb/displayRegisterFile
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftrk6vrz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftrk6vrz
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
clear
# invalid command name "clear"
clear all
# invalid command name "clear"
clearall
# invalid command name "clearall"
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v failed with 1 errors.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 1 error.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v failed with 1 errors.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 1 error.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v failed with 1 errors.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 1 error.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 12:56:09 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/clk \
sim:/Processor_tb/instruction \
sim:/Processor_tb/memoryDataOutOutput_processorInput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/memoryDataInInput_processorOutput \
sim:/Processor_tb/memoryMemReadInput_processorOutput \
sim:/Processor_tb/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/memoryDataAddrInput \
sim:/Processor_tb/memoryDataInInput \
sim:/Processor_tb/memoryMemReadInput \
sim:/Processor_tb/memoryMemWriteInput \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryDataOutOutput \
sim:/Processor_tb/displayRegisterFile
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftt6fgw4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftt6fgw4
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
add wave -position insertpoint /Processor_tb/myProcessor/myPCAdd/ALUControl
run
# ** Note: $finish    : C:/Modeltech_pe_edu_10.4a/examples/Processor.v(417)
#    Time: 30501 ns  Iteration: 0  Instance: /Processor_tb/myProcessor
# 1
# Break in Module Processor at C:/Modeltech_pe_edu_10.4a/examples/Processor.v line 417
add wave -position insertpoint  \
sim:/Processor_tb/myProcessor/controlALUOpOutput
run
vsim -gui work.Processor_tb
# vsim 
# Start time: 13:25:51 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave -position insertpoint /Processor_tb/myProcessor/controlALUOpOutput
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlfta086wr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfta086wr
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
add wave -position insertpoint  \
sim:/Processor_tb/instruction
add wave  \
sim:/Processor_tb/instruction
run
# ** Note: $finish    : C:/Modeltech_pe_edu_10.4a/examples/Processor.v(417)
#    Time: 30501 ns  Iteration: 0  Instance: /Processor_tb/myProcessor
# 1
# Break in Module Processor at C:/Modeltech_pe_edu_10.4a/examples/Processor.v line 417
run
add wave  \
sim:/Processor_tb/myProcessor/ALUPort0Input \
sim:/Processor_tb/myProcessor/ALUPort1Input \
sim:/Processor_tb/myProcessor/ALUControlInput \
sim:/Processor_tb/myProcessor/ALUResultOutput \
sim:/Processor_tb/myProcessor/ALUZeroResultOutput \
sim:/Processor_tb/myProcessor/ALUControlFunctInput \
sim:/Processor_tb/myProcessor/ALUControlOpInput \
sim:/Processor_tb/myProcessor/ALUControlOperationOutput \
sim:/Processor_tb/myProcessor/andGateInput1 \
sim:/Processor_tb/myProcessor/andGateInput2 \
sim:/Processor_tb/myProcessor/andGateOutput \
sim:/Processor_tb/myProcessor/branchAddPort0Input \
sim:/Processor_tb/myProcessor/branchAddPort1Input \
sim:/Processor_tb/myProcessor/branchAddControlInput \
sim:/Processor_tb/myProcessor/branchAddResultOutput \
sim:/Processor_tb/myProcessor/branchAddZeroResultOutput \
sim:/Processor_tb/myProcessor/branchShiftLeftInput \
sim:/Processor_tb/myProcessor/branchShifLeftOutput \
sim:/Processor_tb/myProcessor/controlOpcodeInput \
sim:/Processor_tb/myProcessor/controlALUSrcOutput \
sim:/Processor_tb/myProcessor/controlBranchOutput \
sim:/Processor_tb/myProcessor/controlJumpOutput \
sim:/Processor_tb/myProcessor/controlMemtoRegOutput \
sim:/Processor_tb/myProcessor/controlMemReadOutput \
sim:/Processor_tb/myProcessor/controlMemWriteOutput \
sim:/Processor_tb/myProcessor/controlRegWriteOutput \
sim:/Processor_tb/myProcessor/controlRegDstOutput \
sim:/Processor_tb/myProcessor/controlALUOpOutput \
sim:/Processor_tb/myProcessor/jumpShiftLeftInstructionInput \
sim:/Processor_tb/myProcessor/jumpShiftLeftPCInput \
sim:/Processor_tb/myProcessor/jumpShifLeftOutput \
sim:/Processor_tb/myProcessor/MUXALUSrcInputA \
sim:/Processor_tb/myProcessor/MUXALUSrcInputB \
sim:/Processor_tb/myProcessor/MUXALUSrcControlInput \
sim:/Processor_tb/myProcessor/MUXALUSrcOutput \
sim:/Processor_tb/myProcessor/MUXBranchInputA \
sim:/Processor_tb/myProcessor/MUXBranchInputB \
sim:/Processor_tb/myProcessor/MUXBranchControlInput \
sim:/Processor_tb/myProcessor/MUXBranchOutput \
sim:/Processor_tb/myProcessor/MUXJumpInputA \
sim:/Processor_tb/myProcessor/MUXJumpInputB \
sim:/Processor_tb/myProcessor/MUXJumpControlInput \
sim:/Processor_tb/myProcessor/MUXJumpOutput \
sim:/Processor_tb/myProcessor/MUXMemtoRegInputA \
sim:/Processor_tb/myProcessor/MUXMemtoRegInputB \
sim:/Processor_tb/myProcessor/MUXMemtoRegControlInput \
sim:/Processor_tb/myProcessor/MUXMemtoRegOutput \
sim:/Processor_tb/myProcessor/MUXRegDstInputA \
sim:/Processor_tb/myProcessor/MUXRegDstInputB \
sim:/Processor_tb/myProcessor/MUXRegDstControlInput \
sim:/Processor_tb/myProcessor/MUXRegDstOut \
sim:/Processor_tb/myProcessor/clk \
sim:/Processor_tb/myProcessor/instruction \
sim:/Processor_tb/myProcessor/memoryDataOutOutput_processorInput \
sim:/Processor_tb/myProcessor/writtenRegAddressOutput \
sim:/Processor_tb/myProcessor/writtenRegDataOutput \
sim:/Processor_tb/myProcessor/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/myProcessor/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/myProcessor/memoryDataInInput_processorOutput \
sim:/Processor_tb/myProcessor/memoryMemReadInput_processorOutput \
sim:/Processor_tb/myProcessor/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/myProcessor/PCAddPort0Input \
sim:/Processor_tb/myProcessor/PCAddPort1Input \
sim:/Processor_tb/myProcessor/PCAddControlInput \
sim:/Processor_tb/myProcessor/PCAddResultOutput \
sim:/Processor_tb/myProcessor/PCAddZeroResultOutput \
sim:/Processor_tb/myProcessor/regFileWriteRegInput \
sim:/Processor_tb/myProcessor/regFileReadReg0Input \
sim:/Processor_tb/myProcessor/regFileReadReg1Input \
sim:/Processor_tb/myProcessor/regFileWriteRegDataInput \
sim:/Processor_tb/myProcessor/regFileRegWriteInput \
sim:/Processor_tb/myProcessor/regFileRegData0Output \
sim:/Processor_tb/myProcessor/regFileRegData1Output \
sim:/Processor_tb/myProcessor/signExtendInput \
sim:/Processor_tb/myProcessor/signExtendOutput
run
vsim -gui work.Processor_tb
# vsim 
# Start time: 13:31:29 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftit8zeq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftit8zeq
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 13:42:06 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlft0qtim4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft0qtim4
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 13:51:21 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlft4zx64n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft4zx64n
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 14:02:52 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlft6xmv9s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft6xmv9s
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 14:18:04 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftr14wmt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftr14wmt
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 14:34:33 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftw02via".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftw02via
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, x, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 4, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 12, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 0, 1, 0, 0, 0, 1, 0, 12, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 1, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 8, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 2 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 2 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 2 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 2 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 1 error.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 14:57:03 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftr31vqm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftr31vqm
# 
run
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, x, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 4, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 12, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 0, 1, 0, 0, 0, 1, 0, 12, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: 2863311530 = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: 2863311530 = '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: 2863311530 = '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 1, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: 2863311530 = '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: 2863311530 = '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: 2863311530 = '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: 2863311530 = '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 8, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: 2863311530 = '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: 2863311530 = '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: 2863311530 = '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: 2863311530 = '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 4 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 4 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 15:11:44 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlft19731v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft19731v
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, x, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 4, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 11, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 12, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 0, 1, 0, 0, 0, 1, 0, 12, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 1, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 8, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 12, 12, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 15:13:01 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftz5xedk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftz5xedk
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, x, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 10, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 11, 10, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 10, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 10, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 11, 10, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 10, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 10, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 12, 11, 12, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 12, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 12, 9, 0, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 12, 9, 0, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 12, 11, 12, 9, 0, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 12, 1, 12, 9, 0, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 12, 12, 12, 9, 0, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 0, 1, 0, 0, 1, 1, 12, 12, 12, 9, 0, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 12, 12, 12, 9, 0, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 12, 12, 12, 8, 0, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 12, 12, 12, 8, 0, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 8, 1, 12, 12, 12, 8, 0, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 12, 8, 0, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 12, 8, 0, 0, 0, 0, 0, 0, 0, 0, 8}
# A time value could not be extracted from the current line
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 15:24:21 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftwcr9m3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftwcr9m3
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 12, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
vsim -gui work.Processor_tb
# vsim 
# Start time: 15:31:03 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlfttjg8ra".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfttjg8ra
# 
add wave -position insertpoint /Processor_tb/myProcessor/myRegFile/rF
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 12, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 16:40:47 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 16:41:14 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftizh2xw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftizh2xw
# 
add wave -position insertpoint /Processor_tb/myProcessor/myRegFile/rF
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 12, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 0, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 0, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 0, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 1, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 1, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 1, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 1, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 1, 13, 13, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 13, 13, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 13, 13, 11, 7, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 13, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 13, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 13, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 7}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 13, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 0, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 0, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 0, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 0, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 1, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 1, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 1, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 1, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 1, 19, 19, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 19, 19, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 19, 19, 11, 6, 12, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 19, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 19, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 19, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 6}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 19, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 5, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 5}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 4294967280, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 1, 4294967280, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 5, 0, 0, 0, 1, 4294967280, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 5, 0, 0, 0, 1, 4294967280, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 5, 0, 0, 0, 1, 4294967280, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 5, 0, 0, 0, 1, 4294967280, 19, 4294967280, 5, 20, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 1, 4294967280, 19, 4294967280, 5, 20, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 5, 20, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 5, 20, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 5, 20, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 4, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 4}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 3, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 3}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 2, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 2}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 0, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 0, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 0, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 1, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 1, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 1, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 1, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 1, 32, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 1}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 0, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 0, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 0, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 0, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 1, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 1, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 1, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 1, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 1, 21, 21, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 21, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 21, 4294967280, 0, 36, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 21, 4294967280, 0, 40, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 21, 4294967280, 0, 40, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 21, 4294967280, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 21, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# ** Note: $finish    : C:/Modeltech_pe_edu_10.4a/examples/Processor.v(417)
#    Time: 149501 ns  Iteration: 0  Instance: /Processor_tb/myProcessor
# 1
# Break in Module Processor at C:/Modeltech_pe_edu_10.4a/examples/Processor.v line 417
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
run
run
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v failed with 2 errors.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 1 failed with 2 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# Compile of Shift_left_two_jumpAddress_tb.v was successful.
# Compile of Shift_left_two_jumpAddress.v was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.Processor_tb
# vsim 
# Start time: 17:48:32 on Apr 18,2016
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ALU
# Loading work.ALUControl
# Loading work.And_gate
# Loading work.Shift_left_two
# Loading work.controlUnit
# Loading work.Shift_left_two_jumpAddress
# Loading work.Two_to_one_MUX
# Loading work.Two_to_one_MUX_5bit
# Loading work.regFile
# Loading work.Sign_extend
# Loading work.Memory
add wave  \
sim:/Processor_tb/clk \
sim:/Processor_tb/instruction \
sim:/Processor_tb/memoryDataOutOutput_processorInput \
sim:/Processor_tb/writtenRegAddressOutput \
sim:/Processor_tb/writtenRegDataOutput \
sim:/Processor_tb/memoryInstAddrInput_processorOutput \
sim:/Processor_tb/memoryDataAddrInput_processorOutput \
sim:/Processor_tb/memoryDataInInput_processorOutput \
sim:/Processor_tb/memoryMemReadInput_processorOutput \
sim:/Processor_tb/memoryMemWriteInput_processorOutput \
sim:/Processor_tb/memoryInstAddrInput \
sim:/Processor_tb/memoryDataAddrInput \
sim:/Processor_tb/memoryDataInInput \
sim:/Processor_tb/memoryMemReadInput \
sim:/Processor_tb/memoryMemWriteInput \
sim:/Processor_tb/memoryInstOutOutput \
sim:/Processor_tb/memoryDataOutOutput \
sim:/Processor_tb/displayRegisterFile
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickk_000  Hostname: FIREANDBLOOD  ProcessID: 12980
# 
#           Attempting to use alternate WLF file "./wlftrtej9r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftrtej9r
# 
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 10, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 11, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 12, 12, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 9, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 4, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 8}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 12, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 0, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 0, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 0, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 1, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 1, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 1, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 1, 13, 12, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 0, 1, 13, 13, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 13, 13, 11, 8, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 13, 13, 11, 7, 8, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 13, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 13, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 13, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 7}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 13, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 1, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 2, 0, 0, 0, 0, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 0, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 0, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 0, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 1, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 1, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 1, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 0}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 1, 19, 13, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 3, 0, 0, 0, 1, 19, 19, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 19, 19, 11, 7, 12, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 19, 19, 11, 6, 12, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 19, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 19, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 19, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 6}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 19, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 1, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 3, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 6, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 5, 16, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 5}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 15, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 0, 4294967280, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 4, 0, 0, 0, 1, 4294967280, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 5, 0, 0, 0, 1, 4294967280, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 5, 0, 0, 0, 1, 4294967280, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 5, 0, 0, 0, 1, 4294967280, 19, 11, 5, 20, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 0, 5, 0, 0, 0, 1, 4294967280, 19, 4294967280, 5, 20, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 1, 4294967280, 19, 4294967280, 5, 20, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 5, 20, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 5, 20, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 5, 20, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 5, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 4, 20, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 4}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 4294967280, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 5, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 4, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 3, 24, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 3}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 9, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 6, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 3, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 2, 28, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 2}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 18, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 7, 0, 0, 0, 0, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 0, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 0, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 0, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 1, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 1, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 1, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 1, 20, 19, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 2, 32, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 1, 32, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 20, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 1, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 8, 0, 0, 0, 0, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 0, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 0, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 0, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 1, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 1, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 1, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 1, 21, 20, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 5, 9, 0, 0, 0, 1, 21, 21, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 21, 4294967280, 1, 36, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 21, 4294967280, 0, 36, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 21, 4294967280, 0, 40, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 21, 4294967280, 0, 40, 0, 0, 0, 0, 0, 0, 0, 1}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 21, 4294967280, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 21, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# ** Note: $finish    : C:/Modeltech_pe_edu_10.4a/examples/Processor.v(417)
#    Time: 149501 ns  Iteration: 0  Instance: /Processor_tb/myProcessor
# 1
# Break in Module Processor at C:/Modeltech_pe_edu_10.4a/examples/Processor.v line 417
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
run
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
# Current register contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9, 5, 9, 0, 0, 0, 1, 21, 48, 44, 0, 40, 0, 0, 0, 0, 0, 0, 0, 0}
