Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's820_bench' from file '../rtl/s820.v'.
  Done elaborating 's820_bench'.
Mapping s820_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map      12948    -770  G42_reg/CK --> G41_reg/D
 area_map        12258    -768  G42_reg/CK --> G40_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      12258    -768         0 G42_reg/CK --> G40_reg/D
 incr_delay      12524    -758         0 G42_reg/CK --> G41_reg/D
 incr_delay      12535    -752         0 G40_reg/CK --> G41_reg/D

  Done mapping s820_bench
  Synthesis succeeded.
  Incrementally optimizing s820_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      12535    -752         0 G40_reg/CK --> G41_reg/D
 incr_delay      12733    -737         0 G42_reg/CK --> G42_reg/D
 init_drc        12733    -737         0 G42_reg/CK --> G42_reg/D
 init_area       12733    -737         0 G42_reg/CK --> G42_reg/D
 rem_buf         12446    -737         0 G42_reg/CK --> G42_reg/D
 rem_inv         11280    -737         0 G42_reg/CK --> G42_reg/D
 merge_bi        10935    -737         0 G42_reg/CK --> G40_reg/D
 glob_area       10862    -737         0 G42_reg/CK --> G42_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      10862    -737         0 G42_reg/CK --> G42_reg/D
 init_drc        10862    -737         0 G42_reg/CK --> G42_reg/D
 init_area       10862    -737         0 G42_reg/CK --> G42_reg/D
 rem_buf         10831    -737         0 G42_reg/CK --> G42_reg/D
 rem_inv         10747    -737         0 G42_reg/CK --> G42_reg/D
 merge_bi        10669    -737         0 G42_reg/CK --> G42_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      10669    -737         0 G42_reg/CK --> G42_reg/D
 init_area       10669    -737         0 G42_reg/CK --> G42_reg/D

  Done mapping s820_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:07:22 PM
  Module:                 s820_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type     Fanout  Load  Slew   Delay   Arrival
                                     (fF)  (ps)    (ps)    (ps)
---------------------------------------------------------------------
(clock clock)       launch                                     0 R
G42_reg/CK                                     0               0 R
G42_reg/Q           DFFSRX1       1   12.6    46     +95      95 F
g1907/A                                               +0      95  
g1907/Y             INVX2         2   22.1    36     +35     130 R
g12/A                                                 +0     130  
g12/Y               CLKBUFX3      4   28.8    34     +58     188 R
g11/A                                                 +0     188  
g11/Y               CLKBUFX2      2   14.3    28     +49     237 R
g1910/B                                               +0     237  
g1910/Y             NOR2X1        1    6.3    34     +28     265 F
g30/A                                                 +0     265  
g30/Y               INVX1         1    8.2    28     +28     293 R
g1909/A                                               +0     293  
g1909/Y             NAND3X1       1    6.3    36     +28     321 F
g1889/A                                               +0     321  
g1889/Y             NAND2X1       1    8.2    42     +31     352 R
g1425/A                                               +0     352  
g1425/Y             NAND3X1       1    8.7    40     +34     386 F
g1414/B                                               +0     386  
g1414/Y             NAND4X1       1    7.8    76     +53     439 R
g1407/A1                                              +0     439  
g1407/Y             AOI21X1       1    7.9    65     +64     503 F
g1404/A0                                              +0     503  
g1404/Y             AOI21X1       1   18.7    84     +72     575 R
G42_reg/D           DFFSRX1                           +0     575  
G42_reg/CK          setup                      0    +162     737 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                    0 R
---------------------------------------------------------------------
Timing slack :    -737ps (TIMING VIOLATION)
Start-point  : G42_reg/CK
End-point    : G42_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:07:22 PM
  Module:                 s820_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                              
  Gate   Instances    Area     Library  
----------------------------------------
AND2X1          24    752.712    gsclib 
AOI21X1         17    533.171    gsclib 
CLKBUFX1        13    339.768    gsclib 
CLKBUFX2         2     62.726    gsclib 
CLKBUFX3         3     94.089    gsclib 
DFFSRX1          5    810.215    gsclib 
INVX1           80   1672.720    gsclib 
INVX2           17    444.312    gsclib 
INVX4            1     31.363    gsclib 
NAND2X1         56   1463.616    gsclib 
NAND2X2          3    109.770    gsclib 
NAND3X1         24    878.160    gsclib 
NAND4X1         20    836.360    gsclib 
NOR2X1          50   1306.800    gsclib 
NOR3X1           1     62.726    gsclib 
OAI21X1         11    459.998    gsclib 
OAI22X1          1     62.726    gsclib 
OR2X1           22    689.986    gsclib 
XOR2X1           1     57.499    gsclib 
----------------------------------------
total          351  10668.717           

                                      
   Type    Instances    Area   Area % 
--------------------------------------
sequential         5   810.215    7.6 
inverter          98  2148.395   20.1 
buffer            18   496.583    4.7 
logic            230  7213.524   67.6 
--------------------------------------
total            351 10668.717  100.0 

Normal exit.
