Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: VGA_bitmap_640x480.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_bitmap_640x480.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_bitmap_640x480"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : VGA_bitmap_640x480
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Vincent\Mandelbrot\vhdlpur_vincent\RAM_single_port.vhd" into library work
Parsing entity <RAM_single_port>.
Parsing architecture <Behavioral> of entity <ram_single_port>.
Parsing VHDL file "D:\Vincent\Mandelbrot\vhdlpur_vincent\vga_bitmap_640x480_single_port.vhd" into library work
Parsing entity <VGA_bitmap_640x480>.
Parsing architecture <Behavioral> of entity <vga_bitmap_640x480>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <VGA_bitmap_640x480> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM_single_port> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGA_bitmap_640x480>.
    Related source file is "D:\Vincent\Mandelbrot\vhdlpur_vincent\vga_bitmap_640x480_single_port.vhd".
    Found 19-bit register for signal <pix_read_addr>.
    Found 15-bit register for signal <pix_read1>.
    Found 1-bit register for signal <VGA_vs>.
    Found 1-bit register for signal <TOP_display>.
    Found 8-bit register for signal <iter>.
    Found 1-bit register for signal <VGA_hs>.
    Found 1-bit register for signal <TOP_line>.
    Found 12-bit register for signal <h_counter>.
    Found 10-bit register for signal <v_counter>.
    Found 8-bit register for signal <next_pixel>.
    Found 19-bit adder for signal <pix_read_addr[18]_GND_5_o_add_48_OUT> created at line 383.
    Found 15-bit adder for signal <pix_read1[14]_GND_5_o_add_55_OUT> created at line 396.
    Found 10-bit adder for signal <v_counter[9]_GND_5_o_add_83_OUT> created at line 508.
    Found 12-bit adder for signal <h_counter[11]_GND_5_o_add_85_OUT> created at line 511.
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_17_o> created at line 301
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_18_o> created at line 303
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_19_o> created at line 305
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_20_o> created at line 307
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_21_o> created at line 309
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_22_o> created at line 311
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_23_o> created at line 313
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_24_o> created at line 315
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_25_o> created at line 317
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_26_o> created at line 319
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_27_o> created at line 321
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_28_o> created at line 323
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_29_o> created at line 325
    Found 19-bit comparator greater for signal <pix_read_addr[18]_PWR_5_o_LessThan_30_o> created at line 327
    Found 19-bit comparator greater for signal <pix_read_addr[18]_GND_5_o_LessThan_31_o> created at line 329
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <VGA_bitmap_640x480> synthesized.

Synthesizing Unit <RAM_single_port>.
    Related source file is "D:\Vincent\Mandelbrot\vhdlpur_vincent\RAM_single_port.vhd".
WARNING:Xst:3015 - Contents of array <screen> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 8192x8-bit single-port RAM <Mram_screen> for signal <screen>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <RAM_single_port> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 8192x8-bit single-port RAM                            : 16
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 12-bit adder                                          : 1
 15-bit adder                                          : 1
 19-bit adder                                          : 1
# Registers                                            : 26
 1-bit register                                        : 4
 10-bit register                                       : 1
 12-bit register                                       : 1
 15-bit register                                       : 1
 19-bit register                                       : 1
 8-bit register                                        : 18
# Comparators                                          : 15
 19-bit comparator greater                             : 15
# Multiplexers                                         : 47
 13-bit 2-to-1 multiplexer                             : 16
 8-bit 2-to-1 multiplexer                              : 31

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RAM_single_port>.
INFO:Xst:3226 - The RAM <Mram_screen> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <data_write>    | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM_single_port> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_bitmap_640x480>.
The following registers are absorbed into counter <pix_read_addr>: 1 register on signal <pix_read_addr>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <pix_read1>: 1 register on signal <pix_read1>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <VGA_bitmap_640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 8192x8-bit single-port block RAM                      : 16
# Counters                                             : 4
 10-bit up counter                                     : 1
 12-bit up counter                                     : 1
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 15
 19-bit comparator greater                             : 15
# Multiplexers                                         : 31
 13-bit 2-to-1 multiplexer                             : 16
 8-bit 2-to-1 multiplexer                              : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <VGA_bitmap_640x480> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_bitmap_640x480, actual ratio is 0.
FlipFlop pix_read_addr_10 has been replicated 2 time(s)
FlipFlop pix_read_addr_11 has been replicated 2 time(s)
FlipFlop pix_read_addr_14 has been replicated 1 time(s)
FlipFlop pix_read_addr_16 has been replicated 1 time(s)
FlipFlop pix_read_addr_17 has been replicated 1 time(s)
FlipFlop pix_read_addr_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VGA_bitmap_640x480.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 554
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 52
#      LUT2                        : 16
#      LUT3                        : 209
#      LUT4                        : 21
#      LUT5                        : 20
#      LUT6                        : 120
#      MUXCY                       : 52
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 84
#      FD                          : 8
#      FDR                         : 24
#      FDRE                        : 52
# RAMS                             : 30
#      RAMB36E1                    : 30
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 341
#      IBUF                        : 331
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              84  out of  126800     0%  
 Number of Slice LUTs:                  442  out of  63400     0%  
    Number used as Logic:               442  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    458
   Number with an unused Flip Flop:     374  out of    458    81%  
   Number with an unused LUT:            16  out of    458     3%  
   Number of fully used LUT-FF pairs:    68  out of    458    14%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                         364
 Number of bonded IOBs:                 342  out of    210   162% (*) 

Specific Feature Utilization:
 Number of Block RAM/FIFO:               30  out of    135    22%  
    Number using Block RAM only:         30
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_vga                            | BUFGP                  | 114   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.742ns (Maximum Frequency: 210.881MHz)
   Minimum input arrival time before clock: 2.154ns
   Maximum output required time after clock: 0.883ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_vga'
  Clock period: 4.742ns (frequency: 210.881MHz)
  Total number of paths / destination ports: 7134 / 208
-------------------------------------------------------------------------
Delay:               4.742ns (Levels of Logic = 5)
  Source:            pix_read_addr_4 (FF)
  Destination:       next_pixel_0 (FF)
  Source Clock:      clk_vga rising
  Destination Clock: clk_vga rising

  Data Path: pix_read_addr_4 to next_pixel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.478   0.959  pix_read_addr_4 (pix_read_addr_4)
     LUT6:I0->O           19   0.124   0.540  pix_read_addr[18]_GND_5_o_LessThan_17_o1 (pix_read_addr[18]_GND_5_o_LessThan_17_o1)
     LUT5:I4->O            2   0.124   0.427  pix_read_addr[18]_GND_5_o_LessThan_17_o111 (pix_read_addr[18]_GND_5_o_LessThan_17_o11)
     LUT6:I5->O            9   0.124   0.769  pix_read_addr[18]_GND_5_o_LessThan_21_o32 (pix_read_addr[18]_GND_5_o_LessThan_21_o)
     LUT6:I3->O            1   0.124   0.919  Mmux_data_outtemp16[7]_data_outtemp1[7]_mux_45_OUT102 (Mmux_data_outtemp16[7]_data_outtemp1[7]_mux_45_OUT103)
     LUT6:I1->O            1   0.124   0.000  Mmux_data_outtemp16[7]_data_outtemp1[7]_mux_45_OUT108 (data_outtemp16[7]_data_outtemp1[7]_mux_45_OUT<1>)
     FD:D                      0.030          next_pixel_1
    ----------------------------------------
    Total                      4.742ns (1.128ns logic, 3.614ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_vga'
  Total number of paths / destination ports: 188 / 188
-------------------------------------------------------------------------
Offset:              2.154ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       pix_read_addr_2 (FF)
  Destination Clock: clk_vga rising

  Data Path: reset to pix_read_addr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.985  reset_IBUF (reset_IBUF)
     LUT6:I0->O           27   0.124   0.550  Mcount_pix_read_addr_val4 (Mcount_pix_read_addr_val)
     FDRE:R                    0.494          pix_read_addr_0
    ----------------------------------------
    Total                      2.154ns (0.619ns logic, 1.535ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_vga'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.883ns (Levels of Logic = 1)
  Source:            VGA_hs (FF)
  Destination:       VGA_hs (PAD)
  Source Clock:      clk_vga rising

  Data Path: VGA_hs to VGA_hs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.405  VGA_hs (VGA_hs_OBUF)
     OBUF:I->O                 0.000          VGA_hs_OBUF (VGA_hs)
    ----------------------------------------
    Total                      0.883ns (0.478ns logic, 0.405ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_vga
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_vga        |    4.742|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.56 secs
 
--> 

Total memory usage is 414828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

