# VHDL implementation of RISC-V-ISA  
# Copyright (C) 2016 Chair of Computer Architecture
# at Technical University of Munich
#
# This program is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program. If not, see <http://www.gnu.org/licenses/>.  


# Abkuerzungen:
#  reg  - Register
#  alu  - ALU
#  ram  - RAM-Unit
#  ltwk - Leitwerk
#  com  - Befehlsleitung(en)
#  work - Synchronisationsleitung
#  data - Datenleitung(en)
#  adr  - Adressleitung(en)
#  ack  - Bestaetigungsleitung
#
#  pc   - Program counter
#  ir   - Instruction register
#  clk  - Clock
#  rst  - Reset
#  err  - Error
#
# Spezifikation für die Schnittstellen zwischen den Werken
# ========================================================
# Leitwerk - ALU
# --------------
# Leitungen:
#  Leitwerk -> ALU
#   Datenleitungen
#    alu_data_out1: out std_logic_vector(31 downto 0)
#    alu_data_out2: out std_logic_vector(31 downto 0)
#   Adressleitungen
#    alu_adr_out:  out std_logic_vector(4 downto 0)
#   Befehlsleitungen
#    alu_com_out:   out std_logic_vector(6 downto 0)
#   Synchronisationsleitungen
#    alu_work_out:  out std_logic
#  ALU -> Leitwerk
#   Datenleitungen
#    alu_data_in:   in  std_logic_vector(31 downto 0)
#   Adressleitungen
#   Befehlsleitungen
#   Synchronisationsleitungen
#
# Spezifikation:
# - Die Leitungen alu_data_out1, alu_data_out2, alu_adr_out, alu_com_out dürfen
#   ihre Werte nur ändern, wenn alu_work_out auf 1 steht.
# - Auf den Leitungen alu_data_in müssen grundsätzlich die Werte der letzten
#   Operation anliegen. Gab es keine letzte Operation (also unmittelbar nach dem
#   Reset), dann wird erwartet, dass auf allen Leitungen eine 0 anliegt.
# - Eine Veränderung des Wertes, der auf alu_data_in anliegt, ist nur erlaubt,
#   wenn alu_work_out 3 Takte vorher auf 1 stand.
# - alu_work_out wird vom Leitwerk einen Takt lang auf 1 gesetzt, wenn es möchte,
#   dass die ALU mit den Werten, die auf den restlichen Leitungen anliegen, nun
#   rechnet.
# - Unmittelbar nach dem Reset wird erwartet und garantiert, dass alle Leitungen
#   auf 0 stehen.
# - Die ALU darf für beliebige Rechenoperation aus der RV32I-ISA max. 3 Takte
#   brauchen (nach diesen 3 Takten müssen die korrekten Ergebnisse auf den
#   Leitungen zum Leitwerk anliegen).
# - Das Ergebnis der Operation wird immer sowohl auf alu_data_in gelegt, als auch
#   in das Register, dass durch alu_adr_out adressiert wird, geschrieben. Soll
#   ein Ergebnis verworfen werden, so wird als Zielregister x0 angegeben.
# - Aufbau von alu_com_out:
#   alu_com_out (6 Bit): op1|op2|com
#   - op1 (1 Bit):
#     0: Lese Operand 1 alu_data_out1
#     1: Lese Operand 1 aus dem Register, dass durch alu_data_out1(4 downto 0) adressiert wird
#   - op2 (1 Bit):
#     0: Lese Operand 2 alu_data_out2
#     1: Lese Operand 2 aus dem Register, dass durch alu_data_out2(4 downto 0) adressiert wird
#   - com (4 Bit):
#     0000: addiere
#     0001: subtrahiere
#     0010: logisches und
#     0011: logisches oder
#     0100: logisches xor
#     0101: shift left
#     0110: shift right
#     0111: arithmetic shift right
#     1000: set less than immediate (siehe ISA)
#     1001: set less than immediate unsigned (siehe ISA)
#
#
# Leitwerk - MMU
# --------------
# Leitungen:
#  Leitwerk -> MMU
#   Datenleitungen
#    mmu_data_out: out std_logic_vector(31 downto 0);
#   Adressleitungen
#    mmu_adr_out:  out std_logic_vector(31 downto 0);
#   Befehlsleitungen
#    mmu_com_out:  out std_logic_vector(3 downto 0);
#   Synchronisationsleitungen
#    mmu_work_out: out std_logic;
#  MMU -> Leitwerk
#   Datenleitungen
#    mmu_data_in:  in  std_logic_vector(31 downto 0);
#   Adressleitungen
#   Befehlsleitungen
#   Synchronisationsleitungen
#    mmu_ack_in:   in  std_logic
#
# Spezifikation:
# - Die Leitungen mmu_data_out, mmu_adr_out, alu_com_out dürfen ihre Werte nur
#   ändern, wenn mmu_work_out auf 1 steht.
# - Auf den Leitungen mmu_data_in müsssen grundsätzlich die Werte der letzten
#   Operation anliegen. Gab es keine letzte Operation (also unmittelbar nach dem
#   Reset), dann wird erwartet, dass auf allen Leitungen eine 0 anliegt.
# - Eine Veränderung des Wertes, der auf mmu_data_in anliegt, ist nur erlaubt,
#   wenn mmu_ack_in sich von 0 auf 1 ändert.
# - mmu_work_out wird vom Leitwerk einen Takt lang auf 1 gesetzt, wenn es möchte,
#   dass die MMU mit den Werten, die auf den restlichen Leitungen anliegen, nun
#   arbeitet.
# - mmu_ack_in wird von der MMU auf 1 gesetzt, sobald bei einem Lesebefehl auf
#   mmu_data_in die zu lesenden Daten gelegt werden oder bei einem Schreibbefehl
#   dieser abgeschlossen wurde. mmu_ack_in wird erst wieder auf 0 gesetzt, wenn
#   auf mmu_work_out eine 1 angelegt wurde.
# - mmu_ack_in darf frühestens 2 Takte nachdem mmu_work_out auf 1 gesetzt wurde
#   auf 1 gesetzt werden.
# - Aufbau von mmu_com_out:
#   mmu_com_out (3 Bit): rw|len
#   - rw (1 Bit):
#     0: Lese 32 Bit von der Speicherposition, die durch alu_adr_out adressiert wird
#     1: Schreibe len*8+8 Bit aus alu_data_out(len*8+7 downto 0) an die Speicherposition, die durch alu_adr_out adressiert wird
#   - len (2 Bit):
#     Es sind nur die Werte 00, 01 und 11 erlaubt.
#     siehe rw

source [file dirname [info script]]/CU.tcl

IMPORTS

# Clock
DEFINE_PORT clk_in        1  in
# Reset
DEFINE_PORT rst_in        1  in
# Error
DEFINE_PORT err_out       1  out
# Debug output
DEFINE_PORT pc_out        32 out
DEFINE_PORT ir_out        32 out

# Datenleitungen
DEFINE_PORT alu_data_in   32 in
DEFINE_PORT alu_data_out1 32 out
DEFINE_PORT alu_data_out2 32 out
# Adressleitungen
DEFINE_PORT alu_adr_out   5  out
# Befehlsleitung
DEFINE_PORT alu_com_out   7  out
# Synchronisationsleitungen
DEFINE_PORT alu_work_out  1  out

# Datenleitungen
DEFINE_PORT mmu_data_in   32 in
DEFINE_PORT mmu_data_out  32 out
# Adressleitung
DEFINE_PORT mmu_adr_out   32 out
# Befehlsleitung
DEFINE_PORT mmu_com_out   3  out
# Synchronisationsleitungen
DEFINE_PORT mmu_work_out  1  out
DEFINE_PORT mmu_ack_in    1  in

ENTITY CU


# Program-Counter
DEFINE_SIGNAL pc        30 std_logic_vector(to_unsigned(1073741800,pc'length))
# Instruction-Register
DEFINE_SIGNAL ir        30
# Error-Signal
DEFINE_SIGNAL err       1
# Timer und Counter (siehe ISA)
DEFINE_SIGNAL cycle_ctr 64
DEFINE_SIGNAL time_ctr  64
DEFINE_SIGNAL instr_ctr 64


# LUI rd,imm
NEW_COMMAND LUI 01101
# ALU: R[rd] := (imm << 12) + 0
# MMU: Naechsten Befehl holen
NEW_STATE LUI {
FETCH_NEXT_COMMAND
ALU_LTK_LTK {ir(29 downto 10) & "000000000000"} [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD
}
# 3 Takte warten
NEW_STATE LUI {
NOP
}
NEW_STATE LUI {
NOP
}
NEW_STATE LUI {
NOP
}


# AUPIC rd,imm
NEW_COMMAND AUPIC 00101
# ALU: R[rd] := (imm << 12) + PC
# MMU: Naechsten Befehl holen
NEW_STATE AUPIC {
FETCH_NEXT_COMMAND
ALU_LTK_LTK {ir(29 downto 10) & "000000000000"} [CURRENT_PC] {ir(9 downto 5)} $::ALU_ADD
}
# 3 Takte warten
NEW_STATE AUPIC {
NOP
}
NEW_STATE AUPIC {
NOP
}
NEW_STATE AUPIC {
NOP
}


# JAL rd,imm
NEW_COMMAND JAL 11011
# ALU: R[0] := imm + PC
NEW_STATE JAL {
ALU_LTK_LTK [SIGN_EXTEND alu_data_out1 {ir(29 downto 29) & ir(17 downto 10) & ir(18 downto 18) & ir(28 downto 19) & "0"}] [CURRENT_PC] [ZERO alu_adr_out] $::ALU_ADD
}
# 3 Takte warten
NEW_STATE JAL {
NOP
}
NEW_STATE JAL {
NOP
}
NEW_STATE JAL {
NOP
}
# ALU: R[rd] := PC + 4
# MMU: Befehl an Addresse alu_data_in holen
# PC := alu_data_in
NEW_STATE JAL {
ALU_LTK_LTK [NEXT_PC] [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD
SET_PC alu_data_in
FETCH_COMMAND_FROM alu_data_in
}
# 3 Takte warten
NEW_STATE JAL {
NOP
}
NEW_STATE JAL {
NOP
}
NEW_STATE JAL {
NOP
}


# JALR rd,rs1,imm
NEW_COMMAND JALR 11001
# ALU: R[0] := R[rs1] + imm
NEW_STATE JALR {
CHECK {ir(12 downto 10)/="000"}
ALU_REG_LTK {ir(17 downto 13)} [SIGN_EXTEND alu_data_out2 {ir(29 downto 18)}] [ZERO alu_adr_out] $::ALU_ADD
}
# 3 Takte warten
NEW_STATE JALR {
NOP
}
NEW_STATE JALR {
NOP
}
NEW_STATE JALR {
NOP
}
# ALU: R[rd] := PC + 4
# MMU: Befehl an Addresse alu_data_in holen
# PC := alu_data_in
NEW_STATE JALR {
ALU_LTK_LTK [NEXT_PC] [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD
SPECIAL_SET_PC alu_data_in
FETCH_COMMAND_FROM {alu_data_in(31 downto 1) & "0"}
}
# 3 Takte warten
NEW_STATE JALR {
NOP
}
NEW_STATE JALR {
NOP
}
NEW_STATE JALR {
NOP
}


# BEQ rs1,rs2,imm
# BNE rs1,rs2,imm
# BLT rs1,rs2,imm
# BGE rs1,rs2,imm
# BLTU rs1,rs2,imm
# BGEU rs1,rs2,imm
NEW_COMMAND BRANCH 11000
# BEQ,BNE:
# ALU: R[0] := rs1 - rs2
# BLT,BGE:
# ALU: R[0] := SLT(rs1,rs2)
# BLTU,BGEU:
# ALU: R[0] := SLTU(rs1,rs2)
NEW_STATE BRANCH {
CASE {ir(12 downto 11)}\
00 {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} [ZERO alu_adr_out] $::ALU_SUB}\
10 {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} [ZERO alu_adr_out] $::ALU_SLT}\
11 {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} [ZERO alu_adr_out] $::ALU_SLTU}
}
# 3 Takte warten
NEW_STATE BRANCH {
NOP
}
NEW_STATE BRANCH {
NOP
}
NEW_STATE BRANCH {
NOP
}
# BEQ,BGE,BGEU:
# Wenn alu_data_in=0 dann
# ALU: R[0] := PC + imm
# sonst
# ALU: R[0] := (PC + 4) + 0
# BLT,BLT,BLTU:
# Wenn alu_data_in=0 dann
# ALU: R[0] := (PC + 4) + 0
# sonst
# ALU: R[0] := PC + imm
NEW_STATE BRANCH {
CASE {ir(12 downto 12)}\
 0 {CASE {ir(10 downto 10)}\
     0 {IF {unsigned(alu_data_in)=0}\
         {ALU_LTK_LTK [CURRENT_PC] [SIGN_EXTEND alu_data_out2 {ir(29 downto 29) & ir(5 downto 5) & ir(28 downto 23) & ir(9 downto 6) & "0"}] [ZERO alu_adr_out] $::ALU_ADD}\
         {ALU_LTK_LTK [NEXT_PC] [ZERO alu_data_out2] [ZERO alu_adr_out] $::ALU_ADD}\
       }\
     1 {IF {unsigned(alu_data_in)/=0}\
         {ALU_LTK_LTK [CURRENT_PC] [SIGN_EXTEND alu_data_out2 {ir(29 downto 29) & ir(5 downto 5) & ir(28 downto 23) & ir(9 downto 6) & "0"}] [ZERO alu_adr_out] $::ALU_ADD}\
         {ALU_LTK_LTK [NEXT_PC] [ZERO alu_data_out2] [ZERO alu_adr_out] $::ALU_ADD}\
       }\
   }\
 1 {CASE {ir(10 downto 10)}\
     0 {IF {unsigned(alu_data_in)/=0}\
         {ALU_LTK_LTK [CURRENT_PC] [SIGN_EXTEND alu_data_out2 {ir(29 downto 29) & ir(5 downto 5) & ir(28 downto 23) & ir(9 downto 6) & "0"}] [ZERO alu_adr_out] $::ALU_ADD}\
         {ALU_LTK_LTK [NEXT_PC] [ZERO alu_data_out2] [ZERO alu_adr_out] $::ALU_ADD}\
       }\
     1 {IF {unsigned(alu_data_in)=0}\
         {ALU_LTK_LTK [CURRENT_PC] [SIGN_EXTEND alu_data_out2 {ir(29 downto 29) & ir(5 downto 5) & ir(28 downto 23) & ir(9 downto 6) & "0"}] [ZERO alu_adr_out] $::ALU_ADD}\
         {ALU_LTK_LTK [NEXT_PC] [ZERO alu_data_out2] [ZERO alu_adr_out] $::ALU_ADD}\
       }\
   }
}
# 3 Takte warten
NEW_STATE BRANCH {
NOP
}
NEW_STATE BRANCH {
NOP
}
NEW_STATE BRANCH {
NOP
}
# MMU: Befehl an Adresse alu_data_in holen
# PC := alu_data_in
NEW_STATE BRANCH {
FETCH_COMMAND_FROM alu_data_in
SET_PC alu_data_in
}
# warten
NEW_STATE BRANCH {
NOP
}
NEW_STATE BRANCH {
NOP
}
NEW_STATE BRANCH {
NOP
}


# ADDI rd,rs1,imm
# SLTI rd,rs1,imm
# SLTIU rd,rs1,imm
# XORI rd,rs1,imm
# ORI rd,rs1,imm
# ANDI rd,rs1,imm
# SLLI rd,rs1,shamt
# SRLI rd,rs1,shamt
# SRAI rd,rs1,shamt
NEW_COMMAND OP-IMM 00100
# ALU: R[rd] := rs1 op imm
# op ist die jeweilige Operation
NEW_STATE OP-IMM {
FETCH_NEXT_COMMAND
CASE {ir(12 downto 10)}\
 000 {ALU_REG_LTK {ir(17 downto 13)} [SIGN_EXTEND alu_data_out2 {ir(29 downto 18)}] {ir(9 downto 5)} $::ALU_ADD}\
 010 {ALU_REG_LTK {ir(17 downto 13)} [SIGN_EXTEND alu_data_out2 {ir(29 downto 18)}] {ir(9 downto 5)} $::ALU_SLT}\
 011 {ALU_REG_LTK {ir(17 downto 13)} [SIGN_EXTEND alu_data_out2 {ir(29 downto 18)}] {ir(9 downto 5)} $::ALU_SLTU}\
 100 {ALU_REG_LTK {ir(17 downto 13)} [SIGN_EXTEND alu_data_out2 {ir(29 downto 18)}] {ir(9 downto 5)} $::ALU_XOR}\
 110 {ALU_REG_LTK {ir(17 downto 13)} [SIGN_EXTEND alu_data_out2 {ir(29 downto 18)}] {ir(9 downto 5)} $::ALU_OR}\
 111 {ALU_REG_LTK {ir(17 downto 13)} [SIGN_EXTEND alu_data_out2 {ir(29 downto 18)}] {ir(9 downto 5)} $::ALU_AND}\
 001 {
      CHECK {ir(29 downto 23)/="0000000"}
      ALU_REG_LTK {ir(17 downto 13)} [SIGN_EXTEND alu_data_out2 {ir(22 downto 18)}] {ir(9 downto 5)} $::ALU_SHL
     }\
 101 {
      IF {ir(29 downto 23)="0000000"}\
       {ALU_REG_LTK {ir(17 downto 13)} [SIGN_EXTEND alu_data_out2 {ir(22 downto 18)}] {ir(9 downto 5)} $::ALU_SHR}\
       {
        IF {ir(29 downto 23)="0100000"}\
        {ALU_REG_LTK {ir(17 downto 13)} [SIGN_EXTEND alu_data_out2 {ir(22 downto 18)}] {ir(9 downto 5)} $::ALU_SAR}\
        {SPECIAL {err <= "1";}}\
       }\
     }
}
# 3 Takte warten
NEW_STATE OP-IMM {
NOP
}
NEW_STATE OP-IMM {
NOP
}
NEW_STATE OP-IMM {
NOP
}


# ADD rd,rs1,rs2
# SUB rd,rs1,rs2
# SLL rd,rs1,rs2
# SLT rd,rs1,rs2
# SLTU rd,rs1,rs2
# XOR rd,rs1,rs2
# SRL rd,rs1,rs2
# SRA rd,rs1,rs2
# OR rd,rs1,rs2
# AND rd,rs1,rs2
# MUL rd,rs1,rs2
# MULH rd,rs1,rs2
# MULHSU rd,rs1,rs2
# MULHU rd,rs1,rs2
# DIV rd,rs1,rs2
# DIVU rd,rs1,rs2
# REM rd,rs1,rs2
# REMU rd,rs1,rs2
NEW_COMMAND OP 01100
# ALU: R[rd] := rs1 op rs2
# op ist die jeweilige Operation
NEW_STATE OP {
FETCH_NEXT_COMMAND
IF {ir(29 downto 23)="0000001"}\
{CASE {ir(12 downto 10)}\
  000 {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_MUL_LOW}\
  001 {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_MUL_UPP_SIGN_SIGN}\
  010 {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_MUL_UPP_SIGN_UNSIGN}\
  011 {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_MUL_UPP_UNSIGN_UNSIGN}\
  100 {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_DIV_SIGN}\
  101 {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_DIV_UNSIGN}\
  110 {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_REM_SIGN}\
  111 {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_REM_UNSIGN}\
}\
{CASE {ir(12 downto 10)}\
  000 {
       IF {ir(29 downto 23)="0000000"}\
        {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_ADD}\
        {
         IF {ir(29 downto 23)="0100000"}\
         {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_SUB}\
         {SPECIAL {err <= "1";}}\
        }\
      }\
  010 {
       CHECK {ir(29 downto 23)/="0000000"}
       ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_SLT
      }\
  011 {
       CHECK {ir(29 downto 23)/="0000000"}
       ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_SLTU
      }\
  100 {
       CHECK {ir(29 downto 23)/="0000000"}
       ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_XOR
      }\
  110 {
       CHECK {ir(29 downto 23)/="0000000"}
       ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_OR
      }\
  111 {
       CHECK {ir(29 downto 23)/="0000000"}
       ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_AND
      }\
  001 {
       CHECK {ir(29 downto 23)/="0000000"}
       ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_SHL
      }\
  101 {
       IF {ir(29 downto 23)="0000000"}\
        {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_SHR}\
        {
         IF {ir(29 downto 23)="0100000"}\
         {ALU_REG_REG {ir(17 downto 13)} {ir(22 downto 18)} {ir(9 downto 5)} $::ALU_SAR}\
         {SPECIAL {err <= "1";}}\
        }\
      }\
}
}
# 3 Takte warten
NEW_STATE OP {
NOP
}
NEW_STATE OP {
# bei einer Division oder Modulo Rechnung muss zusaetzlich auf das ACK der ALU gewartet werden
IF_STATE {ir(29 downto 23)/="0000001" or ir(12 downto 12)/="1" or alu_data_in=std_logic_vector(to_unsigned(0,alu_data_in'length))}
}
NEW_STATE OP {
NOP
}


# SB rs1,rs2,imm
# SH rs1,rs2,imm
# SW rs1,rs2,imm
NEW_COMMAND STORE 01000
# ALU: R[0] := imm + rs1
NEW_STATE STORE {
ALU_LTK_REG [SIGN_EXTEND alu_data_out1 {ir(29 downto 23) & ir(9 downto 5)}] {ir(17 downto 13)} [ZERO alu_adr_out] $::ALU_ADD
}
# 3 Takte warten
NEW_STATE STORE {
NOP
}
NEW_STATE STORE {
NOP
}
NEW_STATE STORE {
NOP
}
# Daten von alu_data_in auf mmu_adr_out zwischenspeichern
# ALU: R[0] := rs2 + 0
NEW_STATE STORE {
SPECIAL {mmu_adr_out  <= alu_data_in;}
ALU_LTK_REG [ZERO alu_data_out1] {ir(22 downto 18)} [ZERO alu_adr_out] $::ALU_ADD
}
# 3 Takte warten
NEW_STATE STORE {
NOP
}
NEW_STATE STORE {
NOP
}
NEW_STATE STORE {
NOP
}
# MMU: alu_data_in passend zugeschnitten an zwischengespeicherte Adresse speichern
NEW_STATE STORE {
CASE {ir(12 downto 10)}\
 000 {SPECIAL {mmu_data_out <= std_logic_vector(resize(unsigned(alu_data_in(7 downto 0)),mmu_data_out'length)); mmu_com_out(2 downto 0) <= "100";}}\
 001 {SPECIAL {mmu_data_out <= std_logic_vector(resize(unsigned(alu_data_in(15 downto 0)),mmu_data_out'length)); mmu_com_out(2 downto 0) <= "101";}}\
 010 {SPECIAL {mmu_data_out <= alu_data_in; mmu_com_out(2 downto 0) <= "111";}}
SPECIAL {mmu_work_out <= '1';}
}
NEW_STATE STORE {
SPECIAL {mmu_work_out <= '0';}
}
# MMU: Naechsten Befehl holen
NEW_STATE STORE {
WAIT_FOR_MMU {FETCH_NEXT_COMMAND}
}
# warten
NEW_STATE STORE {
NOP
}
NEW_STATE STORE {
NOP
}


# LB rd,rs1,imm
# LH rd,rs1,imm
# LW rd,rs1,imm
# LBU rd,rs1,imm
# LHU rd,rs1,imm
NEW_COMMAND LOAD 00000
# ALU: R[0] := rs1 + imm
NEW_STATE LOAD {
ALU_LTK_REG [SIGN_EXTEND alu_data_out1 {ir(29 downto 18)}] {ir(17 downto 13)} [ZERO alu_adr_out] $::ALU_ADD
}
# 3 Takte warten
NEW_STATE LOAD {
NOP
}
NEW_STATE LOAD {
NOP
}
NEW_STATE LOAD {
NOP
}
# MMU: 32 Bit von Adresse alu_data_in lesen
NEW_STATE LOAD {
MMU_READ alu_data_in
}
NEW_STATE LOAD {
NOP
}
# ALU: R[rd] := passend zugeschnittene Daten 
# MMU: Naechsten Befehl holen
NEW_STATE LOAD {
WAIT_FOR_MMU {
CASE {ir(12 downto 10)}\
 000 {ALU_LTK_LTK [SIGN_EXTEND alu_data_out1 {mmu_data_in(7 downto 0)}] [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD}\
 001 {ALU_LTK_LTK [SIGN_EXTEND alu_data_out1 {mmu_data_in(15 downto 0)}] [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD}\
 010 {ALU_LTK_LTK mmu_data_in [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD}\
 100 {ALU_LTK_LTK [EXTEND alu_data_out1 {mmu_data_in(7 downto 0)}] [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD}\
 101 {ALU_LTK_LTK [EXTEND alu_data_out1 {mmu_data_in(15 downto 0)}] [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD}
FETCH_NEXT_COMMAND
}
}
# 3 Takte warten
NEW_STATE LOAD {
NOP
}
NEW_STATE LOAD {
NOP
}
NEW_STATE LOAD {
NOP
}

# RDCYCLE rd
# RDCYCLEH rd
# RDTIME rd
# RDTIMEH rd
# RDINSTRET rd
# RDINSTRETH rd
# SCALL
# SBREAK
NEW_COMMAND SYSTEM 11100
# RDCYCLE,RDCYCLEH,RDTIME,RDTIMEH,RDINSTRET,RDINSTRETH:
# ALU: R[rd] := counter + 0
# SCALL,SBREAK:
# ALU: R[0] = 0 + 0
NEW_STATE SYSTEM {
FETCH_NEXT_COMMAND
CASE {ir(29 downto 10)}\
 11000000000000000010 {ALU_LTK_LTK {cycle_ctr(31 downto 0)} [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD}\
 11001000000000000010 {ALU_LTK_LTK {cycle_ctr(63 downto 32)} [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD}\
 11000000000100000010 {ALU_LTK_LTK {time_ctr(31 downto 0)} [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD}\
 11001000000100000010 {ALU_LTK_LTK {time_ctr(63 downto 32)} [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD}\
 11000000001000000010 {ALU_LTK_LTK {instr_ctr(31 downto 0)} [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD}\
 11001000001000000010 {ALU_LTK_LTK {instr_ctr(63 downto 32)} [ZERO alu_data_out2] {ir(9 downto 5)} $::ALU_ADD}\
 00000000000000000000 {ALU_LTK_LTK [ZERO alu_data_out1] [ZERO alu_data_out2] [ZERO alu_adr_out] $::ALU_ADD}\
 00000000000000000001 {ALU_LTK_LTK [ZERO alu_data_out1] [ZERO alu_data_out2] [ZERO alu_adr_out] $::ALU_ADD}
}
# 3 Takte warten
NEW_STATE SYSTEM {
NOP
}
NEW_STATE SYSTEM {
NOP
}
NEW_STATE SYSTEM {
NOP
}


# FENCE
# FENCE.I
NEW_COMMAND MISC-MEM 00011
# ALU: R[0] := 0 + 0
NEW_STATE MISC-MEM {
 FETCH_NEXT_COMMAND
 CHECK {(ir(29 downto 26) /= "0000" or ir(17 downto 5) /= "0000000000000") and ir(29 downto 5) /= "0000000000000000000100000"}
 ALU_LTK_LTK [ZERO alu_data_out1] [ZERO alu_data_out2] [ZERO alu_adr_out] $::ALU_ADD
}
# 3 Takte warten
NEW_STATE MISC-MEM {
NOP
}
NEW_STATE MISC-MEM {
NOP
}
NEW_STATE MISC-MEM {
NOP
}

ARCHITECTURE CU_1

