// Seed: 859037727
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output wor id_2,
    input wand id_3,
    output supply1 id_4,
    output wand id_5
);
  wire id_7;
  wire id_8;
  module_0(
      id_8, id_7, id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(*) begin
    id_4 <= id_3;
    assign id_3 = 1'h0 - id_2;
    disable id_5;
  end
  module_0(
      id_2, id_1, id_1
  );
endmodule
