vendor_name = ModelSim
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/alu.sv
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/adder.sv
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/multiplier.sv
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/alu_tb.sv
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/substractor.sv
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/full_adder.sv
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/top.sv
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/bin_to_7seg.sv
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/operation_selector.sv
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/partial_multiplier.sv
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/db/lpm_divide_1am.tdf
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/db/sign_div_unsign_7kh.tdf
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/db/alt_u_div_kse.tdf
source_file = 1, C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_2/TDD_P1/db/lpm_divide_42m.tdf
design_name = top
instance = comp, \seg1[0]~output , seg1[0]~output, top, 1
instance = comp, \seg1[1]~output , seg1[1]~output, top, 1
instance = comp, \seg1[2]~output , seg1[2]~output, top, 1
instance = comp, \seg1[3]~output , seg1[3]~output, top, 1
instance = comp, \seg1[4]~output , seg1[4]~output, top, 1
instance = comp, \seg1[5]~output , seg1[5]~output, top, 1
instance = comp, \seg1[6]~output , seg1[6]~output, top, 1
instance = comp, \N_led~output , N_led~output, top, 1
instance = comp, \Z_led~output , Z_led~output, top, 1
instance = comp, \C_led~output , C_led~output, top, 1
instance = comp, \V_led~output , V_led~output, top, 1
instance = comp, \key[0]~input , key[0]~input, top, 1
instance = comp, \key[2]~input , key[2]~input, top, 1
instance = comp, \key[1]~input , key[1]~input, top, 1
instance = comp, \key[3]~input , key[3]~input, top, 1
instance = comp, \op_selector|WideOr1~0 , op_selector|WideOr1~0, top, 1
instance = comp, \sw[7]~input , sw[7]~input, top, 1
instance = comp, \sw[6]~input , sw[6]~input, top, 1
instance = comp, \sw[3]~input , sw[3]~input, top, 1
instance = comp, \sw[4]~input , sw[4]~input, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 , my_alu|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 , my_alu|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5, top, 1
instance = comp, \sw[5]~input , sw[5]~input, top, 1
instance = comp, \my_alu|Equal0~0 , my_alu|Equal0~0, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|selnose[0] , my_alu|Mod0|auto_generated|divider|divider|selnose[0], top, 1
instance = comp, \sw[2]~input , sw[2]~input, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5 , my_alu|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9 , my_alu|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 , my_alu|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|selnose[5] , my_alu|Mod0|auto_generated|divider|divider|selnose[5], top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|StageOut[0]~5 , my_alu|Mod0|auto_generated|divider|divider|StageOut[0]~5, top, 1
instance = comp, \sw[1]~input , sw[1]~input, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5 , my_alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 , my_alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13 , my_alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 , my_alu|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|selnose[10] , my_alu|Mod0|auto_generated|divider|divider|selnose[10], top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|StageOut[5]~4 , my_alu|Mod0|auto_generated|divider|divider|StageOut[5]~4, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|StageOut[5]~6 , my_alu|Mod0|auto_generated|divider|divider|StageOut[5]~6, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|StageOut[4]~2 , my_alu|Mod0|auto_generated|divider|divider|StageOut[4]~2, top, 1
instance = comp, \sw[0]~input , sw[0]~input, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|op_4~22 , my_alu|Mod0|auto_generated|divider|divider|op_4~22, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|op_4~5 , my_alu|Mod0|auto_generated|divider|divider|op_4~5, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|op_4~9 , my_alu|Mod0|auto_generated|divider|divider|op_4~9, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|op_4~13 , my_alu|Mod0|auto_generated|divider|divider|op_4~13, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|op_4~17 , my_alu|Mod0|auto_generated|divider|divider|op_4~17, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|op_4~1 , my_alu|Mod0|auto_generated|divider|divider|op_4~1, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|StageOut[13]~1 , my_alu|Mod0|auto_generated|divider|divider|StageOut[13]~1, top, 1
instance = comp, \op_selector|WideOr2~0 , op_selector|WideOr2~0, top, 1
instance = comp, \my_alu|Equal0~1 , my_alu|Equal0~1, top, 1
instance = comp, \my_alu|Mux2~1 , my_alu|Mux2~1, top, 1
instance = comp, \op_selector|WideOr0~0 , op_selector|WideOr0~0, top, 1
instance = comp, \op_selector|opcode[3]~0 , op_selector|opcode[3]~0, top, 1
instance = comp, \my_alu|Mux2~4 , my_alu|Mux2~4, top, 1
instance = comp, \my_alu|sub_unit|subtract_add|adder_block[1].fa|sum[0] , my_alu|sub_unit|subtract_add|adder_block[1].fa|sum[0], top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 , my_alu|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 , my_alu|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|selnose[0] , my_alu|Div0|auto_generated|divider|divider|selnose[0], top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 , my_alu|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 , my_alu|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 , my_alu|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|selnose[5] , my_alu|Div0|auto_generated|divider|divider|selnose[5], top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|StageOut[0]~1 , my_alu|Div0|auto_generated|divider|divider|StageOut[0]~1, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 , my_alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 , my_alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 , my_alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 , my_alu|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1, top, 1
instance = comp, \my_alu|quotient[1]~0 , my_alu|quotient[1]~0, top, 1
instance = comp, \my_alu|mul_unit|Add0~1 , my_alu|mul_unit|Add0~1, top, 1
instance = comp, \my_alu|mul_unit|partial_multipliers[0].pm|result[0]~0 , my_alu|mul_unit|partial_multipliers[0].pm|result[0]~0, top, 1
instance = comp, \my_alu|add_unit|adder_block[1].fa|sum[0] , my_alu|add_unit|adder_block[1].fa|sum[0], top, 1
instance = comp, \my_alu|Mux2~2 , my_alu|Mux2~2, top, 1
instance = comp, \my_alu|Mux2~3 , my_alu|Mux2~3, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|StageOut[5]~0 , my_alu|Div0|auto_generated|divider|divider|StageOut[5]~0, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|selnose[10] , my_alu|Div0|auto_generated|divider|divider|selnose[10], top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|StageOut[5]~2 , my_alu|Div0|auto_generated|divider|divider|StageOut[5]~2, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|StageOut[4]~3 , my_alu|Div0|auto_generated|divider|divider|StageOut[4]~3, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|op_4~22 , my_alu|Div0|auto_generated|divider|divider|op_4~22, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|op_4~18 , my_alu|Div0|auto_generated|divider|divider|op_4~18, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|op_4~14 , my_alu|Div0|auto_generated|divider|divider|op_4~14, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|op_4~10 , my_alu|Div0|auto_generated|divider|divider|op_4~10, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|op_4~6 , my_alu|Div0|auto_generated|divider|divider|op_4~6, top, 1
instance = comp, \my_alu|Div0|auto_generated|divider|divider|op_4~1 , my_alu|Div0|auto_generated|divider|divider|op_4~1, top, 1
instance = comp, \my_alu|Mux3~1 , my_alu|Mux3~1, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|StageOut[12]~0 , my_alu|Mod0|auto_generated|divider|divider|StageOut[12]~0, top, 1
instance = comp, \my_alu|Mux3~0 , my_alu|Mux3~0, top, 1
instance = comp, \my_alu|Mux2~0 , my_alu|Mux2~0, top, 1
instance = comp, \my_alu|ShiftRight0~0 , my_alu|ShiftRight0~0, top, 1
instance = comp, \my_alu|ShiftLeft0~0 , my_alu|ShiftLeft0~0, top, 1
instance = comp, \my_alu|Mux3~2 , my_alu|Mux3~2, top, 1
instance = comp, \my_alu|Mux3~3 , my_alu|Mux3~3, top, 1
instance = comp, \my_alu|Mux1~1 , my_alu|Mux1~1, top, 1
instance = comp, \my_alu|Mux1~3 , my_alu|Mux1~3, top, 1
instance = comp, \my_alu|sub_unit|subtract_add|adder_block[1].fa|cout[0] , my_alu|sub_unit|subtract_add|adder_block[1].fa|cout[0], top, 1
instance = comp, \my_alu|sub_unit|subtract_add|adder_block[2].fa|sum[0] , my_alu|sub_unit|subtract_add|adder_block[2].fa|sum[0], top, 1
instance = comp, \my_alu|mul_unit|Add0~5 , my_alu|mul_unit|Add0~5, top, 1
instance = comp, \my_alu|mul_unit|Add0~8 , my_alu|mul_unit|Add0~8, top, 1
instance = comp, \my_alu|add_unit|adder_block[2].fa|sum[0] , my_alu|add_unit|adder_block[2].fa|sum[0], top, 1
instance = comp, \my_alu|Mux1~7 , my_alu|Mux1~7, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|StageOut[14]~3 , my_alu|Mod0|auto_generated|divider|divider|StageOut[14]~3, top, 1
instance = comp, \my_alu|Mux1~0 , my_alu|Mux1~0, top, 1
instance = comp, \my_alu|Mux1~2 , my_alu|Mux1~2, top, 1
instance = comp, \my_alu|ShiftLeft0~1 , my_alu|ShiftLeft0~1, top, 1
instance = comp, \my_alu|Mux0~1 , my_alu|Mux0~1, top, 1
instance = comp, \my_alu|mul_unit|Add0~10 , my_alu|mul_unit|Add0~10, top, 1
instance = comp, \my_alu|mul_unit|Add0~13 , my_alu|mul_unit|Add0~13, top, 1
instance = comp, \my_alu|sub_unit|subtract_add|adder_block[2].fa|cout[0] , my_alu|sub_unit|subtract_add|adder_block[2].fa|cout[0], top, 1
instance = comp, \my_alu|sub_unit|subtract_add|adder_block[3].fa|sum[0] , my_alu|sub_unit|subtract_add|adder_block[3].fa|sum[0], top, 1
instance = comp, \my_alu|add_unit|adder_block[2].fa|cout[0] , my_alu|add_unit|adder_block[2].fa|cout[0], top, 1
instance = comp, \my_alu|add_unit|adder_block[3].fa|sum[0] , my_alu|add_unit|adder_block[3].fa|sum[0], top, 1
instance = comp, \my_alu|Mux0~3 , my_alu|Mux0~3, top, 1
instance = comp, \my_alu|Mod0|auto_generated|divider|divider|StageOut[15]~7 , my_alu|Mod0|auto_generated|divider|divider|StageOut[15]~7, top, 1
instance = comp, \my_alu|Mux0~0 , my_alu|Mux0~0, top, 1
instance = comp, \my_alu|Mux0~2 , my_alu|Mux0~2, top, 1
instance = comp, \result_to_7seg|WideOr6~0 , result_to_7seg|WideOr6~0, top, 1
instance = comp, \result_to_7seg|WideOr5~0 , result_to_7seg|WideOr5~0, top, 1
instance = comp, \result_to_7seg|WideOr4~0 , result_to_7seg|WideOr4~0, top, 1
instance = comp, \result_to_7seg|WideOr3~0 , result_to_7seg|WideOr3~0, top, 1
instance = comp, \result_to_7seg|WideOr2~0 , result_to_7seg|WideOr2~0, top, 1
instance = comp, \result_to_7seg|WideOr1~0 , result_to_7seg|WideOr1~0, top, 1
instance = comp, \result_to_7seg|WideOr0~0 , result_to_7seg|WideOr0~0, top, 1
instance = comp, \my_alu|Equal1~0 , my_alu|Equal1~0, top, 1
instance = comp, \my_alu|C~0 , my_alu|C~0, top, 1
instance = comp, \my_alu|Equal2~0 , my_alu|Equal2~0, top, 1
instance = comp, \my_alu|C~1 , my_alu|C~1, top, 1
instance = comp, \my_alu|V~0 , my_alu|V~0, top, 1
instance = comp, \my_alu|V~1 , my_alu|V~1, top, 1
instance = comp, \sw[8]~input , sw[8]~input, top, 1
instance = comp, \sw[9]~input , sw[9]~input, top, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, top, 1
