DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "26.1"
appVersion "2018.1 (Build 12)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 103,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 91,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "chipAddr"
t "unsigned"
b "(dataBitNb-3-1 DOWNTO 0)"
o 1
suid 89,0
)
)
uid 980,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 90,0
)
)
uid 982,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-2-1 DOWNTO 0)"
o 3
suid 91,0
)
)
uid 984,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-2-1 DOWNTO 0)"
o 4
suid 92,0
)
)
uid 986,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "dataValid"
t "std_ulogic"
o 5
suid 93,0
)
)
uid 988,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "isSelected"
t "std_ulogic"
o 6
suid 94,0
)
)
uid 990,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "registerAddr"
t "unsigned"
b "(dataBitNb-2-1 DOWNTO 0)"
o 7
suid 95,0
)
)
uid 992,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 96,0
)
)
uid 994,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
suid 97,0
)
)
uid 996,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 10
suid 98,0
)
)
uid 998,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rxRd"
t "std_ulogic"
o 11
suid 99,0
)
)
uid 1000,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 17
suid 100,0
)
)
uid 1002,0
)
*26 (LogPort
port (LogicalPort
decl (Decl
n "txFull"
t "std_ulogic"
o 18
suid 101,0
)
)
uid 1004,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "txWr"
t "std_ulogic"
o 19
suid 102,0
)
)
uid 1006,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "writeData"
t "std_ulogic"
o 20
suid 103,0
)
)
uid 1008,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 104,0
optionalChildren [
*29 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *30 (MRCItem
litem &1
pos 13
dimension 20
)
uid 106,0
optionalChildren [
*31 (MRCItem
litem &2
pos 0
dimension 20
uid 107,0
)
*32 (MRCItem
litem &3
pos 1
dimension 23
uid 108,0
)
*33 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 109,0
)
*34 (MRCItem
litem &14
pos 0
dimension 20
uid 981,0
)
*35 (MRCItem
litem &15
pos 1
dimension 20
uid 983,0
)
*36 (MRCItem
litem &16
pos 2
dimension 20
uid 985,0
)
*37 (MRCItem
litem &17
pos 3
dimension 20
uid 987,0
)
*38 (MRCItem
litem &18
pos 4
dimension 20
uid 989,0
)
*39 (MRCItem
litem &19
pos 5
dimension 20
uid 991,0
)
*40 (MRCItem
litem &20
pos 6
dimension 20
uid 993,0
)
*41 (MRCItem
litem &21
pos 7
dimension 20
uid 995,0
)
*42 (MRCItem
litem &22
pos 8
dimension 20
uid 997,0
)
*43 (MRCItem
litem &23
pos 9
dimension 20
uid 999,0
)
*44 (MRCItem
litem &24
pos 10
dimension 20
uid 1001,0
)
*45 (MRCItem
litem &25
pos 11
dimension 20
uid 1003,0
)
*46 (MRCItem
litem &26
pos 12
dimension 20
uid 1005,0
)
*47 (MRCItem
litem &27
pos 13
dimension 20
uid 1007,0
)
*48 (MRCItem
litem &28
pos 14
dimension 20
uid 1009,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 110,0
optionalChildren [
*49 (MRCItem
litem &5
pos 0
dimension 20
uid 111,0
)
*50 (MRCItem
litem &7
pos 1
dimension 50
uid 112,0
)
*51 (MRCItem
litem &8
pos 2
dimension 100
uid 113,0
)
*52 (MRCItem
litem &9
pos 3
dimension 50
uid 114,0
)
*53 (MRCItem
litem &10
pos 4
dimension 100
uid 115,0
)
*54 (MRCItem
litem &11
pos 5
dimension 100
uid 116,0
)
*55 (MRCItem
litem &12
pos 6
dimension 50
uid 117,0
)
*56 (MRCItem
litem &13
pos 7
dimension 80
uid 118,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 105,0
vaOverrides [
]
)
]
)
uid 90,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *57 (LEmptyRow
)
uid 120,0
optionalChildren [
*58 (RefLabelRowHdr
)
*59 (TitleRowHdr
)
*60 (FilterRowHdr
)
*61 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*62 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*63 (GroupColHdr
tm "GroupColHdrMgr"
)
*64 (NameColHdr
tm "GenericNameColHdrMgr"
)
*65 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*66 (InitColHdr
tm "GenericValueColHdrMgr"
)
*67 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*68 (EolColHdr
tm "GenericEolColHdrMgr"
)
*69 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value "66.0E6"
)
uid 362,0
)
*70 (LogGeneric
generic (GiElement
name "i2cFrequency"
type "real"
value "3.0E6"
)
uid 364,0
)
*71 (LogGeneric
generic (GiElement
name "dataBitNb"
type "positive"
value "10"
)
uid 366,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 132,0
optionalChildren [
*72 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *73 (MRCItem
litem &57
pos 3
dimension 20
)
uid 134,0
optionalChildren [
*74 (MRCItem
litem &58
pos 0
dimension 20
uid 135,0
)
*75 (MRCItem
litem &59
pos 1
dimension 23
uid 136,0
)
*76 (MRCItem
litem &60
pos 2
hidden 1
dimension 20
uid 137,0
)
*77 (MRCItem
litem &69
pos 0
dimension 20
uid 363,0
)
*78 (MRCItem
litem &70
pos 1
dimension 20
uid 365,0
)
*79 (MRCItem
litem &71
pos 2
dimension 20
uid 367,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 138,0
optionalChildren [
*80 (MRCItem
litem &61
pos 0
dimension 20
uid 139,0
)
*81 (MRCItem
litem &63
pos 1
dimension 50
uid 140,0
)
*82 (MRCItem
litem &64
pos 2
dimension 100
uid 141,0
)
*83 (MRCItem
litem &65
pos 3
dimension 100
uid 142,0
)
*84 (MRCItem
litem &66
pos 4
dimension 50
uid 143,0
)
*85 (MRCItem
litem &67
pos 5
dimension 50
uid 144,0
)
*86 (MRCItem
litem &68
pos 6
dimension 80
uid 145,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 133,0
vaOverrides [
]
)
]
)
uid 119,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds/i2c@transceiver_tester/interface.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds/i2c@transceiver_tester/interface.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds/i2c@transceiver_tester"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds/i2cTransceiver_tester"
)
(vvPair
variable "date"
value "08/28/19"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "i2cTransceiver_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "08/28/19"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphelia"
)
(vvPair
variable "graphical_source_time"
value "13:37:35"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphelia"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "I2C_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libs/I2C_test/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "i2cTransceiver_tester"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds/i2c@transceiver_tester/interface"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds/i2cTransceiver_tester/interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "13:37:35"
)
(vvPair
variable "unit"
value "i2cTransceiver_tester"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 89,0
optionalChildren [
*87 (SymbolBody
uid 8,0
optionalChildren [
*88 (CptPort
uid 905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 906,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113625,5250,114375,6000"
)
tg (CPTG
uid 907,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 908,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "113550,7000,114450,11000"
st "chipAddr"
ju 2
blo "114250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 909,0
va (VaSet
font "courier,8,0"
)
xt "44000,2000,73000,2900"
st "chipAddr     : IN     unsigned (dataBitNb-3-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "chipAddr"
t "unsigned"
b "(dataBitNb-3-1 DOWNTO 0)"
o 1
suid 89,0
)
)
)
*89 (CptPort
uid 910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 911,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37625,5250,38375,6000"
)
tg (CPTG
uid 912,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 913,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "37550,7000,38450,9500"
st "clock"
ju 2
blo "38250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 914,0
va (VaSet
font "courier,8,0"
)
xt "44000,9200,62000,10100"
st "clock        : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 90,0
)
)
)
*90 (CptPort
uid 915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 916,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107625,5250,108375,6000"
)
tg (CPTG
uid 917,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 918,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "107550,7000,108450,10000"
st "dataIn"
ju 2
blo "108250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 919,0
va (VaSet
font "courier,8,0"
)
xt "44000,2900,77500,3800"
st "dataIn       : IN     std_ulogic_vector (dataBitNb-2-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-2-1 DOWNTO 0)"
o 3
suid 91,0
)
)
)
*91 (CptPort
uid 920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 921,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101625,5250,102375,6000"
)
tg (CPTG
uid 922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 923,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "101550,7000,102450,10500"
st "dataOut"
ju 2
blo "102250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 924,0
va (VaSet
font "courier,8,0"
)
xt "44000,10100,77500,11000"
st "dataOut      : OUT    std_ulogic_vector (dataBitNb-2-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-2-1 DOWNTO 0)"
o 4
suid 92,0
)
)
)
*92 (CptPort
uid 925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 926,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103625,5250,104375,6000"
)
tg (CPTG
uid 927,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 928,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "103550,7000,104450,11500"
st "dataValid"
ju 2
blo "104250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 929,0
va (VaSet
font "courier,8,0"
)
xt "44000,3800,62000,4700"
st "dataValid    : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "dataValid"
t "std_ulogic"
o 5
suid 93,0
)
)
)
*93 (CptPort
uid 930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 931,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111625,5250,112375,6000"
)
tg (CPTG
uid 932,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 933,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "111550,7000,112450,12500"
st "isSelected"
ju 2
blo "112250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 934,0
va (VaSet
font "courier,8,0"
)
xt "44000,11000,62000,11900"
st "isSelected   : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "isSelected"
t "std_ulogic"
o 6
suid 94,0
)
)
)
*94 (CptPort
uid 935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 936,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109625,5250,110375,6000"
)
tg (CPTG
uid 937,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 938,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "109550,7000,110450,13500"
st "registerAddr"
ju 2
blo "110250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 939,0
va (VaSet
font "courier,8,0"
)
xt "44000,4700,73000,5600"
st "registerAddr : IN     unsigned (dataBitNb-2-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "registerAddr"
t "unsigned"
b "(dataBitNb-2-1 DOWNTO 0)"
o 7
suid 95,0
)
)
)
*95 (CptPort
uid 940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 941,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39625,5250,40375,6000"
)
tg (CPTG
uid 942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 943,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "39550,7000,40450,9500"
st "reset"
ju 2
blo "40250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 944,0
va (VaSet
font "courier,8,0"
)
xt "44000,11900,62000,12800"
st "reset        : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 96,0
)
)
)
*96 (CptPort
uid 945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 946,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 947,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 948,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "30550,7000,31450,10000"
st "rxData"
ju 2
blo "31250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 949,0
va (VaSet
font "courier,8,0"
)
xt "44000,5600,76500,6500"
st "rxData       : IN     std_ulogic_vector (dataBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
suid 97,0
)
)
)
*97 (CptPort
uid 950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 951,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,5250,33375,6000"
)
tg (CPTG
uid 952,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 953,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "32550,7000,33450,10500"
st "rxEmpty"
ju 2
blo "33250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 954,0
va (VaSet
font "courier,8,0"
)
xt "44000,6500,62000,7400"
st "rxEmpty      : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 10
suid 98,0
)
)
)
*98 (CptPort
uid 955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 956,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,5250,35375,6000"
)
tg (CPTG
uid 957,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 958,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "34550,7000,35450,9000"
st "rxRd"
ju 2
blo "35250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 959,0
va (VaSet
font "courier,8,0"
)
xt "44000,12800,62000,13700"
st "rxRd         : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rxRd"
t "std_ulogic"
o 11
suid 99,0
)
)
)
*99 (CptPort
uid 960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 961,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 962,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 963,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "22550,7000,23450,10000"
st "txData"
ju 2
blo "23250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 964,0
va (VaSet
font "courier,8,0"
)
xt "44000,13700,76500,14600"
st "txData       : OUT    std_ulogic_vector (dataBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 17
suid 100,0
)
)
)
*100 (CptPort
uid 965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 966,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 967,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 968,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "24550,7000,25450,10000"
st "txFull"
ju 2
blo "25250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 969,0
va (VaSet
font "courier,8,0"
)
xt "44000,7400,62000,8300"
st "txFull       : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "txFull"
t "std_ulogic"
o 18
suid 101,0
)
)
)
*101 (CptPort
uid 970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 971,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 972,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 973,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "26550,7000,27450,9000"
st "txWr"
ju 2
blo "27250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 974,0
va (VaSet
font "courier,8,0"
)
xt "44000,14600,61000,15500"
st "txWr         : OUT    std_ulogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "txWr"
t "std_ulogic"
o 19
suid 102,0
)
)
)
*102 (CptPort
uid 975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 976,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105625,5250,106375,6000"
)
tg (CPTG
uid 977,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 978,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "105550,7000,106450,11500"
st "writeData"
ju 2
blo "106250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 979,0
va (VaSet
font "courier,8,0"
)
xt "44000,8300,62000,9200"
st "writeData    : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "writeData"
t "std_ulogic"
o 20
suid 103,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,122000,14000"
)
oxt "15000,6000,106000,14000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
)
xt "61900,9000,66700,10000"
st "I2C_test"
blo "61900,9800"
)
second (Text
uid 12,0
va (VaSet
)
xt "61900,10000,75100,11000"
st "i2cTransceiver_tester"
blo "61900,10800"
)
)
gi *103 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "courier,8,0"
)
xt "45500,6000,62000,10500"
st "Generic Declarations

clockFrequency real     66.0E6  
i2cFrequency   real     3.0E6   
dataBitNb      positive 10      "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "66.0E6"
)
(GiElement
name "i2cFrequency"
type "real"
value "3.0E6"
)
(GiElement
name "dataBitNb"
type "positive"
value "10"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *104 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
uid 17,0
va (VaSet
font "courier,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*106 (MLText
uid 18,0
va (VaSet
font "courier,8,0"
)
xt "0,1000,15500,3700"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "352,57,1368,747"
viewArea "-500,-500,71230,48820"
cachedDiagramExtent "0,0,118000,16000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,5200,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "I2C_test"
entityName "i2cTransceiver_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,31000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "20350,14800,25650,16000"
st "<library>"
blo "20350,15800"
)
second (Text
va (VaSet
)
xt "20350,16000,24250,17200"
st "<cell>"
blo "20350,17000"
)
)
gi *107 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,12000,10500,12900"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
)
portVis (PortSigDisplay
sTC 0
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,1500,1650"
st "In0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,3500,1650"
st "Buffer0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *108 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "42000,0,49000,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "42000,1000,45400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
xt "42000,15500,44500,16400"
st "User:"
blo "42000,16200"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "42000,0,49600,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "courier,8,0"
)
xt "44000,16400,44000,16400"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1009,0
activeModelName "Symbol:GEN"
)
