$date
	Mon Oct 28 16:59:20 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladder_tb $end
$var wire 4 ! S [3:0] $end
$var reg 2 " A [1:0] $end
$var reg 2 # B [1:0] $end
$scope module uut $end
$var wire 2 $ a [1:0] $end
$var wire 2 % b [1:0] $end
$var wire 4 & s [3:0] $end
$var wire 1 ' faco $end
$scope module s00 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * ci $end
$var wire 1 ' co $end
$var wire 1 + s $end
$upscope $end
$scope module s01 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 ' ci $end
$var wire 1 . co $end
$var wire 1 / s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
0,
1+
0*
0)
1(
0'
b10 &
b10 %
b1 $
b10 #
b1 "
b10 !
$end
#20000
