Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date             : Sun Jun 29 22:49:50 2025
| Host             : DESKTOP-00GQMPA running 64-bit major release  (build 9200)
| Command          : report_power -file polytop_RE_power_routed.rpt -pb polytop_RE_power_summary_routed.pb -rpx polytop_RE_power_routed.rpx
| Design           : polytop_RE
| Device           : xczu15eg-ffvb1156-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.249        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.505        |
| Device Static (W)        | 0.743        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 97.8         |
| Junction Temperature (C) | 27.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.054 |        3 |       --- |             --- |
| CLB Logic      |     0.431 |    28274 |       --- |             --- |
|   LUT as Logic |     0.419 |    20567 |    341280 |            6.03 |
|   CARRY8       |     0.007 |      352 |     42660 |            0.83 |
|   Register     |     0.004 |     2539 |    682560 |            0.37 |
|   Others       |     0.000 |      669 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |     2563 |    341280 |            0.75 |
| Signals        |     0.842 |    22057 |       --- |             --- |
| Block RAM      |     0.131 |       18 |       744 |            2.42 |
| DSPs           |     0.047 |       16 |      3528 |            0.45 |
| I/O            |    <0.001 |        8 |       328 |            2.44 |
| Static Power   |     0.743 |          |           |                 |
| Total          |     2.249 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.900 |     1.894 |       1.653 |      0.240 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.900 |     0.037 |       0.000 |      0.037 |       NA    | Unspecified | NA         |
| Vccbram         |       0.900 |     0.022 |       0.019 |      0.004 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.225 |       0.000 |      0.225 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.033 |       0.000 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.900 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             4.3 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| polytop_RE                        |     1.505 |
|   dmux                            |     0.238 |
|     unpack_RBFU_in[0].dff_inst    |     0.004 |
|     unpack_RBFU_in[10].dff_inst   |     0.021 |
|     unpack_RBFU_in[11].dff_inst   |     0.004 |
|     unpack_RBFU_in[12].dff_inst   |     0.007 |
|     unpack_RBFU_in[13].dff_inst   |     0.003 |
|     unpack_RBFU_in[14].dff_inst   |     0.002 |
|     unpack_RBFU_in[15].dff_inst   |     0.014 |
|     unpack_RBFU_in[16].dff_inst   |     0.002 |
|     unpack_RBFU_in[17].dff_inst   |     0.018 |
|     unpack_RBFU_in[18].dff_inst   |     0.006 |
|     unpack_RBFU_in[19].dff_inst   |     0.006 |
|     unpack_RBFU_in[1].dff_inst    |     0.003 |
|     unpack_RBFU_in[20].dff_inst   |     0.006 |
|     unpack_RBFU_in[21].dff_inst   |     0.007 |
|     unpack_RBFU_in[22].dff_inst   |     0.004 |
|     unpack_RBFU_in[23].dff_inst   |     0.007 |
|     unpack_RBFU_in[24].dff_inst   |     0.005 |
|     unpack_RBFU_in[25].dff_inst   |     0.005 |
|     unpack_RBFU_in[26].dff_inst   |     0.017 |
|     unpack_RBFU_in[27].dff_inst   |     0.004 |
|     unpack_RBFU_in[28].dff_inst   |     0.009 |
|     unpack_RBFU_in[29].dff_inst   |     0.027 |
|     unpack_RBFU_in[2].dff_inst    |     0.007 |
|     unpack_RBFU_in[30].dff_inst   |     0.005 |
|     unpack_RBFU_in[31].dff_inst   |     0.004 |
|     unpack_RBFU_in[3].dff_inst    |     0.003 |
|     unpack_RBFU_in[4].dff_inst    |     0.006 |
|     unpack_RBFU_in[5].dff_inst    |     0.004 |
|     unpack_RBFU_in[6].dff_inst    |     0.006 |
|     unpack_RBFU_in[7].dff_inst    |     0.005 |
|     unpack_RBFU_in[8].dff_inst    |     0.012 |
|     unpack_RBFU_in[9].dff_inst    |     0.004 |
|   fsm_inst                        |     0.001 |
|   gen_addr_gen[0].memory_map_inst |     0.003 |
|   gen_addr_gen[1].memory_map_inst |     0.004 |
|   gen_addr_gen[2].memory_map_inst |     0.004 |
|     BI_ie1_inst                   |     0.001 |
|   gen_addr_gen[3].memory_map_inst |     0.004 |
|   gen_addr_gen[4].memory_map_inst |     0.004 |
|   gen_addr_gen[5].memory_map_inst |     0.004 |
|   gen_addr_gen[6].memory_map_inst |     0.005 |
|   gen_addr_gen[7].memory_map_inst |     0.004 |
|   gen_dff[0].bank_inst            |     0.008 |
|   gen_dff[10].bank_inst           |     0.010 |
|   gen_dff[11].bank_inst           |     0.010 |
|   gen_dff[12].bank_inst           |     0.010 |
|   gen_dff[13].bank_inst           |     0.010 |
|   gen_dff[14].bank_inst           |     0.011 |
|   gen_dff[15].bank_inst           |     0.011 |
|   gen_dff[16].bank_inst           |     0.010 |
|   gen_dff[17].bank_inst           |     0.010 |
|   gen_dff[18].bank_inst           |     0.010 |
|   gen_dff[19].bank_inst           |     0.010 |
|   gen_dff[1].bank_inst            |     0.008 |
|   gen_dff[20].bank_inst           |     0.009 |
|   gen_dff[21].bank_inst           |     0.009 |
|   gen_dff[22].bank_inst           |     0.010 |
|   gen_dff[23].bank_inst           |     0.010 |
|   gen_dff[24].bank_inst           |     0.009 |
|   gen_dff[25].bank_inst           |     0.010 |
|   gen_dff[26].bank_inst           |     0.010 |
|   gen_dff[27].bank_inst           |     0.010 |
|   gen_dff[28].bank_inst           |     0.010 |
|   gen_dff[29].bank_inst           |     0.010 |
|   gen_dff[2].bank_inst            |     0.008 |
|   gen_dff[30].bank_inst           |     0.010 |
|   gen_dff[31].bank_inst           |     0.011 |
|   gen_dff[3].bank_inst            |     0.009 |
|   gen_dff[4].bank_inst            |     0.008 |
|   gen_dff[5].bank_inst            |     0.008 |
|   gen_dff[6].bank_inst            |     0.009 |
|   gen_dff[7].bank_inst            |     0.009 |
|   gen_dff[8].bank_inst            |     0.009 |
|   gen_dff[9].bank_inst            |     0.009 |
|   gen_rbfu[0].u_RBFU              |     0.075 |
|     REBFU_O0_shfit                |     0.012 |
|     REBFU_O1_shfit                |     0.008 |
|     u_Div11                       |     0.002 |
|     u_MA0                         |     0.001 |
|     u_MA1                         |     0.002 |
|     u_MS0                         |     0.002 |
|     u_MS1                         |     0.002 |
|     u_MS10                        |     0.007 |
|     u_Modmul0                     |     0.019 |
|       u_bitmod_wocsa3             |     0.010 |
|       u_intmul                    |     0.010 |
|     u_Modmul1                     |     0.020 |
|       u_bitmod_wocsa3             |     0.010 |
|       u_intmul                    |     0.009 |
|   gen_rbfu[1].u_RBFU              |     0.074 |
|     REBFU_O0_shfit                |     0.012 |
|     REBFU_O1_shfit                |     0.008 |
|     u_Div11                       |     0.001 |
|     u_MA0                         |     0.001 |
|     u_MA1                         |     0.001 |
|     u_MS0                         |     0.001 |
|     u_MS1                         |     0.001 |
|     u_MS10                        |     0.007 |
|     u_Modmul0                     |     0.019 |
|       u_bitmod_wocsa3             |     0.010 |
|       u_intmul                    |     0.010 |
|     u_Modmul1                     |     0.019 |
|       u_bitmod_wocsa3             |     0.010 |
|       u_intmul                    |     0.009 |
|   gen_rbfu[2].u_RBFU              |     0.076 |
|     REBFU_O0_shfit                |     0.012 |
|     REBFU_O1_shfit                |     0.008 |
|     u_Div11                       |     0.002 |
|     u_MA0                         |     0.001 |
|     u_MA1                         |     0.002 |
|     u_MS0                         |     0.002 |
|     u_MS1                         |     0.001 |
|     u_MS10                        |     0.008 |
|     u_Modmul0                     |     0.019 |
|       u_bitmod_wocsa3             |     0.011 |
|       u_intmul                    |     0.009 |
|     u_Modmul1                     |     0.020 |
|       u_bitmod_wocsa3             |     0.012 |
|       u_intmul                    |     0.008 |
|   gen_rbfu[3].u_RBFU              |     0.069 |
|     REBFU_O0_shfit                |     0.011 |
|     REBFU_O1_shfit                |     0.007 |
|     u_Div11                       |     0.001 |
|     u_MA0                         |     0.001 |
|     u_MA1                         |     0.001 |
|     u_MS0                         |     0.002 |
|     u_MS1                         |     0.001 |
|     u_MS10                        |     0.007 |
|     u_Modmul0                     |     0.019 |
|       u_bitmod_wocsa3             |     0.010 |
|       u_intmul                    |     0.008 |
|     u_Modmul1                     |     0.018 |
|       u_bitmod_wocsa3             |     0.010 |
|       u_intmul                    |     0.008 |
|   gen_rbfu[4].u_RBFU              |     0.074 |
|     REBFU_O0_shfit                |     0.011 |
|     REBFU_O1_shfit                |     0.007 |
|     u_Div11                       |     0.001 |
|     u_MA0                         |     0.001 |
|     u_MA1                         |     0.002 |
|     u_MS0                         |     0.002 |
|     u_MS1                         |     0.001 |
|     u_MS10                        |     0.007 |
|     u_Modmul0                     |     0.020 |
|       u_bitmod_wocsa3             |     0.010 |
|       u_intmul                    |     0.009 |
|     u_Modmul1                     |     0.019 |
|       u_bitmod_wocsa3             |     0.011 |
|       u_intmul                    |     0.008 |
|   gen_rbfu[5].u_RBFU              |     0.074 |
|     REBFU_O0_shfit                |     0.013 |
|     REBFU_O1_shfit                |     0.008 |
|     u_Div11                       |     0.002 |
|     u_MA0                         |     0.001 |
|     u_MA1                         |     0.001 |
|     u_MS0                         |     0.001 |
|     u_MS1                         |     0.001 |
|     u_MS10                        |     0.008 |
|     u_Modmul0                     |     0.018 |
|       u_bitmod_wocsa3             |     0.011 |
|       u_intmul                    |     0.007 |
|     u_Modmul1                     |     0.018 |
|       u_bitmod_wocsa3             |     0.011 |
|       u_intmul                    |     0.007 |
|   gen_rbfu[6].u_RBFU              |     0.072 |
|     REBFU_O0_shfit                |     0.012 |
|     REBFU_O1_shfit                |     0.008 |
|     u_Div11                       |     0.002 |
|     u_MA0                         |     0.001 |
|     u_MA1                         |     0.002 |
|     u_MS0                         |     0.001 |
|     u_MS1                         |     0.001 |
|     u_MS10                        |     0.007 |
|     u_Modmul0                     |     0.018 |
|       u_bitmod_wocsa3             |     0.010 |
|       u_intmul                    |     0.008 |
|     u_Modmul1                     |     0.019 |
|       u_bitmod_wocsa3             |     0.011 |
|       u_intmul                    |     0.008 |
|   gen_rbfu[7].u_RBFU              |     0.068 |
|     REBFU_O0_shfit                |     0.011 |
|     REBFU_O1_shfit                |     0.007 |
|     u_Div11                       |     0.001 |
|     u_MA0                         |     0.001 |
|     u_MA1                         |     0.001 |
|     u_MS0                         |     0.001 |
|     u_MS1                         |     0.001 |
|     u_MS10                        |     0.007 |
|     u_Modmul0                     |     0.018 |
|       u_bitmod_wocsa3             |     0.009 |
|       u_intmul                    |     0.008 |
|     u_Modmul1                     |     0.019 |
|       u_bitmod_wocsa3             |     0.010 |
|       u_intmul                    |     0.009 |
|   m3                              |     0.052 |
|   mux1                            |     0.045 |
|   mux3                            |     0.204 |
|     unpack_0[0].shif1             |     0.005 |
|     unpack_0[10].shif1            |     0.006 |
|     unpack_0[11].shif1            |     0.008 |
|     unpack_0[12].shif1            |     0.005 |
|     unpack_0[13].shif1            |     0.007 |
|     unpack_0[14].shif1            |     0.006 |
|     unpack_0[15].shif1            |     0.007 |
|     unpack_0[16].shif1            |     0.005 |
|     unpack_0[17].shif1            |     0.006 |
|     unpack_0[18].shif1            |     0.006 |
|     unpack_0[19].shif1            |     0.007 |
|     unpack_0[1].shif1             |     0.006 |
|     unpack_0[20].shif1            |     0.005 |
|     unpack_0[21].shif1            |     0.007 |
|     unpack_0[22].shif1            |     0.006 |
|     unpack_0[23].shif1            |     0.009 |
|     unpack_0[24].shif1            |     0.005 |
|     unpack_0[25].shif1            |     0.006 |
|     unpack_0[26].shif1            |     0.006 |
|     unpack_0[27].shif1            |     0.007 |
|     unpack_0[28].shif1            |     0.005 |
|     unpack_0[29].shif1            |     0.007 |
|     unpack_0[2].shif1             |     0.006 |
|     unpack_0[30].shif1            |     0.007 |
|     unpack_0[31].shif1            |     0.007 |
|     unpack_0[3].shif1             |     0.007 |
|     unpack_0[4].shif1             |     0.005 |
|     unpack_0[5].shif1             |     0.007 |
|     unpack_0[6].shif1             |     0.006 |
|     unpack_0[7].shif1             |     0.007 |
|     unpack_0[8].shif1             |     0.005 |
|     unpack_0[9].shif1             |     0.007 |
|   opcode_IBUF[0]_inst             |     0.002 |
|   opcode_IBUF[1]_inst             |     0.002 |
|   rom0                            |     0.011 |
+-----------------------------------+-----------+


