/**
 * \file IfxPcie_usp_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_PCIE/V13.1.1.0.11
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Pcie_usp_Registers_Cfg Pcie_usp address
 * \ingroup IfxSfr_Pcie_usp_Registers
 * 
 * \defgroup IfxSfr_Pcie_usp_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Pcie_usp_Registers_Cfg
 *
 * \defgroup IfxSfr_Pcie_usp_Registers_Cfg_Pcie0_usp 2-PCIE0_USP
 * \ingroup IfxSfr_Pcie_usp_Registers_Cfg
 *
 * \defgroup IfxSfr_Pcie_usp_Registers_Cfg_Pcie1_usp 2-PCIE1_USP
 * \ingroup IfxSfr_Pcie_usp_Registers_Cfg
 *
 *
 */
#ifndef IFXPCIE_USP_REG_H
#define IFXPCIE_USP_REG_H 1
/******************************************************************************/
#include "IfxPcie_usp_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Pcie_usp_Registers_Cfg_BaseAddress
 * \{  */

/** \brief PCIE_USP object */
#define MODULE_PCIE0_USP /*lint --e(923, 9078)*/ ((*(Ifx_PCIE_USP*)0xF46A8000u))
#define MODULE_PCIE0_USP_SRI /*lint --e(923, 9078)*/ ((*(Ifx_PCIE_USP_SRI*)0xFFFFFE00u))
#define MODULE_PCIE1_USP /*lint --e(923, 9078)*/ ((*(Ifx_PCIE_USP*)0xF46A0000u))
#define MODULE_PCIE1_USP_SRI /*lint --e(923, 9078)*/ ((*(Ifx_PCIE_USP_SRI*)0xEFFFFE00u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Pcie_usp_Registers_Cfg_Pcie0_usp
 * \{  */
/** \brief 0, Clock control register */
#define PCIE0_USP_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_CLC*)0xF46A8000u)

/** \brief 4, OCDS control and status register */
#define PCIE0_USP_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_OCS*)0xF46A8004u)

/** \brief 8, Module identification register */
#define PCIE0_USP_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ID*)0xF46A8008u)

/** \brief C, Reset control register A */
#define PCIE0_USP_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RST_CTRLA*)0xF46A800Cu)

/** \brief 10, Reset control register B */
#define PCIE0_USP_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RST_CTRLB*)0xF46A8010u)

/** \brief 14, Reset status register */
#define PCIE0_USP_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RST_STAT*)0xF46A8014u)

/** \brief 20, PROT register endinit */
#define PCIE0_USP_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PROT*)0xF46A8020u)

/** \brief 24, PROT register safe endinit */
#define PCIE0_USP_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PROT*)0xF46A8024u)

/** \brief 40, Write access enable register A */
#define PCIE0_USP_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xF46A8040u)

/** \brief 44, Write access enable register B */
#define PCIE0_USP_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_FPI*)0xF46A8044u)

/** \brief 48, Read access enable register A */
#define PCIE0_USP_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xF46A8048u)

/** \brief 4C, Read access enable register B */
#define PCIE0_USP_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_FPI*)0xF46A804Cu)

/** \brief 50, VM access enable register */
#define PCIE0_USP_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xF46A8050u)

/** \brief 54, PRS access enable register */
#define PCIE0_USP_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xF46A8054u)

/** \brief 60, Write access enable register A */
#define PCIE0_USP_DMA_ACCEN0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xF46A8060u)

/** \brief 64, Write access enable register B */
#define PCIE0_USP_DMA_ACCEN0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_FPI*)0xF46A8064u)

/** \brief 68, Read access enable register A */
#define PCIE0_USP_DMA_ACCEN0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xF46A8068u)

/** \brief 6C, Read access enable register B */
#define PCIE0_USP_DMA_ACCEN0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_FPI*)0xF46A806Cu)

/** \brief 70, VM access enable register */
#define PCIE0_USP_DMA_ACCEN0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xF46A8070u)

/** \brief 74, PRS access enable register */
#define PCIE0_USP_DMA_ACCEN0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xF46A8074u)

/** \brief 80, Write access enable register A */
#define PCIE0_USP_DMA_ACCEN1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xF46A8080u)

/** \brief 84, Write access enable register B */
#define PCIE0_USP_DMA_ACCEN1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_FPI*)0xF46A8084u)

/** \brief 88, Read access enable register A */
#define PCIE0_USP_DMA_ACCEN1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xF46A8088u)

/** \brief 8C, Read access enable register B */
#define PCIE0_USP_DMA_ACCEN1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_FPI*)0xF46A808Cu)

/** \brief 90, VM access enable register */
#define PCIE0_USP_DMA_ACCEN1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xF46A8090u)

/** \brief 94, PRS access enable register */
#define PCIE0_USP_DMA_ACCEN1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xF46A8094u)

/** \brief A0, Write access enable register A */
#define PCIE0_USP_DMA_ACCEN2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xF46A80A0u)

/** \brief A4, Write access enable register B */
#define PCIE0_USP_DMA_ACCEN2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_FPI*)0xF46A80A4u)

/** \brief A8, Read access enable register A */
#define PCIE0_USP_DMA_ACCEN2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xF46A80A8u)

/** \brief AC, Read access enable register B */
#define PCIE0_USP_DMA_ACCEN2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_FPI*)0xF46A80ACu)

/** \brief B0, VM access enable register */
#define PCIE0_USP_DMA_ACCEN2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xF46A80B0u)

/** \brief B4, PRS access enable register */
#define PCIE0_USP_DMA_ACCEN2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xF46A80B4u)

/** \brief C0, Write access enable register A */
#define PCIE0_USP_DMA_ACCEN3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xF46A80C0u)

/** \brief C4, Write access enable register B */
#define PCIE0_USP_DMA_ACCEN3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_FPI*)0xF46A80C4u)

/** \brief C8, Read access enable register A */
#define PCIE0_USP_DMA_ACCEN3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xF46A80C8u)

/** \brief CC, Read access enable register B */
#define PCIE0_USP_DMA_ACCEN3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_FPI*)0xF46A80CCu)

/** \brief D0, VM access enable register */
#define PCIE0_USP_DMA_ACCEN3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xF46A80D0u)

/** \brief D4, PRS access enable register */
#define PCIE0_USP_DMA_ACCEN3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xF46A80D4u)

/** \brief 348, Request MSI interrupt, EP only. */
#define PCIE0_USP_INT_MSICTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_MSICTRL*)0xF46A8348u)

/** \brief 34C, Pending status of MSI interrupt request, EP only. */
#define PCIE0_USP_INT_MSISTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_MSISTAT*)0xF46A834Cu)

/** \brief 350, Trigger INTX interrupt, EP only. */
#define PCIE0_USP_INT_INTXCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_INTXCTRL*)0xF46A8350u)

/** \brief 358, Trigger status */
#define PCIE0_USP_INT_TRIGSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_TRIGSTAT*)0xF46A8358u)

/** \brief 35C, Interrupt clear, EP only. */
#define PCIE0_USP_INT_TRIGCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_TRIGCLR*)0xF46A835Cu)

/** \brief 360, Interrupt enable EP only.  */
#define PCIE0_USP_INT_TRIGEN /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_TRIGEN*)0xF46A8360u)

/** \brief 364, Receive incoming interrupt request, EP only. */
#define PCIE0_USP_INT_REQTRIG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_REQTRIG*)0xF46A8364u)

/** \brief 368, Configuration information */
#define PCIE0_USP_CFG_INFO /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_CFG_INFO*)0xF46A8368u)

/** \brief 36C, Bus/device number */
#define PCIE0_USP_CFG_BUSNUM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_CFG_BUSNUM*)0xF46A836Cu)

/** \brief 370, Select device/port type */
#define PCIE0_USP_LNK_DVCTYP /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LNK_DVCTYP*)0xF46A8370u)

/** \brief 374, Indicate link status */
#define PCIE0_USP_LNK_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LNK_STAT*)0xF46A8374u)

/** \brief 378, Controller control */
#define PCIE0_USP_LNK_CORECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LNK_CORECTRL*)0xF46A8378u)

/** \brief 37C, Enable the interrupt requests to SRC_PCIELNK */
#define PCIE0_USP_LNK_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LNK_INTEN*)0xF46A837Cu)

/** \brief 380, Rx control */
#define PCIE0_USP_TXRX_RXCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TXRX_RXCTRL*)0xF46A8380u)

/** \brief 384, Tx control 0 */
#define PCIE0_USP_TXRX_TXCTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TXRX_TXCTRL0*)0xF46A8384u)

/** \brief 38C, Message payload information */
#define PCIE0_USP_MSG_PAYLOAD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSG_PAYLOAD*)0xF46A838Cu)
/** Alias (User Manual Name) for PCIE0_USP_MSG_PAYLOAD0 */
#define PCIE0_USP_PAYLOAD0 (PCIE0_USP_MSG_PAYLOAD0)

/** \brief 390, Message payload information */
#define PCIE0_USP_MSG_PAYLOAD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSG_PAYLOAD*)0xF46A8390u)
/** Alias (User Manual Name) for PCIE0_USP_MSG_PAYLOAD1 */
#define PCIE0_USP_PAYLOAD1 (PCIE0_USP_MSG_PAYLOAD1)

/** \brief 394, Message information */
#define PCIE0_USP_MSG_INFO /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSG_INFO*)0xF46A8394u)

/** \brief 398, Power management control */
#define PCIE0_USP_PM_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PM_CTRL*)0xF46A8398u)

/** \brief 39C, Power management status 0 */
#define PCIE0_USP_PM_STAT0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PM_STAT0*)0xF46A839Cu)

/** \brief 3A4, Power management status 1 */
#define PCIE0_USP_PM_STAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PM_STAT1*)0xF46A83A4u)

/** \brief 3A8, Power management interrupt clear */
#define PCIE0_USP_PM_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PM_INTCLR*)0xF46A83A8u)

/** \brief 3AC, Power management  interrupt enable */
#define PCIE0_USP_PM_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PM_INTEN*)0xF46A83ACu)

/** \brief 3B0, Error status */
#define PCIE0_USP_ERR_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ERR_STAT*)0xF46A83B0u)

/** \brief 3B4, Error clear */
#define PCIE0_USP_ERR_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ERR_INTCLR*)0xF46A83B4u)

/** \brief 3B8, Error enable */
#define PCIE0_USP_ERR_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ERR_INTEN*)0xF46A83B8u)

/** \brief 3BC, Debug status */
#define PCIE0_USP_DBG_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DBG_STAT*)0xF46A83BCu)

/** \brief 3C0, Debug information */
#define PCIE0_USP_DBG_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DBG_DATA*)0xF46A83C0u)

/** \brief 3C4, LTR message */
#define PCIE0_USP_LTR_GNRTN /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LTR_GNRTN*)0xF46A83C4u)

/** \brief 3CC, LTR control */
#define PCIE0_USP_LTR_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LTR_CTRL*)0xF46A83CCu)

/** \brief 3D0, PTM control */
#define PCIE0_USP_PTM_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_CTRL*)0xF46A83D0u)

/** \brief 3D4, Local Clock value  */
#define PCIE0_USP_PTM_LCLCLK0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_LCLCLK*)0xF46A83D4u)
/** Alias (User Manual Name) for PCIE0_USP_PTM_LCLCLK0 */
#define PCIE0_USP_LCLCLK0 (PCIE0_USP_PTM_LCLCLK0)

/** \brief 3D8, Local Clock value  */
#define PCIE0_USP_PTM_LCLCLK1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_LCLCLK*)0xF46A83D8u)
/** Alias (User Manual Name) for PCIE0_USP_PTM_LCLCLK1 */
#define PCIE0_USP_LCLCLK1 (PCIE0_USP_PTM_LCLCLK1)

/** \brief 3DC, Clock correction  */
#define PCIE0_USP_PTM_CLKCORR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_CLKCORR*)0xF46A83DCu)
/** Alias (User Manual Name) for PCIE0_USP_PTM_CLKCORR0 */
#define PCIE0_USP_CLKCORR0 (PCIE0_USP_PTM_CLKCORR0)

/** \brief 3E0, Clock correction  */
#define PCIE0_USP_PTM_CLKCORR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_CLKCORR*)0xF46A83E0u)
/** Alias (User Manual Name) for PCIE0_USP_PTM_CLKCORR1 */
#define PCIE0_USP_CLKCORR1 (PCIE0_USP_PTM_CLKCORR1)

/** \brief 3E4, PTM External Master Time  */
#define PCIE0_USP_PTM_MSKCLK0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_MSKCLK*)0xF46A83E4u)
/** Alias (User Manual Name) for PCIE0_USP_PTM_MSKCLK0 */
#define PCIE0_USP_MSKCLK0 (PCIE0_USP_PTM_MSKCLK0)

/** \brief 3E8, PTM External Master Time  */
#define PCIE0_USP_PTM_MSKCLK1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_MSKCLK*)0xF46A83E8u)
/** Alias (User Manual Name) for PCIE0_USP_PTM_MSKCLK1 */
#define PCIE0_USP_MSKCLK1 (PCIE0_USP_PTM_MSKCLK1)

/** \brief 3F0, OBFF message control  */
#define PCIE0_USP_OBFFMSG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_OBFFMSG*)0xF46A83F0u)

/** \brief 3F4, OBFF WAKE control  */
#define PCIE0_USP_OBFFWAKE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_OBFFWAKE*)0xF46A83F4u)

/** \brief 3F8, PCIe configuration control */
#define PCIE0_USP_CFGBD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_CFGBD*)0xF46A83F8u)

/** \brief 3FC, ELBI mailbox register */
#define PCIE0_USP_MAILBOX_DATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A83FCu)
/** Alias (User Manual Name) for PCIE0_USP_MAILBOX_DATA0 */
#define PCIE0_USP_DATA0 (PCIE0_USP_MAILBOX_DATA0)

/** \brief 400, ELBI mailbox register */
#define PCIE0_USP_MAILBOX_DATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A8400u)
/** Alias (User Manual Name) for PCIE0_USP_MAILBOX_DATA1 */
#define PCIE0_USP_DATA1 (PCIE0_USP_MAILBOX_DATA1)

/** \brief 404, ELBI mailbox register */
#define PCIE0_USP_MAILBOX_DATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A8404u)
/** Alias (User Manual Name) for PCIE0_USP_MAILBOX_DATA2 */
#define PCIE0_USP_DATA2 (PCIE0_USP_MAILBOX_DATA2)

/** \brief 408, ELBI mailbox register */
#define PCIE0_USP_MAILBOX_DATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A8408u)
/** Alias (User Manual Name) for PCIE0_USP_MAILBOX_DATA3 */
#define PCIE0_USP_DATA3 (PCIE0_USP_MAILBOX_DATA3)

/** \brief 40C, ELBI mailbox register */
#define PCIE0_USP_MAILBOX_DATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A840Cu)
/** Alias (User Manual Name) for PCIE0_USP_MAILBOX_DATA4 */
#define PCIE0_USP_DATA4 (PCIE0_USP_MAILBOX_DATA4)

/** \brief 410, ELBI mailbox register */
#define PCIE0_USP_MAILBOX_DATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A8410u)
/** Alias (User Manual Name) for PCIE0_USP_MAILBOX_DATA5 */
#define PCIE0_USP_DATA5 (PCIE0_USP_MAILBOX_DATA5)

/** \brief 414, ELBI mailbox register */
#define PCIE0_USP_MAILBOX_DATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A8414u)
/** Alias (User Manual Name) for PCIE0_USP_MAILBOX_DATA6 */
#define PCIE0_USP_DATA6 (PCIE0_USP_MAILBOX_DATA6)

/** \brief 418, ELBI mailbox register */
#define PCIE0_USP_MAILBOX_DATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A8418u)
/** Alias (User Manual Name) for PCIE0_USP_MAILBOX_DATA7 */
#define PCIE0_USP_DATA7 (PCIE0_USP_MAILBOX_DATA7)

/** \brief 41C, DMA link list control register */
#define PCIE0_USP_LLCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LLCTRL*)0xF46A841Cu)

/** \brief 420, PCIe OCDS Trigger Set Select */
#define PCIE0_USP_OTSS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_OTSS*)0xF46A8420u)

/** \brief 424, Interrupt/alarm status */
#define PCIE0_USP_ALARM_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ALARM_STAT*)0xF46A8424u)

/** \brief 428, Interrupt/alarm clear */
#define PCIE0_USP_ALARM_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ALARM_INTCLR*)0xF46A8428u)

/** \brief 42C, Interrupt/alarm enable */
#define PCIE0_USP_ALARM_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ALARM_INTEN*)0xF46A842Cu)

/** \brief 3000, iATU Region Control 1 Register Outbound */
#define PCIE0_USP_ATU0_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46AB000u)
/** Alias (User Manual Name) for PCIE0_USP_ATU0_OUTBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0 (PCIE0_USP_ATU0_OUTBOUND_REGION_CTRL_1)

/** \brief 3004, iATU Region Control 2 Register Outbound */
#define PCIE0_USP_ATU0_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46AB004u)
/** Alias (User Manual Name) for PCIE0_USP_ATU0_OUTBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0 (PCIE0_USP_ATU0_OUTBOUND_REGION_CTRL_2)

/** \brief 3008, iATU Lower Base Address Register Outbound */
#define PCIE0_USP_ATU0_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46AB008u)
/** Alias (User Manual Name) for PCIE0_USP_ATU0_OUTBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0 (PCIE0_USP_ATU0_OUTBOUND_LWR_BASE_ADDR)

/** \brief 300C, iATU Upper Base Address Register Outbound */
#define PCIE0_USP_ATU0_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46AB00Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU0_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0 (PCIE0_USP_ATU0_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3010, iATU Limit Address Register Outbound */
#define PCIE0_USP_ATU0_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46AB010u)
/** Alias (User Manual Name) for PCIE0_USP_ATU0_OUTBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0 (PCIE0_USP_ATU0_OUTBOUND_LIMIT_ADDR)

/** \brief 3014, iATU Lower Target Address Register Outbound */
#define PCIE0_USP_ATU0_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46AB014u)
/** Alias (User Manual Name) for PCIE0_USP_ATU0_OUTBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0 (PCIE0_USP_ATU0_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3018, iATU Upper Target Address Register Outbound */
#define PCIE0_USP_ATU0_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46AB018u)
/** Alias (User Manual Name) for PCIE0_USP_ATU0_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE0_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0 (PCIE0_USP_ATU0_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3100, iATU Region Control 1 Register Inbound */
#define PCIE0_USP_ATU0_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46AB100u)
/** Alias (User Manual Name) for PCIE0_USP_ATU0_INBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_INBOUND_0 (PCIE0_USP_ATU0_INBOUND_REGION_CTRL_1)

/** \brief 3104, iATU Region Control 2 Register Inbound */
#define PCIE0_USP_ATU0_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46AB104u)
/** Alias (User Manual Name) for PCIE0_USP_ATU0_INBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_INBOUND_0 (PCIE0_USP_ATU0_INBOUND_REGION_CTRL_2)

/** \brief 3108, iATU Lower Base Address Register Inbound */
#define PCIE0_USP_ATU0_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46AB108u)
/** Alias (User Manual Name) for PCIE0_USP_ATU0_INBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0 (PCIE0_USP_ATU0_INBOUND_LWR_BASE_ADDR)

/** \brief 310C, iATU Upper Base Address Register Inbound */
#define PCIE0_USP_ATU0_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46AB10Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU0_INBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0 (PCIE0_USP_ATU0_INBOUND_UPPER_BASE_ADDR)

/** \brief 3110, iATU Limit Address Register Inbound */
#define PCIE0_USP_ATU0_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46AB110u)
/** Alias (User Manual Name) for PCIE0_USP_ATU0_INBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_INBOUND_0 (PCIE0_USP_ATU0_INBOUND_LIMIT_ADDR)

/** \brief 3114, iATU Lower Target Address Register Inbound */
#define PCIE0_USP_ATU0_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46AB114u)
/** Alias (User Manual Name) for PCIE0_USP_ATU0_INBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0 (PCIE0_USP_ATU0_INBOUND_LWR_TARGET_ADD)

/** \brief 3200, iATU Region Control 1 Register Outbound */
#define PCIE0_USP_ATU1_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46AB200u)
/** Alias (User Manual Name) for PCIE0_USP_ATU1_OUTBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1 (PCIE0_USP_ATU1_OUTBOUND_REGION_CTRL_1)

/** \brief 3204, iATU Region Control 2 Register Outbound */
#define PCIE0_USP_ATU1_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46AB204u)
/** Alias (User Manual Name) for PCIE0_USP_ATU1_OUTBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1 (PCIE0_USP_ATU1_OUTBOUND_REGION_CTRL_2)

/** \brief 3208, iATU Lower Base Address Register Outbound */
#define PCIE0_USP_ATU1_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46AB208u)
/** Alias (User Manual Name) for PCIE0_USP_ATU1_OUTBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1 (PCIE0_USP_ATU1_OUTBOUND_LWR_BASE_ADDR)

/** \brief 320C, iATU Upper Base Address Register Outbound */
#define PCIE0_USP_ATU1_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46AB20Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU1_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1 (PCIE0_USP_ATU1_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3210, iATU Limit Address Register Outbound */
#define PCIE0_USP_ATU1_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46AB210u)
/** Alias (User Manual Name) for PCIE0_USP_ATU1_OUTBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1 (PCIE0_USP_ATU1_OUTBOUND_LIMIT_ADDR)

/** \brief 3214, iATU Lower Target Address Register Outbound */
#define PCIE0_USP_ATU1_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46AB214u)
/** Alias (User Manual Name) for PCIE0_USP_ATU1_OUTBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1 (PCIE0_USP_ATU1_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3218, iATU Upper Target Address Register Outbound */
#define PCIE0_USP_ATU1_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46AB218u)
/** Alias (User Manual Name) for PCIE0_USP_ATU1_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE0_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1 (PCIE0_USP_ATU1_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3300, iATU Region Control 1 Register Inbound */
#define PCIE0_USP_ATU1_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46AB300u)
/** Alias (User Manual Name) for PCIE0_USP_ATU1_INBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_INBOUND_1 (PCIE0_USP_ATU1_INBOUND_REGION_CTRL_1)

/** \brief 3304, iATU Region Control 2 Register Inbound */
#define PCIE0_USP_ATU1_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46AB304u)
/** Alias (User Manual Name) for PCIE0_USP_ATU1_INBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_INBOUND_1 (PCIE0_USP_ATU1_INBOUND_REGION_CTRL_2)

/** \brief 3308, iATU Lower Base Address Register Inbound */
#define PCIE0_USP_ATU1_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46AB308u)
/** Alias (User Manual Name) for PCIE0_USP_ATU1_INBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1 (PCIE0_USP_ATU1_INBOUND_LWR_BASE_ADDR)

/** \brief 330C, iATU Upper Base Address Register Inbound */
#define PCIE0_USP_ATU1_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46AB30Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU1_INBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1 (PCIE0_USP_ATU1_INBOUND_UPPER_BASE_ADDR)

/** \brief 3310, iATU Limit Address Register Inbound */
#define PCIE0_USP_ATU1_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46AB310u)
/** Alias (User Manual Name) for PCIE0_USP_ATU1_INBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_INBOUND_1 (PCIE0_USP_ATU1_INBOUND_LIMIT_ADDR)

/** \brief 3314, iATU Lower Target Address Register Inbound */
#define PCIE0_USP_ATU1_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46AB314u)
/** Alias (User Manual Name) for PCIE0_USP_ATU1_INBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1 (PCIE0_USP_ATU1_INBOUND_LWR_TARGET_ADD)

/** \brief 3400, iATU Region Control 1 Register Outbound */
#define PCIE0_USP_ATU2_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46AB400u)
/** Alias (User Manual Name) for PCIE0_USP_ATU2_OUTBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2 (PCIE0_USP_ATU2_OUTBOUND_REGION_CTRL_1)

/** \brief 3404, iATU Region Control 2 Register Outbound */
#define PCIE0_USP_ATU2_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46AB404u)
/** Alias (User Manual Name) for PCIE0_USP_ATU2_OUTBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2 (PCIE0_USP_ATU2_OUTBOUND_REGION_CTRL_2)

/** \brief 3408, iATU Lower Base Address Register Outbound */
#define PCIE0_USP_ATU2_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46AB408u)
/** Alias (User Manual Name) for PCIE0_USP_ATU2_OUTBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2 (PCIE0_USP_ATU2_OUTBOUND_LWR_BASE_ADDR)

/** \brief 340C, iATU Upper Base Address Register Outbound */
#define PCIE0_USP_ATU2_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46AB40Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU2_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2 (PCIE0_USP_ATU2_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3410, iATU Limit Address Register Outbound */
#define PCIE0_USP_ATU2_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46AB410u)
/** Alias (User Manual Name) for PCIE0_USP_ATU2_OUTBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2 (PCIE0_USP_ATU2_OUTBOUND_LIMIT_ADDR)

/** \brief 3414, iATU Lower Target Address Register Outbound */
#define PCIE0_USP_ATU2_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46AB414u)
/** Alias (User Manual Name) for PCIE0_USP_ATU2_OUTBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2 (PCIE0_USP_ATU2_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3418, iATU Upper Target Address Register Outbound */
#define PCIE0_USP_ATU2_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46AB418u)
/** Alias (User Manual Name) for PCIE0_USP_ATU2_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE0_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2 (PCIE0_USP_ATU2_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3500, iATU Region Control 1 Register Inbound */
#define PCIE0_USP_ATU2_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46AB500u)
/** Alias (User Manual Name) for PCIE0_USP_ATU2_INBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_INBOUND_2 (PCIE0_USP_ATU2_INBOUND_REGION_CTRL_1)

/** \brief 3504, iATU Region Control 2 Register Inbound */
#define PCIE0_USP_ATU2_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46AB504u)
/** Alias (User Manual Name) for PCIE0_USP_ATU2_INBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_INBOUND_2 (PCIE0_USP_ATU2_INBOUND_REGION_CTRL_2)

/** \brief 3508, iATU Lower Base Address Register Inbound */
#define PCIE0_USP_ATU2_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46AB508u)
/** Alias (User Manual Name) for PCIE0_USP_ATU2_INBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2 (PCIE0_USP_ATU2_INBOUND_LWR_BASE_ADDR)

/** \brief 350C, iATU Upper Base Address Register Inbound */
#define PCIE0_USP_ATU2_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46AB50Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU2_INBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2 (PCIE0_USP_ATU2_INBOUND_UPPER_BASE_ADDR)

/** \brief 3510, iATU Limit Address Register Inbound */
#define PCIE0_USP_ATU2_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46AB510u)
/** Alias (User Manual Name) for PCIE0_USP_ATU2_INBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_INBOUND_2 (PCIE0_USP_ATU2_INBOUND_LIMIT_ADDR)

/** \brief 3514, iATU Lower Target Address Register Inbound */
#define PCIE0_USP_ATU2_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46AB514u)
/** Alias (User Manual Name) for PCIE0_USP_ATU2_INBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2 (PCIE0_USP_ATU2_INBOUND_LWR_TARGET_ADD)

/** \brief 3600, iATU Region Control 1 Register Outbound */
#define PCIE0_USP_ATU3_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46AB600u)
/** Alias (User Manual Name) for PCIE0_USP_ATU3_OUTBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3 (PCIE0_USP_ATU3_OUTBOUND_REGION_CTRL_1)

/** \brief 3604, iATU Region Control 2 Register Outbound */
#define PCIE0_USP_ATU3_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46AB604u)
/** Alias (User Manual Name) for PCIE0_USP_ATU3_OUTBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3 (PCIE0_USP_ATU3_OUTBOUND_REGION_CTRL_2)

/** \brief 3608, iATU Lower Base Address Register Outbound */
#define PCIE0_USP_ATU3_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46AB608u)
/** Alias (User Manual Name) for PCIE0_USP_ATU3_OUTBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3 (PCIE0_USP_ATU3_OUTBOUND_LWR_BASE_ADDR)

/** \brief 360C, iATU Upper Base Address Register Outbound */
#define PCIE0_USP_ATU3_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46AB60Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU3_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3 (PCIE0_USP_ATU3_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3610, iATU Limit Address Register Outbound */
#define PCIE0_USP_ATU3_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46AB610u)
/** Alias (User Manual Name) for PCIE0_USP_ATU3_OUTBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3 (PCIE0_USP_ATU3_OUTBOUND_LIMIT_ADDR)

/** \brief 3614, iATU Lower Target Address Register Outbound */
#define PCIE0_USP_ATU3_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46AB614u)
/** Alias (User Manual Name) for PCIE0_USP_ATU3_OUTBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3 (PCIE0_USP_ATU3_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3618, iATU Upper Target Address Register Outbound */
#define PCIE0_USP_ATU3_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46AB618u)
/** Alias (User Manual Name) for PCIE0_USP_ATU3_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE0_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3 (PCIE0_USP_ATU3_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3700, iATU Region Control 1 Register Inbound */
#define PCIE0_USP_ATU3_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46AB700u)
/** Alias (User Manual Name) for PCIE0_USP_ATU3_INBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_INBOUND_3 (PCIE0_USP_ATU3_INBOUND_REGION_CTRL_1)

/** \brief 3704, iATU Region Control 2 Register Inbound */
#define PCIE0_USP_ATU3_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46AB704u)
/** Alias (User Manual Name) for PCIE0_USP_ATU3_INBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_INBOUND_3 (PCIE0_USP_ATU3_INBOUND_REGION_CTRL_2)

/** \brief 3708, iATU Lower Base Address Register Inbound */
#define PCIE0_USP_ATU3_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46AB708u)
/** Alias (User Manual Name) for PCIE0_USP_ATU3_INBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3 (PCIE0_USP_ATU3_INBOUND_LWR_BASE_ADDR)

/** \brief 370C, iATU Upper Base Address Register Inbound */
#define PCIE0_USP_ATU3_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46AB70Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU3_INBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3 (PCIE0_USP_ATU3_INBOUND_UPPER_BASE_ADDR)

/** \brief 3710, iATU Limit Address Register Inbound */
#define PCIE0_USP_ATU3_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46AB710u)
/** Alias (User Manual Name) for PCIE0_USP_ATU3_INBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_INBOUND_3 (PCIE0_USP_ATU3_INBOUND_LIMIT_ADDR)

/** \brief 3714, iATU Lower Target Address Register Inbound */
#define PCIE0_USP_ATU3_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46AB714u)
/** Alias (User Manual Name) for PCIE0_USP_ATU3_INBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3 (PCIE0_USP_ATU3_INBOUND_LWR_TARGET_ADD)

/** \brief 3800, iATU Region Control 1 Register Outbound */
#define PCIE0_USP_ATU4_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46AB800u)
/** Alias (User Manual Name) for PCIE0_USP_ATU4_OUTBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4 (PCIE0_USP_ATU4_OUTBOUND_REGION_CTRL_1)

/** \brief 3804, iATU Region Control 2 Register Outbound */
#define PCIE0_USP_ATU4_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46AB804u)
/** Alias (User Manual Name) for PCIE0_USP_ATU4_OUTBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4 (PCIE0_USP_ATU4_OUTBOUND_REGION_CTRL_2)

/** \brief 3808, iATU Lower Base Address Register Outbound */
#define PCIE0_USP_ATU4_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46AB808u)
/** Alias (User Manual Name) for PCIE0_USP_ATU4_OUTBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4 (PCIE0_USP_ATU4_OUTBOUND_LWR_BASE_ADDR)

/** \brief 380C, iATU Upper Base Address Register Outbound */
#define PCIE0_USP_ATU4_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46AB80Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU4_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4 (PCIE0_USP_ATU4_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3810, iATU Limit Address Register Outbound */
#define PCIE0_USP_ATU4_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46AB810u)
/** Alias (User Manual Name) for PCIE0_USP_ATU4_OUTBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4 (PCIE0_USP_ATU4_OUTBOUND_LIMIT_ADDR)

/** \brief 3814, iATU Lower Target Address Register Outbound */
#define PCIE0_USP_ATU4_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46AB814u)
/** Alias (User Manual Name) for PCIE0_USP_ATU4_OUTBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4 (PCIE0_USP_ATU4_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3818, iATU Upper Target Address Register Outbound */
#define PCIE0_USP_ATU4_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46AB818u)
/** Alias (User Manual Name) for PCIE0_USP_ATU4_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE0_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4 (PCIE0_USP_ATU4_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3900, iATU Region Control 1 Register Inbound */
#define PCIE0_USP_ATU4_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46AB900u)
/** Alias (User Manual Name) for PCIE0_USP_ATU4_INBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_INBOUND_4 (PCIE0_USP_ATU4_INBOUND_REGION_CTRL_1)

/** \brief 3904, iATU Region Control 2 Register Inbound */
#define PCIE0_USP_ATU4_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46AB904u)
/** Alias (User Manual Name) for PCIE0_USP_ATU4_INBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_INBOUND_4 (PCIE0_USP_ATU4_INBOUND_REGION_CTRL_2)

/** \brief 3908, iATU Lower Base Address Register Inbound */
#define PCIE0_USP_ATU4_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46AB908u)
/** Alias (User Manual Name) for PCIE0_USP_ATU4_INBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4 (PCIE0_USP_ATU4_INBOUND_LWR_BASE_ADDR)

/** \brief 390C, iATU Upper Base Address Register Inbound */
#define PCIE0_USP_ATU4_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46AB90Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU4_INBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4 (PCIE0_USP_ATU4_INBOUND_UPPER_BASE_ADDR)

/** \brief 3910, iATU Limit Address Register Inbound */
#define PCIE0_USP_ATU4_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46AB910u)
/** Alias (User Manual Name) for PCIE0_USP_ATU4_INBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_INBOUND_4 (PCIE0_USP_ATU4_INBOUND_LIMIT_ADDR)

/** \brief 3914, iATU Lower Target Address Register Inbound */
#define PCIE0_USP_ATU4_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46AB914u)
/** Alias (User Manual Name) for PCIE0_USP_ATU4_INBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4 (PCIE0_USP_ATU4_INBOUND_LWR_TARGET_ADD)

/** \brief 3A00, iATU Region Control 1 Register Outbound */
#define PCIE0_USP_ATU5_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46ABA00u)
/** Alias (User Manual Name) for PCIE0_USP_ATU5_OUTBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5 (PCIE0_USP_ATU5_OUTBOUND_REGION_CTRL_1)

/** \brief 3A04, iATU Region Control 2 Register Outbound */
#define PCIE0_USP_ATU5_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46ABA04u)
/** Alias (User Manual Name) for PCIE0_USP_ATU5_OUTBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5 (PCIE0_USP_ATU5_OUTBOUND_REGION_CTRL_2)

/** \brief 3A08, iATU Lower Base Address Register Outbound */
#define PCIE0_USP_ATU5_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46ABA08u)
/** Alias (User Manual Name) for PCIE0_USP_ATU5_OUTBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5 (PCIE0_USP_ATU5_OUTBOUND_LWR_BASE_ADDR)

/** \brief 3A0C, iATU Upper Base Address Register Outbound */
#define PCIE0_USP_ATU5_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46ABA0Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU5_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5 (PCIE0_USP_ATU5_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3A10, iATU Limit Address Register Outbound */
#define PCIE0_USP_ATU5_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46ABA10u)
/** Alias (User Manual Name) for PCIE0_USP_ATU5_OUTBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5 (PCIE0_USP_ATU5_OUTBOUND_LIMIT_ADDR)

/** \brief 3A14, iATU Lower Target Address Register Outbound */
#define PCIE0_USP_ATU5_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46ABA14u)
/** Alias (User Manual Name) for PCIE0_USP_ATU5_OUTBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5 (PCIE0_USP_ATU5_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3A18, iATU Upper Target Address Register Outbound */
#define PCIE0_USP_ATU5_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46ABA18u)
/** Alias (User Manual Name) for PCIE0_USP_ATU5_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE0_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5 (PCIE0_USP_ATU5_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3B00, iATU Region Control 1 Register Inbound */
#define PCIE0_USP_ATU5_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46ABB00u)
/** Alias (User Manual Name) for PCIE0_USP_ATU5_INBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_INBOUND_5 (PCIE0_USP_ATU5_INBOUND_REGION_CTRL_1)

/** \brief 3B04, iATU Region Control 2 Register Inbound */
#define PCIE0_USP_ATU5_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46ABB04u)
/** Alias (User Manual Name) for PCIE0_USP_ATU5_INBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_INBOUND_5 (PCIE0_USP_ATU5_INBOUND_REGION_CTRL_2)

/** \brief 3B08, iATU Lower Base Address Register Inbound */
#define PCIE0_USP_ATU5_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46ABB08u)
/** Alias (User Manual Name) for PCIE0_USP_ATU5_INBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5 (PCIE0_USP_ATU5_INBOUND_LWR_BASE_ADDR)

/** \brief 3B0C, iATU Upper Base Address Register Inbound */
#define PCIE0_USP_ATU5_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46ABB0Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU5_INBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5 (PCIE0_USP_ATU5_INBOUND_UPPER_BASE_ADDR)

/** \brief 3B10, iATU Limit Address Register Inbound */
#define PCIE0_USP_ATU5_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46ABB10u)
/** Alias (User Manual Name) for PCIE0_USP_ATU5_INBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_INBOUND_5 (PCIE0_USP_ATU5_INBOUND_LIMIT_ADDR)

/** \brief 3B14, iATU Lower Target Address Register Inbound */
#define PCIE0_USP_ATU5_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46ABB14u)
/** Alias (User Manual Name) for PCIE0_USP_ATU5_INBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5 (PCIE0_USP_ATU5_INBOUND_LWR_TARGET_ADD)

/** \brief 3C00, iATU Region Control 1 Register Outbound */
#define PCIE0_USP_ATU6_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46ABC00u)
/** Alias (User Manual Name) for PCIE0_USP_ATU6_OUTBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6 (PCIE0_USP_ATU6_OUTBOUND_REGION_CTRL_1)

/** \brief 3C04, iATU Region Control 2 Register Outbound */
#define PCIE0_USP_ATU6_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46ABC04u)
/** Alias (User Manual Name) for PCIE0_USP_ATU6_OUTBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6 (PCIE0_USP_ATU6_OUTBOUND_REGION_CTRL_2)

/** \brief 3C08, iATU Lower Base Address Register Outbound */
#define PCIE0_USP_ATU6_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46ABC08u)
/** Alias (User Manual Name) for PCIE0_USP_ATU6_OUTBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6 (PCIE0_USP_ATU6_OUTBOUND_LWR_BASE_ADDR)

/** \brief 3C0C, iATU Upper Base Address Register Outbound */
#define PCIE0_USP_ATU6_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46ABC0Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU6_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6 (PCIE0_USP_ATU6_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3C10, iATU Limit Address Register Outbound */
#define PCIE0_USP_ATU6_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46ABC10u)
/** Alias (User Manual Name) for PCIE0_USP_ATU6_OUTBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6 (PCIE0_USP_ATU6_OUTBOUND_LIMIT_ADDR)

/** \brief 3C14, iATU Lower Target Address Register Outbound */
#define PCIE0_USP_ATU6_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46ABC14u)
/** Alias (User Manual Name) for PCIE0_USP_ATU6_OUTBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6 (PCIE0_USP_ATU6_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3C18, iATU Upper Target Address Register Outbound */
#define PCIE0_USP_ATU6_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46ABC18u)
/** Alias (User Manual Name) for PCIE0_USP_ATU6_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE0_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6 (PCIE0_USP_ATU6_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3D00, iATU Region Control 1 Register Inbound */
#define PCIE0_USP_ATU6_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46ABD00u)
/** Alias (User Manual Name) for PCIE0_USP_ATU6_INBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_INBOUND_6 (PCIE0_USP_ATU6_INBOUND_REGION_CTRL_1)

/** \brief 3D04, iATU Region Control 2 Register Inbound */
#define PCIE0_USP_ATU6_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46ABD04u)
/** Alias (User Manual Name) for PCIE0_USP_ATU6_INBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_INBOUND_6 (PCIE0_USP_ATU6_INBOUND_REGION_CTRL_2)

/** \brief 3D08, iATU Lower Base Address Register Inbound */
#define PCIE0_USP_ATU6_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46ABD08u)
/** Alias (User Manual Name) for PCIE0_USP_ATU6_INBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6 (PCIE0_USP_ATU6_INBOUND_LWR_BASE_ADDR)

/** \brief 3D0C, iATU Upper Base Address Register Inbound */
#define PCIE0_USP_ATU6_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46ABD0Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU6_INBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6 (PCIE0_USP_ATU6_INBOUND_UPPER_BASE_ADDR)

/** \brief 3D10, iATU Limit Address Register Inbound */
#define PCIE0_USP_ATU6_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46ABD10u)
/** Alias (User Manual Name) for PCIE0_USP_ATU6_INBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_INBOUND_6 (PCIE0_USP_ATU6_INBOUND_LIMIT_ADDR)

/** \brief 3D14, iATU Lower Target Address Register Inbound */
#define PCIE0_USP_ATU6_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46ABD14u)
/** Alias (User Manual Name) for PCIE0_USP_ATU6_INBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6 (PCIE0_USP_ATU6_INBOUND_LWR_TARGET_ADD)

/** \brief 3E00, iATU Region Control 1 Register Outbound */
#define PCIE0_USP_ATU7_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46ABE00u)
/** Alias (User Manual Name) for PCIE0_USP_ATU7_OUTBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7 (PCIE0_USP_ATU7_OUTBOUND_REGION_CTRL_1)

/** \brief 3E04, iATU Region Control 2 Register Outbound */
#define PCIE0_USP_ATU7_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46ABE04u)
/** Alias (User Manual Name) for PCIE0_USP_ATU7_OUTBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7 (PCIE0_USP_ATU7_OUTBOUND_REGION_CTRL_2)

/** \brief 3E08, iATU Lower Base Address Register Outbound */
#define PCIE0_USP_ATU7_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46ABE08u)
/** Alias (User Manual Name) for PCIE0_USP_ATU7_OUTBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7 (PCIE0_USP_ATU7_OUTBOUND_LWR_BASE_ADDR)

/** \brief 3E0C, iATU Upper Base Address Register Outbound */
#define PCIE0_USP_ATU7_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46ABE0Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU7_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7 (PCIE0_USP_ATU7_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3E10, iATU Limit Address Register Outbound */
#define PCIE0_USP_ATU7_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46ABE10u)
/** Alias (User Manual Name) for PCIE0_USP_ATU7_OUTBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7 (PCIE0_USP_ATU7_OUTBOUND_LIMIT_ADDR)

/** \brief 3E14, iATU Lower Target Address Register Outbound */
#define PCIE0_USP_ATU7_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46ABE14u)
/** Alias (User Manual Name) for PCIE0_USP_ATU7_OUTBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7 (PCIE0_USP_ATU7_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3E18, iATU Upper Target Address Register Outbound */
#define PCIE0_USP_ATU7_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46ABE18u)
/** Alias (User Manual Name) for PCIE0_USP_ATU7_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE0_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7 (PCIE0_USP_ATU7_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3F00, iATU Region Control 1 Register Inbound */
#define PCIE0_USP_ATU7_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46ABF00u)
/** Alias (User Manual Name) for PCIE0_USP_ATU7_INBOUND_REGION_CTRL_1 */
#define PCIE0_USP_IATU_REGION_CTRL_1_OFF_INBOUND_7 (PCIE0_USP_ATU7_INBOUND_REGION_CTRL_1)

/** \brief 3F04, iATU Region Control 2 Register Inbound */
#define PCIE0_USP_ATU7_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46ABF04u)
/** Alias (User Manual Name) for PCIE0_USP_ATU7_INBOUND_REGION_CTRL_2 */
#define PCIE0_USP_IATU_REGION_CTRL_2_OFF_INBOUND_7 (PCIE0_USP_ATU7_INBOUND_REGION_CTRL_2)

/** \brief 3F08, iATU Lower Base Address Register Inbound */
#define PCIE0_USP_ATU7_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46ABF08u)
/** Alias (User Manual Name) for PCIE0_USP_ATU7_INBOUND_LWR_BASE_ADDR */
#define PCIE0_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7 (PCIE0_USP_ATU7_INBOUND_LWR_BASE_ADDR)

/** \brief 3F0C, iATU Upper Base Address Register Inbound */
#define PCIE0_USP_ATU7_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46ABF0Cu)
/** Alias (User Manual Name) for PCIE0_USP_ATU7_INBOUND_UPPER_BASE_ADDR */
#define PCIE0_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7 (PCIE0_USP_ATU7_INBOUND_UPPER_BASE_ADDR)

/** \brief 3F10, iATU Limit Address Register Inbound */
#define PCIE0_USP_ATU7_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46ABF10u)
/** Alias (User Manual Name) for PCIE0_USP_ATU7_INBOUND_LIMIT_ADDR */
#define PCIE0_USP_IATU_LIMIT_ADDR_OFF_INBOUND_7 (PCIE0_USP_ATU7_INBOUND_LIMIT_ADDR)

/** \brief 3F14, iATU Lower Target Address Register Inbound */
#define PCIE0_USP_ATU7_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46ABF14u)
/** Alias (User Manual Name) for PCIE0_USP_ATU7_INBOUND_LWR_TARGET_ADD */
#define PCIE0_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7 (PCIE0_USP_ATU7_INBOUND_LWR_TARGET_ADD)

/** \brief 4000, Device ID and Vendor ID Register */
#define PCIE0_USP_TYPE0HDR_DEVICE_ID_VENDOR_ID_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_DEVICE_ID_VENDOR_ID_REG*)0xF46AC000u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_DEVICE_ID_VENDOR_ID_REG */
#define PCIE0_USP_DEVICE_ID_VENDOR_ID_REG (PCIE0_USP_TYPE0HDR_DEVICE_ID_VENDOR_ID_REG)

/** \brief 4004, Status and Command Register */
#define PCIE0_USP_TYPE0HDR_STATUS_COMMAND_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_STATUS_COMMAND_REG*)0xF46AC004u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_STATUS_COMMAND_REG */
#define PCIE0_USP_STATUS_COMMAND_REG (PCIE0_USP_TYPE0HDR_STATUS_COMMAND_REG)

/** \brief 4008, Class Code and Revision ID Register */
#define PCIE0_USP_TYPE0HDR_CLASS_CODE_REVISION_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_CLASS_CODE_REVISION_ID*)0xF46AC008u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_CLASS_CODE_REVISION_ID */
#define PCIE0_USP_CLASS_CODE_REVISION_ID (PCIE0_USP_TYPE0HDR_CLASS_CODE_REVISION_ID)

/** \brief 400C, BIST, Header Type, Latency Timer, and Cache Line Size Register */
#define PCIE0_USP_TYPE0HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG*)0xF46AC00Cu)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG */
#define PCIE0_USP_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG (PCIE0_USP_TYPE0HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG)

/** \brief 4010, BAR0 Register */
#define PCIE0_USP_TYPE0HDR_BAR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BAR*)0xF46AC010u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_BAR0 */
#define PCIE0_USP_BAR0_REG (PCIE0_USP_TYPE0HDR_BAR0)

/** \brief 4014, BAR0 Register */
#define PCIE0_USP_TYPE0HDR_BAR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BAR*)0xF46AC014u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_BAR1 */
#define PCIE0_USP_BAR1_REG (PCIE0_USP_TYPE0HDR_BAR1)

/** \brief 4018, BAR0 Register */
#define PCIE0_USP_TYPE0HDR_BAR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BAR*)0xF46AC018u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_BAR2 */
#define PCIE0_USP_BAR2_REG (PCIE0_USP_TYPE0HDR_BAR2)

/** \brief 401C, BAR0 Register */
#define PCIE0_USP_TYPE0HDR_BAR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BAR*)0xF46AC01Cu)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_BAR3 */
#define PCIE0_USP_BAR3_REG (PCIE0_USP_TYPE0HDR_BAR3)

/** \brief 4020, BAR0 Register */
#define PCIE0_USP_TYPE0HDR_BAR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BAR*)0xF46AC020u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_BAR4 */
#define PCIE0_USP_BAR4_REG (PCIE0_USP_TYPE0HDR_BAR4)

/** \brief 4024, BAR0 Register */
#define PCIE0_USP_TYPE0HDR_BAR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BAR*)0xF46AC024u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_BAR5 */
#define PCIE0_USP_BAR5_REG (PCIE0_USP_TYPE0HDR_BAR5)

/** \brief 4028, CardBus CIS Pointer Register */
#define PCIE0_USP_TYPE0HDR_CARDBUS_CIS_PTR_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_CARDBUS_CIS_PTR_REG*)0xF46AC028u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_CARDBUS_CIS_PTR_REG */
#define PCIE0_USP_CARDBUS_CIS_PTR_REG (PCIE0_USP_TYPE0HDR_CARDBUS_CIS_PTR_REG)

/** \brief 402C, Subsystem ID and Subsystem Vendor ID Register */
#define PCIE0_USP_TYPE0HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG*)0xF46AC02Cu)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG */
#define PCIE0_USP_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG (PCIE0_USP_TYPE0HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG)

/** \brief 4030, Expansion ROM BAR Register */
#define PCIE0_USP_TYPE0HDR_EXP_ROM_BASE_ADDR_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_EXP_ROM_BASE_ADDR_REG*)0xF46AC030u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_EXP_ROM_BASE_ADDR_REG */
#define PCIE0_USP_EXP_ROM_BASE_ADDR_REG (PCIE0_USP_TYPE0HDR_EXP_ROM_BASE_ADDR_REG)

/** \brief 4034, Capabilities Pointer Register */
#define PCIE0_USP_TYPE0HDR_PCI_CAP_PTR_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_PCI_CAP_PTR_REG*)0xF46AC034u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_PCI_CAP_PTR_REG */
#define PCIE0_USP_PCI_CAP_PTR_REG (PCIE0_USP_TYPE0HDR_PCI_CAP_PTR_REG)

/** \brief 403C, Max_Lat, Min_Gnt, Interrupt Pin, and Interrupt Line Register */
#define PCIE0_USP_TYPE0HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG*)0xF46AC03Cu)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG */
#define PCIE0_USP_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG (PCIE0_USP_TYPE0HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG)

/** \brief 4040, Power Management Capabilities Register */
#define PCIE0_USP_PMCAP_CAP_ID_NXT_PTR_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PMCAP_CAP_ID_NXT_PTR_REG*)0xF46AC040u)
/** Alias (User Manual Name) for PCIE0_USP_PMCAP_CAP_ID_NXT_PTR_REG */
#define PCIE0_USP_CAP_ID_NXT_PTR_REG (PCIE0_USP_PMCAP_CAP_ID_NXT_PTR_REG)

/** \brief 4044, Power Management Control and Status Register */
#define PCIE0_USP_PMCAP_CON_STATUS_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PMCAP_CON_STATUS_REG*)0xF46AC044u)
/** Alias (User Manual Name) for PCIE0_USP_PMCAP_CON_STATUS_REG */
#define PCIE0_USP_CON_STATUS_REG (PCIE0_USP_PMCAP_CON_STATUS_REG)

/** \brief 4050, MSI Capability Header and Message Control Register */
#define PCIE0_USP_MSICAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSICAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG*)0xF46AC050u)
/** Alias (User Manual Name) for PCIE0_USP_MSICAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG */
#define PCIE0_USP_PCI_MSI_CAP_ID_NEXT_CTRL_REG (PCIE0_USP_MSICAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG)

/** \brief 4054, Message Address Register for MSI (Offset 04h) */
#define PCIE0_USP_MSICAP_MSI_CAP_OFF_04H_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSICAP_MSI_CAP_OFF_04H_REG*)0xF46AC054u)
/** Alias (User Manual Name) for PCIE0_USP_MSICAP_MSI_CAP_OFF_04H_REG */
#define PCIE0_USP_MSI_CAP_OFF_04H_REG (PCIE0_USP_MSICAP_MSI_CAP_OFF_04H_REG)

/** \brief 4058, Message Address Register for MSI (Offset 08h) */
#define PCIE0_USP_MSICAP_MSI_CAP_OFF_08H_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSICAP_MSI_CAP_OFF_08H_REG*)0xF46AC058u)
/** Alias (User Manual Name) for PCIE0_USP_MSICAP_MSI_CAP_OFF_08H_REG */
#define PCIE0_USP_MSI_CAP_OFF_08H_REG (PCIE0_USP_MSICAP_MSI_CAP_OFF_08H_REG)

/** \brief 405C, Message Address Register for MSI (Offset 0Ch) */
#define PCIE0_USP_MSICAP_MSI_CAP_OFF_0CH_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSICAP_MSI_CAP_OFF_0CH_REG*)0xF46AC05Cu)
/** Alias (User Manual Name) for PCIE0_USP_MSICAP_MSI_CAP_OFF_0CH_REG */
#define PCIE0_USP_MSI_CAP_OFF_0CH_REG (PCIE0_USP_MSICAP_MSI_CAP_OFF_0CH_REG)

/** \brief 4060, Message Address Register for MSI (Offset 10h) */
#define PCIE0_USP_MSICAP_MSI_CAP_OFF_10H_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSICAP_MSI_CAP_OFF_10H_REG*)0xF46AC060u)
/** Alias (User Manual Name) for PCIE0_USP_MSICAP_MSI_CAP_OFF_10H_REG */
#define PCIE0_USP_MSI_CAP_OFF_10H_REG (PCIE0_USP_MSICAP_MSI_CAP_OFF_10H_REG)

/** \brief 4064, Message Address Register for MSI (Offset 14h) */
#define PCIE0_USP_MSICAP_MSI_CAP_OFF_14H_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSICAP_MSI_CAP_OFF_14H_REG*)0xF46AC064u)
/** Alias (User Manual Name) for PCIE0_USP_MSICAP_MSI_CAP_OFF_14H_REG */
#define PCIE0_USP_MSI_CAP_OFF_14H_REG (PCIE0_USP_MSICAP_MSI_CAP_OFF_14H_REG)

/** \brief 4070, PCI Express Capabilities, ID, Next Pointer Register */
#define PCIE0_USP_PCIECAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG*)0xF46AC070u)
/** Alias (User Manual Name) for PCIE0_USP_PCIECAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG */
#define PCIE0_USP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG (PCIE0_USP_PCIECAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG)

/** \brief 4074, Device Capabilities Register */
#define PCIE0_USP_PCIECAP_DEVICE_CAPABILITIES_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_DEVICE_CAPABILITIES_REG*)0xF46AC074u)
/** Alias (User Manual Name) for PCIE0_USP_PCIECAP_DEVICE_CAPABILITIES_REG */
#define PCIE0_USP_DEVICE_CAPABILITIES_REG (PCIE0_USP_PCIECAP_DEVICE_CAPABILITIES_REG)

/** \brief 4078, Device Control and Device Status Register */
#define PCIE0_USP_PCIECAP_DEVICE_CONTROL_DEVICE_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_DEVICE_CONTROL_DEVICE_STATUS*)0xF46AC078u)
/** Alias (User Manual Name) for PCIE0_USP_PCIECAP_DEVICE_CONTROL_DEVICE_STATUS */
#define PCIE0_USP_DEVICE_CONTROL_DEVICE_STATUS (PCIE0_USP_PCIECAP_DEVICE_CONTROL_DEVICE_STATUS)

/** \brief 407C, Link Capabilities Register */
#define PCIE0_USP_PCIECAP_LINK_CAPABILITIES_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_LINK_CAPABILITIES_REG*)0xF46AC07Cu)
/** Alias (User Manual Name) for PCIE0_USP_PCIECAP_LINK_CAPABILITIES_REG */
#define PCIE0_USP_LINK_CAPABILITIES_REG (PCIE0_USP_PCIECAP_LINK_CAPABILITIES_REG)

/** \brief 4080, Link Control and Link Status Register */
#define PCIE0_USP_PCIECAP_LINK_CONTROL_LINK_STATUS_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_LINK_CONTROL_LINK_STATUS_REG*)0xF46AC080u)
/** Alias (User Manual Name) for PCIE0_USP_PCIECAP_LINK_CONTROL_LINK_STATUS_REG */
#define PCIE0_USP_LINK_CONTROL_LINK_STATUS_REG (PCIE0_USP_PCIECAP_LINK_CONTROL_LINK_STATUS_REG)

/** \brief 4094, Device Capabilities 2 Register */
#define PCIE0_USP_PCIECAP_DEVICE_CAPABILITIES2_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_DEVICE_CAPABILITIES2_REG*)0xF46AC094u)
/** Alias (User Manual Name) for PCIE0_USP_PCIECAP_DEVICE_CAPABILITIES2_REG */
#define PCIE0_USP_DEVICE_CAPABILITIES2_REG (PCIE0_USP_PCIECAP_DEVICE_CAPABILITIES2_REG)

/** \brief 4098, Device Control 2 and Status 2 Register */
#define PCIE0_USP_PCIECAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG*)0xF46AC098u)
/** Alias (User Manual Name) for PCIE0_USP_PCIECAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG */
#define PCIE0_USP_DEVICE_CONTROL2_DEVICE_STATUS2_REG (PCIE0_USP_PCIECAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG)

/** \brief 409C, Link Capabilities 2 Register */
#define PCIE0_USP_PCIECAP_LINK_CAPABILITIES2_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_LINK_CAPABILITIES2_REG*)0xF46AC09Cu)
/** Alias (User Manual Name) for PCIE0_USP_PCIECAP_LINK_CAPABILITIES2_REG */
#define PCIE0_USP_LINK_CAPABILITIES2_REG (PCIE0_USP_PCIECAP_LINK_CAPABILITIES2_REG)

/** \brief 40A0, Link Control 2 and Status 2 Register */
#define PCIE0_USP_PCIECAP_LINK_CONTROL2_LINK_STATUS2_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_LINK_CONTROL2_LINK_STATUS2_REG*)0xF46AC0A0u)
/** Alias (User Manual Name) for PCIE0_USP_PCIECAP_LINK_CONTROL2_LINK_STATUS2_REG */
#define PCIE0_USP_LINK_CONTROL2_LINK_STATUS2_REG (PCIE0_USP_PCIECAP_LINK_CONTROL2_LINK_STATUS2_REG)

/** \brief 40B0, MSI-X Capability ID, Next Pointer, Control Register */
#define PCIE0_USP_MSIXCAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXCAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG*)0xF46AC0B0u)
/** Alias (User Manual Name) for PCIE0_USP_MSIXCAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG */
#define PCIE0_USP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG (PCIE0_USP_MSIXCAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG)

/** \brief 40B4, MSI-X Table Offset and BIR Register */
#define PCIE0_USP_MSIXCAP_MSIX_TABLE_OFFSET_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXCAP_MSIX_TABLE_OFFSET_REG*)0xF46AC0B4u)
/** Alias (User Manual Name) for PCIE0_USP_MSIXCAP_MSIX_TABLE_OFFSET_REG */
#define PCIE0_USP_MSIX_TABLE_OFFSET_REG (PCIE0_USP_MSIXCAP_MSIX_TABLE_OFFSET_REG)

/** \brief 40B8, MSI-X PBA Offset and BIR Register */
#define PCIE0_USP_MSIXCAP_MSIX_PBA_OFFSET_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXCAP_MSIX_PBA_OFFSET_REG*)0xF46AC0B8u)
/** Alias (User Manual Name) for PCIE0_USP_MSIXCAP_MSIX_PBA_OFFSET_REG */
#define PCIE0_USP_MSIX_PBA_OFFSET_REG (PCIE0_USP_MSIXCAP_MSIX_PBA_OFFSET_REG)

/** \brief 4100, Advanced Error Reporting Extended Capability Header */
#define PCIE0_USP_AERCAP_AER_EXT_CAP_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_AER_EXT_CAP_HDR_OFF*)0xF46AC100u)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_AER_EXT_CAP_HDR_OFF */
#define PCIE0_USP_AER_EXT_CAP_HDR_OFF (PCIE0_USP_AERCAP_AER_EXT_CAP_HDR_OFF)

/** \brief 4104, Uncorrectable Error Status Register */
#define PCIE0_USP_AERCAP_UNCORR_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_UNCORR_ERR_STATUS*)0xF46AC104u)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_UNCORR_ERR_STATUS */
#define PCIE0_USP_UNCORR_ERR_STATUS_OFF (PCIE0_USP_AERCAP_UNCORR_ERR_STATUS)

/** \brief 4108, Uncorrectable Error Mask Register */
#define PCIE0_USP_AERCAP_UNCORR_ERR_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_UNCORR_ERR_MASK*)0xF46AC108u)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_UNCORR_ERR_MASK */
#define PCIE0_USP_UNCORR_ERR_MASK_OFF (PCIE0_USP_AERCAP_UNCORR_ERR_MASK)

/** \brief 410C, Uncorrectable Error Severity Register */
#define PCIE0_USP_AERCAP_UNCORR_ERR_SEV /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_UNCORR_ERR_SEV*)0xF46AC10Cu)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_UNCORR_ERR_SEV */
#define PCIE0_USP_UNCORR_ERR_SEV_OFF (PCIE0_USP_AERCAP_UNCORR_ERR_SEV)

/** \brief 4110, Correctable Error Status Register */
#define PCIE0_USP_AERCAP_CORR_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_CORR_ERR_STATUS*)0xF46AC110u)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_CORR_ERR_STATUS */
#define PCIE0_USP_CORR_ERR_STATUS_OFF (PCIE0_USP_AERCAP_CORR_ERR_STATUS)

/** \brief 4114, Correctable Error Mask Register */
#define PCIE0_USP_AERCAP_CORR_ERR_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_CORR_ERR_MASK*)0xF46AC114u)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_CORR_ERR_MASK */
#define PCIE0_USP_CORR_ERR_MASK_OFF (PCIE0_USP_AERCAP_CORR_ERR_MASK)

/** \brief 4118, Advanced Error Capabilities and Control Register */
#define PCIE0_USP_AERCAP_ERR_CAP_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_ERR_CAP_CTRL*)0xF46AC118u)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_ERR_CAP_CTRL */
#define PCIE0_USP_ADV_ERR_CAP_CTRL_OFF (PCIE0_USP_AERCAP_ERR_CAP_CTRL)

/** \brief 411C, Header Log Register 0 */
#define PCIE0_USP_AERCAP_HDR_LOG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_HDR_LOG*)0xF46AC11Cu)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_HDR_LOG0 */
#define PCIE0_USP_HDR_LOG_0_OFF (PCIE0_USP_AERCAP_HDR_LOG0)

/** \brief 4120, Header Log Register 0 */
#define PCIE0_USP_AERCAP_HDR_LOG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_HDR_LOG*)0xF46AC120u)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_HDR_LOG1 */
#define PCIE0_USP_HDR_LOG_1_OFF (PCIE0_USP_AERCAP_HDR_LOG1)

/** \brief 4124, Header Log Register 0 */
#define PCIE0_USP_AERCAP_HDR_LOG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_HDR_LOG*)0xF46AC124u)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_HDR_LOG2 */
#define PCIE0_USP_HDR_LOG_2_OFF (PCIE0_USP_AERCAP_HDR_LOG2)

/** \brief 4128, Header Log Register 0 */
#define PCIE0_USP_AERCAP_HDR_LOG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_HDR_LOG*)0xF46AC128u)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_HDR_LOG3 */
#define PCIE0_USP_HDR_LOG_3_OFF (PCIE0_USP_AERCAP_HDR_LOG3)

/** \brief 4138, TLP Prefix Log Register 1 */
#define PCIE0_USP_AERCAP_TLP_PREFIX_LOG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_TLP_PREFIX_LOG*)0xF46AC138u)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_TLP_PREFIX_LOG0 */
#define PCIE0_USP_TLP_PREFIX_LOG_0_OFF (PCIE0_USP_AERCAP_TLP_PREFIX_LOG0)

/** \brief 413C, TLP Prefix Log Register 1 */
#define PCIE0_USP_AERCAP_TLP_PREFIX_LOG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_TLP_PREFIX_LOG*)0xF46AC13Cu)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_TLP_PREFIX_LOG1 */
#define PCIE0_USP_TLP_PREFIX_LOG_1_OFF (PCIE0_USP_AERCAP_TLP_PREFIX_LOG1)

/** \brief 4140, TLP Prefix Log Register 1 */
#define PCIE0_USP_AERCAP_TLP_PREFIX_LOG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_TLP_PREFIX_LOG*)0xF46AC140u)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_TLP_PREFIX_LOG2 */
#define PCIE0_USP_TLP_PREFIX_LOG_2_OFF (PCIE0_USP_AERCAP_TLP_PREFIX_LOG2)

/** \brief 4144, TLP Prefix Log Register 1 */
#define PCIE0_USP_AERCAP_TLP_PREFIX_LOG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_TLP_PREFIX_LOG*)0xF46AC144u)
/** Alias (User Manual Name) for PCIE0_USP_AERCAP_TLP_PREFIX_LOG3 */
#define PCIE0_USP_TLP_PREFIX_LOG_3_OFF (PCIE0_USP_AERCAP_TLP_PREFIX_LOG3)

/** \brief 4148, Device Serial Number Extended Capability Header */
#define PCIE0_USP_SNCAP_SN_BASE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SNCAP_SN_BASE*)0xF46AC148u)
/** Alias (User Manual Name) for PCIE0_USP_SNCAP_SN_BASE */
#define PCIE0_USP_SN_BASE (PCIE0_USP_SNCAP_SN_BASE)

/** \brief 414C, Serial Number 1 Register */
#define PCIE0_USP_SNCAP_SER_NUM_REG_DW_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SNCAP_SER_NUM_REG_DW_1*)0xF46AC14Cu)
/** Alias (User Manual Name) for PCIE0_USP_SNCAP_SER_NUM_REG_DW_1 */
#define PCIE0_USP_SER_NUM_REG_DW_1 (PCIE0_USP_SNCAP_SER_NUM_REG_DW_1)

/** \brief 4150, Serial Number 2 Register */
#define PCIE0_USP_SNCAP_SER_NUM_REG_DW_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SNCAP_SER_NUM_REG_DW_2*)0xF46AC150u)
/** Alias (User Manual Name) for PCIE0_USP_SNCAP_SER_NUM_REG_DW_2 */
#define PCIE0_USP_SER_NUM_REG_DW_2 (PCIE0_USP_SNCAP_SER_NUM_REG_DW_2)

/** \brief 4158, SPCIE Capability Header */
#define PCIE0_USP_SPCIECAP_SPCIE_CAP_HEADER_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SPCIECAP_SPCIE_CAP_HEADER_REG*)0xF46AC158u)
/** Alias (User Manual Name) for PCIE0_USP_SPCIECAP_SPCIE_CAP_HEADER_REG */
#define PCIE0_USP_SPCIE_CAP_HEADER_REG (PCIE0_USP_SPCIECAP_SPCIE_CAP_HEADER_REG)

/** \brief 415C, Link Control 3 Register */
#define PCIE0_USP_SPCIECAP_LINK_CONTROL3_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SPCIECAP_LINK_CONTROL3_REG*)0xF46AC15Cu)
/** Alias (User Manual Name) for PCIE0_USP_SPCIECAP_LINK_CONTROL3_REG */
#define PCIE0_USP_LINK_CONTROL3_REG (PCIE0_USP_SPCIECAP_LINK_CONTROL3_REG)

/** \brief 4160, Lane Error Status Register */
#define PCIE0_USP_SPCIECAP_LANE_ERR_STATUS_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SPCIECAP_LANE_ERR_STATUS_REG*)0xF46AC160u)
/** Alias (User Manual Name) for PCIE0_USP_SPCIECAP_LANE_ERR_STATUS_REG */
#define PCIE0_USP_LANE_ERR_STATUS_REG (PCIE0_USP_SPCIECAP_LANE_ERR_STATUS_REG)

/** \brief 4164, Lane Equalization Control Register for lanes 1 and 0 */
#define PCIE0_USP_SPCIECAP_SPCIE_CAP_OFF_0CH_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SPCIECAP_SPCIE_CAP_OFF_0CH_REG*)0xF46AC164u)
/** Alias (User Manual Name) for PCIE0_USP_SPCIECAP_SPCIE_CAP_OFF_0CH_REG */
#define PCIE0_USP_SPCIE_CAP_OFF_0CH_REG (PCIE0_USP_SPCIECAP_SPCIE_CAP_OFF_0CH_REG)

/** \brief 4168, LTR Extended Capability Header */
#define PCIE0_USP_LTRCAP_LTR_CAP_HDR_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LTRCAP_LTR_CAP_HDR_REG*)0xF46AC168u)
/** Alias (User Manual Name) for PCIE0_USP_LTRCAP_LTR_CAP_HDR_REG */
#define PCIE0_USP_LTR_CAP_HDR_REG (PCIE0_USP_LTRCAP_LTR_CAP_HDR_REG)

/** \brief 416C, LTR Max Snoop and No-Snoop Latency Register */
#define PCIE0_USP_LTRCAP_LTR_LATENCY_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LTRCAP_LTR_LATENCY_REG*)0xF46AC16Cu)
/** Alias (User Manual Name) for PCIE0_USP_LTRCAP_LTR_LATENCY_REG */
#define PCIE0_USP_LTR_LATENCY_REG (PCIE0_USP_LTRCAP_LTR_LATENCY_REG)

/** \brief 4170, L1 Substates Extended Capability Header */
#define PCIE0_USP_L1SUBCAP_L1SUB_CAP_HEADER_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_L1SUBCAP_L1SUB_CAP_HEADER_REG*)0xF46AC170u)
/** Alias (User Manual Name) for PCIE0_USP_L1SUBCAP_L1SUB_CAP_HEADER_REG */
#define PCIE0_USP_L1SUB_CAP_HEADER_REG (PCIE0_USP_L1SUBCAP_L1SUB_CAP_HEADER_REG)

/** \brief 4174, L1 Substates Capability Register */
#define PCIE0_USP_L1SUBCAP_L1SUB_CAPABILITY_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_L1SUBCAP_L1SUB_CAPABILITY_REG*)0xF46AC174u)
/** Alias (User Manual Name) for PCIE0_USP_L1SUBCAP_L1SUB_CAPABILITY_REG */
#define PCIE0_USP_L1SUB_CAPABILITY_REG (PCIE0_USP_L1SUBCAP_L1SUB_CAPABILITY_REG)

/** \brief 4178, L1 Substates Control 1 Register */
#define PCIE0_USP_L1SUBCAP_L1SUB_CONTROL1_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_L1SUBCAP_L1SUB_CONTROL1_REG*)0xF46AC178u)
/** Alias (User Manual Name) for PCIE0_USP_L1SUBCAP_L1SUB_CONTROL1_REG */
#define PCIE0_USP_L1SUB_CONTROL1_REG (PCIE0_USP_L1SUBCAP_L1SUB_CONTROL1_REG)

/** \brief 417C, L1 Substates Control 2 Register */
#define PCIE0_USP_L1SUBCAP_L1SUB_CONTROL2_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_L1SUBCAP_L1SUB_CONTROL2_REG*)0xF46AC17Cu)
/** Alias (User Manual Name) for PCIE0_USP_L1SUBCAP_L1SUB_CONTROL2_REG */
#define PCIE0_USP_L1SUB_CONTROL2_REG (PCIE0_USP_L1SUBCAP_L1SUB_CONTROL2_REG)

/** \brief 4180, Vendor-Specific Extended Capability Header */
#define PCIE0_USP_RASDESCAP_RAS_DES_CAP_HEADER_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_RAS_DES_CAP_HEADER_REG*)0xF46AC180u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_RAS_DES_CAP_HEADER_REG */
#define PCIE0_USP_RAS_DES_CAP_HEADER_REG (PCIE0_USP_RASDESCAP_RAS_DES_CAP_HEADER_REG)

/** \brief 4184, Vendor-Specific Header */
#define PCIE0_USP_RASDESCAP_VENDOR_SPECIFIC_HEADER_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_VENDOR_SPECIFIC_HEADER_REG*)0xF46AC184u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_VENDOR_SPECIFIC_HEADER_REG */
#define PCIE0_USP_VENDOR_SPECIFIC_HEADER_REG (PCIE0_USP_RASDESCAP_VENDOR_SPECIFIC_HEADER_REG)

/** \brief 4188, Event Counter Control */
#define PCIE0_USP_RASDESCAP_EVENT_COUNTER_CONTROL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EVENT_COUNTER_CONTROL_REG*)0xF46AC188u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EVENT_COUNTER_CONTROL_REG */
#define PCIE0_USP_EVENT_COUNTER_CONTROL_REG (PCIE0_USP_RASDESCAP_EVENT_COUNTER_CONTROL_REG)

/** \brief 418C, Event Counter Data */
#define PCIE0_USP_RASDESCAP_EVENT_COUNTER_DATA_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EVENT_COUNTER_DATA_REG*)0xF46AC18Cu)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EVENT_COUNTER_DATA_REG */
#define PCIE0_USP_EVENT_COUNTER_DATA_REG (PCIE0_USP_RASDESCAP_EVENT_COUNTER_DATA_REG)

/** \brief 4190, Time-based Analysis Control */
#define PCIE0_USP_RASDESCAP_TIME_BASED_ANALYSIS_CONTROL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_TIME_BASED_ANALYSIS_CONTROL_REG*)0xF46AC190u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_TIME_BASED_ANALYSIS_CONTROL_REG */
#define PCIE0_USP_TIME_BASED_ANALYSIS_CONTROL_REG (PCIE0_USP_RASDESCAP_TIME_BASED_ANALYSIS_CONTROL_REG)

/** \brief 4194, Time-based Analysis Data */
#define PCIE0_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_REG*)0xF46AC194u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_REG */
#define PCIE0_USP_TIME_BASED_ANALYSIS_DATA_REG (PCIE0_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_REG)

/** \brief 4198, Upper 32 bits of Time-based Analysis Data */
#define PCIE0_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_63_32_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_63_32_REG*)0xF46AC198u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_63_32_REG */
#define PCIE0_USP_TIME_BASED_ANALYSIS_DATA_63_32_REG (PCIE0_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_63_32_REG)

/** \brief 41B0, Error Injection Enable */
#define PCIE0_USP_RASDESCAP_EINJ_ENABLE_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ_ENABLE_REG*)0xF46AC1B0u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ_ENABLE_REG */
#define PCIE0_USP_EINJ_ENABLE_REG (PCIE0_USP_RASDESCAP_EINJ_ENABLE_REG)

/** \brief 41B4, Error Injection Control 0 (CRC Error) */
#define PCIE0_USP_RASDESCAP_EINJ0_CRC_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ0_CRC_REG*)0xF46AC1B4u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ0_CRC_REG */
#define PCIE0_USP_EINJ0_CRC_REG (PCIE0_USP_RASDESCAP_EINJ0_CRC_REG)

/** \brief 41B8, Error Injection Control 1 (Sequence Number Error).<br> */
#define PCIE0_USP_RASDESCAP_EINJ1_SEQNUM_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ1_SEQNUM_REG*)0xF46AC1B8u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ1_SEQNUM_REG */
#define PCIE0_USP_EINJ1_SEQNUM_REG (PCIE0_USP_RASDESCAP_EINJ1_SEQNUM_REG)

/** \brief 41BC, Error Injection Control 2 (DLLP Error) */
#define PCIE0_USP_RASDESCAP_EINJ2_DLLP_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ2_DLLP_REG*)0xF46AC1BCu)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ2_DLLP_REG */
#define PCIE0_USP_EINJ2_DLLP_REG (PCIE0_USP_RASDESCAP_EINJ2_DLLP_REG)

/** \brief 41C0, Error Injection Control 3 (Symbol Error) */
#define PCIE0_USP_RASDESCAP_EINJ3_SYMBOL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ3_SYMBOL_REG*)0xF46AC1C0u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ3_SYMBOL_REG */
#define PCIE0_USP_EINJ3_SYMBOL_REG (PCIE0_USP_RASDESCAP_EINJ3_SYMBOL_REG)

/** \brief 41C4, Error Injection Control 4 (FC Credit Error) */
#define PCIE0_USP_RASDESCAP_EINJ4_FC_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ4_FC_REG*)0xF46AC1C4u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ4_FC_REG */
#define PCIE0_USP_EINJ4_FC_REG (PCIE0_USP_RASDESCAP_EINJ4_FC_REG)

/** \brief 41C8, Error Injection Control 5 (Specific TLP Error) */
#define PCIE0_USP_RASDESCAP_EINJ5_SP_TLP_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ5_SP_TLP_REG*)0xF46AC1C8u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ5_SP_TLP_REG */
#define PCIE0_USP_EINJ5_SP_TLP_REG (PCIE0_USP_RASDESCAP_EINJ5_SP_TLP_REG)

/** \brief 41CC, Error Injection Control 6 (Compare Point Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_COMPARE_POINTH0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_POINTH*)0xF46AC1CCu)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_COMPARE_POINTH0 */
#define PCIE0_USP_EINJ6_COMPARE_POINT_H0_REG (PCIE0_USP_RASDESCAP_EINJ6_COMPARE_POINTH0)

/** \brief 41D0, Error Injection Control 6 (Compare Point Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_COMPARE_POINTH1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_POINTH*)0xF46AC1D0u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_COMPARE_POINTH1 */
#define PCIE0_USP_EINJ6_COMPARE_POINT_H1_REG (PCIE0_USP_RASDESCAP_EINJ6_COMPARE_POINTH1)

/** \brief 41D4, Error Injection Control 6 (Compare Point Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_COMPARE_POINTH2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_POINTH*)0xF46AC1D4u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_COMPARE_POINTH2 */
#define PCIE0_USP_EINJ6_COMPARE_POINT_H2_REG (PCIE0_USP_RASDESCAP_EINJ6_COMPARE_POINTH2)

/** \brief 41D8, Error Injection Control 6 (Compare Point Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_COMPARE_POINTH3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_POINTH*)0xF46AC1D8u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_COMPARE_POINTH3 */
#define PCIE0_USP_EINJ6_COMPARE_POINT_H3_REG (PCIE0_USP_RASDESCAP_EINJ6_COMPARE_POINTH3)

/** \brief 41DC, Error Injection Control 6 (Compare Value Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_COMPARE_VALUEH0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_VALUEH*)0xF46AC1DCu)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_COMPARE_VALUEH0 */
#define PCIE0_USP_EINJ6_COMPARE_VALUE_H0_REG (PCIE0_USP_RASDESCAP_EINJ6_COMPARE_VALUEH0)

/** \brief 41E0, Error Injection Control 6 (Compare Value Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_COMPARE_VALUEH1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_VALUEH*)0xF46AC1E0u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_COMPARE_VALUEH1 */
#define PCIE0_USP_EINJ6_COMPARE_VALUE_H1_REG (PCIE0_USP_RASDESCAP_EINJ6_COMPARE_VALUEH1)

/** \brief 41E4, Error Injection Control 6 (Compare Value Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_COMPARE_VALUEH2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_VALUEH*)0xF46AC1E4u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_COMPARE_VALUEH2 */
#define PCIE0_USP_EINJ6_COMPARE_VALUE_H2_REG (PCIE0_USP_RASDESCAP_EINJ6_COMPARE_VALUEH2)

/** \brief 41E8, Error Injection Control 6 (Compare Value Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_COMPARE_VALUEH3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_VALUEH*)0xF46AC1E8u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_COMPARE_VALUEH3 */
#define PCIE0_USP_EINJ6_COMPARE_VALUE_H3_REG (PCIE0_USP_RASDESCAP_EINJ6_COMPARE_VALUEH3)

/** \brief 41EC, Error Injection Control 6 (Change Point Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_CHANGE_POINTH0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_POINTH*)0xF46AC1ECu)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_CHANGE_POINTH0 */
#define PCIE0_USP_EINJ6_CHANGE_POINT_H0_REG (PCIE0_USP_RASDESCAP_EINJ6_CHANGE_POINTH0)

/** \brief 41F0, Error Injection Control 6 (Change Point Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_CHANGE_POINTH1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_POINTH*)0xF46AC1F0u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_CHANGE_POINTH1 */
#define PCIE0_USP_EINJ6_CHANGE_POINT_H1_REG (PCIE0_USP_RASDESCAP_EINJ6_CHANGE_POINTH1)

/** \brief 41F4, Error Injection Control 6 (Change Point Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_CHANGE_POINTH2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_POINTH*)0xF46AC1F4u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_CHANGE_POINTH2 */
#define PCIE0_USP_EINJ6_CHANGE_POINT_H2_REG (PCIE0_USP_RASDESCAP_EINJ6_CHANGE_POINTH2)

/** \brief 41F8, Error Injection Control 6 (Change Point Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_CHANGE_POINTH3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_POINTH*)0xF46AC1F8u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_CHANGE_POINTH3 */
#define PCIE0_USP_EINJ6_CHANGE_POINT_H3_REG (PCIE0_USP_RASDESCAP_EINJ6_CHANGE_POINTH3)

/** \brief 41FC, Error Injection Control 6 (Change Value Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_CHANGE_VALUEH0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_VALUEH*)0xF46AC1FCu)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_CHANGE_VALUEH0 */
#define PCIE0_USP_EINJ6_CHANGE_VALUE_H0_REG (PCIE0_USP_RASDESCAP_EINJ6_CHANGE_VALUEH0)

/** \brief 4200, Error Injection Control 6 (Change Value Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_CHANGE_VALUEH1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_VALUEH*)0xF46AC200u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_CHANGE_VALUEH1 */
#define PCIE0_USP_EINJ6_CHANGE_VALUE_H1_REG (PCIE0_USP_RASDESCAP_EINJ6_CHANGE_VALUEH1)

/** \brief 4204, Error Injection Control 6 (Change Value Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_CHANGE_VALUEH2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_VALUEH*)0xF46AC204u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_CHANGE_VALUEH2 */
#define PCIE0_USP_EINJ6_CHANGE_VALUE_H2_REG (PCIE0_USP_RASDESCAP_EINJ6_CHANGE_VALUEH2)

/** \brief 4208, Error Injection Control 6 (Change Value Header DWORD #0) */
#define PCIE0_USP_RASDESCAP_EINJ6_CHANGE_VALUEH3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_VALUEH*)0xF46AC208u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_CHANGE_VALUEH3 */
#define PCIE0_USP_EINJ6_CHANGE_VALUE_H3_REG (PCIE0_USP_RASDESCAP_EINJ6_CHANGE_VALUEH3)

/** \brief 420C, Error Injection Control 6 (Packet Error) */
#define PCIE0_USP_RASDESCAP_EINJ6_EINJ6_TLP_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_EINJ6_TLP_REG*)0xF46AC20Cu)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_EINJ6_EINJ6_TLP_REG */
#define PCIE0_USP_EINJ6_TLP_REG (PCIE0_USP_RASDESCAP_EINJ6_EINJ6_TLP_REG)

/** \brief 4220, Silicon Debug Control 1 */
#define PCIE0_USP_RASDESCAP_SD_SD_CONTROL1_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_SD_CONTROL1_REG*)0xF46AC220u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_SD_CONTROL1_REG */
#define PCIE0_USP_SD_CONTROL1_REG (PCIE0_USP_RASDESCAP_SD_SD_CONTROL1_REG)

/** \brief 4224, Silicon Debug Control 2 */
#define PCIE0_USP_RASDESCAP_SD_SD_CONTROL2_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_SD_CONTROL2_REG*)0xF46AC224u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_SD_CONTROL2_REG */
#define PCIE0_USP_SD_CONTROL2_REG (PCIE0_USP_RASDESCAP_SD_SD_CONTROL2_REG)

/** \brief 4230, Silicon Debug Status(Layer1 Per-lane) */
#define PCIE0_USP_RASDESCAP_SD_STATUS_L1LANE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_STATUS_L1LANE*)0xF46AC230u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_STATUS_L1LANE */
#define PCIE0_USP_SD_STATUS_L1LANE_REG (PCIE0_USP_RASDESCAP_SD_STATUS_L1LANE)

/** \brief 4234, Silicon Debug Status(Layer1 LTSSM) */
#define PCIE0_USP_RASDESCAP_SD_STATUS_L1TSSM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_STATUS_L1TSSM*)0xF46AC234u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_STATUS_L1TSSM */
#define PCIE0_USP_SD_STATUS_L1LTSSM_REG (PCIE0_USP_RASDESCAP_SD_STATUS_L1TSSM)

/** \brief 4238, Silicon Debug Status(PM) */
#define PCIE0_USP_RASDESCAP_SD_STATUS_PMREG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_STATUS_PMREG*)0xF46AC238u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_STATUS_PMREG */
#define PCIE0_USP_SD_STATUS_PM_REG (PCIE0_USP_RASDESCAP_SD_STATUS_PMREG)

/** \brief 423C, Silicon Debug Status(Layer2) */
#define PCIE0_USP_RASDESCAP_SD_STATUS_L2REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_STATUS_L2REG*)0xF46AC23Cu)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_STATUS_L2REG */
#define PCIE0_USP_SD_STATUS_L2_REG (PCIE0_USP_RASDESCAP_SD_STATUS_L2REG)

/** \brief 4240, Silicon Debug Status(Layer3 FC) */
#define PCIE0_USP_RASDESCAP_SD_STATUS_L3L3FC /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_STATUS_L3L3FC*)0xF46AC240u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_STATUS_L3L3FC */
#define PCIE0_USP_SD_STATUS_L3FC_REG (PCIE0_USP_RASDESCAP_SD_STATUS_L3L3FC)

/** \brief 4244, Silicon Debug Status(Layer3) */
#define PCIE0_USP_RASDESCAP_SD_STATUS_L3REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_STATUS_L3REG*)0xF46AC244u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_STATUS_L3REG */
#define PCIE0_USP_SD_STATUS_L3_REG (PCIE0_USP_RASDESCAP_SD_STATUS_L3REG)

/** \brief 4250, Silicon Debug EQ Control 1 */
#define PCIE0_USP_RASDESCAP_SD_EQ_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_EQ_CONTROL1*)0xF46AC250u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_EQ_CONTROL1 */
#define PCIE0_USP_SD_EQ_CONTROL1_REG (PCIE0_USP_RASDESCAP_SD_EQ_CONTROL1)

/** \brief 4254, Silicon Debug EQ Control 2 */
#define PCIE0_USP_RASDESCAP_SD_EQ_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_EQ_CONTROL2*)0xF46AC254u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_EQ_CONTROL2 */
#define PCIE0_USP_SD_EQ_CONTROL2_REG (PCIE0_USP_RASDESCAP_SD_EQ_CONTROL2)

/** \brief 4258, Silicon Debug EQ Control 3 */
#define PCIE0_USP_RASDESCAP_SD_EQ_CONTROL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_EQ_CONTROL3*)0xF46AC258u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_EQ_CONTROL3 */
#define PCIE0_USP_SD_EQ_CONTROL3_REG (PCIE0_USP_RASDESCAP_SD_EQ_CONTROL3)

/** \brief 4260, Silicon Debug EQ Status 1 */
#define PCIE0_USP_RASDESCAP_SD_EQ_STATUS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_EQ_STATUS1*)0xF46AC260u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_EQ_STATUS1 */
#define PCIE0_USP_SD_EQ_STATUS1_REG (PCIE0_USP_RASDESCAP_SD_EQ_STATUS1)

/** \brief 4264, Silicon Debug EQ Status 2 */
#define PCIE0_USP_RASDESCAP_SD_EQ_STATUS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_EQ_STATUS2*)0xF46AC264u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_EQ_STATUS2 */
#define PCIE0_USP_SD_EQ_STATUS2_REG (PCIE0_USP_RASDESCAP_SD_EQ_STATUS2)

/** \brief 4268, Silicon Debug EQ Status 3 */
#define PCIE0_USP_RASDESCAP_SD_EQ_STATUS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_EQ_STATUS3*)0xF46AC268u)
/** Alias (User Manual Name) for PCIE0_USP_RASDESCAP_SD_EQ_STATUS3 */
#define PCIE0_USP_SD_EQ_STATUS3_REG (PCIE0_USP_RASDESCAP_SD_EQ_STATUS3)

/** \brief 4280, PCIe Extended capability ID, Capability version and Next capability offset */
#define PCIE0_USP_VSECRASCAP_RASDP_EXT_CAP_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_EXT_CAP_HDR_OFF*)0xF46AC280u)
/** Alias (User Manual Name) for PCIE0_USP_VSECRASCAP_RASDP_EXT_CAP_HDR_OFF */
#define PCIE0_USP_RASDP_EXT_CAP_HDR_OFF (PCIE0_USP_VSECRASCAP_RASDP_EXT_CAP_HDR_OFF)

/** \brief 4284, Vendor Specific Header */
#define PCIE0_USP_VSECRASCAP_RASDP_VENDOR_SPECIFIC_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_VENDOR_SPECIFIC_HDR_OFF*)0xF46AC284u)
/** Alias (User Manual Name) for PCIE0_USP_VSECRASCAP_RASDP_VENDOR_SPECIFIC_HDR_OFF */
#define PCIE0_USP_RASDP_VENDOR_SPECIFIC_HDR_OFF (PCIE0_USP_VSECRASCAP_RASDP_VENDOR_SPECIFIC_HDR_OFF)

/** \brief 4288, ECC Error Correction and Control Register */
#define PCIE0_USP_VSECRASCAP_RASDP_ERROR_PROT_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_ERROR_PROT_CTRL_OFF*)0xF46AC288u)
/** Alias (User Manual Name) for PCIE0_USP_VSECRASCAP_RASDP_ERROR_PROT_CTRL_OFF */
#define PCIE0_USP_RASDP_ERROR_PROT_CTRL_OFF (PCIE0_USP_VSECRASCAP_RASDP_ERROR_PROT_CTRL_OFF)

/** \brief 42A8, RASDP error mode enable. */
#define PCIE0_USP_VSECRASCAP_RASDP_ERROR_MODE_EN_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_ERROR_MODE_EN_OFF*)0xF46AC2A8u)
/** Alias (User Manual Name) for PCIE0_USP_VSECRASCAP_RASDP_ERROR_MODE_EN_OFF */
#define PCIE0_USP_RASDP_ERROR_MODE_EN_OFF (PCIE0_USP_VSECRASCAP_RASDP_ERROR_MODE_EN_OFF)

/** \brief 42AC, RASDP Error Mode Clear Register */
#define PCIE0_USP_VSECRASCAP_RASDP_ERROR_MODE_CLEAR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_ERROR_MODE_CLEAR_OFF*)0xF46AC2ACu)
/** Alias (User Manual Name) for PCIE0_USP_VSECRASCAP_RASDP_ERROR_MODE_CLEAR_OFF */
#define PCIE0_USP_RASDP_ERROR_MODE_CLEAR_OFF (PCIE0_USP_VSECRASCAP_RASDP_ERROR_MODE_CLEAR_OFF)

/** \brief 42B0, RAM Address where a corrected error (1-bit ECC) is detected */
#define PCIE0_USP_VSECRASCAP_RASDP_RAM_ADDR_CORR_ERROR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_RAM_ADDR_CORR_ERROR_OFF*)0xF46AC2B0u)
/** Alias (User Manual Name) for PCIE0_USP_VSECRASCAP_RASDP_RAM_ADDR_CORR_ERROR_OFF */
#define PCIE0_USP_RASDP_RAM_ADDR_CORR_ERROR_OFF (PCIE0_USP_VSECRASCAP_RASDP_RAM_ADDR_CORR_ERROR_OFF)

/** \brief 42B4, RAM Address where an uncorrected error (2-bit ECC) is detected */
#define PCIE0_USP_VSECRASCAP_RASDP_RAM_ADDR_UNCORR_ERROR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_RAM_ADDR_UNCORR_ERROR_OFF*)0xF46AC2B4u)
/** Alias (User Manual Name) for PCIE0_USP_VSECRASCAP_RASDP_RAM_ADDR_UNCORR_ERROR_OFF */
#define PCIE0_USP_RASDP_RAM_ADDR_UNCORR_ERROR_OFF (PCIE0_USP_VSECRASCAP_RASDP_RAM_ADDR_UNCORR_ERROR_OFF)

/** \brief 42B8, Precision Time Measurement Capability Header */
#define PCIE0_USP_PTMCAP_PTM_EXT_CAP_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMCAP_PTM_EXT_CAP_HDR_OFF*)0xF46AC2B8u)
/** Alias (User Manual Name) for PCIE0_USP_PTMCAP_PTM_EXT_CAP_HDR_OFF */
#define PCIE0_USP_PTM_EXT_CAP_HDR_OFF (PCIE0_USP_PTMCAP_PTM_EXT_CAP_HDR_OFF)

/** \brief 42BC, PTM Capability Register */
#define PCIE0_USP_PTMCAP_PTM_CAP_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMCAP_PTM_CAP_OFF*)0xF46AC2BCu)
/** Alias (User Manual Name) for PCIE0_USP_PTMCAP_PTM_CAP_OFF */
#define PCIE0_USP_PTM_CAP_OFF (PCIE0_USP_PTMCAP_PTM_CAP_OFF)

/** \brief 42C0, PTM Control Register */
#define PCIE0_USP_PTMCAP_PTM_CONTROL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMCAP_PTM_CONTROL_OFF*)0xF46AC2C0u)
/** Alias (User Manual Name) for PCIE0_USP_PTMCAP_PTM_CONTROL_OFF */
#define PCIE0_USP_PTM_CONTROL_OFF (PCIE0_USP_PTMCAP_PTM_CONTROL_OFF)

/** \brief 42C4, Precision Time Measurement Requester Capability Header (VSEC) */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_CAP_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_CAP_HDR_OFF*)0xF46AC2C4u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_CAP_HDR_OFF */
#define PCIE0_USP_PTM_REQ_CAP_HDR_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_CAP_HDR_OFF)

/** \brief 42C8, Precision Time Measurement Requester Vendor Specific Header */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_HDR_OFF*)0xF46AC2C8u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_HDR_OFF */
#define PCIE0_USP_PTM_REQ_HDR_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_HDR_OFF)

/** \brief 42CC, PTM Requester Vendor Specific Control Register */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_CONTROL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_CONTROL_OFF*)0xF46AC2CCu)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_CONTROL_OFF */
#define PCIE0_USP_PTM_REQ_CONTROL_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_CONTROL_OFF)

/** \brief 42D0, PTM Requester Vendor Specific Status Register */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_STATUS_OFF*)0xF46AC2D0u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_STATUS_OFF */
#define PCIE0_USP_PTM_REQ_STATUS_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_STATUS_OFF)

/** \brief 42D4, PTM Requester Local Clock LSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_LOCAL_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_LOCAL_LSB_OFF*)0xF46AC2D4u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_LOCAL_LSB_OFF */
#define PCIE0_USP_PTM_REQ_LOCAL_LSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_LOCAL_LSB_OFF)

/** \brief 42D8, PTM Requester Local Clock MSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_LOCAL_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_LOCAL_MSB_OFF*)0xF46AC2D8u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_LOCAL_MSB_OFF */
#define PCIE0_USP_PTM_REQ_LOCAL_MSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_LOCAL_MSB_OFF)

/** \brief 42DC, PTM Requester T1 Timestamp LSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_T1_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T1_LSB_OFF*)0xF46AC2DCu)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_T1_LSB_OFF */
#define PCIE0_USP_PTM_REQ_T1_LSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_T1_LSB_OFF)

/** \brief 42E0, PTM Requester T1 Timestamp MSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_T1_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T1_MSB_OFF*)0xF46AC2E0u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_T1_MSB_OFF */
#define PCIE0_USP_PTM_REQ_T1_MSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_T1_MSB_OFF)

/** \brief 42E4, PTM Requester T1 Previous Timestamp LSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_T1P_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T1P_LSB_OFF*)0xF46AC2E4u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_T1P_LSB_OFF */
#define PCIE0_USP_PTM_REQ_T1P_LSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_T1P_LSB_OFF)

/** \brief 42E8, PTM Requester T1 Previous Timestamp MSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_T1P_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T1P_MSB_OFF*)0xF46AC2E8u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_T1P_MSB_OFF */
#define PCIE0_USP_PTM_REQ_T1P_MSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_T1P_MSB_OFF)

/** \brief 42EC, PTM Requester T4 Timestamp LSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_T4_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T4_LSB_OFF*)0xF46AC2ECu)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_T4_LSB_OFF */
#define PCIE0_USP_PTM_REQ_T4_LSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_T4_LSB_OFF)

/** \brief 42F0, PTM Requester T4 Timestamp MSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_T4_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T4_MSB_OFF*)0xF46AC2F0u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_T4_MSB_OFF */
#define PCIE0_USP_PTM_REQ_T4_MSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_T4_MSB_OFF)

/** \brief 42F4, PTM Requester T4 Previous Timestamp LSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_T4P_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T4P_LSB_OFF*)0xF46AC2F4u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_T4P_LSB_OFF */
#define PCIE0_USP_PTM_REQ_T4P_LSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_T4P_LSB_OFF)

/** \brief 42F8, PTM Requester T4 Previous Timestamp MSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_T4P_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T4P_MSB_OFF*)0xF46AC2F8u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_T4P_MSB_OFF */
#define PCIE0_USP_PTM_REQ_T4P_MSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_T4P_MSB_OFF)

/** \brief 42FC, PTM Requester Master Time LSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_MASTER_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_MASTER_LSB_OFF*)0xF46AC2FCu)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_MASTER_LSB_OFF */
#define PCIE0_USP_PTM_REQ_MASTER_LSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_MASTER_LSB_OFF)

/** \brief 4300, PTM Requester Master Time MSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_MASTER_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_MASTER_MSB_OFF*)0xF46AC300u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_MASTER_MSB_OFF */
#define PCIE0_USP_PTM_REQ_MASTER_MSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_MASTER_MSB_OFF)

/** \brief 4304, PTM Requester Propagation Delay */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_PROP_DELAY_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_PROP_DELAY_OFF*)0xF46AC304u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_PROP_DELAY_OFF */
#define PCIE0_USP_PTM_REQ_PROP_DELAY_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_PROP_DELAY_OFF)

/** \brief 4308, PTM Requester Master Time at T1 LSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_MASTERT1_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_MASTERT1_LSB_OFF*)0xF46AC308u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_MASTERT1_LSB_OFF */
#define PCIE0_USP_PTM_REQ_MASTERT1_LSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_MASTERT1_LSB_OFF)

/** \brief 430C, PTM Requester Master Time at T1 MSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_MASTERT1_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_MASTERT1_MSB_OFF*)0xF46AC30Cu)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_MASTERT1_MSB_OFF */
#define PCIE0_USP_PTM_REQ_MASTERT1_MSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_MASTERT1_MSB_OFF)

/** \brief 4310, PTM Requester TX Latency */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_TX_LATENCY_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_TX_LATENCY_OFF*)0xF46AC310u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_TX_LATENCY_OFF */
#define PCIE0_USP_PTM_REQ_TX_LATENCY_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_TX_LATENCY_OFF)

/** \brief 4314, PTM Requester RX Latency */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_RX_LATENCY_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_RX_LATENCY_OFF*)0xF46AC314u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_RX_LATENCY_OFF */
#define PCIE0_USP_PTM_REQ_RX_LATENCY_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_RX_LATENCY_OFF)

/** \brief 4318, PTM Requester Clock Correction LSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_LSB_OFF*)0xF46AC318u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_LSB_OFF */
#define PCIE0_USP_PTM_REQ_CLOCK_CORR_LSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_LSB_OFF)

/** \brief 431C, PTM Requester Clock Correction MSB */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_MSB_OFF*)0xF46AC31Cu)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_MSB_OFF */
#define PCIE0_USP_PTM_REQ_CLOCK_CORR_MSB_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_MSB_OFF)

/** \brief 4320, PTM Requester Nominal Clock Period */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_NOM_CLOCK_T_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_NOM_CLOCK_T_OFF*)0xF46AC320u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_NOM_CLOCK_T_OFF */
#define PCIE0_USP_PTM_REQ_NOM_CLOCK_T_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_NOM_CLOCK_T_OFF)

/** \brief 4324, PTM Requester Scaled Clock Period */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_SCALED_CLOCK_T_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_SCALED_CLOCK_T_OFF*)0xF46AC324u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_SCALED_CLOCK_T_OFF */
#define PCIE0_USP_PTM_REQ_SCALED_CLOCK_T_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_SCALED_CLOCK_T_OFF)

/** \brief 4328, PTM Requester Latency Viewport Register Select */
#define PCIE0_USP_PTMREQCAP_PTM_REQ_LATENCY_REG_SEL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_LATENCY_REG_SEL_OFF*)0xF46AC328u)
/** Alias (User Manual Name) for PCIE0_USP_PTMREQCAP_PTM_REQ_LATENCY_REG_SEL_OFF */
#define PCIE0_USP_PTM_REQ_LATENCY_REG_SEL_OFF (PCIE0_USP_PTMREQCAP_PTM_REQ_LATENCY_REG_SEL_OFF)

/** \brief 432C, PCIe Extended Capability ID, Capability Version, and Next Capability Offset Register */
#define PCIE0_USP_VSECDMACAP_VSECDMA_EXT_CAP_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECDMACAP_VSECDMA_EXT_CAP_HDR_OFF*)0xF46AC32Cu)
/** Alias (User Manual Name) for PCIE0_USP_VSECDMACAP_VSECDMA_EXT_CAP_HDR_OFF */
#define PCIE0_USP_VSECDMA_EXT_CAP_HDR_OFF (PCIE0_USP_VSECDMACAP_VSECDMA_EXT_CAP_HDR_OFF)

/** \brief 4330, Vendor Specific Header Register */
#define PCIE0_USP_VSECDMACAP_VSECDMA_VENDOR_SPECIFIC_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECDMACAP_VSECDMA_VENDOR_SPECIFIC_HDR_OFF*)0xF46AC330u)
/** Alias (User Manual Name) for PCIE0_USP_VSECDMACAP_VSECDMA_VENDOR_SPECIFIC_HDR_OFF */
#define PCIE0_USP_VSECDMA_VENDOR_SPECIFIC_HDR_OFF (PCIE0_USP_VSECDMACAP_VSECDMA_VENDOR_SPECIFIC_HDR_OFF)

/** \brief 4334, DMA and related AXI Bridge Implementation Information */
#define PCIE0_USP_VSECDMACAP_VSECDMA_DEVICE_INFORMATION_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECDMACAP_VSECDMA_DEVICE_INFORMATION_OFF*)0xF46AC334u)
/** Alias (User Manual Name) for PCIE0_USP_VSECDMACAP_VSECDMA_DEVICE_INFORMATION_OFF */
#define PCIE0_USP_VSECDMA_DEVICE_INFORMATION_OFF (PCIE0_USP_VSECDMACAP_VSECDMA_DEVICE_INFORMATION_OFF)

/** \brief 4338, Number of Implemented Channels Register */
#define PCIE0_USP_VSECDMACAP_VSECDMA_NUM_CHAN_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECDMACAP_VSECDMA_NUM_CHAN_OFF*)0xF46AC338u)
/** Alias (User Manual Name) for PCIE0_USP_VSECDMACAP_VSECDMA_NUM_CHAN_OFF */
#define PCIE0_USP_VSECDMA_NUM_CHAN_OFF (PCIE0_USP_VSECDMACAP_VSECDMA_NUM_CHAN_OFF)

/** \brief 433C, DMA Register Map Start Address Offset Low Register */
#define PCIE0_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF*)0xF46AC33Cu)
/** Alias (User Manual Name) for PCIE0_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF */
#define PCIE0_USP_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF (PCIE0_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF)

/** \brief 4340, DMA Register Map Start Address Offset High Register */
#define PCIE0_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF*)0xF46AC340u)
/** Alias (User Manual Name) for PCIE0_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF */
#define PCIE0_USP_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF (PCIE0_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF)

/** \brief 4700, Ack Latency Timer and Replay Timer Register */
#define PCIE0_USP_PORTLOGIC_ACK_LATENCY_TIMER_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_ACK_LATENCY_TIMER_OFF*)0xF46AC700u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_ACK_LATENCY_TIMER_OFF */
#define PCIE0_USP_ACK_LATENCY_TIMER_OFF (PCIE0_USP_PORTLOGIC_ACK_LATENCY_TIMER_OFF)

/** \brief 4704, Vendor Specific DLLP Register */
#define PCIE0_USP_PORTLOGIC_VENDOR_SPEC_DLLP_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_VENDOR_SPEC_DLLP_OFF*)0xF46AC704u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_VENDOR_SPEC_DLLP_OFF */
#define PCIE0_USP_VENDOR_SPEC_DLLP_OFF (PCIE0_USP_PORTLOGIC_VENDOR_SPEC_DLLP_OFF)

/** \brief 4708, Port Force Link Register */
#define PCIE0_USP_PORTLOGIC_PORT_FORCE_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PORT_FORCE_OFF*)0xF46AC708u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_PORT_FORCE_OFF */
#define PCIE0_USP_PORT_FORCE_OFF (PCIE0_USP_PORTLOGIC_PORT_FORCE_OFF)

/** \brief 470C, Ack Frequency and L0-L1 ASPM Control Register */
#define PCIE0_USP_PORTLOGIC_ACK_F_ASPM_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_ACK_F_ASPM_CTRL_OFF*)0xF46AC70Cu)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_ACK_F_ASPM_CTRL_OFF */
#define PCIE0_USP_ACK_F_ASPM_CTRL_OFF (PCIE0_USP_PORTLOGIC_ACK_F_ASPM_CTRL_OFF)

/** \brief 4710, Port Link Control Register */
#define PCIE0_USP_PORTLOGIC_PORT_LINK_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PORT_LINK_CTRL_OFF*)0xF46AC710u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_PORT_LINK_CTRL_OFF */
#define PCIE0_USP_PORT_LINK_CTRL_OFF (PCIE0_USP_PORTLOGIC_PORT_LINK_CTRL_OFF)

/** \brief 4714, Lane Skew Register */
#define PCIE0_USP_PORTLOGIC_LANE_SKEW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_LANE_SKEW_OFF*)0xF46AC714u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_LANE_SKEW_OFF */
#define PCIE0_USP_LANE_SKEW_OFF (PCIE0_USP_PORTLOGIC_LANE_SKEW_OFF)

/** \brief 4718, Timer Control and Max Function Number Register */
#define PCIE0_USP_PORTLOGIC_TIMER_CTRL_MAX_FUNC_NUM_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_TIMER_CTRL_MAX_FUNC_NUM_OFF*)0xF46AC718u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_TIMER_CTRL_MAX_FUNC_NUM_OFF */
#define PCIE0_USP_TIMER_CTRL_MAX_FUNC_NUM_OFF (PCIE0_USP_PORTLOGIC_TIMER_CTRL_MAX_FUNC_NUM_OFF)

/** \brief 471C, Symbol Timer Register and Filter Mask 1 Register */
#define PCIE0_USP_PORTLOGIC_SYMBOL_TIMER_FILTER_1_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_SYMBOL_TIMER_FILTER_1_OFF*)0xF46AC71Cu)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_SYMBOL_TIMER_FILTER_1_OFF */
#define PCIE0_USP_SYMBOL_TIMER_FILTER_1_OFF (PCIE0_USP_PORTLOGIC_SYMBOL_TIMER_FILTER_1_OFF)

/** \brief 4720, Filter Mask 2 Register */
#define PCIE0_USP_PORTLOGIC_FILTER_MASK_2_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_FILTER_MASK_2_OFF*)0xF46AC720u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_FILTER_MASK_2_OFF */
#define PCIE0_USP_FILTER_MASK_2_OFF (PCIE0_USP_PORTLOGIC_FILTER_MASK_2_OFF)

/** \brief 4728, Debug Register 0 */
#define PCIE0_USP_PORTLOGIC_PL_DEBUG0_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_DEBUG0_OFF*)0xF46AC728u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_PL_DEBUG0_OFF */
#define PCIE0_USP_PL_DEBUG0_OFF (PCIE0_USP_PORTLOGIC_PL_DEBUG0_OFF)

/** \brief 472C, Debug Register 1 */
#define PCIE0_USP_PORTLOGIC_PL_DEBUG1_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_DEBUG1_OFF*)0xF46AC72Cu)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_PL_DEBUG1_OFF */
#define PCIE0_USP_PL_DEBUG1_OFF (PCIE0_USP_PORTLOGIC_PL_DEBUG1_OFF)

/** \brief 4730, Transmit Posted FC Credit Status */
#define PCIE0_USP_PORTLOGIC_TX_P_FC_CREDIT_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_TX_P_FC_CREDIT_STATUS_OFF*)0xF46AC730u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_TX_P_FC_CREDIT_STATUS_OFF */
#define PCIE0_USP_TX_P_FC_CREDIT_STATUS_OFF (PCIE0_USP_PORTLOGIC_TX_P_FC_CREDIT_STATUS_OFF)

/** \brief 4734, Transmit Non-Posted FC Credit Status */
#define PCIE0_USP_PORTLOGIC_TX_NP_FC_CREDIT_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_TX_NP_FC_CREDIT_STATUS_OFF*)0xF46AC734u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_TX_NP_FC_CREDIT_STATUS_OFF */
#define PCIE0_USP_TX_NP_FC_CREDIT_STATUS_OFF (PCIE0_USP_PORTLOGIC_TX_NP_FC_CREDIT_STATUS_OFF)

/** \brief 4738, Transmit Completion FC Credit Status */
#define PCIE0_USP_PORTLOGIC_TX_CPL_FC_CREDIT_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_TX_CPL_FC_CREDIT_STATUS_OFF*)0xF46AC738u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_TX_CPL_FC_CREDIT_STATUS_OFF */
#define PCIE0_USP_TX_CPL_FC_CREDIT_STATUS_OFF (PCIE0_USP_PORTLOGIC_TX_CPL_FC_CREDIT_STATUS_OFF)

/** \brief 473C, Queue Status */
#define PCIE0_USP_PORTLOGIC_QUEUE_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_QUEUE_STATUS_OFF*)0xF46AC73Cu)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_QUEUE_STATUS_OFF */
#define PCIE0_USP_QUEUE_STATUS_OFF (PCIE0_USP_PORTLOGIC_QUEUE_STATUS_OFF)

/** \brief 4748, Segmented-Buffer VC0 Posted Receive Queue Control */
#define PCIE0_USP_PORTLOGIC_VC0_P_RX_Q_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_VC0_P_RX_Q_CTRL_OFF*)0xF46AC748u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_VC0_P_RX_Q_CTRL_OFF */
#define PCIE0_USP_VC0_P_RX_Q_CTRL_OFF (PCIE0_USP_PORTLOGIC_VC0_P_RX_Q_CTRL_OFF)

/** \brief 474C, Segmented-Buffer VC0 Non-Posted Receive Queue Control */
#define PCIE0_USP_PORTLOGIC_VC0_NP_RX_Q_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_VC0_NP_RX_Q_CTRL_OFF*)0xF46AC74Cu)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_VC0_NP_RX_Q_CTRL_OFF */
#define PCIE0_USP_VC0_NP_RX_Q_CTRL_OFF (PCIE0_USP_PORTLOGIC_VC0_NP_RX_Q_CTRL_OFF)

/** \brief 4750, Segmented-Buffer VC0 Completion Receive Queue Control */
#define PCIE0_USP_PORTLOGIC_VC0_CPL_RX_Q_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_VC0_CPL_RX_Q_CTRL_OFF*)0xF46AC750u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_VC0_CPL_RX_Q_CTRL_OFF */
#define PCIE0_USP_VC0_CPL_RX_Q_CTRL_OFF (PCIE0_USP_PORTLOGIC_VC0_CPL_RX_Q_CTRL_OFF)

/** \brief 480C, Link Width and Speed Change Control Register */
#define PCIE0_USP_PORTLOGIC_GEN2_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_GEN2_CTRL_OFF*)0xF46AC80Cu)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_GEN2_CTRL_OFF */
#define PCIE0_USP_GEN2_CTRL_OFF (PCIE0_USP_PORTLOGIC_GEN2_CTRL_OFF)

/** \brief 488C, Clock Gating Control Register */
#define PCIE0_USP_PORTLOGIC_CLOCK_GATING_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_CLOCK_GATING_CTRL_OFF*)0xF46AC88Cu)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_CLOCK_GATING_CTRL_OFF */
#define PCIE0_USP_CLOCK_GATING_CTRL_OFF (PCIE0_USP_PORTLOGIC_CLOCK_GATING_CTRL_OFF)

/** \brief 4890, Gen3 Control Register */
#define PCIE0_USP_PORTLOGIC_GEN3_RELATED_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_GEN3_RELATED_OFF*)0xF46AC890u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_GEN3_RELATED_OFF */
#define PCIE0_USP_GEN3_RELATED_OFF (PCIE0_USP_PORTLOGIC_GEN3_RELATED_OFF)

/** \brief 48A8, Gen3 EQ Control Register */
#define PCIE0_USP_PORTLOGIC_GEN3_EQ_CONTROL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_GEN3_EQ_CONTROL_OFF*)0xF46AC8A8u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_GEN3_EQ_CONTROL_OFF */
#define PCIE0_USP_GEN3_EQ_CONTROL_OFF (PCIE0_USP_PORTLOGIC_GEN3_EQ_CONTROL_OFF)

/** \brief 48AC, Gen3 EQ Direction Change Feedback Mode Control Register */
#define PCIE0_USP_PORTLOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF*)0xF46AC8ACu)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF */
#define PCIE0_USP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF (PCIE0_USP_PORTLOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF)

/** \brief 48B4, Order Rule Control Register */
#define PCIE0_USP_PORTLOGIC_ORDER_RULE_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_ORDER_RULE_CTRL_OFF*)0xF46AC8B4u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_ORDER_RULE_CTRL_OFF */
#define PCIE0_USP_ORDER_RULE_CTRL_OFF (PCIE0_USP_PORTLOGIC_ORDER_RULE_CTRL_OFF)

/** \brief 48B8, PIPE Loopback Control Register */
#define PCIE0_USP_PORTLOGIC_PIPE_LOOPBACK_CONTROL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PIPE_LOOPBACK_CONTROL_OFF*)0xF46AC8B8u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_PIPE_LOOPBACK_CONTROL_OFF */
#define PCIE0_USP_PIPE_LOOPBACK_CONTROL_OFF (PCIE0_USP_PORTLOGIC_PIPE_LOOPBACK_CONTROL_OFF)

/** \brief 48BC, DBI Read-Only Write Enable Register */
#define PCIE0_USP_PORTLOGIC_MISC_CONTROL_1_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_MISC_CONTROL_1_OFF*)0xF46AC8BCu)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_MISC_CONTROL_1_OFF */
#define PCIE0_USP_MISC_CONTROL_1_OFF (PCIE0_USP_PORTLOGIC_MISC_CONTROL_1_OFF)

/** \brief 48CC, Link Reset Request Flush Control Register */
#define PCIE0_USP_PORTLOGIC_LINK_FLUSH_CONTROL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_LINK_FLUSH_CONTROL_OFF*)0xF46AC8CCu)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_LINK_FLUSH_CONTROL_OFF */
#define PCIE0_USP_LINK_FLUSH_CONTROL_OFF (PCIE0_USP_PORTLOGIC_LINK_FLUSH_CONTROL_OFF)

/** \brief 48D0, AXI Bridge Slave Error Response Register */
#define PCIE0_USP_PORTLOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF*)0xF46AC8D0u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF */
#define PCIE0_USP_AMBA_ERROR_RESPONSE_DEFAULT_OFF (PCIE0_USP_PORTLOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF)

/** \brief 48D4, Link Down AXI Bridge Slave Timeout Register */
#define PCIE0_USP_PORTLOGIC_AMBA_LINK_TIMEOUT_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_AMBA_LINK_TIMEOUT_OFF*)0xF46AC8D4u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_AMBA_LINK_TIMEOUT_OFF */
#define PCIE0_USP_AMBA_LINK_TIMEOUT_OFF (PCIE0_USP_PORTLOGIC_AMBA_LINK_TIMEOUT_OFF)

/** \brief 48D8, AXI Bridge Ordering Control */
#define PCIE0_USP_PORTLOGIC_AMBA_ORDERING_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_AMBA_ORDERING_CTRL_OFF*)0xF46AC8D8u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_AMBA_ORDERING_CTRL_OFF */
#define PCIE0_USP_AMBA_ORDERING_CTRL_OFF (PCIE0_USP_PORTLOGIC_AMBA_ORDERING_CTRL_OFF)

/** \brief 48F8, PCIe Controller IIP Release Version Number */
#define PCIE0_USP_PORTLOGIC_PCIE_VERSION_NUMBER_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PCIE_VERSION_NUMBER_OFF*)0xF46AC8F8u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_PCIE_VERSION_NUMBER_OFF */
#define PCIE0_USP_PCIE_VERSION_NUMBER_OFF (PCIE0_USP_PORTLOGIC_PCIE_VERSION_NUMBER_OFF)

/** \brief 48FC, PCIe Controller IIP Release Version Type */
#define PCIE0_USP_PORTLOGIC_PCIE_VERSION_TYPE_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PCIE_VERSION_TYPE_OFF*)0xF46AC8FCu)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_PCIE_VERSION_TYPE_OFF */
#define PCIE0_USP_PCIE_VERSION_TYPE_OFF (PCIE0_USP_PORTLOGIC_PCIE_VERSION_TYPE_OFF)

/** \brief 4930, Interface Timer Control Register */
#define PCIE0_USP_PORTLOGIC_INTERFACE_TIMER_CONTROL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_INTERFACE_TIMER_CONTROL_OFF*)0xF46AC930u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_INTERFACE_TIMER_CONTROL_OFF */
#define PCIE0_USP_INTERFACE_TIMER_CONTROL_OFF (PCIE0_USP_PORTLOGIC_INTERFACE_TIMER_CONTROL_OFF)

/** \brief 4934, Interface Timer Target Register */
#define PCIE0_USP_PORTLOGIC_INTERFACE_TIMER_TARGET_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_INTERFACE_TIMER_TARGET_OFF*)0xF46AC934u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_INTERFACE_TIMER_TARGET_OFF */
#define PCIE0_USP_INTERFACE_TIMER_TARGET_OFF (PCIE0_USP_PORTLOGIC_INTERFACE_TIMER_TARGET_OFF)

/** \brief 4938, Interface Timer Status Register */
#define PCIE0_USP_PORTLOGIC_INTERFACE_TIMER_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_INTERFACE_TIMER_STATUS_OFF*)0xF46AC938u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_INTERFACE_TIMER_STATUS_OFF */
#define PCIE0_USP_INTERFACE_TIMER_STATUS_OFF (PCIE0_USP_PORTLOGIC_INTERFACE_TIMER_STATUS_OFF)

/** \brief 4940, MSI-X Address Match Low Register */
#define PCIE0_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_LOW_OFF*)0xF46AC940u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_LOW_OFF */
#define PCIE0_USP_MSIX_ADDRESS_MATCH_LOW_OFF (PCIE0_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_LOW_OFF)

/** \brief 4944, MSIX Address Match High Register */
#define PCIE0_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF*)0xF46AC944u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF */
#define PCIE0_USP_MSIX_ADDRESS_MATCH_HIGH_OFF (PCIE0_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF)

/** \brief 4948, MSI-X Doorbell Register */
#define PCIE0_USP_PORTLOGIC_MSIX_DOORBELL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_MSIX_DOORBELL_OFF*)0xF46AC948u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_MSIX_DOORBELL_OFF */
#define PCIE0_USP_MSIX_DOORBELL_OFF (PCIE0_USP_PORTLOGIC_MSIX_DOORBELL_OFF)

/** \brief 4960, Functional Safety Interrupt Events Mask Register */
#define PCIE0_USP_PORTLOGIC_SAFETY_MASK_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_SAFETY_MASK_OFF*)0xF46AC960u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_SAFETY_MASK_OFF */
#define PCIE0_USP_SAFETY_MASK_OFF (PCIE0_USP_PORTLOGIC_SAFETY_MASK_OFF)

/** \brief 4964, Status for functional safety interrupt events */
#define PCIE0_USP_PORTLOGIC_SAFETY_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_SAFETY_STATUS_OFF*)0xF46AC964u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_SAFETY_STATUS_OFF */
#define PCIE0_USP_SAFETY_STATUS_OFF (PCIE0_USP_PORTLOGIC_SAFETY_STATUS_OFF)

/** \brief 4B10, Application driven bus and device number register */
#define PCIE0_USP_PORTLOGIC_PL_APP_BUS_DEV_NUM_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_APP_BUS_DEV_NUM_STATUS_OFF*)0xF46ACB10u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_PL_APP_BUS_DEV_NUM_STATUS_OFF */
#define PCIE0_USP_PL_APP_BUS_DEV_NUM_STATUS_OFF (PCIE0_USP_PORTLOGIC_PL_APP_BUS_DEV_NUM_STATUS_OFF)

/** \brief 4B20, CDM Register Checking Control and Status Register */
#define PCIE0_USP_PORTLOGIC_PL_CHK_REG_CONTROL_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_CHK_REG_CONTROL_STATUS_OFF*)0xF46ACB20u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_PL_CHK_REG_CONTROL_STATUS_OFF */
#define PCIE0_USP_PL_CHK_REG_CONTROL_STATUS_OFF (PCIE0_USP_PORTLOGIC_PL_CHK_REG_CONTROL_STATUS_OFF)

/** \brief 4B24, CDM Register Checking First and Last address to check */
#define PCIE0_USP_PORTLOGIC_PL_CHK_REG_START_END_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_CHK_REG_START_END_OFF*)0xF46ACB24u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_PL_CHK_REG_START_END_OFF */
#define PCIE0_USP_PL_CHK_REG_START_END_OFF (PCIE0_USP_PORTLOGIC_PL_CHK_REG_START_END_OFF)

/** \brief 4B28, CDM Register Checking Error Address */
#define PCIE0_USP_PORTLOGIC_PL_CHK_REG_ERR_ADDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_CHK_REG_ERR_ADDR_OFF*)0xF46ACB28u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_PL_CHK_REG_ERR_ADDR_OFF */
#define PCIE0_USP_PL_CHK_REG_ERR_ADDR_OFF (PCIE0_USP_PORTLOGIC_PL_CHK_REG_ERR_ADDR_OFF)

/** \brief 4B2C, CDM Register Checking error PF Numbers */
#define PCIE0_USP_PORTLOGIC_PL_CHK_REG_ERR_PF_VF_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_CHK_REG_ERR_PF_VF_OFF*)0xF46ACB2Cu)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_PL_CHK_REG_ERR_PF_VF_OFF */
#define PCIE0_USP_PL_CHK_REG_ERR_PF_VF_OFF (PCIE0_USP_PORTLOGIC_PL_CHK_REG_ERR_PF_VF_OFF)

/** \brief 4B30, LTR Latency Register */
#define PCIE0_USP_PORTLOGIC_PL_LTR_LATENCY_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_LTR_LATENCY_OFF*)0xF46ACB30u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_PL_LTR_LATENCY_OFF */
#define PCIE0_USP_PL_LTR_LATENCY_OFF (PCIE0_USP_PORTLOGIC_PL_LTR_LATENCY_OFF)

/** \brief 4B40, Auxiliary Clock Frequency Control Register */
#define PCIE0_USP_PORTLOGIC_AUX_CLK_FREQ_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_AUX_CLK_FREQ_OFF*)0xF46ACB40u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_AUX_CLK_FREQ_OFF */
#define PCIE0_USP_AUX_CLK_FREQ_OFF (PCIE0_USP_PORTLOGIC_AUX_CLK_FREQ_OFF)

/** \brief 4B48, Powerdown Control and Status Register */
#define PCIE0_USP_PORTLOGIC_POWERDOWN_CTRL_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_POWERDOWN_CTRL_STATUS_OFF*)0xF46ACB48u)
/** Alias (User Manual Name) for PCIE0_USP_PORTLOGIC_POWERDOWN_CTRL_STATUS_OFF */
#define PCIE0_USP_POWERDOWN_CTRL_STATUS_OFF (PCIE0_USP_PORTLOGIC_POWERDOWN_CTRL_STATUS_OFF)

/** \brief 5A00, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE0_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADA00u)

/** \brief 5A04, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE0_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADA04u)

/** \brief 5A08, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE0_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADA08u)

/** \brief 5A0C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE0_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADA0Cu)

/** \brief 5A10, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE1_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADA10u)

/** \brief 5A14, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE1_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADA14u)

/** \brief 5A18, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE1_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADA18u)

/** \brief 5A1C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE1_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADA1Cu)

/** \brief 5A20, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE2_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADA20u)

/** \brief 5A24, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE2_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADA24u)

/** \brief 5A28, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE2_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADA28u)

/** \brief 5A2C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE2_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADA2Cu)

/** \brief 5A30, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE3_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADA30u)

/** \brief 5A34, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE3_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADA34u)

/** \brief 5A38, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE3_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADA38u)

/** \brief 5A3C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE3_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADA3Cu)

/** \brief 5A40, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE4_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADA40u)

/** \brief 5A44, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE4_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADA44u)

/** \brief 5A48, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE4_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADA48u)

/** \brief 5A4C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE4_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADA4Cu)

/** \brief 5A50, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE5_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADA50u)

/** \brief 5A54, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE5_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADA54u)

/** \brief 5A58, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE5_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADA58u)

/** \brief 5A5C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE5_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADA5Cu)

/** \brief 5A60, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE6_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADA60u)

/** \brief 5A64, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE6_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADA64u)

/** \brief 5A68, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE6_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADA68u)

/** \brief 5A6C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE6_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADA6Cu)

/** \brief 5A70, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE7_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADA70u)

/** \brief 5A74, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE7_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADA74u)

/** \brief 5A78, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE7_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADA78u)

/** \brief 5A7C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE7_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADA7Cu)

/** \brief 5A80, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE8_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADA80u)

/** \brief 5A84, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE8_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADA84u)

/** \brief 5A88, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE8_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADA88u)

/** \brief 5A8C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE8_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADA8Cu)

/** \brief 5A90, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE9_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADA90u)

/** \brief 5A94, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE9_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADA94u)

/** \brief 5A98, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE9_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADA98u)

/** \brief 5A9C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE9_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADA9Cu)

/** \brief 5AA0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE10_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADAA0u)

/** \brief 5AA4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE10_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADAA4u)

/** \brief 5AA8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE10_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADAA8u)

/** \brief 5AAC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE10_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADAACu)

/** \brief 5AB0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE11_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADAB0u)

/** \brief 5AB4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE11_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADAB4u)

/** \brief 5AB8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE11_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADAB8u)

/** \brief 5ABC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE11_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADABCu)

/** \brief 5AC0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE12_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADAC0u)

/** \brief 5AC4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE12_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADAC4u)

/** \brief 5AC8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE12_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADAC8u)

/** \brief 5ACC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE12_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADACCu)

/** \brief 5AD0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE13_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADAD0u)

/** \brief 5AD4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE13_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADAD4u)

/** \brief 5AD8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE13_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADAD8u)

/** \brief 5ADC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE13_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADADCu)

/** \brief 5AE0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE14_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADAE0u)

/** \brief 5AE4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE14_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADAE4u)

/** \brief 5AE8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE14_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADAE8u)

/** \brief 5AEC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE14_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADAECu)

/** \brief 5AF0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE15_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADAF0u)

/** \brief 5AF4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE15_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADAF4u)

/** \brief 5AF8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE15_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADAF8u)

/** \brief 5AFC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE15_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADAFCu)

/** \brief 5B00, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE16_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADB00u)

/** \brief 5B04, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE16_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADB04u)

/** \brief 5B08, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE16_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADB08u)

/** \brief 5B0C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE16_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADB0Cu)

/** \brief 5B10, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE17_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADB10u)

/** \brief 5B14, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE17_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADB14u)

/** \brief 5B18, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE17_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADB18u)

/** \brief 5B1C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE17_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADB1Cu)

/** \brief 5B20, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE18_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADB20u)

/** \brief 5B24, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE18_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADB24u)

/** \brief 5B28, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE18_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADB28u)

/** \brief 5B2C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE18_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADB2Cu)

/** \brief 5B30, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE19_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADB30u)

/** \brief 5B34, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE19_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADB34u)

/** \brief 5B38, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE19_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADB38u)

/** \brief 5B3C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE19_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADB3Cu)

/** \brief 5B40, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE20_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADB40u)

/** \brief 5B44, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE20_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADB44u)

/** \brief 5B48, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE20_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADB48u)

/** \brief 5B4C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE20_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADB4Cu)

/** \brief 5B50, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE21_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADB50u)

/** \brief 5B54, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE21_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADB54u)

/** \brief 5B58, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE21_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADB58u)

/** \brief 5B5C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE21_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADB5Cu)

/** \brief 5B60, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE22_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADB60u)

/** \brief 5B64, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE22_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADB64u)

/** \brief 5B68, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE22_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADB68u)

/** \brief 5B6C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE22_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADB6Cu)

/** \brief 5B70, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE23_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADB70u)

/** \brief 5B74, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE23_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADB74u)

/** \brief 5B78, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE23_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADB78u)

/** \brief 5B7C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE23_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADB7Cu)

/** \brief 5B80, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE24_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADB80u)

/** \brief 5B84, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE24_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADB84u)

/** \brief 5B88, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE24_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADB88u)

/** \brief 5B8C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE24_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADB8Cu)

/** \brief 5B90, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE25_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADB90u)

/** \brief 5B94, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE25_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADB94u)

/** \brief 5B98, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE25_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADB98u)

/** \brief 5B9C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE25_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADB9Cu)

/** \brief 5BA0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE26_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADBA0u)

/** \brief 5BA4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE26_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADBA4u)

/** \brief 5BA8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE26_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADBA8u)

/** \brief 5BAC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE26_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADBACu)

/** \brief 5BB0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE27_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADBB0u)

/** \brief 5BB4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE27_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADBB4u)

/** \brief 5BB8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE27_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADBB8u)

/** \brief 5BBC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE27_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADBBCu)

/** \brief 5BC0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE28_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADBC0u)

/** \brief 5BC4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE28_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADBC4u)

/** \brief 5BC8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE28_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADBC8u)

/** \brief 5BCC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE28_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADBCCu)

/** \brief 5BD0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE29_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADBD0u)

/** \brief 5BD4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE29_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADBD4u)

/** \brief 5BD8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE29_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADBD8u)

/** \brief 5BDC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE29_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADBDCu)

/** \brief 5BE0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE30_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADBE0u)

/** \brief 5BE4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE30_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADBE4u)

/** \brief 5BE8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE30_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADBE8u)

/** \brief 5BEC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE30_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADBECu)

/** \brief 5BF0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE31_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADBF0u)

/** \brief 5BF4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE31_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADBF4u)

/** \brief 5BF8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE31_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADBF8u)

/** \brief 5BFC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE31_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADBFCu)

/** \brief 5C00, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE32_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADC00u)

/** \brief 5C04, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE32_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADC04u)

/** \brief 5C08, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE32_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADC08u)

/** \brief 5C0C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE32_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADC0Cu)

/** \brief 5C10, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE33_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADC10u)

/** \brief 5C14, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE33_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADC14u)

/** \brief 5C18, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE33_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADC18u)

/** \brief 5C1C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE33_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADC1Cu)

/** \brief 5C20, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE34_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADC20u)

/** \brief 5C24, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE34_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADC24u)

/** \brief 5C28, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE34_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADC28u)

/** \brief 5C2C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE34_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADC2Cu)

/** \brief 5C30, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE35_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADC30u)

/** \brief 5C34, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE35_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADC34u)

/** \brief 5C38, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE35_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADC38u)

/** \brief 5C3C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE35_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADC3Cu)

/** \brief 5C40, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE36_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADC40u)

/** \brief 5C44, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE36_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADC44u)

/** \brief 5C48, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE36_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADC48u)

/** \brief 5C4C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE36_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADC4Cu)

/** \brief 5C50, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE37_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADC50u)

/** \brief 5C54, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE37_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADC54u)

/** \brief 5C58, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE37_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADC58u)

/** \brief 5C5C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE37_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADC5Cu)

/** \brief 5C60, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE38_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADC60u)

/** \brief 5C64, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE38_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADC64u)

/** \brief 5C68, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE38_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADC68u)

/** \brief 5C6C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE38_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADC6Cu)

/** \brief 5C70, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE39_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADC70u)

/** \brief 5C74, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE39_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADC74u)

/** \brief 5C78, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE39_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADC78u)

/** \brief 5C7C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE39_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADC7Cu)

/** \brief 5C80, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE40_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADC80u)

/** \brief 5C84, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE40_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADC84u)

/** \brief 5C88, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE40_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADC88u)

/** \brief 5C8C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE40_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADC8Cu)

/** \brief 5C90, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE41_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADC90u)

/** \brief 5C94, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE41_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADC94u)

/** \brief 5C98, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE41_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADC98u)

/** \brief 5C9C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE41_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADC9Cu)

/** \brief 5CA0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE42_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADCA0u)

/** \brief 5CA4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE42_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADCA4u)

/** \brief 5CA8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE42_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADCA8u)

/** \brief 5CAC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE42_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADCACu)

/** \brief 5CB0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE43_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADCB0u)

/** \brief 5CB4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE43_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADCB4u)

/** \brief 5CB8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE43_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADCB8u)

/** \brief 5CBC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE43_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADCBCu)

/** \brief 5CC0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE44_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADCC0u)

/** \brief 5CC4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE44_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADCC4u)

/** \brief 5CC8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE44_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADCC8u)

/** \brief 5CCC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE44_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADCCCu)

/** \brief 5CD0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE45_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADCD0u)

/** \brief 5CD4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE45_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADCD4u)

/** \brief 5CD8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE45_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADCD8u)

/** \brief 5CDC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE45_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADCDCu)

/** \brief 5CE0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE46_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADCE0u)

/** \brief 5CE4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE46_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADCE4u)

/** \brief 5CE8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE46_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADCE8u)

/** \brief 5CEC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE46_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADCECu)

/** \brief 5CF0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE47_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADCF0u)

/** \brief 5CF4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE47_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADCF4u)

/** \brief 5CF8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE47_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADCF8u)

/** \brief 5CFC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE47_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADCFCu)

/** \brief 5D00, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE48_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADD00u)

/** \brief 5D04, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE48_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADD04u)

/** \brief 5D08, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE48_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADD08u)

/** \brief 5D0C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE48_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADD0Cu)

/** \brief 5D10, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE49_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADD10u)

/** \brief 5D14, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE49_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADD14u)

/** \brief 5D18, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE49_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADD18u)

/** \brief 5D1C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE49_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADD1Cu)

/** \brief 5D20, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE50_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADD20u)

/** \brief 5D24, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE50_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADD24u)

/** \brief 5D28, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE50_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADD28u)

/** \brief 5D2C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE50_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADD2Cu)

/** \brief 5D30, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE51_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADD30u)

/** \brief 5D34, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE51_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADD34u)

/** \brief 5D38, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE51_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADD38u)

/** \brief 5D3C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE51_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADD3Cu)

/** \brief 5D40, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE52_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADD40u)

/** \brief 5D44, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE52_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADD44u)

/** \brief 5D48, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE52_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADD48u)

/** \brief 5D4C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE52_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADD4Cu)

/** \brief 5D50, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE53_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADD50u)

/** \brief 5D54, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE53_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADD54u)

/** \brief 5D58, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE53_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADD58u)

/** \brief 5D5C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE53_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADD5Cu)

/** \brief 5D60, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE54_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADD60u)

/** \brief 5D64, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE54_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADD64u)

/** \brief 5D68, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE54_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADD68u)

/** \brief 5D6C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE54_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADD6Cu)

/** \brief 5D70, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE55_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADD70u)

/** \brief 5D74, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE55_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADD74u)

/** \brief 5D78, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE55_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADD78u)

/** \brief 5D7C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE55_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADD7Cu)

/** \brief 5D80, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE56_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADD80u)

/** \brief 5D84, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE56_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADD84u)

/** \brief 5D88, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE56_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADD88u)

/** \brief 5D8C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE56_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADD8Cu)

/** \brief 5D90, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE57_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADD90u)

/** \brief 5D94, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE57_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADD94u)

/** \brief 5D98, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE57_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADD98u)

/** \brief 5D9C, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE57_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADD9Cu)

/** \brief 5DA0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE58_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADDA0u)

/** \brief 5DA4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE58_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADDA4u)

/** \brief 5DA8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE58_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADDA8u)

/** \brief 5DAC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE58_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADDACu)

/** \brief 5DB0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE59_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADDB0u)

/** \brief 5DB4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE59_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADDB4u)

/** \brief 5DB8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE59_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADDB8u)

/** \brief 5DBC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE59_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADDBCu)

/** \brief 5DC0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE60_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADDC0u)

/** \brief 5DC4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE60_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADDC4u)

/** \brief 5DC8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE60_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADDC8u)

/** \brief 5DCC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE60_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADDCCu)

/** \brief 5DD0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE61_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADDD0u)

/** \brief 5DD4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE61_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADDD4u)

/** \brief 5DD8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE61_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADDD8u)

/** \brief 5DDC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE61_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADDDCu)

/** \brief 5DE0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE62_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADDE0u)

/** \brief 5DE4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE62_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADDE4u)

/** \brief 5DE8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE62_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADDE8u)

/** \brief 5DEC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE62_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADDECu)

/** \brief 5DF0, MSIX table DWORD0 */
#define PCIE0_USP_MSIXTABLE63_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46ADDF0u)

/** \brief 5DF4, MSIX table DWORD1 */
#define PCIE0_USP_MSIXTABLE63_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46ADDF4u)

/** \brief 5DF8, MSIX table DWORD2 */
#define PCIE0_USP_MSIXTABLE63_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46ADDF8u)

/** \brief 5DFC, MSIX table DWORD3 */
#define PCIE0_USP_MSIXTABLE63_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46ADDFCu)

/** \brief 5E10, MSIX table DWORD */
#define PCIE0_USP_MSIXPBA0_DWORD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXPBA_DWORD*)0xF46ADE10u)

/** \brief 5E14, MSIX table DWORD */
#define PCIE0_USP_MSIXPBA1_DWORD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXPBA_DWORD*)0xF46ADE14u)

/** \brief 6010, BAR Mask Register */
#define PCIE0_USP_TYPE0HDRDBI_BARMASK_REG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_BARMASK_REG*)0xF46AE010u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDRDBI_BARMASK_REG0 */
#define PCIE0_USP_BAR0_MASK_REG (PCIE0_USP_TYPE0HDRDBI_BARMASK_REG0)

/** \brief 6014, BAR Mask Register */
#define PCIE0_USP_TYPE0HDRDBI_BARMASK_REG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_BARMASK_REG*)0xF46AE014u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDRDBI_BARMASK_REG1 */
#define PCIE0_USP_BAR1_MASK_REG (PCIE0_USP_TYPE0HDRDBI_BARMASK_REG1)

/** \brief 6018, BAR Mask Register */
#define PCIE0_USP_TYPE0HDRDBI_BARMASK_REG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_BARMASK_REG*)0xF46AE018u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDRDBI_BARMASK_REG2 */
#define PCIE0_USP_BAR2_MASK_REG (PCIE0_USP_TYPE0HDRDBI_BARMASK_REG2)

/** \brief 601C, BAR Mask Register */
#define PCIE0_USP_TYPE0HDRDBI_BARMASK_REG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_BARMASK_REG*)0xF46AE01Cu)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDRDBI_BARMASK_REG3 */
#define PCIE0_USP_BAR3_MASK_REG (PCIE0_USP_TYPE0HDRDBI_BARMASK_REG3)

/** \brief 6020, BAR Mask Register */
#define PCIE0_USP_TYPE0HDRDBI_BARMASK_REG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_BARMASK_REG*)0xF46AE020u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDRDBI_BARMASK_REG4 */
#define PCIE0_USP_BAR4_MASK_REG (PCIE0_USP_TYPE0HDRDBI_BARMASK_REG4)

/** \brief 6024, BAR Mask Register */
#define PCIE0_USP_TYPE0HDRDBI_BARMASK_REG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_BARMASK_REG*)0xF46AE024u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDRDBI_BARMASK_REG5 */
#define PCIE0_USP_BAR5_MASK_REG (PCIE0_USP_TYPE0HDRDBI_BARMASK_REG5)

/** \brief 6030, Expansion ROM BAR Mask Register */
#define PCIE0_USP_TYPE0HDRDBI_EXP_ROM_BAR_MASK_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_EXP_ROM_BAR_MASK_REG*)0xF46AE030u)
/** Alias (User Manual Name) for PCIE0_USP_TYPE0HDRDBI_EXP_ROM_BAR_MASK_REG */
#define PCIE0_USP_EXP_ROM_BAR_MASK_REG (PCIE0_USP_TYPE0HDRDBI_EXP_ROM_BAR_MASK_REG)

/** \brief 60B0, MSI-X Capability ID, Next Pointer, Control Register */
#define PCIE0_USP_MSIXCAPDBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXCAPDBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG*)0xF46AE0B0u)
/** Alias (User Manual Name) for PCIE0_USP_MSIXCAPDBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG */
#define PCIE0_USP_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG (PCIE0_USP_MSIXCAPDBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG)

/** \brief 7000, DMA Arbitration Scheme for TRGT1 Interface */
#define PCIE0_USP_DMACAP_DMA_CTRL_DATA_ARB_PRIOR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_CTRL_DATA_ARB_PRIOR_OFF*)0xF46AF000u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_CTRL_DATA_ARB_PRIOR_OFF */
#define PCIE0_USP_DMA_CTRL_DATA_ARB_PRIOR_OFF (PCIE0_USP_DMACAP_DMA_CTRL_DATA_ARB_PRIOR_OFF)

/** \brief 7008, DMA Number of Channels Register */
#define PCIE0_USP_DMACAP_DMA_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_CTRL_OFF*)0xF46AF008u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_CTRL_OFF */
#define PCIE0_USP_DMA_CTRL_OFF (PCIE0_USP_DMACAP_DMA_CTRL_OFF)

/** \brief 700C, DMA Write Engine Enable Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_ENGINE_EN_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_ENGINE_EN_OFF*)0xF46AF00Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_ENGINE_EN_OFF */
#define PCIE0_USP_DMA_WRITE_ENGINE_EN_OFF (PCIE0_USP_DMACAP_DMA_WRITE_ENGINE_EN_OFF)

/** \brief 7010, DMA Write Doorbell Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_DOORBELL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_DOORBELL_OFF*)0xF46AF010u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_DOORBELL_OFF */
#define PCIE0_USP_DMA_WRITE_DOORBELL_OFF (PCIE0_USP_DMACAP_DMA_WRITE_DOORBELL_OFF)

/** \brief 7018, DMA Write Engine Channel Arbitration Weight Low Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF*)0xF46AF018u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF */
#define PCIE0_USP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF (PCIE0_USP_DMACAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF)

/** \brief 702C, DMA Read Engine Enable Register */
#define PCIE0_USP_DMACAP_DMA_READ_ENGINE_EN_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_ENGINE_EN_OFF*)0xF46AF02Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_ENGINE_EN_OFF */
#define PCIE0_USP_DMA_READ_ENGINE_EN_OFF (PCIE0_USP_DMACAP_DMA_READ_ENGINE_EN_OFF)

/** \brief 7030, DMA Read Doorbell Register */
#define PCIE0_USP_DMACAP_DMA_READ_DOORBELL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_DOORBELL_OFF*)0xF46AF030u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_DOORBELL_OFF */
#define PCIE0_USP_DMA_READ_DOORBELL_OFF (PCIE0_USP_DMACAP_DMA_READ_DOORBELL_OFF)

/** \brief 7038, DMA Read Engine Channel Arbitration Weight Low Register */
#define PCIE0_USP_DMACAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF*)0xF46AF038u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF */
#define PCIE0_USP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF (PCIE0_USP_DMACAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF)

/** \brief 704C, DMA Write Interrupt Status Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_INT_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_INT_STATUS_OFF*)0xF46AF04Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_INT_STATUS_OFF */
#define PCIE0_USP_DMA_WRITE_INT_STATUS_OFF (PCIE0_USP_DMACAP_DMA_WRITE_INT_STATUS_OFF)

/** \brief 7054, DMA Write Interrupt Mask Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_INT_MASK_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_INT_MASK_OFF*)0xF46AF054u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_INT_MASK_OFF */
#define PCIE0_USP_DMA_WRITE_INT_MASK_OFF (PCIE0_USP_DMACAP_DMA_WRITE_INT_MASK_OFF)

/** \brief 7058, DMA Write Interrupt Clear Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_INT_CLEAR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_INT_CLEAR_OFF*)0xF46AF058u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_INT_CLEAR_OFF */
#define PCIE0_USP_DMA_WRITE_INT_CLEAR_OFF (PCIE0_USP_DMACAP_DMA_WRITE_INT_CLEAR_OFF)

/** \brief 705C, DMA Write Error Status Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_ERR_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_ERR_STATUS_OFF*)0xF46AF05Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_ERR_STATUS_OFF */
#define PCIE0_USP_DMA_WRITE_ERR_STATUS_OFF (PCIE0_USP_DMACAP_DMA_WRITE_ERR_STATUS_OFF)

/** \brief 7060, DMA Write Done IMWr Address Low Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_DONE_IMWR_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_DONE_IMWR_LOW_OFF*)0xF46AF060u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_DONE_IMWR_LOW_OFF */
#define PCIE0_USP_DMA_WRITE_DONE_IMWR_LOW_OFF (PCIE0_USP_DMACAP_DMA_WRITE_DONE_IMWR_LOW_OFF)

/** \brief 7064, DMA Write Done IMWr Interrupt Address High Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_DONE_IMWR_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_DONE_IMWR_HIGH_OFF*)0xF46AF064u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_DONE_IMWR_HIGH_OFF */
#define PCIE0_USP_DMA_WRITE_DONE_IMWR_HIGH_OFF (PCIE0_USP_DMACAP_DMA_WRITE_DONE_IMWR_HIGH_OFF)

/** \brief 7068, DMA Write Abort IMWr Address Low Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_ABORT_IMWR_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_ABORT_IMWR_LOW_OFF*)0xF46AF068u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_ABORT_IMWR_LOW_OFF */
#define PCIE0_USP_DMA_WRITE_ABORT_IMWR_LOW_OFF (PCIE0_USP_DMACAP_DMA_WRITE_ABORT_IMWR_LOW_OFF)

/** \brief 706C, DMA Write Abort IMWr Address High Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF*)0xF46AF06Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF */
#define PCIE0_USP_DMA_WRITE_ABORT_IMWR_HIGH_OFF (PCIE0_USP_DMACAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF)

/** \brief 7070, DMA Write Channel 1 and 0 IMWr Data Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_CH01_IMWR_DATA_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_CH01_IMWR_DATA_OFF*)0xF46AF070u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_CH01_IMWR_DATA_OFF */
#define PCIE0_USP_DMA_WRITE_CH01_IMWR_DATA_OFF (PCIE0_USP_DMACAP_DMA_WRITE_CH01_IMWR_DATA_OFF)

/** \brief 7074, DMA Write Channel 3 and 2 IMWr Data Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_CH23_IMWR_DATA_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_CH23_IMWR_DATA_OFF*)0xF46AF074u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_CH23_IMWR_DATA_OFF */
#define PCIE0_USP_DMA_WRITE_CH23_IMWR_DATA_OFF (PCIE0_USP_DMACAP_DMA_WRITE_CH23_IMWR_DATA_OFF)

/** \brief 7090, DMA Write Linked List Error Enable Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF*)0xF46AF090u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF */
#define PCIE0_USP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF (PCIE0_USP_DMACAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF)

/** \brief 70A0, DMA Read Interrupt Status Register */
#define PCIE0_USP_DMACAP_DMA_READ_INT_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_INT_STATUS_OFF*)0xF46AF0A0u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_INT_STATUS_OFF */
#define PCIE0_USP_DMA_READ_INT_STATUS_OFF (PCIE0_USP_DMACAP_DMA_READ_INT_STATUS_OFF)

/** \brief 70A8, DMA Read Interrupt Mask Register */
#define PCIE0_USP_DMACAP_DMA_READ_INT_MASK_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_INT_MASK_OFF*)0xF46AF0A8u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_INT_MASK_OFF */
#define PCIE0_USP_DMA_READ_INT_MASK_OFF (PCIE0_USP_DMACAP_DMA_READ_INT_MASK_OFF)

/** \brief 70AC, DMA Read Interrupt Clear Register */
#define PCIE0_USP_DMACAP_DMA_READ_INT_CLEAR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_INT_CLEAR_OFF*)0xF46AF0ACu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_INT_CLEAR_OFF */
#define PCIE0_USP_DMA_READ_INT_CLEAR_OFF (PCIE0_USP_DMACAP_DMA_READ_INT_CLEAR_OFF)

/** \brief 70B4, DMA Read Error Status Low Register */
#define PCIE0_USP_DMACAP_DMA_READ_ERR_STATUS_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_ERR_STATUS_LOW_OFF*)0xF46AF0B4u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_ERR_STATUS_LOW_OFF */
#define PCIE0_USP_DMA_READ_ERR_STATUS_LOW_OFF (PCIE0_USP_DMACAP_DMA_READ_ERR_STATUS_LOW_OFF)

/** \brief 70B8, DMA Read Error Status High Register */
#define PCIE0_USP_DMACAP_DMA_READ_ERR_STATUS_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_ERR_STATUS_HIGH_OFF*)0xF46AF0B8u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_ERR_STATUS_HIGH_OFF */
#define PCIE0_USP_DMA_READ_ERR_STATUS_HIGH_OFF (PCIE0_USP_DMACAP_DMA_READ_ERR_STATUS_HIGH_OFF)

/** \brief 70C4, DMA Read Linked List Error Enable Register */
#define PCIE0_USP_DMACAP_DMA_READ_LINKED_LIST_ERR_EN_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_LINKED_LIST_ERR_EN_OFF*)0xF46AF0C4u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_LINKED_LIST_ERR_EN_OFF */
#define PCIE0_USP_DMA_READ_LINKED_LIST_ERR_EN_OFF (PCIE0_USP_DMACAP_DMA_READ_LINKED_LIST_ERR_EN_OFF)

/** \brief 70CC, DMA Read Done IMWr Address Low Register */
#define PCIE0_USP_DMACAP_DMA_READ_DONE_IMWR_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_DONE_IMWR_LOW_OFF*)0xF46AF0CCu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_DONE_IMWR_LOW_OFF */
#define PCIE0_USP_DMA_READ_DONE_IMWR_LOW_OFF (PCIE0_USP_DMACAP_DMA_READ_DONE_IMWR_LOW_OFF)

/** \brief 70D0, DMA Read Done IMWr Address High Register */
#define PCIE0_USP_DMACAP_DMA_READ_DONE_IMWR_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_DONE_IMWR_HIGH_OFF*)0xF46AF0D0u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_DONE_IMWR_HIGH_OFF */
#define PCIE0_USP_DMA_READ_DONE_IMWR_HIGH_OFF (PCIE0_USP_DMACAP_DMA_READ_DONE_IMWR_HIGH_OFF)

/** \brief 70D4, DMA Read Abort IMWr Address Low Register */
#define PCIE0_USP_DMACAP_DMA_READ_ABORT_IMWR_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_ABORT_IMWR_LOW_OFF*)0xF46AF0D4u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_ABORT_IMWR_LOW_OFF */
#define PCIE0_USP_DMA_READ_ABORT_IMWR_LOW_OFF (PCIE0_USP_DMACAP_DMA_READ_ABORT_IMWR_LOW_OFF)

/** \brief 70D8, DMA Read Abort IMWr Address High Register */
#define PCIE0_USP_DMACAP_DMA_READ_ABORT_IMWR_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_ABORT_IMWR_HIGH_OFF*)0xF46AF0D8u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_ABORT_IMWR_HIGH_OFF */
#define PCIE0_USP_DMA_READ_ABORT_IMWR_HIGH_OFF (PCIE0_USP_DMACAP_DMA_READ_ABORT_IMWR_HIGH_OFF)

/** \brief 70DC, DMA Read Channel 1 and 0 IMWr Data Register */
#define PCIE0_USP_DMACAP_DMA_READ_CH01_IMWR_DATA_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_CH01_IMWR_DATA_OFF*)0xF46AF0DCu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_CH01_IMWR_DATA_OFF */
#define PCIE0_USP_DMA_READ_CH01_IMWR_DATA_OFF (PCIE0_USP_DMACAP_DMA_READ_CH01_IMWR_DATA_OFF)

/** \brief 70E0, DMA Read Channel 3 and 2 IMWr Data Register */
#define PCIE0_USP_DMACAP_DMA_READ_CH23_IMWR_DATA_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_CH23_IMWR_DATA_OFF*)0xF46AF0E0u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_CH23_IMWR_DATA_OFF */
#define PCIE0_USP_DMA_READ_CH23_IMWR_DATA_OFF (PCIE0_USP_DMACAP_DMA_READ_CH23_IMWR_DATA_OFF)

/** \brief 7108, DMA Write Engine Handshake Counter Channel 0/1/2/3 Register */
#define PCIE0_USP_DMACAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF*)0xF46AF108u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF */
#define PCIE0_USP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF (PCIE0_USP_DMACAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF)

/** \brief 7118, DMA Read Engine Handshake Counter Channel 0/1/2/3 Register */
#define PCIE0_USP_DMACAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF*)0xF46AF118u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF */
#define PCIE0_USP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF (PCIE0_USP_DMACAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF)

/** \brief 7128, DMA Write Channel 0 Power Enable Register */
#define PCIE0_USP_DMACAP_PWREN_WRITE_CH0_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_WRITE_CH_CH*)0xF46AF128u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_PWREN_WRITE_CH0_CH */
#define PCIE0_USP_DMA_WRITE_CH0_PWR_EN_OFF (PCIE0_USP_DMACAP_PWREN_WRITE_CH0_CH)

/** \brief 712C, DMA Write Channel 0 Power Enable Register */
#define PCIE0_USP_DMACAP_PWREN_WRITE_CH1_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_WRITE_CH_CH*)0xF46AF12Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_PWREN_WRITE_CH1_CH */
#define PCIE0_USP_DMA_WRITE_CH1_PWR_EN_OFF (PCIE0_USP_DMACAP_PWREN_WRITE_CH1_CH)

/** \brief 7130, DMA Write Channel 0 Power Enable Register */
#define PCIE0_USP_DMACAP_PWREN_WRITE_CH2_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_WRITE_CH_CH*)0xF46AF130u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_PWREN_WRITE_CH2_CH */
#define PCIE0_USP_DMA_WRITE_CH2_PWR_EN_OFF (PCIE0_USP_DMACAP_PWREN_WRITE_CH2_CH)

/** \brief 7134, DMA Write Channel 0 Power Enable Register */
#define PCIE0_USP_DMACAP_PWREN_WRITE_CH3_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_WRITE_CH_CH*)0xF46AF134u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_PWREN_WRITE_CH3_CH */
#define PCIE0_USP_DMA_WRITE_CH3_PWR_EN_OFF (PCIE0_USP_DMACAP_PWREN_WRITE_CH3_CH)

/** \brief 7168, DMA Read Channel 0 Power Enable Register */
#define PCIE0_USP_DMACAP_PWREN_READ_CH0_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_READ_CH_CH*)0xF46AF168u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_PWREN_READ_CH0_CH */
#define PCIE0_USP_DMA_READ_CH0_PWR_EN_OFF (PCIE0_USP_DMACAP_PWREN_READ_CH0_CH)

/** \brief 716C, DMA Read Channel 0 Power Enable Register */
#define PCIE0_USP_DMACAP_PWREN_READ_CH1_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_READ_CH_CH*)0xF46AF16Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_PWREN_READ_CH1_CH */
#define PCIE0_USP_DMA_READ_CH1_PWR_EN_OFF (PCIE0_USP_DMACAP_PWREN_READ_CH1_CH)

/** \brief 7170, DMA Read Channel 0 Power Enable Register */
#define PCIE0_USP_DMACAP_PWREN_READ_CH2_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_READ_CH_CH*)0xF46AF170u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_PWREN_READ_CH2_CH */
#define PCIE0_USP_DMA_READ_CH2_PWR_EN_OFF (PCIE0_USP_DMACAP_PWREN_READ_CH2_CH)

/** \brief 7174, DMA Read Channel 0 Power Enable Register */
#define PCIE0_USP_DMACAP_PWREN_READ_CH3_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_READ_CH_CH*)0xF46AF174u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_PWREN_READ_CH3_CH */
#define PCIE0_USP_DMA_READ_CH3_PWR_EN_OFF (PCIE0_USP_DMACAP_PWREN_READ_CH3_CH)

/** \brief 7200, DMA Write Channel Control 1 Register */
#define PCIE0_USP_DMACAP_CH0_WRITE_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_CONTROL1*)0xF46AF200u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_WRITE_CONTROL1 */
#define PCIE0_USP_DMA_CH_CONTROL1_OFF_WRCH_0 (PCIE0_USP_DMACAP_CH0_WRITE_CONTROL1)

/** \brief 7208, DMA Write Transfer Size Register */
#define PCIE0_USP_DMACAP_CH0_WRITE_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_TRANSFER_SIZE*)0xF46AF208u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_WRITE_TRANSFER_SIZE */
#define PCIE0_USP_DMA_TRANSFER_SIZE_OFF_WRCH_0 (PCIE0_USP_DMACAP_CH0_WRITE_TRANSFER_SIZE)

/** \brief 720C, DMA Write SAR Low Register */
#define PCIE0_USP_DMACAP_CH0_WRITE_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_LOW*)0xF46AF20Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_WRITE_SAR_LOW */
#define PCIE0_USP_DMA_SAR_LOW_OFF_WRCH_0 (PCIE0_USP_DMACAP_CH0_WRITE_SAR_LOW)

/** \brief 7210, DMA Write SAR High Register */
#define PCIE0_USP_DMACAP_CH0_WRITE_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_HIGH*)0xF46AF210u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_WRITE_SAR_HIGH */
#define PCIE0_USP_DMA_SAR_HIGH_OFF_WRCH_0 (PCIE0_USP_DMACAP_CH0_WRITE_SAR_HIGH)

/** \brief 7214, DMA Write DAR Low Register */
#define PCIE0_USP_DMACAP_CH0_WRITE_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_LOW*)0xF46AF214u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_WRITE_DAR_LOW */
#define PCIE0_USP_DMA_DAR_LOW_OFF_WRCH_0 (PCIE0_USP_DMACAP_CH0_WRITE_DAR_LOW)

/** \brief 7218, DMA Write DAR High Register */
#define PCIE0_USP_DMACAP_CH0_WRITE_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_HIGH*)0xF46AF218u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_WRITE_DAR_HIGH */
#define PCIE0_USP_DMA_DAR_HIGH_OFF_WRCH_0 (PCIE0_USP_DMACAP_CH0_WRITE_DAR_HIGH)

/** \brief 721C, DMA Write Linked List Pointer Low Register */
#define PCIE0_USP_DMACAP_CH0_WRITE_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_LOW*)0xF46AF21Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_WRITE_LLP_LOW */
#define PCIE0_USP_DMA_LLP_LOW_OFF_WRCH_0 (PCIE0_USP_DMACAP_CH0_WRITE_LLP_LOW)

/** \brief 7220, DMA Write Linked List Pointer High Register */
#define PCIE0_USP_DMACAP_CH0_WRITE_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_HIGH*)0xF46AF220u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_WRITE_LLP_HIGH */
#define PCIE0_USP_DMA_LLP_HIGH_OFF_WRCH_0 (PCIE0_USP_DMACAP_CH0_WRITE_LLP_HIGH)

/** \brief 7224, Interrupt clear for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH0_WRCHN_WR_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_CLEAR*)0xF46AF224u)

/** \brief 7228, Interrupt status for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH0_WRCHN_WR_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_STATUS*)0xF46AF228u)

/** \brief 722C, Error status for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH0_WRCHN_WR_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_ERR_STATUS*)0xF46AF22Cu)

/** \brief 7230, Doorbell for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH0_WRCHN_WR_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_DOORBELL*)0xF46AF230u)

/** \brief 7300, DMA Read Channel Control 1 Register */
#define PCIE0_USP_DMACAP_CH0_READ_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_CONTROL1*)0xF46AF300u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_READ_CONTROL1 */
#define PCIE0_USP_DMA_CH_CONTROL1_OFF_RDCH_0 (PCIE0_USP_DMACAP_CH0_READ_CONTROL1)

/** \brief 7308, DMA Read Transfer Size Register */
#define PCIE0_USP_DMACAP_CH0_READ_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_TRANSFER_SIZE*)0xF46AF308u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_READ_TRANSFER_SIZE */
#define PCIE0_USP_DMA_TRANSFER_SIZE_OFF_RDCH_0 (PCIE0_USP_DMACAP_CH0_READ_TRANSFER_SIZE)

/** \brief 730C, DMA Read SAR Low Register */
#define PCIE0_USP_DMACAP_CH0_READ_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_LOW*)0xF46AF30Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_READ_SAR_LOW */
#define PCIE0_USP_DMA_SAR_LOW_OFF_RDCH_0 (PCIE0_USP_DMACAP_CH0_READ_SAR_LOW)

/** \brief 7310, DMA Read SAR High Register */
#define PCIE0_USP_DMACAP_CH0_READ_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_HIGH*)0xF46AF310u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_READ_SAR_HIGH */
#define PCIE0_USP_DMA_SAR_HIGH_OFF_RDCH_0 (PCIE0_USP_DMACAP_CH0_READ_SAR_HIGH)

/** \brief 7314, DMA Read DAR Low Register */
#define PCIE0_USP_DMACAP_CH0_READ_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_LOW*)0xF46AF314u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_READ_DAR_LOW */
#define PCIE0_USP_DMA_DAR_LOW_OFF_RDCH_0 (PCIE0_USP_DMACAP_CH0_READ_DAR_LOW)

/** \brief 7318, DMA Read DAR High Register */
#define PCIE0_USP_DMACAP_CH0_READ_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_HIGH*)0xF46AF318u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_READ_DAR_HIGH */
#define PCIE0_USP_DMA_DAR_HIGH_OFF_RDCH_0 (PCIE0_USP_DMACAP_CH0_READ_DAR_HIGH)

/** \brief 731C, DMA Read Linked List Pointer Low Register */
#define PCIE0_USP_DMACAP_CH0_READ_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_LOW*)0xF46AF31Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_READ_LLP_LOW */
#define PCIE0_USP_DMA_LLP_LOW_OFF_RDCH_0 (PCIE0_USP_DMACAP_CH0_READ_LLP_LOW)

/** \brief 7320, DMA Read Linked List Pointer High Register */
#define PCIE0_USP_DMACAP_CH0_READ_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_HIGH*)0xF46AF320u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH0_READ_LLP_HIGH */
#define PCIE0_USP_DMA_LLP_HIGH_OFF_RDCH_0 (PCIE0_USP_DMACAP_CH0_READ_LLP_HIGH)

/** \brief 7324, Interrupt clear for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH0_RDCHN_RD_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_CLEAR*)0xF46AF324u)

/** \brief 7328, Interrupt status for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH0_RDCHN_RD_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_STATUS*)0xF46AF328u)

/** \brief 732C, Error status for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH0_RDCHN_RD_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS*)0xF46AF32Cu)

/** \brief 7330, Higher error status for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH0_RDCHN_RD_ERR_STATUS_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS_HIGH*)0xF46AF330u)

/** \brief 7334, Doorbell for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH0_RDCHN_RD_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_DOORBELL*)0xF46AF334u)

/** \brief 7400, DMA Write Channel Control 1 Register */
#define PCIE0_USP_DMACAP_CH1_WRITE_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_CONTROL1*)0xF46AF400u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_WRITE_CONTROL1 */
#define PCIE0_USP_DMA_CH_CONTROL1_OFF_WRCH_1 (PCIE0_USP_DMACAP_CH1_WRITE_CONTROL1)

/** \brief 7408, DMA Write Transfer Size Register */
#define PCIE0_USP_DMACAP_CH1_WRITE_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_TRANSFER_SIZE*)0xF46AF408u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_WRITE_TRANSFER_SIZE */
#define PCIE0_USP_DMA_TRANSFER_SIZE_OFF_WRCH_1 (PCIE0_USP_DMACAP_CH1_WRITE_TRANSFER_SIZE)

/** \brief 740C, DMA Write SAR Low Register */
#define PCIE0_USP_DMACAP_CH1_WRITE_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_LOW*)0xF46AF40Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_WRITE_SAR_LOW */
#define PCIE0_USP_DMA_SAR_LOW_OFF_WRCH_1 (PCIE0_USP_DMACAP_CH1_WRITE_SAR_LOW)

/** \brief 7410, DMA Write SAR High Register */
#define PCIE0_USP_DMACAP_CH1_WRITE_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_HIGH*)0xF46AF410u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_WRITE_SAR_HIGH */
#define PCIE0_USP_DMA_SAR_HIGH_OFF_WRCH_1 (PCIE0_USP_DMACAP_CH1_WRITE_SAR_HIGH)

/** \brief 7414, DMA Write DAR Low Register */
#define PCIE0_USP_DMACAP_CH1_WRITE_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_LOW*)0xF46AF414u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_WRITE_DAR_LOW */
#define PCIE0_USP_DMA_DAR_LOW_OFF_WRCH_1 (PCIE0_USP_DMACAP_CH1_WRITE_DAR_LOW)

/** \brief 7418, DMA Write DAR High Register */
#define PCIE0_USP_DMACAP_CH1_WRITE_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_HIGH*)0xF46AF418u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_WRITE_DAR_HIGH */
#define PCIE0_USP_DMA_DAR_HIGH_OFF_WRCH_1 (PCIE0_USP_DMACAP_CH1_WRITE_DAR_HIGH)

/** \brief 741C, DMA Write Linked List Pointer Low Register */
#define PCIE0_USP_DMACAP_CH1_WRITE_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_LOW*)0xF46AF41Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_WRITE_LLP_LOW */
#define PCIE0_USP_DMA_LLP_LOW_OFF_WRCH_1 (PCIE0_USP_DMACAP_CH1_WRITE_LLP_LOW)

/** \brief 7420, DMA Write Linked List Pointer High Register */
#define PCIE0_USP_DMACAP_CH1_WRITE_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_HIGH*)0xF46AF420u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_WRITE_LLP_HIGH */
#define PCIE0_USP_DMA_LLP_HIGH_OFF_WRCH_1 (PCIE0_USP_DMACAP_CH1_WRITE_LLP_HIGH)

/** \brief 7424, Interrupt clear for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH1_WRCHN_WR_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_CLEAR*)0xF46AF424u)

/** \brief 7428, Interrupt status for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH1_WRCHN_WR_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_STATUS*)0xF46AF428u)

/** \brief 742C, Error status for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH1_WRCHN_WR_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_ERR_STATUS*)0xF46AF42Cu)

/** \brief 7430, Doorbell for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH1_WRCHN_WR_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_DOORBELL*)0xF46AF430u)

/** \brief 7500, DMA Read Channel Control 1 Register */
#define PCIE0_USP_DMACAP_CH1_READ_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_CONTROL1*)0xF46AF500u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_READ_CONTROL1 */
#define PCIE0_USP_DMA_CH_CONTROL1_OFF_RDCH_1 (PCIE0_USP_DMACAP_CH1_READ_CONTROL1)

/** \brief 7508, DMA Read Transfer Size Register */
#define PCIE0_USP_DMACAP_CH1_READ_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_TRANSFER_SIZE*)0xF46AF508u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_READ_TRANSFER_SIZE */
#define PCIE0_USP_DMA_TRANSFER_SIZE_OFF_RDCH_1 (PCIE0_USP_DMACAP_CH1_READ_TRANSFER_SIZE)

/** \brief 750C, DMA Read SAR Low Register */
#define PCIE0_USP_DMACAP_CH1_READ_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_LOW*)0xF46AF50Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_READ_SAR_LOW */
#define PCIE0_USP_DMA_SAR_LOW_OFF_RDCH_1 (PCIE0_USP_DMACAP_CH1_READ_SAR_LOW)

/** \brief 7510, DMA Read SAR High Register */
#define PCIE0_USP_DMACAP_CH1_READ_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_HIGH*)0xF46AF510u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_READ_SAR_HIGH */
#define PCIE0_USP_DMA_SAR_HIGH_OFF_RDCH_1 (PCIE0_USP_DMACAP_CH1_READ_SAR_HIGH)

/** \brief 7514, DMA Read DAR Low Register */
#define PCIE0_USP_DMACAP_CH1_READ_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_LOW*)0xF46AF514u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_READ_DAR_LOW */
#define PCIE0_USP_DMA_DAR_LOW_OFF_RDCH_1 (PCIE0_USP_DMACAP_CH1_READ_DAR_LOW)

/** \brief 7518, DMA Read DAR High Register */
#define PCIE0_USP_DMACAP_CH1_READ_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_HIGH*)0xF46AF518u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_READ_DAR_HIGH */
#define PCIE0_USP_DMA_DAR_HIGH_OFF_RDCH_1 (PCIE0_USP_DMACAP_CH1_READ_DAR_HIGH)

/** \brief 751C, DMA Read Linked List Pointer Low Register */
#define PCIE0_USP_DMACAP_CH1_READ_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_LOW*)0xF46AF51Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_READ_LLP_LOW */
#define PCIE0_USP_DMA_LLP_LOW_OFF_RDCH_1 (PCIE0_USP_DMACAP_CH1_READ_LLP_LOW)

/** \brief 7520, DMA Read Linked List Pointer High Register */
#define PCIE0_USP_DMACAP_CH1_READ_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_HIGH*)0xF46AF520u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH1_READ_LLP_HIGH */
#define PCIE0_USP_DMA_LLP_HIGH_OFF_RDCH_1 (PCIE0_USP_DMACAP_CH1_READ_LLP_HIGH)

/** \brief 7524, Interrupt clear for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH1_RDCHN_RD_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_CLEAR*)0xF46AF524u)

/** \brief 7528, Interrupt status for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH1_RDCHN_RD_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_STATUS*)0xF46AF528u)

/** \brief 752C, Error status for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH1_RDCHN_RD_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS*)0xF46AF52Cu)

/** \brief 7530, Higher error status for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH1_RDCHN_RD_ERR_STATUS_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS_HIGH*)0xF46AF530u)

/** \brief 7534, Doorbell for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH1_RDCHN_RD_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_DOORBELL*)0xF46AF534u)

/** \brief 7600, DMA Write Channel Control 1 Register */
#define PCIE0_USP_DMACAP_CH2_WRITE_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_CONTROL1*)0xF46AF600u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_WRITE_CONTROL1 */
#define PCIE0_USP_DMA_CH_CONTROL1_OFF_WRCH_2 (PCIE0_USP_DMACAP_CH2_WRITE_CONTROL1)

/** \brief 7608, DMA Write Transfer Size Register */
#define PCIE0_USP_DMACAP_CH2_WRITE_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_TRANSFER_SIZE*)0xF46AF608u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_WRITE_TRANSFER_SIZE */
#define PCIE0_USP_DMA_TRANSFER_SIZE_OFF_WRCH_2 (PCIE0_USP_DMACAP_CH2_WRITE_TRANSFER_SIZE)

/** \brief 760C, DMA Write SAR Low Register */
#define PCIE0_USP_DMACAP_CH2_WRITE_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_LOW*)0xF46AF60Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_WRITE_SAR_LOW */
#define PCIE0_USP_DMA_SAR_LOW_OFF_WRCH_2 (PCIE0_USP_DMACAP_CH2_WRITE_SAR_LOW)

/** \brief 7610, DMA Write SAR High Register */
#define PCIE0_USP_DMACAP_CH2_WRITE_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_HIGH*)0xF46AF610u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_WRITE_SAR_HIGH */
#define PCIE0_USP_DMA_SAR_HIGH_OFF_WRCH_2 (PCIE0_USP_DMACAP_CH2_WRITE_SAR_HIGH)

/** \brief 7614, DMA Write DAR Low Register */
#define PCIE0_USP_DMACAP_CH2_WRITE_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_LOW*)0xF46AF614u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_WRITE_DAR_LOW */
#define PCIE0_USP_DMA_DAR_LOW_OFF_WRCH_2 (PCIE0_USP_DMACAP_CH2_WRITE_DAR_LOW)

/** \brief 7618, DMA Write DAR High Register */
#define PCIE0_USP_DMACAP_CH2_WRITE_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_HIGH*)0xF46AF618u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_WRITE_DAR_HIGH */
#define PCIE0_USP_DMA_DAR_HIGH_OFF_WRCH_2 (PCIE0_USP_DMACAP_CH2_WRITE_DAR_HIGH)

/** \brief 761C, DMA Write Linked List Pointer Low Register */
#define PCIE0_USP_DMACAP_CH2_WRITE_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_LOW*)0xF46AF61Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_WRITE_LLP_LOW */
#define PCIE0_USP_DMA_LLP_LOW_OFF_WRCH_2 (PCIE0_USP_DMACAP_CH2_WRITE_LLP_LOW)

/** \brief 7620, DMA Write Linked List Pointer High Register */
#define PCIE0_USP_DMACAP_CH2_WRITE_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_HIGH*)0xF46AF620u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_WRITE_LLP_HIGH */
#define PCIE0_USP_DMA_LLP_HIGH_OFF_WRCH_2 (PCIE0_USP_DMACAP_CH2_WRITE_LLP_HIGH)

/** \brief 7624, Interrupt clear for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH2_WRCHN_WR_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_CLEAR*)0xF46AF624u)

/** \brief 7628, Interrupt status for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH2_WRCHN_WR_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_STATUS*)0xF46AF628u)

/** \brief 762C, Error status for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH2_WRCHN_WR_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_ERR_STATUS*)0xF46AF62Cu)

/** \brief 7630, Doorbell for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH2_WRCHN_WR_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_DOORBELL*)0xF46AF630u)

/** \brief 7700, DMA Read Channel Control 1 Register */
#define PCIE0_USP_DMACAP_CH2_READ_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_CONTROL1*)0xF46AF700u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_READ_CONTROL1 */
#define PCIE0_USP_DMA_CH_CONTROL1_OFF_RDCH_2 (PCIE0_USP_DMACAP_CH2_READ_CONTROL1)

/** \brief 7708, DMA Read Transfer Size Register */
#define PCIE0_USP_DMACAP_CH2_READ_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_TRANSFER_SIZE*)0xF46AF708u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_READ_TRANSFER_SIZE */
#define PCIE0_USP_DMA_TRANSFER_SIZE_OFF_RDCH_2 (PCIE0_USP_DMACAP_CH2_READ_TRANSFER_SIZE)

/** \brief 770C, DMA Read SAR Low Register */
#define PCIE0_USP_DMACAP_CH2_READ_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_LOW*)0xF46AF70Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_READ_SAR_LOW */
#define PCIE0_USP_DMA_SAR_LOW_OFF_RDCH_2 (PCIE0_USP_DMACAP_CH2_READ_SAR_LOW)

/** \brief 7710, DMA Read SAR High Register */
#define PCIE0_USP_DMACAP_CH2_READ_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_HIGH*)0xF46AF710u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_READ_SAR_HIGH */
#define PCIE0_USP_DMA_SAR_HIGH_OFF_RDCH_2 (PCIE0_USP_DMACAP_CH2_READ_SAR_HIGH)

/** \brief 7714, DMA Read DAR Low Register */
#define PCIE0_USP_DMACAP_CH2_READ_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_LOW*)0xF46AF714u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_READ_DAR_LOW */
#define PCIE0_USP_DMA_DAR_LOW_OFF_RDCH_2 (PCIE0_USP_DMACAP_CH2_READ_DAR_LOW)

/** \brief 7718, DMA Read DAR High Register */
#define PCIE0_USP_DMACAP_CH2_READ_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_HIGH*)0xF46AF718u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_READ_DAR_HIGH */
#define PCIE0_USP_DMA_DAR_HIGH_OFF_RDCH_2 (PCIE0_USP_DMACAP_CH2_READ_DAR_HIGH)

/** \brief 771C, DMA Read Linked List Pointer Low Register */
#define PCIE0_USP_DMACAP_CH2_READ_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_LOW*)0xF46AF71Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_READ_LLP_LOW */
#define PCIE0_USP_DMA_LLP_LOW_OFF_RDCH_2 (PCIE0_USP_DMACAP_CH2_READ_LLP_LOW)

/** \brief 7720, DMA Read Linked List Pointer High Register */
#define PCIE0_USP_DMACAP_CH2_READ_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_HIGH*)0xF46AF720u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH2_READ_LLP_HIGH */
#define PCIE0_USP_DMA_LLP_HIGH_OFF_RDCH_2 (PCIE0_USP_DMACAP_CH2_READ_LLP_HIGH)

/** \brief 7724, Interrupt clear for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH2_RDCHN_RD_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_CLEAR*)0xF46AF724u)

/** \brief 7728, Interrupt status for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH2_RDCHN_RD_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_STATUS*)0xF46AF728u)

/** \brief 772C, Error status for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH2_RDCHN_RD_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS*)0xF46AF72Cu)

/** \brief 7730, Higher error status for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH2_RDCHN_RD_ERR_STATUS_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS_HIGH*)0xF46AF730u)

/** \brief 7734, Doorbell for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH2_RDCHN_RD_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_DOORBELL*)0xF46AF734u)

/** \brief 7800, DMA Write Channel Control 1 Register */
#define PCIE0_USP_DMACAP_CH3_WRITE_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_CONTROL1*)0xF46AF800u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_WRITE_CONTROL1 */
#define PCIE0_USP_DMA_CH_CONTROL1_OFF_WRCH_3 (PCIE0_USP_DMACAP_CH3_WRITE_CONTROL1)

/** \brief 7808, DMA Write Transfer Size Register */
#define PCIE0_USP_DMACAP_CH3_WRITE_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_TRANSFER_SIZE*)0xF46AF808u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_WRITE_TRANSFER_SIZE */
#define PCIE0_USP_DMA_TRANSFER_SIZE_OFF_WRCH_3 (PCIE0_USP_DMACAP_CH3_WRITE_TRANSFER_SIZE)

/** \brief 780C, DMA Write SAR Low Register */
#define PCIE0_USP_DMACAP_CH3_WRITE_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_LOW*)0xF46AF80Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_WRITE_SAR_LOW */
#define PCIE0_USP_DMA_SAR_LOW_OFF_WRCH_3 (PCIE0_USP_DMACAP_CH3_WRITE_SAR_LOW)

/** \brief 7810, DMA Write SAR High Register */
#define PCIE0_USP_DMACAP_CH3_WRITE_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_HIGH*)0xF46AF810u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_WRITE_SAR_HIGH */
#define PCIE0_USP_DMA_SAR_HIGH_OFF_WRCH_3 (PCIE0_USP_DMACAP_CH3_WRITE_SAR_HIGH)

/** \brief 7814, DMA Write DAR Low Register */
#define PCIE0_USP_DMACAP_CH3_WRITE_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_LOW*)0xF46AF814u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_WRITE_DAR_LOW */
#define PCIE0_USP_DMA_DAR_LOW_OFF_WRCH_3 (PCIE0_USP_DMACAP_CH3_WRITE_DAR_LOW)

/** \brief 7818, DMA Write DAR High Register */
#define PCIE0_USP_DMACAP_CH3_WRITE_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_HIGH*)0xF46AF818u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_WRITE_DAR_HIGH */
#define PCIE0_USP_DMA_DAR_HIGH_OFF_WRCH_3 (PCIE0_USP_DMACAP_CH3_WRITE_DAR_HIGH)

/** \brief 781C, DMA Write Linked List Pointer Low Register */
#define PCIE0_USP_DMACAP_CH3_WRITE_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_LOW*)0xF46AF81Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_WRITE_LLP_LOW */
#define PCIE0_USP_DMA_LLP_LOW_OFF_WRCH_3 (PCIE0_USP_DMACAP_CH3_WRITE_LLP_LOW)

/** \brief 7820, DMA Write Linked List Pointer High Register */
#define PCIE0_USP_DMACAP_CH3_WRITE_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_HIGH*)0xF46AF820u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_WRITE_LLP_HIGH */
#define PCIE0_USP_DMA_LLP_HIGH_OFF_WRCH_3 (PCIE0_USP_DMACAP_CH3_WRITE_LLP_HIGH)

/** \brief 7824, Interrupt clear for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH3_WRCHN_WR_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_CLEAR*)0xF46AF824u)

/** \brief 7828, Interrupt status for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH3_WRCHN_WR_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_STATUS*)0xF46AF828u)

/** \brief 782C, Error status for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH3_WRCHN_WR_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_ERR_STATUS*)0xF46AF82Cu)

/** \brief 7830, Doorbell for DMA write channel  $i */
#define PCIE0_USP_DMACAP_CH3_WRCHN_WR_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_DOORBELL*)0xF46AF830u)

/** \brief 7900, DMA Read Channel Control 1 Register */
#define PCIE0_USP_DMACAP_CH3_READ_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_CONTROL1*)0xF46AF900u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_READ_CONTROL1 */
#define PCIE0_USP_DMA_CH_CONTROL1_OFF_RDCH_3 (PCIE0_USP_DMACAP_CH3_READ_CONTROL1)

/** \brief 7908, DMA Read Transfer Size Register */
#define PCIE0_USP_DMACAP_CH3_READ_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_TRANSFER_SIZE*)0xF46AF908u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_READ_TRANSFER_SIZE */
#define PCIE0_USP_DMA_TRANSFER_SIZE_OFF_RDCH_3 (PCIE0_USP_DMACAP_CH3_READ_TRANSFER_SIZE)

/** \brief 790C, DMA Read SAR Low Register */
#define PCIE0_USP_DMACAP_CH3_READ_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_LOW*)0xF46AF90Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_READ_SAR_LOW */
#define PCIE0_USP_DMA_SAR_LOW_OFF_RDCH_3 (PCIE0_USP_DMACAP_CH3_READ_SAR_LOW)

/** \brief 7910, DMA Read SAR High Register */
#define PCIE0_USP_DMACAP_CH3_READ_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_HIGH*)0xF46AF910u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_READ_SAR_HIGH */
#define PCIE0_USP_DMA_SAR_HIGH_OFF_RDCH_3 (PCIE0_USP_DMACAP_CH3_READ_SAR_HIGH)

/** \brief 7914, DMA Read DAR Low Register */
#define PCIE0_USP_DMACAP_CH3_READ_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_LOW*)0xF46AF914u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_READ_DAR_LOW */
#define PCIE0_USP_DMA_DAR_LOW_OFF_RDCH_3 (PCIE0_USP_DMACAP_CH3_READ_DAR_LOW)

/** \brief 7918, DMA Read DAR High Register */
#define PCIE0_USP_DMACAP_CH3_READ_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_HIGH*)0xF46AF918u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_READ_DAR_HIGH */
#define PCIE0_USP_DMA_DAR_HIGH_OFF_RDCH_3 (PCIE0_USP_DMACAP_CH3_READ_DAR_HIGH)

/** \brief 791C, DMA Read Linked List Pointer Low Register */
#define PCIE0_USP_DMACAP_CH3_READ_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_LOW*)0xF46AF91Cu)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_READ_LLP_LOW */
#define PCIE0_USP_DMA_LLP_LOW_OFF_RDCH_3 (PCIE0_USP_DMACAP_CH3_READ_LLP_LOW)

/** \brief 7920, DMA Read Linked List Pointer High Register */
#define PCIE0_USP_DMACAP_CH3_READ_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_HIGH*)0xF46AF920u)
/** Alias (User Manual Name) for PCIE0_USP_DMACAP_CH3_READ_LLP_HIGH */
#define PCIE0_USP_DMA_LLP_HIGH_OFF_RDCH_3 (PCIE0_USP_DMACAP_CH3_READ_LLP_HIGH)

/** \brief 7924, Interrupt clear for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH3_RDCHN_RD_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_CLEAR*)0xF46AF924u)

/** \brief 7928, Interrupt status for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH3_RDCHN_RD_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_STATUS*)0xF46AF928u)

/** \brief 792C, Error status for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH3_RDCHN_RD_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS*)0xF46AF92Cu)

/** \brief 7930, Higher error status for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH3_RDCHN_RD_ERR_STATUS_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS_HIGH*)0xF46AF930u)

/** \brief 7934, Doorbell for DMA read channel  $i */
#define PCIE0_USP_DMACAP_CH3_RDCHN_RD_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_DOORBELL*)0xF46AF934u)

/** \brief 0, Write access enable register A */
#define PCIE0_USP_S2A_ACCEN0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xFFFFFE00u)

/** \brief 4, Write access enable register B */
#define PCIE0_USP_S2A_ACCEN0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xFFFFFE04u)

/** \brief 8, Read access enable register A */
#define PCIE0_USP_S2A_ACCEN0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xFFFFFE08u)

/** \brief C, Read access enable register B */
#define PCIE0_USP_S2A_ACCEN0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xFFFFFE0Cu)

/** \brief 10, VM access enable register */
#define PCIE0_USP_S2A_ACCEN0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xFFFFFE10u)

/** \brief 14, PRS access enable register */
#define PCIE0_USP_S2A_ACCEN0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xFFFFFE14u)

/** \brief 18, Region lower address register */
#define PCIE0_USP_S2A_ACCEN0_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xFFFFFE18u)

/** \brief 1C, Region upper address register */
#define PCIE0_USP_S2A_ACCEN0_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xFFFFFE1Cu)

/** \brief 20, Write access enable register A */
#define PCIE0_USP_S2A_ACCEN1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xFFFFFE20u)

/** \brief 24, Write access enable register B */
#define PCIE0_USP_S2A_ACCEN1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xFFFFFE24u)

/** \brief 28, Read access enable register A */
#define PCIE0_USP_S2A_ACCEN1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xFFFFFE28u)

/** \brief 2C, Read access enable register B */
#define PCIE0_USP_S2A_ACCEN1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xFFFFFE2Cu)

/** \brief 30, VM access enable register */
#define PCIE0_USP_S2A_ACCEN1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xFFFFFE30u)

/** \brief 34, PRS access enable register */
#define PCIE0_USP_S2A_ACCEN1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xFFFFFE34u)

/** \brief 38, Region lower address register */
#define PCIE0_USP_S2A_ACCEN1_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xFFFFFE38u)

/** \brief 3C, Region upper address register */
#define PCIE0_USP_S2A_ACCEN1_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xFFFFFE3Cu)

/** \brief 40, Write access enable register A */
#define PCIE0_USP_S2A_ACCEN2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xFFFFFE40u)

/** \brief 44, Write access enable register B */
#define PCIE0_USP_S2A_ACCEN2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xFFFFFE44u)

/** \brief 48, Read access enable register A */
#define PCIE0_USP_S2A_ACCEN2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xFFFFFE48u)

/** \brief 4C, Read access enable register B */
#define PCIE0_USP_S2A_ACCEN2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xFFFFFE4Cu)

/** \brief 50, VM access enable register */
#define PCIE0_USP_S2A_ACCEN2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xFFFFFE50u)

/** \brief 54, PRS access enable register */
#define PCIE0_USP_S2A_ACCEN2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xFFFFFE54u)

/** \brief 58, Region lower address register */
#define PCIE0_USP_S2A_ACCEN2_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xFFFFFE58u)

/** \brief 5C, Region upper address register */
#define PCIE0_USP_S2A_ACCEN2_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xFFFFFE5Cu)

/** \brief 60, Write access enable register A */
#define PCIE0_USP_S2A_ACCEN3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xFFFFFE60u)

/** \brief 64, Write access enable register B */
#define PCIE0_USP_S2A_ACCEN3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xFFFFFE64u)

/** \brief 68, Read access enable register A */
#define PCIE0_USP_S2A_ACCEN3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xFFFFFE68u)

/** \brief 6C, Read access enable register B */
#define PCIE0_USP_S2A_ACCEN3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xFFFFFE6Cu)

/** \brief 70, VM access enable register */
#define PCIE0_USP_S2A_ACCEN3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xFFFFFE70u)

/** \brief 74, PRS access enable register */
#define PCIE0_USP_S2A_ACCEN3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xFFFFFE74u)

/** \brief 78, Region lower address register */
#define PCIE0_USP_S2A_ACCEN3_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xFFFFFE78u)

/** \brief 7C, Region upper address register */
#define PCIE0_USP_S2A_ACCEN3_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xFFFFFE7Cu)

/** \brief 80, Write access enable register A */
#define PCIE0_USP_S2A_ACCEN4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xFFFFFE80u)

/** \brief 84, Write access enable register B */
#define PCIE0_USP_S2A_ACCEN4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xFFFFFE84u)

/** \brief 88, Read access enable register A */
#define PCIE0_USP_S2A_ACCEN4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xFFFFFE88u)

/** \brief 8C, Read access enable register B */
#define PCIE0_USP_S2A_ACCEN4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xFFFFFE8Cu)

/** \brief 90, VM access enable register */
#define PCIE0_USP_S2A_ACCEN4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xFFFFFE90u)

/** \brief 94, PRS access enable register */
#define PCIE0_USP_S2A_ACCEN4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xFFFFFE94u)

/** \brief 98, Region lower address register */
#define PCIE0_USP_S2A_ACCEN4_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xFFFFFE98u)

/** \brief 9C, Region upper address register */
#define PCIE0_USP_S2A_ACCEN4_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xFFFFFE9Cu)

/** \brief A0, Write access enable register A */
#define PCIE0_USP_S2A_ACCEN5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xFFFFFEA0u)

/** \brief A4, Write access enable register B */
#define PCIE0_USP_S2A_ACCEN5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xFFFFFEA4u)

/** \brief A8, Read access enable register A */
#define PCIE0_USP_S2A_ACCEN5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xFFFFFEA8u)

/** \brief AC, Read access enable register B */
#define PCIE0_USP_S2A_ACCEN5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xFFFFFEACu)

/** \brief B0, VM access enable register */
#define PCIE0_USP_S2A_ACCEN5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xFFFFFEB0u)

/** \brief B4, PRS access enable register */
#define PCIE0_USP_S2A_ACCEN5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xFFFFFEB4u)

/** \brief B8, Region lower address register */
#define PCIE0_USP_S2A_ACCEN5_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xFFFFFEB8u)

/** \brief BC, Region upper address register */
#define PCIE0_USP_S2A_ACCEN5_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xFFFFFEBCu)

/** \brief C0, Write access enable register A */
#define PCIE0_USP_S2A_ACCEN6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xFFFFFEC0u)

/** \brief C4, Write access enable register B */
#define PCIE0_USP_S2A_ACCEN6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xFFFFFEC4u)

/** \brief C8, Read access enable register A */
#define PCIE0_USP_S2A_ACCEN6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xFFFFFEC8u)

/** \brief CC, Read access enable register B */
#define PCIE0_USP_S2A_ACCEN6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xFFFFFECCu)

/** \brief D0, VM access enable register */
#define PCIE0_USP_S2A_ACCEN6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xFFFFFED0u)

/** \brief D4, PRS access enable register */
#define PCIE0_USP_S2A_ACCEN6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xFFFFFED4u)

/** \brief D8, Region lower address register */
#define PCIE0_USP_S2A_ACCEN6_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xFFFFFED8u)

/** \brief DC, Region upper address register */
#define PCIE0_USP_S2A_ACCEN6_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xFFFFFEDCu)

/** \brief E0, Write access enable register A */
#define PCIE0_USP_S2A_ACCEN7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xFFFFFEE0u)

/** \brief E4, Write access enable register B */
#define PCIE0_USP_S2A_ACCEN7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xFFFFFEE4u)

/** \brief E8, Read access enable register A */
#define PCIE0_USP_S2A_ACCEN7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xFFFFFEE8u)

/** \brief EC, Read access enable register B */
#define PCIE0_USP_S2A_ACCEN7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xFFFFFEECu)

/** \brief F0, VM access enable register */
#define PCIE0_USP_S2A_ACCEN7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xFFFFFEF0u)

/** \brief F4, PRS access enable register */
#define PCIE0_USP_S2A_ACCEN7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xFFFFFEF4u)

/** \brief F8, Region lower address register */
#define PCIE0_USP_S2A_ACCEN7_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xFFFFFEF8u)

/** \brief FC, Region upper address register */
#define PCIE0_USP_S2A_ACCEN7_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xFFFFFEFCu)

/** \brief 104, PROT Register Safe Endinit */
#define PCIE0_USP_S2A_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PROT*)0xFFFFFF04u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Pcie_usp_Registers_Cfg_Pcie1_usp
 * \{  */
/** \brief 0, Clock control register */
#define PCIE1_USP_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_CLC*)0xF46A0000u)

/** \brief 4, OCDS control and status register */
#define PCIE1_USP_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_OCS*)0xF46A0004u)

/** \brief 8, Module identification register */
#define PCIE1_USP_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ID*)0xF46A0008u)

/** \brief C, Reset control register A */
#define PCIE1_USP_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RST_CTRLA*)0xF46A000Cu)

/** \brief 10, Reset control register B */
#define PCIE1_USP_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RST_CTRLB*)0xF46A0010u)

/** \brief 14, Reset status register */
#define PCIE1_USP_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RST_STAT*)0xF46A0014u)

/** \brief 20, PROT register endinit */
#define PCIE1_USP_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PROT*)0xF46A0020u)

/** \brief 24, PROT register safe endinit */
#define PCIE1_USP_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PROT*)0xF46A0024u)

/** \brief 40, Write access enable register A */
#define PCIE1_USP_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xF46A0040u)

/** \brief 44, Write access enable register B */
#define PCIE1_USP_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_FPI*)0xF46A0044u)

/** \brief 48, Read access enable register A */
#define PCIE1_USP_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xF46A0048u)

/** \brief 4C, Read access enable register B */
#define PCIE1_USP_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_FPI*)0xF46A004Cu)

/** \brief 50, VM access enable register */
#define PCIE1_USP_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xF46A0050u)

/** \brief 54, PRS access enable register */
#define PCIE1_USP_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xF46A0054u)

/** \brief 60, Write access enable register A */
#define PCIE1_USP_DMA_ACCEN0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xF46A0060u)

/** \brief 64, Write access enable register B */
#define PCIE1_USP_DMA_ACCEN0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_FPI*)0xF46A0064u)

/** \brief 68, Read access enable register A */
#define PCIE1_USP_DMA_ACCEN0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xF46A0068u)

/** \brief 6C, Read access enable register B */
#define PCIE1_USP_DMA_ACCEN0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_FPI*)0xF46A006Cu)

/** \brief 70, VM access enable register */
#define PCIE1_USP_DMA_ACCEN0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xF46A0070u)

/** \brief 74, PRS access enable register */
#define PCIE1_USP_DMA_ACCEN0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xF46A0074u)

/** \brief 80, Write access enable register A */
#define PCIE1_USP_DMA_ACCEN1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xF46A0080u)

/** \brief 84, Write access enable register B */
#define PCIE1_USP_DMA_ACCEN1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_FPI*)0xF46A0084u)

/** \brief 88, Read access enable register A */
#define PCIE1_USP_DMA_ACCEN1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xF46A0088u)

/** \brief 8C, Read access enable register B */
#define PCIE1_USP_DMA_ACCEN1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_FPI*)0xF46A008Cu)

/** \brief 90, VM access enable register */
#define PCIE1_USP_DMA_ACCEN1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xF46A0090u)

/** \brief 94, PRS access enable register */
#define PCIE1_USP_DMA_ACCEN1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xF46A0094u)

/** \brief A0, Write access enable register A */
#define PCIE1_USP_DMA_ACCEN2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xF46A00A0u)

/** \brief A4, Write access enable register B */
#define PCIE1_USP_DMA_ACCEN2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_FPI*)0xF46A00A4u)

/** \brief A8, Read access enable register A */
#define PCIE1_USP_DMA_ACCEN2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xF46A00A8u)

/** \brief AC, Read access enable register B */
#define PCIE1_USP_DMA_ACCEN2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_FPI*)0xF46A00ACu)

/** \brief B0, VM access enable register */
#define PCIE1_USP_DMA_ACCEN2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xF46A00B0u)

/** \brief B4, PRS access enable register */
#define PCIE1_USP_DMA_ACCEN2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xF46A00B4u)

/** \brief C0, Write access enable register A */
#define PCIE1_USP_DMA_ACCEN3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xF46A00C0u)

/** \brief C4, Write access enable register B */
#define PCIE1_USP_DMA_ACCEN3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_FPI*)0xF46A00C4u)

/** \brief C8, Read access enable register A */
#define PCIE1_USP_DMA_ACCEN3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xF46A00C8u)

/** \brief CC, Read access enable register B */
#define PCIE1_USP_DMA_ACCEN3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_FPI*)0xF46A00CCu)

/** \brief D0, VM access enable register */
#define PCIE1_USP_DMA_ACCEN3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xF46A00D0u)

/** \brief D4, PRS access enable register */
#define PCIE1_USP_DMA_ACCEN3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xF46A00D4u)

/** \brief 348, Request MSI interrupt, EP only. */
#define PCIE1_USP_INT_MSICTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_MSICTRL*)0xF46A0348u)

/** \brief 34C, Pending status of MSI interrupt request, EP only. */
#define PCIE1_USP_INT_MSISTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_MSISTAT*)0xF46A034Cu)

/** \brief 350, Trigger INTX interrupt, EP only. */
#define PCIE1_USP_INT_INTXCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_INTXCTRL*)0xF46A0350u)

/** \brief 358, Trigger status */
#define PCIE1_USP_INT_TRIGSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_TRIGSTAT*)0xF46A0358u)

/** \brief 35C, Interrupt clear, EP only. */
#define PCIE1_USP_INT_TRIGCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_TRIGCLR*)0xF46A035Cu)

/** \brief 360, Interrupt enable EP only.  */
#define PCIE1_USP_INT_TRIGEN /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_TRIGEN*)0xF46A0360u)

/** \brief 364, Receive incoming interrupt request, EP only. */
#define PCIE1_USP_INT_REQTRIG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_INT_REQTRIG*)0xF46A0364u)

/** \brief 368, Configuration information */
#define PCIE1_USP_CFG_INFO /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_CFG_INFO*)0xF46A0368u)

/** \brief 36C, Bus/device number */
#define PCIE1_USP_CFG_BUSNUM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_CFG_BUSNUM*)0xF46A036Cu)

/** \brief 370, Select device/port type */
#define PCIE1_USP_LNK_DVCTYP /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LNK_DVCTYP*)0xF46A0370u)

/** \brief 374, Indicate link status */
#define PCIE1_USP_LNK_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LNK_STAT*)0xF46A0374u)

/** \brief 378, Controller control */
#define PCIE1_USP_LNK_CORECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LNK_CORECTRL*)0xF46A0378u)

/** \brief 37C, Enable the interrupt requests to SRC_PCIELNK */
#define PCIE1_USP_LNK_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LNK_INTEN*)0xF46A037Cu)

/** \brief 380, Rx control */
#define PCIE1_USP_TXRX_RXCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TXRX_RXCTRL*)0xF46A0380u)

/** \brief 384, Tx control 0 */
#define PCIE1_USP_TXRX_TXCTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TXRX_TXCTRL0*)0xF46A0384u)

/** \brief 38C, Message payload information */
#define PCIE1_USP_MSG_PAYLOAD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSG_PAYLOAD*)0xF46A038Cu)
/** Alias (User Manual Name) for PCIE1_USP_MSG_PAYLOAD0 */
#define PCIE1_USP_PAYLOAD0 (PCIE1_USP_MSG_PAYLOAD0)

/** \brief 390, Message payload information */
#define PCIE1_USP_MSG_PAYLOAD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSG_PAYLOAD*)0xF46A0390u)
/** Alias (User Manual Name) for PCIE1_USP_MSG_PAYLOAD1 */
#define PCIE1_USP_PAYLOAD1 (PCIE1_USP_MSG_PAYLOAD1)

/** \brief 394, Message information */
#define PCIE1_USP_MSG_INFO /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSG_INFO*)0xF46A0394u)

/** \brief 398, Power management control */
#define PCIE1_USP_PM_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PM_CTRL*)0xF46A0398u)

/** \brief 39C, Power management status 0 */
#define PCIE1_USP_PM_STAT0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PM_STAT0*)0xF46A039Cu)

/** \brief 3A4, Power management status 1 */
#define PCIE1_USP_PM_STAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PM_STAT1*)0xF46A03A4u)

/** \brief 3A8, Power management interrupt clear */
#define PCIE1_USP_PM_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PM_INTCLR*)0xF46A03A8u)

/** \brief 3AC, Power management  interrupt enable */
#define PCIE1_USP_PM_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PM_INTEN*)0xF46A03ACu)

/** \brief 3B0, Error status */
#define PCIE1_USP_ERR_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ERR_STAT*)0xF46A03B0u)

/** \brief 3B4, Error clear */
#define PCIE1_USP_ERR_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ERR_INTCLR*)0xF46A03B4u)

/** \brief 3B8, Error enable */
#define PCIE1_USP_ERR_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ERR_INTEN*)0xF46A03B8u)

/** \brief 3BC, Debug status */
#define PCIE1_USP_DBG_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DBG_STAT*)0xF46A03BCu)

/** \brief 3C0, Debug information */
#define PCIE1_USP_DBG_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DBG_DATA*)0xF46A03C0u)

/** \brief 3C4, LTR message */
#define PCIE1_USP_LTR_GNRTN /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LTR_GNRTN*)0xF46A03C4u)

/** \brief 3CC, LTR control */
#define PCIE1_USP_LTR_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LTR_CTRL*)0xF46A03CCu)

/** \brief 3D0, PTM control */
#define PCIE1_USP_PTM_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_CTRL*)0xF46A03D0u)

/** \brief 3D4, Local Clock value  */
#define PCIE1_USP_PTM_LCLCLK0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_LCLCLK*)0xF46A03D4u)
/** Alias (User Manual Name) for PCIE1_USP_PTM_LCLCLK0 */
#define PCIE1_USP_LCLCLK0 (PCIE1_USP_PTM_LCLCLK0)

/** \brief 3D8, Local Clock value  */
#define PCIE1_USP_PTM_LCLCLK1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_LCLCLK*)0xF46A03D8u)
/** Alias (User Manual Name) for PCIE1_USP_PTM_LCLCLK1 */
#define PCIE1_USP_LCLCLK1 (PCIE1_USP_PTM_LCLCLK1)

/** \brief 3DC, Clock correction  */
#define PCIE1_USP_PTM_CLKCORR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_CLKCORR*)0xF46A03DCu)
/** Alias (User Manual Name) for PCIE1_USP_PTM_CLKCORR0 */
#define PCIE1_USP_CLKCORR0 (PCIE1_USP_PTM_CLKCORR0)

/** \brief 3E0, Clock correction  */
#define PCIE1_USP_PTM_CLKCORR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_CLKCORR*)0xF46A03E0u)
/** Alias (User Manual Name) for PCIE1_USP_PTM_CLKCORR1 */
#define PCIE1_USP_CLKCORR1 (PCIE1_USP_PTM_CLKCORR1)

/** \brief 3E4, PTM External Master Time  */
#define PCIE1_USP_PTM_MSKCLK0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_MSKCLK*)0xF46A03E4u)
/** Alias (User Manual Name) for PCIE1_USP_PTM_MSKCLK0 */
#define PCIE1_USP_MSKCLK0 (PCIE1_USP_PTM_MSKCLK0)

/** \brief 3E8, PTM External Master Time  */
#define PCIE1_USP_PTM_MSKCLK1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTM_MSKCLK*)0xF46A03E8u)
/** Alias (User Manual Name) for PCIE1_USP_PTM_MSKCLK1 */
#define PCIE1_USP_MSKCLK1 (PCIE1_USP_PTM_MSKCLK1)

/** \brief 3F0, OBFF message control  */
#define PCIE1_USP_OBFFMSG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_OBFFMSG*)0xF46A03F0u)

/** \brief 3F4, OBFF WAKE control  */
#define PCIE1_USP_OBFFWAKE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_OBFFWAKE*)0xF46A03F4u)

/** \brief 3F8, PCIe configuration control */
#define PCIE1_USP_CFGBD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_CFGBD*)0xF46A03F8u)

/** \brief 3FC, ELBI mailbox register */
#define PCIE1_USP_MAILBOX_DATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A03FCu)
/** Alias (User Manual Name) for PCIE1_USP_MAILBOX_DATA0 */
#define PCIE1_USP_DATA0 (PCIE1_USP_MAILBOX_DATA0)

/** \brief 400, ELBI mailbox register */
#define PCIE1_USP_MAILBOX_DATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A0400u)
/** Alias (User Manual Name) for PCIE1_USP_MAILBOX_DATA1 */
#define PCIE1_USP_DATA1 (PCIE1_USP_MAILBOX_DATA1)

/** \brief 404, ELBI mailbox register */
#define PCIE1_USP_MAILBOX_DATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A0404u)
/** Alias (User Manual Name) for PCIE1_USP_MAILBOX_DATA2 */
#define PCIE1_USP_DATA2 (PCIE1_USP_MAILBOX_DATA2)

/** \brief 408, ELBI mailbox register */
#define PCIE1_USP_MAILBOX_DATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A0408u)
/** Alias (User Manual Name) for PCIE1_USP_MAILBOX_DATA3 */
#define PCIE1_USP_DATA3 (PCIE1_USP_MAILBOX_DATA3)

/** \brief 40C, ELBI mailbox register */
#define PCIE1_USP_MAILBOX_DATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A040Cu)
/** Alias (User Manual Name) for PCIE1_USP_MAILBOX_DATA4 */
#define PCIE1_USP_DATA4 (PCIE1_USP_MAILBOX_DATA4)

/** \brief 410, ELBI mailbox register */
#define PCIE1_USP_MAILBOX_DATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A0410u)
/** Alias (User Manual Name) for PCIE1_USP_MAILBOX_DATA5 */
#define PCIE1_USP_DATA5 (PCIE1_USP_MAILBOX_DATA5)

/** \brief 414, ELBI mailbox register */
#define PCIE1_USP_MAILBOX_DATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A0414u)
/** Alias (User Manual Name) for PCIE1_USP_MAILBOX_DATA6 */
#define PCIE1_USP_DATA6 (PCIE1_USP_MAILBOX_DATA6)

/** \brief 418, ELBI mailbox register */
#define PCIE1_USP_MAILBOX_DATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MAILBOX_DATA*)0xF46A0418u)
/** Alias (User Manual Name) for PCIE1_USP_MAILBOX_DATA7 */
#define PCIE1_USP_DATA7 (PCIE1_USP_MAILBOX_DATA7)

/** \brief 41C, DMA link list control register */
#define PCIE1_USP_LLCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LLCTRL*)0xF46A041Cu)

/** \brief 420, PCIe OCDS Trigger Set Select */
#define PCIE1_USP_OTSS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_OTSS*)0xF46A0420u)

/** \brief 424, Interrupt/alarm status */
#define PCIE1_USP_ALARM_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ALARM_STAT*)0xF46A0424u)

/** \brief 428, Interrupt/alarm clear */
#define PCIE1_USP_ALARM_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ALARM_INTCLR*)0xF46A0428u)

/** \brief 42C, Interrupt/alarm enable */
#define PCIE1_USP_ALARM_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ALARM_INTEN*)0xF46A042Cu)

/** \brief 3000, iATU Region Control 1 Register Outbound */
#define PCIE1_USP_ATU0_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46A3000u)
/** Alias (User Manual Name) for PCIE1_USP_ATU0_OUTBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0 (PCIE1_USP_ATU0_OUTBOUND_REGION_CTRL_1)

/** \brief 3004, iATU Region Control 2 Register Outbound */
#define PCIE1_USP_ATU0_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46A3004u)
/** Alias (User Manual Name) for PCIE1_USP_ATU0_OUTBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0 (PCIE1_USP_ATU0_OUTBOUND_REGION_CTRL_2)

/** \brief 3008, iATU Lower Base Address Register Outbound */
#define PCIE1_USP_ATU0_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46A3008u)
/** Alias (User Manual Name) for PCIE1_USP_ATU0_OUTBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0 (PCIE1_USP_ATU0_OUTBOUND_LWR_BASE_ADDR)

/** \brief 300C, iATU Upper Base Address Register Outbound */
#define PCIE1_USP_ATU0_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46A300Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU0_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0 (PCIE1_USP_ATU0_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3010, iATU Limit Address Register Outbound */
#define PCIE1_USP_ATU0_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46A3010u)
/** Alias (User Manual Name) for PCIE1_USP_ATU0_OUTBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0 (PCIE1_USP_ATU0_OUTBOUND_LIMIT_ADDR)

/** \brief 3014, iATU Lower Target Address Register Outbound */
#define PCIE1_USP_ATU0_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46A3014u)
/** Alias (User Manual Name) for PCIE1_USP_ATU0_OUTBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0 (PCIE1_USP_ATU0_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3018, iATU Upper Target Address Register Outbound */
#define PCIE1_USP_ATU0_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46A3018u)
/** Alias (User Manual Name) for PCIE1_USP_ATU0_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE1_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0 (PCIE1_USP_ATU0_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3100, iATU Region Control 1 Register Inbound */
#define PCIE1_USP_ATU0_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46A3100u)
/** Alias (User Manual Name) for PCIE1_USP_ATU0_INBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_INBOUND_0 (PCIE1_USP_ATU0_INBOUND_REGION_CTRL_1)

/** \brief 3104, iATU Region Control 2 Register Inbound */
#define PCIE1_USP_ATU0_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46A3104u)
/** Alias (User Manual Name) for PCIE1_USP_ATU0_INBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_INBOUND_0 (PCIE1_USP_ATU0_INBOUND_REGION_CTRL_2)

/** \brief 3108, iATU Lower Base Address Register Inbound */
#define PCIE1_USP_ATU0_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46A3108u)
/** Alias (User Manual Name) for PCIE1_USP_ATU0_INBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0 (PCIE1_USP_ATU0_INBOUND_LWR_BASE_ADDR)

/** \brief 310C, iATU Upper Base Address Register Inbound */
#define PCIE1_USP_ATU0_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46A310Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU0_INBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0 (PCIE1_USP_ATU0_INBOUND_UPPER_BASE_ADDR)

/** \brief 3110, iATU Limit Address Register Inbound */
#define PCIE1_USP_ATU0_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46A3110u)
/** Alias (User Manual Name) for PCIE1_USP_ATU0_INBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_INBOUND_0 (PCIE1_USP_ATU0_INBOUND_LIMIT_ADDR)

/** \brief 3114, iATU Lower Target Address Register Inbound */
#define PCIE1_USP_ATU0_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46A3114u)
/** Alias (User Manual Name) for PCIE1_USP_ATU0_INBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0 (PCIE1_USP_ATU0_INBOUND_LWR_TARGET_ADD)

/** \brief 3200, iATU Region Control 1 Register Outbound */
#define PCIE1_USP_ATU1_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46A3200u)
/** Alias (User Manual Name) for PCIE1_USP_ATU1_OUTBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1 (PCIE1_USP_ATU1_OUTBOUND_REGION_CTRL_1)

/** \brief 3204, iATU Region Control 2 Register Outbound */
#define PCIE1_USP_ATU1_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46A3204u)
/** Alias (User Manual Name) for PCIE1_USP_ATU1_OUTBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1 (PCIE1_USP_ATU1_OUTBOUND_REGION_CTRL_2)

/** \brief 3208, iATU Lower Base Address Register Outbound */
#define PCIE1_USP_ATU1_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46A3208u)
/** Alias (User Manual Name) for PCIE1_USP_ATU1_OUTBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1 (PCIE1_USP_ATU1_OUTBOUND_LWR_BASE_ADDR)

/** \brief 320C, iATU Upper Base Address Register Outbound */
#define PCIE1_USP_ATU1_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46A320Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU1_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1 (PCIE1_USP_ATU1_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3210, iATU Limit Address Register Outbound */
#define PCIE1_USP_ATU1_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46A3210u)
/** Alias (User Manual Name) for PCIE1_USP_ATU1_OUTBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1 (PCIE1_USP_ATU1_OUTBOUND_LIMIT_ADDR)

/** \brief 3214, iATU Lower Target Address Register Outbound */
#define PCIE1_USP_ATU1_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46A3214u)
/** Alias (User Manual Name) for PCIE1_USP_ATU1_OUTBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1 (PCIE1_USP_ATU1_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3218, iATU Upper Target Address Register Outbound */
#define PCIE1_USP_ATU1_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46A3218u)
/** Alias (User Manual Name) for PCIE1_USP_ATU1_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE1_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1 (PCIE1_USP_ATU1_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3300, iATU Region Control 1 Register Inbound */
#define PCIE1_USP_ATU1_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46A3300u)
/** Alias (User Manual Name) for PCIE1_USP_ATU1_INBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_INBOUND_1 (PCIE1_USP_ATU1_INBOUND_REGION_CTRL_1)

/** \brief 3304, iATU Region Control 2 Register Inbound */
#define PCIE1_USP_ATU1_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46A3304u)
/** Alias (User Manual Name) for PCIE1_USP_ATU1_INBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_INBOUND_1 (PCIE1_USP_ATU1_INBOUND_REGION_CTRL_2)

/** \brief 3308, iATU Lower Base Address Register Inbound */
#define PCIE1_USP_ATU1_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46A3308u)
/** Alias (User Manual Name) for PCIE1_USP_ATU1_INBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1 (PCIE1_USP_ATU1_INBOUND_LWR_BASE_ADDR)

/** \brief 330C, iATU Upper Base Address Register Inbound */
#define PCIE1_USP_ATU1_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46A330Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU1_INBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1 (PCIE1_USP_ATU1_INBOUND_UPPER_BASE_ADDR)

/** \brief 3310, iATU Limit Address Register Inbound */
#define PCIE1_USP_ATU1_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46A3310u)
/** Alias (User Manual Name) for PCIE1_USP_ATU1_INBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_INBOUND_1 (PCIE1_USP_ATU1_INBOUND_LIMIT_ADDR)

/** \brief 3314, iATU Lower Target Address Register Inbound */
#define PCIE1_USP_ATU1_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46A3314u)
/** Alias (User Manual Name) for PCIE1_USP_ATU1_INBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1 (PCIE1_USP_ATU1_INBOUND_LWR_TARGET_ADD)

/** \brief 3400, iATU Region Control 1 Register Outbound */
#define PCIE1_USP_ATU2_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46A3400u)
/** Alias (User Manual Name) for PCIE1_USP_ATU2_OUTBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2 (PCIE1_USP_ATU2_OUTBOUND_REGION_CTRL_1)

/** \brief 3404, iATU Region Control 2 Register Outbound */
#define PCIE1_USP_ATU2_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46A3404u)
/** Alias (User Manual Name) for PCIE1_USP_ATU2_OUTBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2 (PCIE1_USP_ATU2_OUTBOUND_REGION_CTRL_2)

/** \brief 3408, iATU Lower Base Address Register Outbound */
#define PCIE1_USP_ATU2_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46A3408u)
/** Alias (User Manual Name) for PCIE1_USP_ATU2_OUTBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2 (PCIE1_USP_ATU2_OUTBOUND_LWR_BASE_ADDR)

/** \brief 340C, iATU Upper Base Address Register Outbound */
#define PCIE1_USP_ATU2_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46A340Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU2_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2 (PCIE1_USP_ATU2_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3410, iATU Limit Address Register Outbound */
#define PCIE1_USP_ATU2_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46A3410u)
/** Alias (User Manual Name) for PCIE1_USP_ATU2_OUTBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2 (PCIE1_USP_ATU2_OUTBOUND_LIMIT_ADDR)

/** \brief 3414, iATU Lower Target Address Register Outbound */
#define PCIE1_USP_ATU2_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46A3414u)
/** Alias (User Manual Name) for PCIE1_USP_ATU2_OUTBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2 (PCIE1_USP_ATU2_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3418, iATU Upper Target Address Register Outbound */
#define PCIE1_USP_ATU2_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46A3418u)
/** Alias (User Manual Name) for PCIE1_USP_ATU2_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE1_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2 (PCIE1_USP_ATU2_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3500, iATU Region Control 1 Register Inbound */
#define PCIE1_USP_ATU2_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46A3500u)
/** Alias (User Manual Name) for PCIE1_USP_ATU2_INBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_INBOUND_2 (PCIE1_USP_ATU2_INBOUND_REGION_CTRL_1)

/** \brief 3504, iATU Region Control 2 Register Inbound */
#define PCIE1_USP_ATU2_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46A3504u)
/** Alias (User Manual Name) for PCIE1_USP_ATU2_INBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_INBOUND_2 (PCIE1_USP_ATU2_INBOUND_REGION_CTRL_2)

/** \brief 3508, iATU Lower Base Address Register Inbound */
#define PCIE1_USP_ATU2_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46A3508u)
/** Alias (User Manual Name) for PCIE1_USP_ATU2_INBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2 (PCIE1_USP_ATU2_INBOUND_LWR_BASE_ADDR)

/** \brief 350C, iATU Upper Base Address Register Inbound */
#define PCIE1_USP_ATU2_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46A350Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU2_INBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2 (PCIE1_USP_ATU2_INBOUND_UPPER_BASE_ADDR)

/** \brief 3510, iATU Limit Address Register Inbound */
#define PCIE1_USP_ATU2_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46A3510u)
/** Alias (User Manual Name) for PCIE1_USP_ATU2_INBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_INBOUND_2 (PCIE1_USP_ATU2_INBOUND_LIMIT_ADDR)

/** \brief 3514, iATU Lower Target Address Register Inbound */
#define PCIE1_USP_ATU2_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46A3514u)
/** Alias (User Manual Name) for PCIE1_USP_ATU2_INBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2 (PCIE1_USP_ATU2_INBOUND_LWR_TARGET_ADD)

/** \brief 3600, iATU Region Control 1 Register Outbound */
#define PCIE1_USP_ATU3_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46A3600u)
/** Alias (User Manual Name) for PCIE1_USP_ATU3_OUTBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3 (PCIE1_USP_ATU3_OUTBOUND_REGION_CTRL_1)

/** \brief 3604, iATU Region Control 2 Register Outbound */
#define PCIE1_USP_ATU3_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46A3604u)
/** Alias (User Manual Name) for PCIE1_USP_ATU3_OUTBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3 (PCIE1_USP_ATU3_OUTBOUND_REGION_CTRL_2)

/** \brief 3608, iATU Lower Base Address Register Outbound */
#define PCIE1_USP_ATU3_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46A3608u)
/** Alias (User Manual Name) for PCIE1_USP_ATU3_OUTBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3 (PCIE1_USP_ATU3_OUTBOUND_LWR_BASE_ADDR)

/** \brief 360C, iATU Upper Base Address Register Outbound */
#define PCIE1_USP_ATU3_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46A360Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU3_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3 (PCIE1_USP_ATU3_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3610, iATU Limit Address Register Outbound */
#define PCIE1_USP_ATU3_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46A3610u)
/** Alias (User Manual Name) for PCIE1_USP_ATU3_OUTBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3 (PCIE1_USP_ATU3_OUTBOUND_LIMIT_ADDR)

/** \brief 3614, iATU Lower Target Address Register Outbound */
#define PCIE1_USP_ATU3_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46A3614u)
/** Alias (User Manual Name) for PCIE1_USP_ATU3_OUTBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3 (PCIE1_USP_ATU3_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3618, iATU Upper Target Address Register Outbound */
#define PCIE1_USP_ATU3_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46A3618u)
/** Alias (User Manual Name) for PCIE1_USP_ATU3_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE1_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3 (PCIE1_USP_ATU3_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3700, iATU Region Control 1 Register Inbound */
#define PCIE1_USP_ATU3_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46A3700u)
/** Alias (User Manual Name) for PCIE1_USP_ATU3_INBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_INBOUND_3 (PCIE1_USP_ATU3_INBOUND_REGION_CTRL_1)

/** \brief 3704, iATU Region Control 2 Register Inbound */
#define PCIE1_USP_ATU3_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46A3704u)
/** Alias (User Manual Name) for PCIE1_USP_ATU3_INBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_INBOUND_3 (PCIE1_USP_ATU3_INBOUND_REGION_CTRL_2)

/** \brief 3708, iATU Lower Base Address Register Inbound */
#define PCIE1_USP_ATU3_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46A3708u)
/** Alias (User Manual Name) for PCIE1_USP_ATU3_INBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3 (PCIE1_USP_ATU3_INBOUND_LWR_BASE_ADDR)

/** \brief 370C, iATU Upper Base Address Register Inbound */
#define PCIE1_USP_ATU3_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46A370Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU3_INBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3 (PCIE1_USP_ATU3_INBOUND_UPPER_BASE_ADDR)

/** \brief 3710, iATU Limit Address Register Inbound */
#define PCIE1_USP_ATU3_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46A3710u)
/** Alias (User Manual Name) for PCIE1_USP_ATU3_INBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_INBOUND_3 (PCIE1_USP_ATU3_INBOUND_LIMIT_ADDR)

/** \brief 3714, iATU Lower Target Address Register Inbound */
#define PCIE1_USP_ATU3_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46A3714u)
/** Alias (User Manual Name) for PCIE1_USP_ATU3_INBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3 (PCIE1_USP_ATU3_INBOUND_LWR_TARGET_ADD)

/** \brief 3800, iATU Region Control 1 Register Outbound */
#define PCIE1_USP_ATU4_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46A3800u)
/** Alias (User Manual Name) for PCIE1_USP_ATU4_OUTBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4 (PCIE1_USP_ATU4_OUTBOUND_REGION_CTRL_1)

/** \brief 3804, iATU Region Control 2 Register Outbound */
#define PCIE1_USP_ATU4_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46A3804u)
/** Alias (User Manual Name) for PCIE1_USP_ATU4_OUTBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4 (PCIE1_USP_ATU4_OUTBOUND_REGION_CTRL_2)

/** \brief 3808, iATU Lower Base Address Register Outbound */
#define PCIE1_USP_ATU4_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46A3808u)
/** Alias (User Manual Name) for PCIE1_USP_ATU4_OUTBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4 (PCIE1_USP_ATU4_OUTBOUND_LWR_BASE_ADDR)

/** \brief 380C, iATU Upper Base Address Register Outbound */
#define PCIE1_USP_ATU4_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46A380Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU4_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4 (PCIE1_USP_ATU4_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3810, iATU Limit Address Register Outbound */
#define PCIE1_USP_ATU4_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46A3810u)
/** Alias (User Manual Name) for PCIE1_USP_ATU4_OUTBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4 (PCIE1_USP_ATU4_OUTBOUND_LIMIT_ADDR)

/** \brief 3814, iATU Lower Target Address Register Outbound */
#define PCIE1_USP_ATU4_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46A3814u)
/** Alias (User Manual Name) for PCIE1_USP_ATU4_OUTBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4 (PCIE1_USP_ATU4_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3818, iATU Upper Target Address Register Outbound */
#define PCIE1_USP_ATU4_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46A3818u)
/** Alias (User Manual Name) for PCIE1_USP_ATU4_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE1_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4 (PCIE1_USP_ATU4_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3900, iATU Region Control 1 Register Inbound */
#define PCIE1_USP_ATU4_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46A3900u)
/** Alias (User Manual Name) for PCIE1_USP_ATU4_INBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_INBOUND_4 (PCIE1_USP_ATU4_INBOUND_REGION_CTRL_1)

/** \brief 3904, iATU Region Control 2 Register Inbound */
#define PCIE1_USP_ATU4_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46A3904u)
/** Alias (User Manual Name) for PCIE1_USP_ATU4_INBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_INBOUND_4 (PCIE1_USP_ATU4_INBOUND_REGION_CTRL_2)

/** \brief 3908, iATU Lower Base Address Register Inbound */
#define PCIE1_USP_ATU4_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46A3908u)
/** Alias (User Manual Name) for PCIE1_USP_ATU4_INBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4 (PCIE1_USP_ATU4_INBOUND_LWR_BASE_ADDR)

/** \brief 390C, iATU Upper Base Address Register Inbound */
#define PCIE1_USP_ATU4_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46A390Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU4_INBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4 (PCIE1_USP_ATU4_INBOUND_UPPER_BASE_ADDR)

/** \brief 3910, iATU Limit Address Register Inbound */
#define PCIE1_USP_ATU4_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46A3910u)
/** Alias (User Manual Name) for PCIE1_USP_ATU4_INBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_INBOUND_4 (PCIE1_USP_ATU4_INBOUND_LIMIT_ADDR)

/** \brief 3914, iATU Lower Target Address Register Inbound */
#define PCIE1_USP_ATU4_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46A3914u)
/** Alias (User Manual Name) for PCIE1_USP_ATU4_INBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4 (PCIE1_USP_ATU4_INBOUND_LWR_TARGET_ADD)

/** \brief 3A00, iATU Region Control 1 Register Outbound */
#define PCIE1_USP_ATU5_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46A3A00u)
/** Alias (User Manual Name) for PCIE1_USP_ATU5_OUTBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5 (PCIE1_USP_ATU5_OUTBOUND_REGION_CTRL_1)

/** \brief 3A04, iATU Region Control 2 Register Outbound */
#define PCIE1_USP_ATU5_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46A3A04u)
/** Alias (User Manual Name) for PCIE1_USP_ATU5_OUTBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5 (PCIE1_USP_ATU5_OUTBOUND_REGION_CTRL_2)

/** \brief 3A08, iATU Lower Base Address Register Outbound */
#define PCIE1_USP_ATU5_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46A3A08u)
/** Alias (User Manual Name) for PCIE1_USP_ATU5_OUTBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5 (PCIE1_USP_ATU5_OUTBOUND_LWR_BASE_ADDR)

/** \brief 3A0C, iATU Upper Base Address Register Outbound */
#define PCIE1_USP_ATU5_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46A3A0Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU5_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5 (PCIE1_USP_ATU5_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3A10, iATU Limit Address Register Outbound */
#define PCIE1_USP_ATU5_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46A3A10u)
/** Alias (User Manual Name) for PCIE1_USP_ATU5_OUTBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5 (PCIE1_USP_ATU5_OUTBOUND_LIMIT_ADDR)

/** \brief 3A14, iATU Lower Target Address Register Outbound */
#define PCIE1_USP_ATU5_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46A3A14u)
/** Alias (User Manual Name) for PCIE1_USP_ATU5_OUTBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5 (PCIE1_USP_ATU5_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3A18, iATU Upper Target Address Register Outbound */
#define PCIE1_USP_ATU5_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46A3A18u)
/** Alias (User Manual Name) for PCIE1_USP_ATU5_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE1_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5 (PCIE1_USP_ATU5_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3B00, iATU Region Control 1 Register Inbound */
#define PCIE1_USP_ATU5_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46A3B00u)
/** Alias (User Manual Name) for PCIE1_USP_ATU5_INBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_INBOUND_5 (PCIE1_USP_ATU5_INBOUND_REGION_CTRL_1)

/** \brief 3B04, iATU Region Control 2 Register Inbound */
#define PCIE1_USP_ATU5_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46A3B04u)
/** Alias (User Manual Name) for PCIE1_USP_ATU5_INBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_INBOUND_5 (PCIE1_USP_ATU5_INBOUND_REGION_CTRL_2)

/** \brief 3B08, iATU Lower Base Address Register Inbound */
#define PCIE1_USP_ATU5_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46A3B08u)
/** Alias (User Manual Name) for PCIE1_USP_ATU5_INBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5 (PCIE1_USP_ATU5_INBOUND_LWR_BASE_ADDR)

/** \brief 3B0C, iATU Upper Base Address Register Inbound */
#define PCIE1_USP_ATU5_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46A3B0Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU5_INBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5 (PCIE1_USP_ATU5_INBOUND_UPPER_BASE_ADDR)

/** \brief 3B10, iATU Limit Address Register Inbound */
#define PCIE1_USP_ATU5_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46A3B10u)
/** Alias (User Manual Name) for PCIE1_USP_ATU5_INBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_INBOUND_5 (PCIE1_USP_ATU5_INBOUND_LIMIT_ADDR)

/** \brief 3B14, iATU Lower Target Address Register Inbound */
#define PCIE1_USP_ATU5_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46A3B14u)
/** Alias (User Manual Name) for PCIE1_USP_ATU5_INBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5 (PCIE1_USP_ATU5_INBOUND_LWR_TARGET_ADD)

/** \brief 3C00, iATU Region Control 1 Register Outbound */
#define PCIE1_USP_ATU6_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46A3C00u)
/** Alias (User Manual Name) for PCIE1_USP_ATU6_OUTBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6 (PCIE1_USP_ATU6_OUTBOUND_REGION_CTRL_1)

/** \brief 3C04, iATU Region Control 2 Register Outbound */
#define PCIE1_USP_ATU6_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46A3C04u)
/** Alias (User Manual Name) for PCIE1_USP_ATU6_OUTBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6 (PCIE1_USP_ATU6_OUTBOUND_REGION_CTRL_2)

/** \brief 3C08, iATU Lower Base Address Register Outbound */
#define PCIE1_USP_ATU6_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46A3C08u)
/** Alias (User Manual Name) for PCIE1_USP_ATU6_OUTBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6 (PCIE1_USP_ATU6_OUTBOUND_LWR_BASE_ADDR)

/** \brief 3C0C, iATU Upper Base Address Register Outbound */
#define PCIE1_USP_ATU6_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46A3C0Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU6_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6 (PCIE1_USP_ATU6_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3C10, iATU Limit Address Register Outbound */
#define PCIE1_USP_ATU6_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46A3C10u)
/** Alias (User Manual Name) for PCIE1_USP_ATU6_OUTBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6 (PCIE1_USP_ATU6_OUTBOUND_LIMIT_ADDR)

/** \brief 3C14, iATU Lower Target Address Register Outbound */
#define PCIE1_USP_ATU6_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46A3C14u)
/** Alias (User Manual Name) for PCIE1_USP_ATU6_OUTBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6 (PCIE1_USP_ATU6_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3C18, iATU Upper Target Address Register Outbound */
#define PCIE1_USP_ATU6_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46A3C18u)
/** Alias (User Manual Name) for PCIE1_USP_ATU6_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE1_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6 (PCIE1_USP_ATU6_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3D00, iATU Region Control 1 Register Inbound */
#define PCIE1_USP_ATU6_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46A3D00u)
/** Alias (User Manual Name) for PCIE1_USP_ATU6_INBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_INBOUND_6 (PCIE1_USP_ATU6_INBOUND_REGION_CTRL_1)

/** \brief 3D04, iATU Region Control 2 Register Inbound */
#define PCIE1_USP_ATU6_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46A3D04u)
/** Alias (User Manual Name) for PCIE1_USP_ATU6_INBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_INBOUND_6 (PCIE1_USP_ATU6_INBOUND_REGION_CTRL_2)

/** \brief 3D08, iATU Lower Base Address Register Inbound */
#define PCIE1_USP_ATU6_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46A3D08u)
/** Alias (User Manual Name) for PCIE1_USP_ATU6_INBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6 (PCIE1_USP_ATU6_INBOUND_LWR_BASE_ADDR)

/** \brief 3D0C, iATU Upper Base Address Register Inbound */
#define PCIE1_USP_ATU6_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46A3D0Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU6_INBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6 (PCIE1_USP_ATU6_INBOUND_UPPER_BASE_ADDR)

/** \brief 3D10, iATU Limit Address Register Inbound */
#define PCIE1_USP_ATU6_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46A3D10u)
/** Alias (User Manual Name) for PCIE1_USP_ATU6_INBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_INBOUND_6 (PCIE1_USP_ATU6_INBOUND_LIMIT_ADDR)

/** \brief 3D14, iATU Lower Target Address Register Inbound */
#define PCIE1_USP_ATU6_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46A3D14u)
/** Alias (User Manual Name) for PCIE1_USP_ATU6_INBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6 (PCIE1_USP_ATU6_INBOUND_LWR_TARGET_ADD)

/** \brief 3E00, iATU Region Control 1 Register Outbound */
#define PCIE1_USP_ATU7_OUTBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_1*)0xF46A3E00u)
/** Alias (User Manual Name) for PCIE1_USP_ATU7_OUTBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7 (PCIE1_USP_ATU7_OUTBOUND_REGION_CTRL_1)

/** \brief 3E04, iATU Region Control 2 Register Outbound */
#define PCIE1_USP_ATU7_OUTBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_REGION_CTRL_2*)0xF46A3E04u)
/** Alias (User Manual Name) for PCIE1_USP_ATU7_OUTBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7 (PCIE1_USP_ATU7_OUTBOUND_REGION_CTRL_2)

/** \brief 3E08, iATU Lower Base Address Register Outbound */
#define PCIE1_USP_ATU7_OUTBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_BASE_ADDR*)0xF46A3E08u)
/** Alias (User Manual Name) for PCIE1_USP_ATU7_OUTBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7 (PCIE1_USP_ATU7_OUTBOUND_LWR_BASE_ADDR)

/** \brief 3E0C, iATU Upper Base Address Register Outbound */
#define PCIE1_USP_ATU7_OUTBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_BASE_ADDR*)0xF46A3E0Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU7_OUTBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7 (PCIE1_USP_ATU7_OUTBOUND_UPPER_BASE_ADDR)

/** \brief 3E10, iATU Limit Address Register Outbound */
#define PCIE1_USP_ATU7_OUTBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LIMIT_ADDR*)0xF46A3E10u)
/** Alias (User Manual Name) for PCIE1_USP_ATU7_OUTBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7 (PCIE1_USP_ATU7_OUTBOUND_LIMIT_ADDR)

/** \brief 3E14, iATU Lower Target Address Register Outbound */
#define PCIE1_USP_ATU7_OUTBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_LWR_TARGET_ADD*)0xF46A3E14u)
/** Alias (User Manual Name) for PCIE1_USP_ATU7_OUTBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7 (PCIE1_USP_ATU7_OUTBOUND_LWR_TARGET_ADD)

/** \brief 3E18, iATU Upper Target Address Register Outbound */
#define PCIE1_USP_ATU7_OUTBOUND_UPPER_TARGET_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_OUTBOUND_UPPER_TARGET_ADDR*)0xF46A3E18u)
/** Alias (User Manual Name) for PCIE1_USP_ATU7_OUTBOUND_UPPER_TARGET_ADDR */
#define PCIE1_USP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7 (PCIE1_USP_ATU7_OUTBOUND_UPPER_TARGET_ADDR)

/** \brief 3F00, iATU Region Control 1 Register Inbound */
#define PCIE1_USP_ATU7_INBOUND_REGION_CTRL_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_1*)0xF46A3F00u)
/** Alias (User Manual Name) for PCIE1_USP_ATU7_INBOUND_REGION_CTRL_1 */
#define PCIE1_USP_IATU_REGION_CTRL_1_OFF_INBOUND_7 (PCIE1_USP_ATU7_INBOUND_REGION_CTRL_1)

/** \brief 3F04, iATU Region Control 2 Register Inbound */
#define PCIE1_USP_ATU7_INBOUND_REGION_CTRL_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_REGION_CTRL_2*)0xF46A3F04u)
/** Alias (User Manual Name) for PCIE1_USP_ATU7_INBOUND_REGION_CTRL_2 */
#define PCIE1_USP_IATU_REGION_CTRL_2_OFF_INBOUND_7 (PCIE1_USP_ATU7_INBOUND_REGION_CTRL_2)

/** \brief 3F08, iATU Lower Base Address Register Inbound */
#define PCIE1_USP_ATU7_INBOUND_LWR_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_BASE_ADDR*)0xF46A3F08u)
/** Alias (User Manual Name) for PCIE1_USP_ATU7_INBOUND_LWR_BASE_ADDR */
#define PCIE1_USP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7 (PCIE1_USP_ATU7_INBOUND_LWR_BASE_ADDR)

/** \brief 3F0C, iATU Upper Base Address Register Inbound */
#define PCIE1_USP_ATU7_INBOUND_UPPER_BASE_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_UPPER_BASE_ADDR*)0xF46A3F0Cu)
/** Alias (User Manual Name) for PCIE1_USP_ATU7_INBOUND_UPPER_BASE_ADDR */
#define PCIE1_USP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7 (PCIE1_USP_ATU7_INBOUND_UPPER_BASE_ADDR)

/** \brief 3F10, iATU Limit Address Register Inbound */
#define PCIE1_USP_ATU7_INBOUND_LIMIT_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LIMIT_ADDR*)0xF46A3F10u)
/** Alias (User Manual Name) for PCIE1_USP_ATU7_INBOUND_LIMIT_ADDR */
#define PCIE1_USP_IATU_LIMIT_ADDR_OFF_INBOUND_7 (PCIE1_USP_ATU7_INBOUND_LIMIT_ADDR)

/** \brief 3F14, iATU Lower Target Address Register Inbound */
#define PCIE1_USP_ATU7_INBOUND_LWR_TARGET_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ATU_INBOUND_LWR_TARGET_ADD*)0xF46A3F14u)
/** Alias (User Manual Name) for PCIE1_USP_ATU7_INBOUND_LWR_TARGET_ADD */
#define PCIE1_USP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7 (PCIE1_USP_ATU7_INBOUND_LWR_TARGET_ADD)

/** \brief 4000, Device ID and Vendor ID Register */
#define PCIE1_USP_TYPE0HDR_DEVICE_ID_VENDOR_ID_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_DEVICE_ID_VENDOR_ID_REG*)0xF46A4000u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_DEVICE_ID_VENDOR_ID_REG */
#define PCIE1_USP_DEVICE_ID_VENDOR_ID_REG (PCIE1_USP_TYPE0HDR_DEVICE_ID_VENDOR_ID_REG)

/** \brief 4004, Status and Command Register */
#define PCIE1_USP_TYPE0HDR_STATUS_COMMAND_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_STATUS_COMMAND_REG*)0xF46A4004u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_STATUS_COMMAND_REG */
#define PCIE1_USP_STATUS_COMMAND_REG (PCIE1_USP_TYPE0HDR_STATUS_COMMAND_REG)

/** \brief 4008, Class Code and Revision ID Register */
#define PCIE1_USP_TYPE0HDR_CLASS_CODE_REVISION_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_CLASS_CODE_REVISION_ID*)0xF46A4008u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_CLASS_CODE_REVISION_ID */
#define PCIE1_USP_CLASS_CODE_REVISION_ID (PCIE1_USP_TYPE0HDR_CLASS_CODE_REVISION_ID)

/** \brief 400C, BIST, Header Type, Latency Timer, and Cache Line Size Register */
#define PCIE1_USP_TYPE0HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG*)0xF46A400Cu)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG */
#define PCIE1_USP_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG (PCIE1_USP_TYPE0HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG)

/** \brief 4010, BAR0 Register */
#define PCIE1_USP_TYPE0HDR_BAR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BAR*)0xF46A4010u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_BAR0 */
#define PCIE1_USP_BAR0_REG (PCIE1_USP_TYPE0HDR_BAR0)

/** \brief 4014, BAR0 Register */
#define PCIE1_USP_TYPE0HDR_BAR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BAR*)0xF46A4014u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_BAR1 */
#define PCIE1_USP_BAR1_REG (PCIE1_USP_TYPE0HDR_BAR1)

/** \brief 4018, BAR0 Register */
#define PCIE1_USP_TYPE0HDR_BAR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BAR*)0xF46A4018u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_BAR2 */
#define PCIE1_USP_BAR2_REG (PCIE1_USP_TYPE0HDR_BAR2)

/** \brief 401C, BAR0 Register */
#define PCIE1_USP_TYPE0HDR_BAR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BAR*)0xF46A401Cu)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_BAR3 */
#define PCIE1_USP_BAR3_REG (PCIE1_USP_TYPE0HDR_BAR3)

/** \brief 4020, BAR0 Register */
#define PCIE1_USP_TYPE0HDR_BAR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BAR*)0xF46A4020u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_BAR4 */
#define PCIE1_USP_BAR4_REG (PCIE1_USP_TYPE0HDR_BAR4)

/** \brief 4024, BAR0 Register */
#define PCIE1_USP_TYPE0HDR_BAR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_BAR*)0xF46A4024u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_BAR5 */
#define PCIE1_USP_BAR5_REG (PCIE1_USP_TYPE0HDR_BAR5)

/** \brief 4028, CardBus CIS Pointer Register */
#define PCIE1_USP_TYPE0HDR_CARDBUS_CIS_PTR_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_CARDBUS_CIS_PTR_REG*)0xF46A4028u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_CARDBUS_CIS_PTR_REG */
#define PCIE1_USP_CARDBUS_CIS_PTR_REG (PCIE1_USP_TYPE0HDR_CARDBUS_CIS_PTR_REG)

/** \brief 402C, Subsystem ID and Subsystem Vendor ID Register */
#define PCIE1_USP_TYPE0HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG*)0xF46A402Cu)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG */
#define PCIE1_USP_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG (PCIE1_USP_TYPE0HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG)

/** \brief 4030, Expansion ROM BAR Register */
#define PCIE1_USP_TYPE0HDR_EXP_ROM_BASE_ADDR_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_EXP_ROM_BASE_ADDR_REG*)0xF46A4030u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_EXP_ROM_BASE_ADDR_REG */
#define PCIE1_USP_EXP_ROM_BASE_ADDR_REG (PCIE1_USP_TYPE0HDR_EXP_ROM_BASE_ADDR_REG)

/** \brief 4034, Capabilities Pointer Register */
#define PCIE1_USP_TYPE0HDR_PCI_CAP_PTR_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_PCI_CAP_PTR_REG*)0xF46A4034u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_PCI_CAP_PTR_REG */
#define PCIE1_USP_PCI_CAP_PTR_REG (PCIE1_USP_TYPE0HDR_PCI_CAP_PTR_REG)

/** \brief 403C, Max_Lat, Min_Gnt, Interrupt Pin, and Interrupt Line Register */
#define PCIE1_USP_TYPE0HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG*)0xF46A403Cu)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG */
#define PCIE1_USP_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG (PCIE1_USP_TYPE0HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG)

/** \brief 4040, Power Management Capabilities Register */
#define PCIE1_USP_PMCAP_CAP_ID_NXT_PTR_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PMCAP_CAP_ID_NXT_PTR_REG*)0xF46A4040u)
/** Alias (User Manual Name) for PCIE1_USP_PMCAP_CAP_ID_NXT_PTR_REG */
#define PCIE1_USP_CAP_ID_NXT_PTR_REG (PCIE1_USP_PMCAP_CAP_ID_NXT_PTR_REG)

/** \brief 4044, Power Management Control and Status Register */
#define PCIE1_USP_PMCAP_CON_STATUS_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PMCAP_CON_STATUS_REG*)0xF46A4044u)
/** Alias (User Manual Name) for PCIE1_USP_PMCAP_CON_STATUS_REG */
#define PCIE1_USP_CON_STATUS_REG (PCIE1_USP_PMCAP_CON_STATUS_REG)

/** \brief 4050, MSI Capability Header and Message Control Register */
#define PCIE1_USP_MSICAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSICAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG*)0xF46A4050u)
/** Alias (User Manual Name) for PCIE1_USP_MSICAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG */
#define PCIE1_USP_PCI_MSI_CAP_ID_NEXT_CTRL_REG (PCIE1_USP_MSICAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG)

/** \brief 4054, Message Address Register for MSI (Offset 04h) */
#define PCIE1_USP_MSICAP_MSI_CAP_OFF_04H_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSICAP_MSI_CAP_OFF_04H_REG*)0xF46A4054u)
/** Alias (User Manual Name) for PCIE1_USP_MSICAP_MSI_CAP_OFF_04H_REG */
#define PCIE1_USP_MSI_CAP_OFF_04H_REG (PCIE1_USP_MSICAP_MSI_CAP_OFF_04H_REG)

/** \brief 4058, Message Address Register for MSI (Offset 08h) */
#define PCIE1_USP_MSICAP_MSI_CAP_OFF_08H_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSICAP_MSI_CAP_OFF_08H_REG*)0xF46A4058u)
/** Alias (User Manual Name) for PCIE1_USP_MSICAP_MSI_CAP_OFF_08H_REG */
#define PCIE1_USP_MSI_CAP_OFF_08H_REG (PCIE1_USP_MSICAP_MSI_CAP_OFF_08H_REG)

/** \brief 405C, Message Address Register for MSI (Offset 0Ch) */
#define PCIE1_USP_MSICAP_MSI_CAP_OFF_0CH_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSICAP_MSI_CAP_OFF_0CH_REG*)0xF46A405Cu)
/** Alias (User Manual Name) for PCIE1_USP_MSICAP_MSI_CAP_OFF_0CH_REG */
#define PCIE1_USP_MSI_CAP_OFF_0CH_REG (PCIE1_USP_MSICAP_MSI_CAP_OFF_0CH_REG)

/** \brief 4060, Message Address Register for MSI (Offset 10h) */
#define PCIE1_USP_MSICAP_MSI_CAP_OFF_10H_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSICAP_MSI_CAP_OFF_10H_REG*)0xF46A4060u)
/** Alias (User Manual Name) for PCIE1_USP_MSICAP_MSI_CAP_OFF_10H_REG */
#define PCIE1_USP_MSI_CAP_OFF_10H_REG (PCIE1_USP_MSICAP_MSI_CAP_OFF_10H_REG)

/** \brief 4064, Message Address Register for MSI (Offset 14h) */
#define PCIE1_USP_MSICAP_MSI_CAP_OFF_14H_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSICAP_MSI_CAP_OFF_14H_REG*)0xF46A4064u)
/** Alias (User Manual Name) for PCIE1_USP_MSICAP_MSI_CAP_OFF_14H_REG */
#define PCIE1_USP_MSI_CAP_OFF_14H_REG (PCIE1_USP_MSICAP_MSI_CAP_OFF_14H_REG)

/** \brief 4070, PCI Express Capabilities, ID, Next Pointer Register */
#define PCIE1_USP_PCIECAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG*)0xF46A4070u)
/** Alias (User Manual Name) for PCIE1_USP_PCIECAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG */
#define PCIE1_USP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG (PCIE1_USP_PCIECAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG)

/** \brief 4074, Device Capabilities Register */
#define PCIE1_USP_PCIECAP_DEVICE_CAPABILITIES_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_DEVICE_CAPABILITIES_REG*)0xF46A4074u)
/** Alias (User Manual Name) for PCIE1_USP_PCIECAP_DEVICE_CAPABILITIES_REG */
#define PCIE1_USP_DEVICE_CAPABILITIES_REG (PCIE1_USP_PCIECAP_DEVICE_CAPABILITIES_REG)

/** \brief 4078, Device Control and Device Status Register */
#define PCIE1_USP_PCIECAP_DEVICE_CONTROL_DEVICE_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_DEVICE_CONTROL_DEVICE_STATUS*)0xF46A4078u)
/** Alias (User Manual Name) for PCIE1_USP_PCIECAP_DEVICE_CONTROL_DEVICE_STATUS */
#define PCIE1_USP_DEVICE_CONTROL_DEVICE_STATUS (PCIE1_USP_PCIECAP_DEVICE_CONTROL_DEVICE_STATUS)

/** \brief 407C, Link Capabilities Register */
#define PCIE1_USP_PCIECAP_LINK_CAPABILITIES_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_LINK_CAPABILITIES_REG*)0xF46A407Cu)
/** Alias (User Manual Name) for PCIE1_USP_PCIECAP_LINK_CAPABILITIES_REG */
#define PCIE1_USP_LINK_CAPABILITIES_REG (PCIE1_USP_PCIECAP_LINK_CAPABILITIES_REG)

/** \brief 4080, Link Control and Link Status Register */
#define PCIE1_USP_PCIECAP_LINK_CONTROL_LINK_STATUS_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_LINK_CONTROL_LINK_STATUS_REG*)0xF46A4080u)
/** Alias (User Manual Name) for PCIE1_USP_PCIECAP_LINK_CONTROL_LINK_STATUS_REG */
#define PCIE1_USP_LINK_CONTROL_LINK_STATUS_REG (PCIE1_USP_PCIECAP_LINK_CONTROL_LINK_STATUS_REG)

/** \brief 4094, Device Capabilities 2 Register */
#define PCIE1_USP_PCIECAP_DEVICE_CAPABILITIES2_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_DEVICE_CAPABILITIES2_REG*)0xF46A4094u)
/** Alias (User Manual Name) for PCIE1_USP_PCIECAP_DEVICE_CAPABILITIES2_REG */
#define PCIE1_USP_DEVICE_CAPABILITIES2_REG (PCIE1_USP_PCIECAP_DEVICE_CAPABILITIES2_REG)

/** \brief 4098, Device Control 2 and Status 2 Register */
#define PCIE1_USP_PCIECAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG*)0xF46A4098u)
/** Alias (User Manual Name) for PCIE1_USP_PCIECAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG */
#define PCIE1_USP_DEVICE_CONTROL2_DEVICE_STATUS2_REG (PCIE1_USP_PCIECAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG)

/** \brief 409C, Link Capabilities 2 Register */
#define PCIE1_USP_PCIECAP_LINK_CAPABILITIES2_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_LINK_CAPABILITIES2_REG*)0xF46A409Cu)
/** Alias (User Manual Name) for PCIE1_USP_PCIECAP_LINK_CAPABILITIES2_REG */
#define PCIE1_USP_LINK_CAPABILITIES2_REG (PCIE1_USP_PCIECAP_LINK_CAPABILITIES2_REG)

/** \brief 40A0, Link Control 2 and Status 2 Register */
#define PCIE1_USP_PCIECAP_LINK_CONTROL2_LINK_STATUS2_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PCIECAP_LINK_CONTROL2_LINK_STATUS2_REG*)0xF46A40A0u)
/** Alias (User Manual Name) for PCIE1_USP_PCIECAP_LINK_CONTROL2_LINK_STATUS2_REG */
#define PCIE1_USP_LINK_CONTROL2_LINK_STATUS2_REG (PCIE1_USP_PCIECAP_LINK_CONTROL2_LINK_STATUS2_REG)

/** \brief 40B0, MSI-X Capability ID, Next Pointer, Control Register */
#define PCIE1_USP_MSIXCAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXCAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG*)0xF46A40B0u)
/** Alias (User Manual Name) for PCIE1_USP_MSIXCAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG */
#define PCIE1_USP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG (PCIE1_USP_MSIXCAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG)

/** \brief 40B4, MSI-X Table Offset and BIR Register */
#define PCIE1_USP_MSIXCAP_MSIX_TABLE_OFFSET_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXCAP_MSIX_TABLE_OFFSET_REG*)0xF46A40B4u)
/** Alias (User Manual Name) for PCIE1_USP_MSIXCAP_MSIX_TABLE_OFFSET_REG */
#define PCIE1_USP_MSIX_TABLE_OFFSET_REG (PCIE1_USP_MSIXCAP_MSIX_TABLE_OFFSET_REG)

/** \brief 40B8, MSI-X PBA Offset and BIR Register */
#define PCIE1_USP_MSIXCAP_MSIX_PBA_OFFSET_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXCAP_MSIX_PBA_OFFSET_REG*)0xF46A40B8u)
/** Alias (User Manual Name) for PCIE1_USP_MSIXCAP_MSIX_PBA_OFFSET_REG */
#define PCIE1_USP_MSIX_PBA_OFFSET_REG (PCIE1_USP_MSIXCAP_MSIX_PBA_OFFSET_REG)

/** \brief 4100, Advanced Error Reporting Extended Capability Header */
#define PCIE1_USP_AERCAP_AER_EXT_CAP_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_AER_EXT_CAP_HDR_OFF*)0xF46A4100u)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_AER_EXT_CAP_HDR_OFF */
#define PCIE1_USP_AER_EXT_CAP_HDR_OFF (PCIE1_USP_AERCAP_AER_EXT_CAP_HDR_OFF)

/** \brief 4104, Uncorrectable Error Status Register */
#define PCIE1_USP_AERCAP_UNCORR_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_UNCORR_ERR_STATUS*)0xF46A4104u)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_UNCORR_ERR_STATUS */
#define PCIE1_USP_UNCORR_ERR_STATUS_OFF (PCIE1_USP_AERCAP_UNCORR_ERR_STATUS)

/** \brief 4108, Uncorrectable Error Mask Register */
#define PCIE1_USP_AERCAP_UNCORR_ERR_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_UNCORR_ERR_MASK*)0xF46A4108u)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_UNCORR_ERR_MASK */
#define PCIE1_USP_UNCORR_ERR_MASK_OFF (PCIE1_USP_AERCAP_UNCORR_ERR_MASK)

/** \brief 410C, Uncorrectable Error Severity Register */
#define PCIE1_USP_AERCAP_UNCORR_ERR_SEV /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_UNCORR_ERR_SEV*)0xF46A410Cu)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_UNCORR_ERR_SEV */
#define PCIE1_USP_UNCORR_ERR_SEV_OFF (PCIE1_USP_AERCAP_UNCORR_ERR_SEV)

/** \brief 4110, Correctable Error Status Register */
#define PCIE1_USP_AERCAP_CORR_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_CORR_ERR_STATUS*)0xF46A4110u)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_CORR_ERR_STATUS */
#define PCIE1_USP_CORR_ERR_STATUS_OFF (PCIE1_USP_AERCAP_CORR_ERR_STATUS)

/** \brief 4114, Correctable Error Mask Register */
#define PCIE1_USP_AERCAP_CORR_ERR_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_CORR_ERR_MASK*)0xF46A4114u)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_CORR_ERR_MASK */
#define PCIE1_USP_CORR_ERR_MASK_OFF (PCIE1_USP_AERCAP_CORR_ERR_MASK)

/** \brief 4118, Advanced Error Capabilities and Control Register */
#define PCIE1_USP_AERCAP_ERR_CAP_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_ERR_CAP_CTRL*)0xF46A4118u)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_ERR_CAP_CTRL */
#define PCIE1_USP_ADV_ERR_CAP_CTRL_OFF (PCIE1_USP_AERCAP_ERR_CAP_CTRL)

/** \brief 411C, Header Log Register 0 */
#define PCIE1_USP_AERCAP_HDR_LOG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_HDR_LOG*)0xF46A411Cu)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_HDR_LOG0 */
#define PCIE1_USP_HDR_LOG_0_OFF (PCIE1_USP_AERCAP_HDR_LOG0)

/** \brief 4120, Header Log Register 0 */
#define PCIE1_USP_AERCAP_HDR_LOG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_HDR_LOG*)0xF46A4120u)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_HDR_LOG1 */
#define PCIE1_USP_HDR_LOG_1_OFF (PCIE1_USP_AERCAP_HDR_LOG1)

/** \brief 4124, Header Log Register 0 */
#define PCIE1_USP_AERCAP_HDR_LOG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_HDR_LOG*)0xF46A4124u)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_HDR_LOG2 */
#define PCIE1_USP_HDR_LOG_2_OFF (PCIE1_USP_AERCAP_HDR_LOG2)

/** \brief 4128, Header Log Register 0 */
#define PCIE1_USP_AERCAP_HDR_LOG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_HDR_LOG*)0xF46A4128u)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_HDR_LOG3 */
#define PCIE1_USP_HDR_LOG_3_OFF (PCIE1_USP_AERCAP_HDR_LOG3)

/** \brief 4138, TLP Prefix Log Register 1 */
#define PCIE1_USP_AERCAP_TLP_PREFIX_LOG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_TLP_PREFIX_LOG*)0xF46A4138u)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_TLP_PREFIX_LOG0 */
#define PCIE1_USP_TLP_PREFIX_LOG_0_OFF (PCIE1_USP_AERCAP_TLP_PREFIX_LOG0)

/** \brief 413C, TLP Prefix Log Register 1 */
#define PCIE1_USP_AERCAP_TLP_PREFIX_LOG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_TLP_PREFIX_LOG*)0xF46A413Cu)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_TLP_PREFIX_LOG1 */
#define PCIE1_USP_TLP_PREFIX_LOG_1_OFF (PCIE1_USP_AERCAP_TLP_PREFIX_LOG1)

/** \brief 4140, TLP Prefix Log Register 1 */
#define PCIE1_USP_AERCAP_TLP_PREFIX_LOG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_TLP_PREFIX_LOG*)0xF46A4140u)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_TLP_PREFIX_LOG2 */
#define PCIE1_USP_TLP_PREFIX_LOG_2_OFF (PCIE1_USP_AERCAP_TLP_PREFIX_LOG2)

/** \brief 4144, TLP Prefix Log Register 1 */
#define PCIE1_USP_AERCAP_TLP_PREFIX_LOG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_AERCAP_TLP_PREFIX_LOG*)0xF46A4144u)
/** Alias (User Manual Name) for PCIE1_USP_AERCAP_TLP_PREFIX_LOG3 */
#define PCIE1_USP_TLP_PREFIX_LOG_3_OFF (PCIE1_USP_AERCAP_TLP_PREFIX_LOG3)

/** \brief 4148, Device Serial Number Extended Capability Header */
#define PCIE1_USP_SNCAP_SN_BASE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SNCAP_SN_BASE*)0xF46A4148u)
/** Alias (User Manual Name) for PCIE1_USP_SNCAP_SN_BASE */
#define PCIE1_USP_SN_BASE (PCIE1_USP_SNCAP_SN_BASE)

/** \brief 414C, Serial Number 1 Register */
#define PCIE1_USP_SNCAP_SER_NUM_REG_DW_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SNCAP_SER_NUM_REG_DW_1*)0xF46A414Cu)
/** Alias (User Manual Name) for PCIE1_USP_SNCAP_SER_NUM_REG_DW_1 */
#define PCIE1_USP_SER_NUM_REG_DW_1 (PCIE1_USP_SNCAP_SER_NUM_REG_DW_1)

/** \brief 4150, Serial Number 2 Register */
#define PCIE1_USP_SNCAP_SER_NUM_REG_DW_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SNCAP_SER_NUM_REG_DW_2*)0xF46A4150u)
/** Alias (User Manual Name) for PCIE1_USP_SNCAP_SER_NUM_REG_DW_2 */
#define PCIE1_USP_SER_NUM_REG_DW_2 (PCIE1_USP_SNCAP_SER_NUM_REG_DW_2)

/** \brief 4158, SPCIE Capability Header */
#define PCIE1_USP_SPCIECAP_SPCIE_CAP_HEADER_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SPCIECAP_SPCIE_CAP_HEADER_REG*)0xF46A4158u)
/** Alias (User Manual Name) for PCIE1_USP_SPCIECAP_SPCIE_CAP_HEADER_REG */
#define PCIE1_USP_SPCIE_CAP_HEADER_REG (PCIE1_USP_SPCIECAP_SPCIE_CAP_HEADER_REG)

/** \brief 415C, Link Control 3 Register */
#define PCIE1_USP_SPCIECAP_LINK_CONTROL3_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SPCIECAP_LINK_CONTROL3_REG*)0xF46A415Cu)
/** Alias (User Manual Name) for PCIE1_USP_SPCIECAP_LINK_CONTROL3_REG */
#define PCIE1_USP_LINK_CONTROL3_REG (PCIE1_USP_SPCIECAP_LINK_CONTROL3_REG)

/** \brief 4160, Lane Error Status Register */
#define PCIE1_USP_SPCIECAP_LANE_ERR_STATUS_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SPCIECAP_LANE_ERR_STATUS_REG*)0xF46A4160u)
/** Alias (User Manual Name) for PCIE1_USP_SPCIECAP_LANE_ERR_STATUS_REG */
#define PCIE1_USP_LANE_ERR_STATUS_REG (PCIE1_USP_SPCIECAP_LANE_ERR_STATUS_REG)

/** \brief 4164, Lane Equalization Control Register for lanes 1 and 0 */
#define PCIE1_USP_SPCIECAP_SPCIE_CAP_OFF_0CH_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_SPCIECAP_SPCIE_CAP_OFF_0CH_REG*)0xF46A4164u)
/** Alias (User Manual Name) for PCIE1_USP_SPCIECAP_SPCIE_CAP_OFF_0CH_REG */
#define PCIE1_USP_SPCIE_CAP_OFF_0CH_REG (PCIE1_USP_SPCIECAP_SPCIE_CAP_OFF_0CH_REG)

/** \brief 4168, LTR Extended Capability Header */
#define PCIE1_USP_LTRCAP_LTR_CAP_HDR_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LTRCAP_LTR_CAP_HDR_REG*)0xF46A4168u)
/** Alias (User Manual Name) for PCIE1_USP_LTRCAP_LTR_CAP_HDR_REG */
#define PCIE1_USP_LTR_CAP_HDR_REG (PCIE1_USP_LTRCAP_LTR_CAP_HDR_REG)

/** \brief 416C, LTR Max Snoop and No-Snoop Latency Register */
#define PCIE1_USP_LTRCAP_LTR_LATENCY_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_LTRCAP_LTR_LATENCY_REG*)0xF46A416Cu)
/** Alias (User Manual Name) for PCIE1_USP_LTRCAP_LTR_LATENCY_REG */
#define PCIE1_USP_LTR_LATENCY_REG (PCIE1_USP_LTRCAP_LTR_LATENCY_REG)

/** \brief 4170, L1 Substates Extended Capability Header */
#define PCIE1_USP_L1SUBCAP_L1SUB_CAP_HEADER_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_L1SUBCAP_L1SUB_CAP_HEADER_REG*)0xF46A4170u)
/** Alias (User Manual Name) for PCIE1_USP_L1SUBCAP_L1SUB_CAP_HEADER_REG */
#define PCIE1_USP_L1SUB_CAP_HEADER_REG (PCIE1_USP_L1SUBCAP_L1SUB_CAP_HEADER_REG)

/** \brief 4174, L1 Substates Capability Register */
#define PCIE1_USP_L1SUBCAP_L1SUB_CAPABILITY_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_L1SUBCAP_L1SUB_CAPABILITY_REG*)0xF46A4174u)
/** Alias (User Manual Name) for PCIE1_USP_L1SUBCAP_L1SUB_CAPABILITY_REG */
#define PCIE1_USP_L1SUB_CAPABILITY_REG (PCIE1_USP_L1SUBCAP_L1SUB_CAPABILITY_REG)

/** \brief 4178, L1 Substates Control 1 Register */
#define PCIE1_USP_L1SUBCAP_L1SUB_CONTROL1_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_L1SUBCAP_L1SUB_CONTROL1_REG*)0xF46A4178u)
/** Alias (User Manual Name) for PCIE1_USP_L1SUBCAP_L1SUB_CONTROL1_REG */
#define PCIE1_USP_L1SUB_CONTROL1_REG (PCIE1_USP_L1SUBCAP_L1SUB_CONTROL1_REG)

/** \brief 417C, L1 Substates Control 2 Register */
#define PCIE1_USP_L1SUBCAP_L1SUB_CONTROL2_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_L1SUBCAP_L1SUB_CONTROL2_REG*)0xF46A417Cu)
/** Alias (User Manual Name) for PCIE1_USP_L1SUBCAP_L1SUB_CONTROL2_REG */
#define PCIE1_USP_L1SUB_CONTROL2_REG (PCIE1_USP_L1SUBCAP_L1SUB_CONTROL2_REG)

/** \brief 4180, Vendor-Specific Extended Capability Header */
#define PCIE1_USP_RASDESCAP_RAS_DES_CAP_HEADER_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_RAS_DES_CAP_HEADER_REG*)0xF46A4180u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_RAS_DES_CAP_HEADER_REG */
#define PCIE1_USP_RAS_DES_CAP_HEADER_REG (PCIE1_USP_RASDESCAP_RAS_DES_CAP_HEADER_REG)

/** \brief 4184, Vendor-Specific Header */
#define PCIE1_USP_RASDESCAP_VENDOR_SPECIFIC_HEADER_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_VENDOR_SPECIFIC_HEADER_REG*)0xF46A4184u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_VENDOR_SPECIFIC_HEADER_REG */
#define PCIE1_USP_VENDOR_SPECIFIC_HEADER_REG (PCIE1_USP_RASDESCAP_VENDOR_SPECIFIC_HEADER_REG)

/** \brief 4188, Event Counter Control */
#define PCIE1_USP_RASDESCAP_EVENT_COUNTER_CONTROL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EVENT_COUNTER_CONTROL_REG*)0xF46A4188u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EVENT_COUNTER_CONTROL_REG */
#define PCIE1_USP_EVENT_COUNTER_CONTROL_REG (PCIE1_USP_RASDESCAP_EVENT_COUNTER_CONTROL_REG)

/** \brief 418C, Event Counter Data */
#define PCIE1_USP_RASDESCAP_EVENT_COUNTER_DATA_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EVENT_COUNTER_DATA_REG*)0xF46A418Cu)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EVENT_COUNTER_DATA_REG */
#define PCIE1_USP_EVENT_COUNTER_DATA_REG (PCIE1_USP_RASDESCAP_EVENT_COUNTER_DATA_REG)

/** \brief 4190, Time-based Analysis Control */
#define PCIE1_USP_RASDESCAP_TIME_BASED_ANALYSIS_CONTROL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_TIME_BASED_ANALYSIS_CONTROL_REG*)0xF46A4190u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_TIME_BASED_ANALYSIS_CONTROL_REG */
#define PCIE1_USP_TIME_BASED_ANALYSIS_CONTROL_REG (PCIE1_USP_RASDESCAP_TIME_BASED_ANALYSIS_CONTROL_REG)

/** \brief 4194, Time-based Analysis Data */
#define PCIE1_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_REG*)0xF46A4194u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_REG */
#define PCIE1_USP_TIME_BASED_ANALYSIS_DATA_REG (PCIE1_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_REG)

/** \brief 4198, Upper 32 bits of Time-based Analysis Data */
#define PCIE1_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_63_32_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_63_32_REG*)0xF46A4198u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_63_32_REG */
#define PCIE1_USP_TIME_BASED_ANALYSIS_DATA_63_32_REG (PCIE1_USP_RASDESCAP_TIME_BASED_ANALYSIS_DATA_63_32_REG)

/** \brief 41B0, Error Injection Enable */
#define PCIE1_USP_RASDESCAP_EINJ_ENABLE_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ_ENABLE_REG*)0xF46A41B0u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ_ENABLE_REG */
#define PCIE1_USP_EINJ_ENABLE_REG (PCIE1_USP_RASDESCAP_EINJ_ENABLE_REG)

/** \brief 41B4, Error Injection Control 0 (CRC Error) */
#define PCIE1_USP_RASDESCAP_EINJ0_CRC_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ0_CRC_REG*)0xF46A41B4u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ0_CRC_REG */
#define PCIE1_USP_EINJ0_CRC_REG (PCIE1_USP_RASDESCAP_EINJ0_CRC_REG)

/** \brief 41B8, Error Injection Control 1 (Sequence Number Error).<br> */
#define PCIE1_USP_RASDESCAP_EINJ1_SEQNUM_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ1_SEQNUM_REG*)0xF46A41B8u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ1_SEQNUM_REG */
#define PCIE1_USP_EINJ1_SEQNUM_REG (PCIE1_USP_RASDESCAP_EINJ1_SEQNUM_REG)

/** \brief 41BC, Error Injection Control 2 (DLLP Error) */
#define PCIE1_USP_RASDESCAP_EINJ2_DLLP_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ2_DLLP_REG*)0xF46A41BCu)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ2_DLLP_REG */
#define PCIE1_USP_EINJ2_DLLP_REG (PCIE1_USP_RASDESCAP_EINJ2_DLLP_REG)

/** \brief 41C0, Error Injection Control 3 (Symbol Error) */
#define PCIE1_USP_RASDESCAP_EINJ3_SYMBOL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ3_SYMBOL_REG*)0xF46A41C0u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ3_SYMBOL_REG */
#define PCIE1_USP_EINJ3_SYMBOL_REG (PCIE1_USP_RASDESCAP_EINJ3_SYMBOL_REG)

/** \brief 41C4, Error Injection Control 4 (FC Credit Error) */
#define PCIE1_USP_RASDESCAP_EINJ4_FC_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ4_FC_REG*)0xF46A41C4u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ4_FC_REG */
#define PCIE1_USP_EINJ4_FC_REG (PCIE1_USP_RASDESCAP_EINJ4_FC_REG)

/** \brief 41C8, Error Injection Control 5 (Specific TLP Error) */
#define PCIE1_USP_RASDESCAP_EINJ5_SP_TLP_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ5_SP_TLP_REG*)0xF46A41C8u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ5_SP_TLP_REG */
#define PCIE1_USP_EINJ5_SP_TLP_REG (PCIE1_USP_RASDESCAP_EINJ5_SP_TLP_REG)

/** \brief 41CC, Error Injection Control 6 (Compare Point Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_COMPARE_POINTH0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_POINTH*)0xF46A41CCu)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_COMPARE_POINTH0 */
#define PCIE1_USP_EINJ6_COMPARE_POINT_H0_REG (PCIE1_USP_RASDESCAP_EINJ6_COMPARE_POINTH0)

/** \brief 41D0, Error Injection Control 6 (Compare Point Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_COMPARE_POINTH1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_POINTH*)0xF46A41D0u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_COMPARE_POINTH1 */
#define PCIE1_USP_EINJ6_COMPARE_POINT_H1_REG (PCIE1_USP_RASDESCAP_EINJ6_COMPARE_POINTH1)

/** \brief 41D4, Error Injection Control 6 (Compare Point Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_COMPARE_POINTH2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_POINTH*)0xF46A41D4u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_COMPARE_POINTH2 */
#define PCIE1_USP_EINJ6_COMPARE_POINT_H2_REG (PCIE1_USP_RASDESCAP_EINJ6_COMPARE_POINTH2)

/** \brief 41D8, Error Injection Control 6 (Compare Point Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_COMPARE_POINTH3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_POINTH*)0xF46A41D8u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_COMPARE_POINTH3 */
#define PCIE1_USP_EINJ6_COMPARE_POINT_H3_REG (PCIE1_USP_RASDESCAP_EINJ6_COMPARE_POINTH3)

/** \brief 41DC, Error Injection Control 6 (Compare Value Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_COMPARE_VALUEH0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_VALUEH*)0xF46A41DCu)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_COMPARE_VALUEH0 */
#define PCIE1_USP_EINJ6_COMPARE_VALUE_H0_REG (PCIE1_USP_RASDESCAP_EINJ6_COMPARE_VALUEH0)

/** \brief 41E0, Error Injection Control 6 (Compare Value Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_COMPARE_VALUEH1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_VALUEH*)0xF46A41E0u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_COMPARE_VALUEH1 */
#define PCIE1_USP_EINJ6_COMPARE_VALUE_H1_REG (PCIE1_USP_RASDESCAP_EINJ6_COMPARE_VALUEH1)

/** \brief 41E4, Error Injection Control 6 (Compare Value Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_COMPARE_VALUEH2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_VALUEH*)0xF46A41E4u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_COMPARE_VALUEH2 */
#define PCIE1_USP_EINJ6_COMPARE_VALUE_H2_REG (PCIE1_USP_RASDESCAP_EINJ6_COMPARE_VALUEH2)

/** \brief 41E8, Error Injection Control 6 (Compare Value Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_COMPARE_VALUEH3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_COMPARE_VALUEH*)0xF46A41E8u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_COMPARE_VALUEH3 */
#define PCIE1_USP_EINJ6_COMPARE_VALUE_H3_REG (PCIE1_USP_RASDESCAP_EINJ6_COMPARE_VALUEH3)

/** \brief 41EC, Error Injection Control 6 (Change Point Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_CHANGE_POINTH0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_POINTH*)0xF46A41ECu)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_CHANGE_POINTH0 */
#define PCIE1_USP_EINJ6_CHANGE_POINT_H0_REG (PCIE1_USP_RASDESCAP_EINJ6_CHANGE_POINTH0)

/** \brief 41F0, Error Injection Control 6 (Change Point Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_CHANGE_POINTH1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_POINTH*)0xF46A41F0u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_CHANGE_POINTH1 */
#define PCIE1_USP_EINJ6_CHANGE_POINT_H1_REG (PCIE1_USP_RASDESCAP_EINJ6_CHANGE_POINTH1)

/** \brief 41F4, Error Injection Control 6 (Change Point Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_CHANGE_POINTH2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_POINTH*)0xF46A41F4u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_CHANGE_POINTH2 */
#define PCIE1_USP_EINJ6_CHANGE_POINT_H2_REG (PCIE1_USP_RASDESCAP_EINJ6_CHANGE_POINTH2)

/** \brief 41F8, Error Injection Control 6 (Change Point Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_CHANGE_POINTH3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_POINTH*)0xF46A41F8u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_CHANGE_POINTH3 */
#define PCIE1_USP_EINJ6_CHANGE_POINT_H3_REG (PCIE1_USP_RASDESCAP_EINJ6_CHANGE_POINTH3)

/** \brief 41FC, Error Injection Control 6 (Change Value Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_CHANGE_VALUEH0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_VALUEH*)0xF46A41FCu)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_CHANGE_VALUEH0 */
#define PCIE1_USP_EINJ6_CHANGE_VALUE_H0_REG (PCIE1_USP_RASDESCAP_EINJ6_CHANGE_VALUEH0)

/** \brief 4200, Error Injection Control 6 (Change Value Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_CHANGE_VALUEH1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_VALUEH*)0xF46A4200u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_CHANGE_VALUEH1 */
#define PCIE1_USP_EINJ6_CHANGE_VALUE_H1_REG (PCIE1_USP_RASDESCAP_EINJ6_CHANGE_VALUEH1)

/** \brief 4204, Error Injection Control 6 (Change Value Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_CHANGE_VALUEH2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_VALUEH*)0xF46A4204u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_CHANGE_VALUEH2 */
#define PCIE1_USP_EINJ6_CHANGE_VALUE_H2_REG (PCIE1_USP_RASDESCAP_EINJ6_CHANGE_VALUEH2)

/** \brief 4208, Error Injection Control 6 (Change Value Header DWORD #0) */
#define PCIE1_USP_RASDESCAP_EINJ6_CHANGE_VALUEH3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_CHANGE_VALUEH*)0xF46A4208u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_CHANGE_VALUEH3 */
#define PCIE1_USP_EINJ6_CHANGE_VALUE_H3_REG (PCIE1_USP_RASDESCAP_EINJ6_CHANGE_VALUEH3)

/** \brief 420C, Error Injection Control 6 (Packet Error) */
#define PCIE1_USP_RASDESCAP_EINJ6_EINJ6_TLP_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_EINJ6_EINJ6_TLP_REG*)0xF46A420Cu)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_EINJ6_EINJ6_TLP_REG */
#define PCIE1_USP_EINJ6_TLP_REG (PCIE1_USP_RASDESCAP_EINJ6_EINJ6_TLP_REG)

/** \brief 4220, Silicon Debug Control 1 */
#define PCIE1_USP_RASDESCAP_SD_SD_CONTROL1_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_SD_CONTROL1_REG*)0xF46A4220u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_SD_CONTROL1_REG */
#define PCIE1_USP_SD_CONTROL1_REG (PCIE1_USP_RASDESCAP_SD_SD_CONTROL1_REG)

/** \brief 4224, Silicon Debug Control 2 */
#define PCIE1_USP_RASDESCAP_SD_SD_CONTROL2_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_SD_CONTROL2_REG*)0xF46A4224u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_SD_CONTROL2_REG */
#define PCIE1_USP_SD_CONTROL2_REG (PCIE1_USP_RASDESCAP_SD_SD_CONTROL2_REG)

/** \brief 4230, Silicon Debug Status(Layer1 Per-lane) */
#define PCIE1_USP_RASDESCAP_SD_STATUS_L1LANE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_STATUS_L1LANE*)0xF46A4230u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_STATUS_L1LANE */
#define PCIE1_USP_SD_STATUS_L1LANE_REG (PCIE1_USP_RASDESCAP_SD_STATUS_L1LANE)

/** \brief 4234, Silicon Debug Status(Layer1 LTSSM) */
#define PCIE1_USP_RASDESCAP_SD_STATUS_L1TSSM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_STATUS_L1TSSM*)0xF46A4234u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_STATUS_L1TSSM */
#define PCIE1_USP_SD_STATUS_L1LTSSM_REG (PCIE1_USP_RASDESCAP_SD_STATUS_L1TSSM)

/** \brief 4238, Silicon Debug Status(PM) */
#define PCIE1_USP_RASDESCAP_SD_STATUS_PMREG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_STATUS_PMREG*)0xF46A4238u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_STATUS_PMREG */
#define PCIE1_USP_SD_STATUS_PM_REG (PCIE1_USP_RASDESCAP_SD_STATUS_PMREG)

/** \brief 423C, Silicon Debug Status(Layer2) */
#define PCIE1_USP_RASDESCAP_SD_STATUS_L2REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_STATUS_L2REG*)0xF46A423Cu)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_STATUS_L2REG */
#define PCIE1_USP_SD_STATUS_L2_REG (PCIE1_USP_RASDESCAP_SD_STATUS_L2REG)

/** \brief 4240, Silicon Debug Status(Layer3 FC) */
#define PCIE1_USP_RASDESCAP_SD_STATUS_L3L3FC /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_STATUS_L3L3FC*)0xF46A4240u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_STATUS_L3L3FC */
#define PCIE1_USP_SD_STATUS_L3FC_REG (PCIE1_USP_RASDESCAP_SD_STATUS_L3L3FC)

/** \brief 4244, Silicon Debug Status(Layer3) */
#define PCIE1_USP_RASDESCAP_SD_STATUS_L3REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_STATUS_L3REG*)0xF46A4244u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_STATUS_L3REG */
#define PCIE1_USP_SD_STATUS_L3_REG (PCIE1_USP_RASDESCAP_SD_STATUS_L3REG)

/** \brief 4250, Silicon Debug EQ Control 1 */
#define PCIE1_USP_RASDESCAP_SD_EQ_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_EQ_CONTROL1*)0xF46A4250u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_EQ_CONTROL1 */
#define PCIE1_USP_SD_EQ_CONTROL1_REG (PCIE1_USP_RASDESCAP_SD_EQ_CONTROL1)

/** \brief 4254, Silicon Debug EQ Control 2 */
#define PCIE1_USP_RASDESCAP_SD_EQ_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_EQ_CONTROL2*)0xF46A4254u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_EQ_CONTROL2 */
#define PCIE1_USP_SD_EQ_CONTROL2_REG (PCIE1_USP_RASDESCAP_SD_EQ_CONTROL2)

/** \brief 4258, Silicon Debug EQ Control 3 */
#define PCIE1_USP_RASDESCAP_SD_EQ_CONTROL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_EQ_CONTROL3*)0xF46A4258u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_EQ_CONTROL3 */
#define PCIE1_USP_SD_EQ_CONTROL3_REG (PCIE1_USP_RASDESCAP_SD_EQ_CONTROL3)

/** \brief 4260, Silicon Debug EQ Status 1 */
#define PCIE1_USP_RASDESCAP_SD_EQ_STATUS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_EQ_STATUS1*)0xF46A4260u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_EQ_STATUS1 */
#define PCIE1_USP_SD_EQ_STATUS1_REG (PCIE1_USP_RASDESCAP_SD_EQ_STATUS1)

/** \brief 4264, Silicon Debug EQ Status 2 */
#define PCIE1_USP_RASDESCAP_SD_EQ_STATUS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_EQ_STATUS2*)0xF46A4264u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_EQ_STATUS2 */
#define PCIE1_USP_SD_EQ_STATUS2_REG (PCIE1_USP_RASDESCAP_SD_EQ_STATUS2)

/** \brief 4268, Silicon Debug EQ Status 3 */
#define PCIE1_USP_RASDESCAP_SD_EQ_STATUS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_RASDESCAP_SD_EQ_STATUS3*)0xF46A4268u)
/** Alias (User Manual Name) for PCIE1_USP_RASDESCAP_SD_EQ_STATUS3 */
#define PCIE1_USP_SD_EQ_STATUS3_REG (PCIE1_USP_RASDESCAP_SD_EQ_STATUS3)

/** \brief 4280, PCIe Extended capability ID, Capability version and Next capability offset */
#define PCIE1_USP_VSECRASCAP_RASDP_EXT_CAP_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_EXT_CAP_HDR_OFF*)0xF46A4280u)
/** Alias (User Manual Name) for PCIE1_USP_VSECRASCAP_RASDP_EXT_CAP_HDR_OFF */
#define PCIE1_USP_RASDP_EXT_CAP_HDR_OFF (PCIE1_USP_VSECRASCAP_RASDP_EXT_CAP_HDR_OFF)

/** \brief 4284, Vendor Specific Header */
#define PCIE1_USP_VSECRASCAP_RASDP_VENDOR_SPECIFIC_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_VENDOR_SPECIFIC_HDR_OFF*)0xF46A4284u)
/** Alias (User Manual Name) for PCIE1_USP_VSECRASCAP_RASDP_VENDOR_SPECIFIC_HDR_OFF */
#define PCIE1_USP_RASDP_VENDOR_SPECIFIC_HDR_OFF (PCIE1_USP_VSECRASCAP_RASDP_VENDOR_SPECIFIC_HDR_OFF)

/** \brief 4288, ECC Error Correction and Control Register */
#define PCIE1_USP_VSECRASCAP_RASDP_ERROR_PROT_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_ERROR_PROT_CTRL_OFF*)0xF46A4288u)
/** Alias (User Manual Name) for PCIE1_USP_VSECRASCAP_RASDP_ERROR_PROT_CTRL_OFF */
#define PCIE1_USP_RASDP_ERROR_PROT_CTRL_OFF (PCIE1_USP_VSECRASCAP_RASDP_ERROR_PROT_CTRL_OFF)

/** \brief 42A8, RASDP error mode enable. */
#define PCIE1_USP_VSECRASCAP_RASDP_ERROR_MODE_EN_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_ERROR_MODE_EN_OFF*)0xF46A42A8u)
/** Alias (User Manual Name) for PCIE1_USP_VSECRASCAP_RASDP_ERROR_MODE_EN_OFF */
#define PCIE1_USP_RASDP_ERROR_MODE_EN_OFF (PCIE1_USP_VSECRASCAP_RASDP_ERROR_MODE_EN_OFF)

/** \brief 42AC, RASDP Error Mode Clear Register */
#define PCIE1_USP_VSECRASCAP_RASDP_ERROR_MODE_CLEAR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_ERROR_MODE_CLEAR_OFF*)0xF46A42ACu)
/** Alias (User Manual Name) for PCIE1_USP_VSECRASCAP_RASDP_ERROR_MODE_CLEAR_OFF */
#define PCIE1_USP_RASDP_ERROR_MODE_CLEAR_OFF (PCIE1_USP_VSECRASCAP_RASDP_ERROR_MODE_CLEAR_OFF)

/** \brief 42B0, RAM Address where a corrected error (1-bit ECC) is detected */
#define PCIE1_USP_VSECRASCAP_RASDP_RAM_ADDR_CORR_ERROR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_RAM_ADDR_CORR_ERROR_OFF*)0xF46A42B0u)
/** Alias (User Manual Name) for PCIE1_USP_VSECRASCAP_RASDP_RAM_ADDR_CORR_ERROR_OFF */
#define PCIE1_USP_RASDP_RAM_ADDR_CORR_ERROR_OFF (PCIE1_USP_VSECRASCAP_RASDP_RAM_ADDR_CORR_ERROR_OFF)

/** \brief 42B4, RAM Address where an uncorrected error (2-bit ECC) is detected */
#define PCIE1_USP_VSECRASCAP_RASDP_RAM_ADDR_UNCORR_ERROR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECRASCAP_RASDP_RAM_ADDR_UNCORR_ERROR_OFF*)0xF46A42B4u)
/** Alias (User Manual Name) for PCIE1_USP_VSECRASCAP_RASDP_RAM_ADDR_UNCORR_ERROR_OFF */
#define PCIE1_USP_RASDP_RAM_ADDR_UNCORR_ERROR_OFF (PCIE1_USP_VSECRASCAP_RASDP_RAM_ADDR_UNCORR_ERROR_OFF)

/** \brief 42B8, Precision Time Measurement Capability Header */
#define PCIE1_USP_PTMCAP_PTM_EXT_CAP_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMCAP_PTM_EXT_CAP_HDR_OFF*)0xF46A42B8u)
/** Alias (User Manual Name) for PCIE1_USP_PTMCAP_PTM_EXT_CAP_HDR_OFF */
#define PCIE1_USP_PTM_EXT_CAP_HDR_OFF (PCIE1_USP_PTMCAP_PTM_EXT_CAP_HDR_OFF)

/** \brief 42BC, PTM Capability Register */
#define PCIE1_USP_PTMCAP_PTM_CAP_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMCAP_PTM_CAP_OFF*)0xF46A42BCu)
/** Alias (User Manual Name) for PCIE1_USP_PTMCAP_PTM_CAP_OFF */
#define PCIE1_USP_PTM_CAP_OFF (PCIE1_USP_PTMCAP_PTM_CAP_OFF)

/** \brief 42C0, PTM Control Register */
#define PCIE1_USP_PTMCAP_PTM_CONTROL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMCAP_PTM_CONTROL_OFF*)0xF46A42C0u)
/** Alias (User Manual Name) for PCIE1_USP_PTMCAP_PTM_CONTROL_OFF */
#define PCIE1_USP_PTM_CONTROL_OFF (PCIE1_USP_PTMCAP_PTM_CONTROL_OFF)

/** \brief 42C4, Precision Time Measurement Requester Capability Header (VSEC) */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_CAP_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_CAP_HDR_OFF*)0xF46A42C4u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_CAP_HDR_OFF */
#define PCIE1_USP_PTM_REQ_CAP_HDR_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_CAP_HDR_OFF)

/** \brief 42C8, Precision Time Measurement Requester Vendor Specific Header */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_HDR_OFF*)0xF46A42C8u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_HDR_OFF */
#define PCIE1_USP_PTM_REQ_HDR_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_HDR_OFF)

/** \brief 42CC, PTM Requester Vendor Specific Control Register */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_CONTROL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_CONTROL_OFF*)0xF46A42CCu)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_CONTROL_OFF */
#define PCIE1_USP_PTM_REQ_CONTROL_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_CONTROL_OFF)

/** \brief 42D0, PTM Requester Vendor Specific Status Register */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_STATUS_OFF*)0xF46A42D0u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_STATUS_OFF */
#define PCIE1_USP_PTM_REQ_STATUS_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_STATUS_OFF)

/** \brief 42D4, PTM Requester Local Clock LSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_LOCAL_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_LOCAL_LSB_OFF*)0xF46A42D4u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_LOCAL_LSB_OFF */
#define PCIE1_USP_PTM_REQ_LOCAL_LSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_LOCAL_LSB_OFF)

/** \brief 42D8, PTM Requester Local Clock MSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_LOCAL_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_LOCAL_MSB_OFF*)0xF46A42D8u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_LOCAL_MSB_OFF */
#define PCIE1_USP_PTM_REQ_LOCAL_MSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_LOCAL_MSB_OFF)

/** \brief 42DC, PTM Requester T1 Timestamp LSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_T1_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T1_LSB_OFF*)0xF46A42DCu)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_T1_LSB_OFF */
#define PCIE1_USP_PTM_REQ_T1_LSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_T1_LSB_OFF)

/** \brief 42E0, PTM Requester T1 Timestamp MSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_T1_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T1_MSB_OFF*)0xF46A42E0u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_T1_MSB_OFF */
#define PCIE1_USP_PTM_REQ_T1_MSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_T1_MSB_OFF)

/** \brief 42E4, PTM Requester T1 Previous Timestamp LSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_T1P_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T1P_LSB_OFF*)0xF46A42E4u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_T1P_LSB_OFF */
#define PCIE1_USP_PTM_REQ_T1P_LSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_T1P_LSB_OFF)

/** \brief 42E8, PTM Requester T1 Previous Timestamp MSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_T1P_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T1P_MSB_OFF*)0xF46A42E8u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_T1P_MSB_OFF */
#define PCIE1_USP_PTM_REQ_T1P_MSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_T1P_MSB_OFF)

/** \brief 42EC, PTM Requester T4 Timestamp LSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_T4_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T4_LSB_OFF*)0xF46A42ECu)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_T4_LSB_OFF */
#define PCIE1_USP_PTM_REQ_T4_LSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_T4_LSB_OFF)

/** \brief 42F0, PTM Requester T4 Timestamp MSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_T4_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T4_MSB_OFF*)0xF46A42F0u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_T4_MSB_OFF */
#define PCIE1_USP_PTM_REQ_T4_MSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_T4_MSB_OFF)

/** \brief 42F4, PTM Requester T4 Previous Timestamp LSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_T4P_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T4P_LSB_OFF*)0xF46A42F4u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_T4P_LSB_OFF */
#define PCIE1_USP_PTM_REQ_T4P_LSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_T4P_LSB_OFF)

/** \brief 42F8, PTM Requester T4 Previous Timestamp MSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_T4P_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_T4P_MSB_OFF*)0xF46A42F8u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_T4P_MSB_OFF */
#define PCIE1_USP_PTM_REQ_T4P_MSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_T4P_MSB_OFF)

/** \brief 42FC, PTM Requester Master Time LSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_MASTER_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_MASTER_LSB_OFF*)0xF46A42FCu)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_MASTER_LSB_OFF */
#define PCIE1_USP_PTM_REQ_MASTER_LSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_MASTER_LSB_OFF)

/** \brief 4300, PTM Requester Master Time MSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_MASTER_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_MASTER_MSB_OFF*)0xF46A4300u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_MASTER_MSB_OFF */
#define PCIE1_USP_PTM_REQ_MASTER_MSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_MASTER_MSB_OFF)

/** \brief 4304, PTM Requester Propagation Delay */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_PROP_DELAY_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_PROP_DELAY_OFF*)0xF46A4304u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_PROP_DELAY_OFF */
#define PCIE1_USP_PTM_REQ_PROP_DELAY_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_PROP_DELAY_OFF)

/** \brief 4308, PTM Requester Master Time at T1 LSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_MASTERT1_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_MASTERT1_LSB_OFF*)0xF46A4308u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_MASTERT1_LSB_OFF */
#define PCIE1_USP_PTM_REQ_MASTERT1_LSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_MASTERT1_LSB_OFF)

/** \brief 430C, PTM Requester Master Time at T1 MSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_MASTERT1_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_MASTERT1_MSB_OFF*)0xF46A430Cu)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_MASTERT1_MSB_OFF */
#define PCIE1_USP_PTM_REQ_MASTERT1_MSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_MASTERT1_MSB_OFF)

/** \brief 4310, PTM Requester TX Latency */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_TX_LATENCY_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_TX_LATENCY_OFF*)0xF46A4310u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_TX_LATENCY_OFF */
#define PCIE1_USP_PTM_REQ_TX_LATENCY_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_TX_LATENCY_OFF)

/** \brief 4314, PTM Requester RX Latency */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_RX_LATENCY_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_RX_LATENCY_OFF*)0xF46A4314u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_RX_LATENCY_OFF */
#define PCIE1_USP_PTM_REQ_RX_LATENCY_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_RX_LATENCY_OFF)

/** \brief 4318, PTM Requester Clock Correction LSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_LSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_LSB_OFF*)0xF46A4318u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_LSB_OFF */
#define PCIE1_USP_PTM_REQ_CLOCK_CORR_LSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_LSB_OFF)

/** \brief 431C, PTM Requester Clock Correction MSB */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_MSB_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_MSB_OFF*)0xF46A431Cu)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_MSB_OFF */
#define PCIE1_USP_PTM_REQ_CLOCK_CORR_MSB_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_CLOCK_CORR_MSB_OFF)

/** \brief 4320, PTM Requester Nominal Clock Period */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_NOM_CLOCK_T_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_NOM_CLOCK_T_OFF*)0xF46A4320u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_NOM_CLOCK_T_OFF */
#define PCIE1_USP_PTM_REQ_NOM_CLOCK_T_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_NOM_CLOCK_T_OFF)

/** \brief 4324, PTM Requester Scaled Clock Period */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_SCALED_CLOCK_T_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_SCALED_CLOCK_T_OFF*)0xF46A4324u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_SCALED_CLOCK_T_OFF */
#define PCIE1_USP_PTM_REQ_SCALED_CLOCK_T_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_SCALED_CLOCK_T_OFF)

/** \brief 4328, PTM Requester Latency Viewport Register Select */
#define PCIE1_USP_PTMREQCAP_PTM_REQ_LATENCY_REG_SEL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PTMREQCAP_PTM_REQ_LATENCY_REG_SEL_OFF*)0xF46A4328u)
/** Alias (User Manual Name) for PCIE1_USP_PTMREQCAP_PTM_REQ_LATENCY_REG_SEL_OFF */
#define PCIE1_USP_PTM_REQ_LATENCY_REG_SEL_OFF (PCIE1_USP_PTMREQCAP_PTM_REQ_LATENCY_REG_SEL_OFF)

/** \brief 432C, PCIe Extended Capability ID, Capability Version, and Next Capability Offset Register */
#define PCIE1_USP_VSECDMACAP_VSECDMA_EXT_CAP_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECDMACAP_VSECDMA_EXT_CAP_HDR_OFF*)0xF46A432Cu)
/** Alias (User Manual Name) for PCIE1_USP_VSECDMACAP_VSECDMA_EXT_CAP_HDR_OFF */
#define PCIE1_USP_VSECDMA_EXT_CAP_HDR_OFF (PCIE1_USP_VSECDMACAP_VSECDMA_EXT_CAP_HDR_OFF)

/** \brief 4330, Vendor Specific Header Register */
#define PCIE1_USP_VSECDMACAP_VSECDMA_VENDOR_SPECIFIC_HDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECDMACAP_VSECDMA_VENDOR_SPECIFIC_HDR_OFF*)0xF46A4330u)
/** Alias (User Manual Name) for PCIE1_USP_VSECDMACAP_VSECDMA_VENDOR_SPECIFIC_HDR_OFF */
#define PCIE1_USP_VSECDMA_VENDOR_SPECIFIC_HDR_OFF (PCIE1_USP_VSECDMACAP_VSECDMA_VENDOR_SPECIFIC_HDR_OFF)

/** \brief 4334, DMA and related AXI Bridge Implementation Information */
#define PCIE1_USP_VSECDMACAP_VSECDMA_DEVICE_INFORMATION_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECDMACAP_VSECDMA_DEVICE_INFORMATION_OFF*)0xF46A4334u)
/** Alias (User Manual Name) for PCIE1_USP_VSECDMACAP_VSECDMA_DEVICE_INFORMATION_OFF */
#define PCIE1_USP_VSECDMA_DEVICE_INFORMATION_OFF (PCIE1_USP_VSECDMACAP_VSECDMA_DEVICE_INFORMATION_OFF)

/** \brief 4338, Number of Implemented Channels Register */
#define PCIE1_USP_VSECDMACAP_VSECDMA_NUM_CHAN_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECDMACAP_VSECDMA_NUM_CHAN_OFF*)0xF46A4338u)
/** Alias (User Manual Name) for PCIE1_USP_VSECDMACAP_VSECDMA_NUM_CHAN_OFF */
#define PCIE1_USP_VSECDMA_NUM_CHAN_OFF (PCIE1_USP_VSECDMACAP_VSECDMA_NUM_CHAN_OFF)

/** \brief 433C, DMA Register Map Start Address Offset Low Register */
#define PCIE1_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF*)0xF46A433Cu)
/** Alias (User Manual Name) for PCIE1_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF */
#define PCIE1_USP_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF (PCIE1_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_LOW_OFF)

/** \brief 4340, DMA Register Map Start Address Offset High Register */
#define PCIE1_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF*)0xF46A4340u)
/** Alias (User Manual Name) for PCIE1_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF */
#define PCIE1_USP_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF (PCIE1_USP_VSECDMACAP_VSECDMA_UNROLL_ADDR_OFFSET_HIGH_OFF)

/** \brief 4700, Ack Latency Timer and Replay Timer Register */
#define PCIE1_USP_PORTLOGIC_ACK_LATENCY_TIMER_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_ACK_LATENCY_TIMER_OFF*)0xF46A4700u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_ACK_LATENCY_TIMER_OFF */
#define PCIE1_USP_ACK_LATENCY_TIMER_OFF (PCIE1_USP_PORTLOGIC_ACK_LATENCY_TIMER_OFF)

/** \brief 4704, Vendor Specific DLLP Register */
#define PCIE1_USP_PORTLOGIC_VENDOR_SPEC_DLLP_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_VENDOR_SPEC_DLLP_OFF*)0xF46A4704u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_VENDOR_SPEC_DLLP_OFF */
#define PCIE1_USP_VENDOR_SPEC_DLLP_OFF (PCIE1_USP_PORTLOGIC_VENDOR_SPEC_DLLP_OFF)

/** \brief 4708, Port Force Link Register */
#define PCIE1_USP_PORTLOGIC_PORT_FORCE_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PORT_FORCE_OFF*)0xF46A4708u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_PORT_FORCE_OFF */
#define PCIE1_USP_PORT_FORCE_OFF (PCIE1_USP_PORTLOGIC_PORT_FORCE_OFF)

/** \brief 470C, Ack Frequency and L0-L1 ASPM Control Register */
#define PCIE1_USP_PORTLOGIC_ACK_F_ASPM_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_ACK_F_ASPM_CTRL_OFF*)0xF46A470Cu)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_ACK_F_ASPM_CTRL_OFF */
#define PCIE1_USP_ACK_F_ASPM_CTRL_OFF (PCIE1_USP_PORTLOGIC_ACK_F_ASPM_CTRL_OFF)

/** \brief 4710, Port Link Control Register */
#define PCIE1_USP_PORTLOGIC_PORT_LINK_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PORT_LINK_CTRL_OFF*)0xF46A4710u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_PORT_LINK_CTRL_OFF */
#define PCIE1_USP_PORT_LINK_CTRL_OFF (PCIE1_USP_PORTLOGIC_PORT_LINK_CTRL_OFF)

/** \brief 4714, Lane Skew Register */
#define PCIE1_USP_PORTLOGIC_LANE_SKEW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_LANE_SKEW_OFF*)0xF46A4714u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_LANE_SKEW_OFF */
#define PCIE1_USP_LANE_SKEW_OFF (PCIE1_USP_PORTLOGIC_LANE_SKEW_OFF)

/** \brief 4718, Timer Control and Max Function Number Register */
#define PCIE1_USP_PORTLOGIC_TIMER_CTRL_MAX_FUNC_NUM_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_TIMER_CTRL_MAX_FUNC_NUM_OFF*)0xF46A4718u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_TIMER_CTRL_MAX_FUNC_NUM_OFF */
#define PCIE1_USP_TIMER_CTRL_MAX_FUNC_NUM_OFF (PCIE1_USP_PORTLOGIC_TIMER_CTRL_MAX_FUNC_NUM_OFF)

/** \brief 471C, Symbol Timer Register and Filter Mask 1 Register */
#define PCIE1_USP_PORTLOGIC_SYMBOL_TIMER_FILTER_1_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_SYMBOL_TIMER_FILTER_1_OFF*)0xF46A471Cu)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_SYMBOL_TIMER_FILTER_1_OFF */
#define PCIE1_USP_SYMBOL_TIMER_FILTER_1_OFF (PCIE1_USP_PORTLOGIC_SYMBOL_TIMER_FILTER_1_OFF)

/** \brief 4720, Filter Mask 2 Register */
#define PCIE1_USP_PORTLOGIC_FILTER_MASK_2_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_FILTER_MASK_2_OFF*)0xF46A4720u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_FILTER_MASK_2_OFF */
#define PCIE1_USP_FILTER_MASK_2_OFF (PCIE1_USP_PORTLOGIC_FILTER_MASK_2_OFF)

/** \brief 4728, Debug Register 0 */
#define PCIE1_USP_PORTLOGIC_PL_DEBUG0_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_DEBUG0_OFF*)0xF46A4728u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_PL_DEBUG0_OFF */
#define PCIE1_USP_PL_DEBUG0_OFF (PCIE1_USP_PORTLOGIC_PL_DEBUG0_OFF)

/** \brief 472C, Debug Register 1 */
#define PCIE1_USP_PORTLOGIC_PL_DEBUG1_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_DEBUG1_OFF*)0xF46A472Cu)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_PL_DEBUG1_OFF */
#define PCIE1_USP_PL_DEBUG1_OFF (PCIE1_USP_PORTLOGIC_PL_DEBUG1_OFF)

/** \brief 4730, Transmit Posted FC Credit Status */
#define PCIE1_USP_PORTLOGIC_TX_P_FC_CREDIT_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_TX_P_FC_CREDIT_STATUS_OFF*)0xF46A4730u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_TX_P_FC_CREDIT_STATUS_OFF */
#define PCIE1_USP_TX_P_FC_CREDIT_STATUS_OFF (PCIE1_USP_PORTLOGIC_TX_P_FC_CREDIT_STATUS_OFF)

/** \brief 4734, Transmit Non-Posted FC Credit Status */
#define PCIE1_USP_PORTLOGIC_TX_NP_FC_CREDIT_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_TX_NP_FC_CREDIT_STATUS_OFF*)0xF46A4734u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_TX_NP_FC_CREDIT_STATUS_OFF */
#define PCIE1_USP_TX_NP_FC_CREDIT_STATUS_OFF (PCIE1_USP_PORTLOGIC_TX_NP_FC_CREDIT_STATUS_OFF)

/** \brief 4738, Transmit Completion FC Credit Status */
#define PCIE1_USP_PORTLOGIC_TX_CPL_FC_CREDIT_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_TX_CPL_FC_CREDIT_STATUS_OFF*)0xF46A4738u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_TX_CPL_FC_CREDIT_STATUS_OFF */
#define PCIE1_USP_TX_CPL_FC_CREDIT_STATUS_OFF (PCIE1_USP_PORTLOGIC_TX_CPL_FC_CREDIT_STATUS_OFF)

/** \brief 473C, Queue Status */
#define PCIE1_USP_PORTLOGIC_QUEUE_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_QUEUE_STATUS_OFF*)0xF46A473Cu)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_QUEUE_STATUS_OFF */
#define PCIE1_USP_QUEUE_STATUS_OFF (PCIE1_USP_PORTLOGIC_QUEUE_STATUS_OFF)

/** \brief 4748, Segmented-Buffer VC0 Posted Receive Queue Control */
#define PCIE1_USP_PORTLOGIC_VC0_P_RX_Q_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_VC0_P_RX_Q_CTRL_OFF*)0xF46A4748u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_VC0_P_RX_Q_CTRL_OFF */
#define PCIE1_USP_VC0_P_RX_Q_CTRL_OFF (PCIE1_USP_PORTLOGIC_VC0_P_RX_Q_CTRL_OFF)

/** \brief 474C, Segmented-Buffer VC0 Non-Posted Receive Queue Control */
#define PCIE1_USP_PORTLOGIC_VC0_NP_RX_Q_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_VC0_NP_RX_Q_CTRL_OFF*)0xF46A474Cu)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_VC0_NP_RX_Q_CTRL_OFF */
#define PCIE1_USP_VC0_NP_RX_Q_CTRL_OFF (PCIE1_USP_PORTLOGIC_VC0_NP_RX_Q_CTRL_OFF)

/** \brief 4750, Segmented-Buffer VC0 Completion Receive Queue Control */
#define PCIE1_USP_PORTLOGIC_VC0_CPL_RX_Q_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_VC0_CPL_RX_Q_CTRL_OFF*)0xF46A4750u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_VC0_CPL_RX_Q_CTRL_OFF */
#define PCIE1_USP_VC0_CPL_RX_Q_CTRL_OFF (PCIE1_USP_PORTLOGIC_VC0_CPL_RX_Q_CTRL_OFF)

/** \brief 480C, Link Width and Speed Change Control Register */
#define PCIE1_USP_PORTLOGIC_GEN2_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_GEN2_CTRL_OFF*)0xF46A480Cu)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_GEN2_CTRL_OFF */
#define PCIE1_USP_GEN2_CTRL_OFF (PCIE1_USP_PORTLOGIC_GEN2_CTRL_OFF)

/** \brief 488C, Clock Gating Control Register */
#define PCIE1_USP_PORTLOGIC_CLOCK_GATING_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_CLOCK_GATING_CTRL_OFF*)0xF46A488Cu)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_CLOCK_GATING_CTRL_OFF */
#define PCIE1_USP_CLOCK_GATING_CTRL_OFF (PCIE1_USP_PORTLOGIC_CLOCK_GATING_CTRL_OFF)

/** \brief 4890, Gen3 Control Register */
#define PCIE1_USP_PORTLOGIC_GEN3_RELATED_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_GEN3_RELATED_OFF*)0xF46A4890u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_GEN3_RELATED_OFF */
#define PCIE1_USP_GEN3_RELATED_OFF (PCIE1_USP_PORTLOGIC_GEN3_RELATED_OFF)

/** \brief 48A8, Gen3 EQ Control Register */
#define PCIE1_USP_PORTLOGIC_GEN3_EQ_CONTROL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_GEN3_EQ_CONTROL_OFF*)0xF46A48A8u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_GEN3_EQ_CONTROL_OFF */
#define PCIE1_USP_GEN3_EQ_CONTROL_OFF (PCIE1_USP_PORTLOGIC_GEN3_EQ_CONTROL_OFF)

/** \brief 48AC, Gen3 EQ Direction Change Feedback Mode Control Register */
#define PCIE1_USP_PORTLOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF*)0xF46A48ACu)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF */
#define PCIE1_USP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF (PCIE1_USP_PORTLOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF)

/** \brief 48B4, Order Rule Control Register */
#define PCIE1_USP_PORTLOGIC_ORDER_RULE_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_ORDER_RULE_CTRL_OFF*)0xF46A48B4u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_ORDER_RULE_CTRL_OFF */
#define PCIE1_USP_ORDER_RULE_CTRL_OFF (PCIE1_USP_PORTLOGIC_ORDER_RULE_CTRL_OFF)

/** \brief 48B8, PIPE Loopback Control Register */
#define PCIE1_USP_PORTLOGIC_PIPE_LOOPBACK_CONTROL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PIPE_LOOPBACK_CONTROL_OFF*)0xF46A48B8u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_PIPE_LOOPBACK_CONTROL_OFF */
#define PCIE1_USP_PIPE_LOOPBACK_CONTROL_OFF (PCIE1_USP_PORTLOGIC_PIPE_LOOPBACK_CONTROL_OFF)

/** \brief 48BC, DBI Read-Only Write Enable Register */
#define PCIE1_USP_PORTLOGIC_MISC_CONTROL_1_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_MISC_CONTROL_1_OFF*)0xF46A48BCu)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_MISC_CONTROL_1_OFF */
#define PCIE1_USP_MISC_CONTROL_1_OFF (PCIE1_USP_PORTLOGIC_MISC_CONTROL_1_OFF)

/** \brief 48CC, Link Reset Request Flush Control Register */
#define PCIE1_USP_PORTLOGIC_LINK_FLUSH_CONTROL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_LINK_FLUSH_CONTROL_OFF*)0xF46A48CCu)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_LINK_FLUSH_CONTROL_OFF */
#define PCIE1_USP_LINK_FLUSH_CONTROL_OFF (PCIE1_USP_PORTLOGIC_LINK_FLUSH_CONTROL_OFF)

/** \brief 48D0, AXI Bridge Slave Error Response Register */
#define PCIE1_USP_PORTLOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF*)0xF46A48D0u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF */
#define PCIE1_USP_AMBA_ERROR_RESPONSE_DEFAULT_OFF (PCIE1_USP_PORTLOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF)

/** \brief 48D4, Link Down AXI Bridge Slave Timeout Register */
#define PCIE1_USP_PORTLOGIC_AMBA_LINK_TIMEOUT_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_AMBA_LINK_TIMEOUT_OFF*)0xF46A48D4u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_AMBA_LINK_TIMEOUT_OFF */
#define PCIE1_USP_AMBA_LINK_TIMEOUT_OFF (PCIE1_USP_PORTLOGIC_AMBA_LINK_TIMEOUT_OFF)

/** \brief 48D8, AXI Bridge Ordering Control */
#define PCIE1_USP_PORTLOGIC_AMBA_ORDERING_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_AMBA_ORDERING_CTRL_OFF*)0xF46A48D8u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_AMBA_ORDERING_CTRL_OFF */
#define PCIE1_USP_AMBA_ORDERING_CTRL_OFF (PCIE1_USP_PORTLOGIC_AMBA_ORDERING_CTRL_OFF)

/** \brief 48F8, PCIe Controller IIP Release Version Number */
#define PCIE1_USP_PORTLOGIC_PCIE_VERSION_NUMBER_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PCIE_VERSION_NUMBER_OFF*)0xF46A48F8u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_PCIE_VERSION_NUMBER_OFF */
#define PCIE1_USP_PCIE_VERSION_NUMBER_OFF (PCIE1_USP_PORTLOGIC_PCIE_VERSION_NUMBER_OFF)

/** \brief 48FC, PCIe Controller IIP Release Version Type */
#define PCIE1_USP_PORTLOGIC_PCIE_VERSION_TYPE_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PCIE_VERSION_TYPE_OFF*)0xF46A48FCu)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_PCIE_VERSION_TYPE_OFF */
#define PCIE1_USP_PCIE_VERSION_TYPE_OFF (PCIE1_USP_PORTLOGIC_PCIE_VERSION_TYPE_OFF)

/** \brief 4930, Interface Timer Control Register */
#define PCIE1_USP_PORTLOGIC_INTERFACE_TIMER_CONTROL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_INTERFACE_TIMER_CONTROL_OFF*)0xF46A4930u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_INTERFACE_TIMER_CONTROL_OFF */
#define PCIE1_USP_INTERFACE_TIMER_CONTROL_OFF (PCIE1_USP_PORTLOGIC_INTERFACE_TIMER_CONTROL_OFF)

/** \brief 4934, Interface Timer Target Register */
#define PCIE1_USP_PORTLOGIC_INTERFACE_TIMER_TARGET_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_INTERFACE_TIMER_TARGET_OFF*)0xF46A4934u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_INTERFACE_TIMER_TARGET_OFF */
#define PCIE1_USP_INTERFACE_TIMER_TARGET_OFF (PCIE1_USP_PORTLOGIC_INTERFACE_TIMER_TARGET_OFF)

/** \brief 4938, Interface Timer Status Register */
#define PCIE1_USP_PORTLOGIC_INTERFACE_TIMER_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_INTERFACE_TIMER_STATUS_OFF*)0xF46A4938u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_INTERFACE_TIMER_STATUS_OFF */
#define PCIE1_USP_INTERFACE_TIMER_STATUS_OFF (PCIE1_USP_PORTLOGIC_INTERFACE_TIMER_STATUS_OFF)

/** \brief 4940, MSI-X Address Match Low Register */
#define PCIE1_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_LOW_OFF*)0xF46A4940u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_LOW_OFF */
#define PCIE1_USP_MSIX_ADDRESS_MATCH_LOW_OFF (PCIE1_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_LOW_OFF)

/** \brief 4944, MSIX Address Match High Register */
#define PCIE1_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF*)0xF46A4944u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF */
#define PCIE1_USP_MSIX_ADDRESS_MATCH_HIGH_OFF (PCIE1_USP_PORTLOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF)

/** \brief 4948, MSI-X Doorbell Register */
#define PCIE1_USP_PORTLOGIC_MSIX_DOORBELL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_MSIX_DOORBELL_OFF*)0xF46A4948u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_MSIX_DOORBELL_OFF */
#define PCIE1_USP_MSIX_DOORBELL_OFF (PCIE1_USP_PORTLOGIC_MSIX_DOORBELL_OFF)

/** \brief 4960, Functional Safety Interrupt Events Mask Register */
#define PCIE1_USP_PORTLOGIC_SAFETY_MASK_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_SAFETY_MASK_OFF*)0xF46A4960u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_SAFETY_MASK_OFF */
#define PCIE1_USP_SAFETY_MASK_OFF (PCIE1_USP_PORTLOGIC_SAFETY_MASK_OFF)

/** \brief 4964, Status for functional safety interrupt events */
#define PCIE1_USP_PORTLOGIC_SAFETY_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_SAFETY_STATUS_OFF*)0xF46A4964u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_SAFETY_STATUS_OFF */
#define PCIE1_USP_SAFETY_STATUS_OFF (PCIE1_USP_PORTLOGIC_SAFETY_STATUS_OFF)

/** \brief 4B10, Application driven bus and device number register */
#define PCIE1_USP_PORTLOGIC_PL_APP_BUS_DEV_NUM_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_APP_BUS_DEV_NUM_STATUS_OFF*)0xF46A4B10u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_PL_APP_BUS_DEV_NUM_STATUS_OFF */
#define PCIE1_USP_PL_APP_BUS_DEV_NUM_STATUS_OFF (PCIE1_USP_PORTLOGIC_PL_APP_BUS_DEV_NUM_STATUS_OFF)

/** \brief 4B20, CDM Register Checking Control and Status Register */
#define PCIE1_USP_PORTLOGIC_PL_CHK_REG_CONTROL_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_CHK_REG_CONTROL_STATUS_OFF*)0xF46A4B20u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_PL_CHK_REG_CONTROL_STATUS_OFF */
#define PCIE1_USP_PL_CHK_REG_CONTROL_STATUS_OFF (PCIE1_USP_PORTLOGIC_PL_CHK_REG_CONTROL_STATUS_OFF)

/** \brief 4B24, CDM Register Checking First and Last address to check */
#define PCIE1_USP_PORTLOGIC_PL_CHK_REG_START_END_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_CHK_REG_START_END_OFF*)0xF46A4B24u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_PL_CHK_REG_START_END_OFF */
#define PCIE1_USP_PL_CHK_REG_START_END_OFF (PCIE1_USP_PORTLOGIC_PL_CHK_REG_START_END_OFF)

/** \brief 4B28, CDM Register Checking Error Address */
#define PCIE1_USP_PORTLOGIC_PL_CHK_REG_ERR_ADDR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_CHK_REG_ERR_ADDR_OFF*)0xF46A4B28u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_PL_CHK_REG_ERR_ADDR_OFF */
#define PCIE1_USP_PL_CHK_REG_ERR_ADDR_OFF (PCIE1_USP_PORTLOGIC_PL_CHK_REG_ERR_ADDR_OFF)

/** \brief 4B2C, CDM Register Checking error PF Numbers */
#define PCIE1_USP_PORTLOGIC_PL_CHK_REG_ERR_PF_VF_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_CHK_REG_ERR_PF_VF_OFF*)0xF46A4B2Cu)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_PL_CHK_REG_ERR_PF_VF_OFF */
#define PCIE1_USP_PL_CHK_REG_ERR_PF_VF_OFF (PCIE1_USP_PORTLOGIC_PL_CHK_REG_ERR_PF_VF_OFF)

/** \brief 4B30, LTR Latency Register */
#define PCIE1_USP_PORTLOGIC_PL_LTR_LATENCY_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_PL_LTR_LATENCY_OFF*)0xF46A4B30u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_PL_LTR_LATENCY_OFF */
#define PCIE1_USP_PL_LTR_LATENCY_OFF (PCIE1_USP_PORTLOGIC_PL_LTR_LATENCY_OFF)

/** \brief 4B40, Auxiliary Clock Frequency Control Register */
#define PCIE1_USP_PORTLOGIC_AUX_CLK_FREQ_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_AUX_CLK_FREQ_OFF*)0xF46A4B40u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_AUX_CLK_FREQ_OFF */
#define PCIE1_USP_AUX_CLK_FREQ_OFF (PCIE1_USP_PORTLOGIC_AUX_CLK_FREQ_OFF)

/** \brief 4B48, Powerdown Control and Status Register */
#define PCIE1_USP_PORTLOGIC_POWERDOWN_CTRL_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PORTLOGIC_POWERDOWN_CTRL_STATUS_OFF*)0xF46A4B48u)
/** Alias (User Manual Name) for PCIE1_USP_PORTLOGIC_POWERDOWN_CTRL_STATUS_OFF */
#define PCIE1_USP_POWERDOWN_CTRL_STATUS_OFF (PCIE1_USP_PORTLOGIC_POWERDOWN_CTRL_STATUS_OFF)

/** \brief 5A00, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE0_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5A00u)

/** \brief 5A04, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE0_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5A04u)

/** \brief 5A08, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE0_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5A08u)

/** \brief 5A0C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE0_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5A0Cu)

/** \brief 5A10, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE1_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5A10u)

/** \brief 5A14, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE1_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5A14u)

/** \brief 5A18, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE1_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5A18u)

/** \brief 5A1C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE1_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5A1Cu)

/** \brief 5A20, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE2_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5A20u)

/** \brief 5A24, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE2_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5A24u)

/** \brief 5A28, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE2_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5A28u)

/** \brief 5A2C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE2_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5A2Cu)

/** \brief 5A30, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE3_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5A30u)

/** \brief 5A34, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE3_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5A34u)

/** \brief 5A38, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE3_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5A38u)

/** \brief 5A3C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE3_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5A3Cu)

/** \brief 5A40, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE4_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5A40u)

/** \brief 5A44, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE4_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5A44u)

/** \brief 5A48, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE4_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5A48u)

/** \brief 5A4C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE4_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5A4Cu)

/** \brief 5A50, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE5_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5A50u)

/** \brief 5A54, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE5_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5A54u)

/** \brief 5A58, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE5_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5A58u)

/** \brief 5A5C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE5_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5A5Cu)

/** \brief 5A60, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE6_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5A60u)

/** \brief 5A64, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE6_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5A64u)

/** \brief 5A68, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE6_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5A68u)

/** \brief 5A6C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE6_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5A6Cu)

/** \brief 5A70, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE7_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5A70u)

/** \brief 5A74, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE7_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5A74u)

/** \brief 5A78, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE7_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5A78u)

/** \brief 5A7C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE7_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5A7Cu)

/** \brief 5A80, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE8_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5A80u)

/** \brief 5A84, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE8_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5A84u)

/** \brief 5A88, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE8_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5A88u)

/** \brief 5A8C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE8_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5A8Cu)

/** \brief 5A90, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE9_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5A90u)

/** \brief 5A94, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE9_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5A94u)

/** \brief 5A98, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE9_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5A98u)

/** \brief 5A9C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE9_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5A9Cu)

/** \brief 5AA0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE10_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5AA0u)

/** \brief 5AA4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE10_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5AA4u)

/** \brief 5AA8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE10_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5AA8u)

/** \brief 5AAC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE10_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5AACu)

/** \brief 5AB0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE11_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5AB0u)

/** \brief 5AB4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE11_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5AB4u)

/** \brief 5AB8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE11_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5AB8u)

/** \brief 5ABC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE11_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5ABCu)

/** \brief 5AC0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE12_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5AC0u)

/** \brief 5AC4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE12_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5AC4u)

/** \brief 5AC8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE12_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5AC8u)

/** \brief 5ACC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE12_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5ACCu)

/** \brief 5AD0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE13_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5AD0u)

/** \brief 5AD4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE13_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5AD4u)

/** \brief 5AD8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE13_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5AD8u)

/** \brief 5ADC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE13_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5ADCu)

/** \brief 5AE0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE14_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5AE0u)

/** \brief 5AE4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE14_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5AE4u)

/** \brief 5AE8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE14_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5AE8u)

/** \brief 5AEC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE14_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5AECu)

/** \brief 5AF0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE15_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5AF0u)

/** \brief 5AF4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE15_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5AF4u)

/** \brief 5AF8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE15_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5AF8u)

/** \brief 5AFC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE15_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5AFCu)

/** \brief 5B00, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE16_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5B00u)

/** \brief 5B04, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE16_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5B04u)

/** \brief 5B08, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE16_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5B08u)

/** \brief 5B0C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE16_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5B0Cu)

/** \brief 5B10, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE17_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5B10u)

/** \brief 5B14, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE17_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5B14u)

/** \brief 5B18, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE17_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5B18u)

/** \brief 5B1C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE17_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5B1Cu)

/** \brief 5B20, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE18_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5B20u)

/** \brief 5B24, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE18_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5B24u)

/** \brief 5B28, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE18_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5B28u)

/** \brief 5B2C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE18_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5B2Cu)

/** \brief 5B30, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE19_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5B30u)

/** \brief 5B34, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE19_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5B34u)

/** \brief 5B38, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE19_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5B38u)

/** \brief 5B3C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE19_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5B3Cu)

/** \brief 5B40, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE20_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5B40u)

/** \brief 5B44, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE20_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5B44u)

/** \brief 5B48, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE20_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5B48u)

/** \brief 5B4C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE20_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5B4Cu)

/** \brief 5B50, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE21_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5B50u)

/** \brief 5B54, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE21_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5B54u)

/** \brief 5B58, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE21_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5B58u)

/** \brief 5B5C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE21_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5B5Cu)

/** \brief 5B60, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE22_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5B60u)

/** \brief 5B64, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE22_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5B64u)

/** \brief 5B68, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE22_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5B68u)

/** \brief 5B6C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE22_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5B6Cu)

/** \brief 5B70, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE23_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5B70u)

/** \brief 5B74, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE23_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5B74u)

/** \brief 5B78, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE23_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5B78u)

/** \brief 5B7C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE23_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5B7Cu)

/** \brief 5B80, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE24_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5B80u)

/** \brief 5B84, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE24_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5B84u)

/** \brief 5B88, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE24_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5B88u)

/** \brief 5B8C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE24_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5B8Cu)

/** \brief 5B90, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE25_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5B90u)

/** \brief 5B94, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE25_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5B94u)

/** \brief 5B98, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE25_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5B98u)

/** \brief 5B9C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE25_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5B9Cu)

/** \brief 5BA0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE26_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5BA0u)

/** \brief 5BA4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE26_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5BA4u)

/** \brief 5BA8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE26_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5BA8u)

/** \brief 5BAC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE26_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5BACu)

/** \brief 5BB0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE27_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5BB0u)

/** \brief 5BB4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE27_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5BB4u)

/** \brief 5BB8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE27_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5BB8u)

/** \brief 5BBC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE27_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5BBCu)

/** \brief 5BC0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE28_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5BC0u)

/** \brief 5BC4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE28_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5BC4u)

/** \brief 5BC8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE28_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5BC8u)

/** \brief 5BCC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE28_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5BCCu)

/** \brief 5BD0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE29_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5BD0u)

/** \brief 5BD4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE29_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5BD4u)

/** \brief 5BD8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE29_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5BD8u)

/** \brief 5BDC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE29_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5BDCu)

/** \brief 5BE0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE30_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5BE0u)

/** \brief 5BE4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE30_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5BE4u)

/** \brief 5BE8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE30_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5BE8u)

/** \brief 5BEC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE30_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5BECu)

/** \brief 5BF0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE31_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5BF0u)

/** \brief 5BF4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE31_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5BF4u)

/** \brief 5BF8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE31_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5BF8u)

/** \brief 5BFC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE31_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5BFCu)

/** \brief 5C00, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE32_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5C00u)

/** \brief 5C04, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE32_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5C04u)

/** \brief 5C08, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE32_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5C08u)

/** \brief 5C0C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE32_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5C0Cu)

/** \brief 5C10, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE33_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5C10u)

/** \brief 5C14, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE33_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5C14u)

/** \brief 5C18, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE33_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5C18u)

/** \brief 5C1C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE33_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5C1Cu)

/** \brief 5C20, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE34_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5C20u)

/** \brief 5C24, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE34_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5C24u)

/** \brief 5C28, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE34_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5C28u)

/** \brief 5C2C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE34_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5C2Cu)

/** \brief 5C30, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE35_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5C30u)

/** \brief 5C34, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE35_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5C34u)

/** \brief 5C38, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE35_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5C38u)

/** \brief 5C3C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE35_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5C3Cu)

/** \brief 5C40, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE36_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5C40u)

/** \brief 5C44, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE36_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5C44u)

/** \brief 5C48, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE36_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5C48u)

/** \brief 5C4C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE36_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5C4Cu)

/** \brief 5C50, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE37_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5C50u)

/** \brief 5C54, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE37_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5C54u)

/** \brief 5C58, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE37_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5C58u)

/** \brief 5C5C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE37_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5C5Cu)

/** \brief 5C60, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE38_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5C60u)

/** \brief 5C64, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE38_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5C64u)

/** \brief 5C68, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE38_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5C68u)

/** \brief 5C6C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE38_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5C6Cu)

/** \brief 5C70, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE39_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5C70u)

/** \brief 5C74, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE39_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5C74u)

/** \brief 5C78, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE39_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5C78u)

/** \brief 5C7C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE39_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5C7Cu)

/** \brief 5C80, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE40_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5C80u)

/** \brief 5C84, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE40_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5C84u)

/** \brief 5C88, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE40_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5C88u)

/** \brief 5C8C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE40_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5C8Cu)

/** \brief 5C90, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE41_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5C90u)

/** \brief 5C94, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE41_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5C94u)

/** \brief 5C98, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE41_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5C98u)

/** \brief 5C9C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE41_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5C9Cu)

/** \brief 5CA0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE42_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5CA0u)

/** \brief 5CA4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE42_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5CA4u)

/** \brief 5CA8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE42_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5CA8u)

/** \brief 5CAC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE42_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5CACu)

/** \brief 5CB0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE43_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5CB0u)

/** \brief 5CB4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE43_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5CB4u)

/** \brief 5CB8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE43_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5CB8u)

/** \brief 5CBC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE43_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5CBCu)

/** \brief 5CC0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE44_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5CC0u)

/** \brief 5CC4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE44_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5CC4u)

/** \brief 5CC8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE44_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5CC8u)

/** \brief 5CCC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE44_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5CCCu)

/** \brief 5CD0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE45_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5CD0u)

/** \brief 5CD4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE45_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5CD4u)

/** \brief 5CD8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE45_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5CD8u)

/** \brief 5CDC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE45_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5CDCu)

/** \brief 5CE0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE46_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5CE0u)

/** \brief 5CE4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE46_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5CE4u)

/** \brief 5CE8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE46_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5CE8u)

/** \brief 5CEC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE46_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5CECu)

/** \brief 5CF0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE47_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5CF0u)

/** \brief 5CF4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE47_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5CF4u)

/** \brief 5CF8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE47_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5CF8u)

/** \brief 5CFC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE47_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5CFCu)

/** \brief 5D00, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE48_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5D00u)

/** \brief 5D04, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE48_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5D04u)

/** \brief 5D08, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE48_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5D08u)

/** \brief 5D0C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE48_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5D0Cu)

/** \brief 5D10, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE49_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5D10u)

/** \brief 5D14, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE49_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5D14u)

/** \brief 5D18, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE49_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5D18u)

/** \brief 5D1C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE49_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5D1Cu)

/** \brief 5D20, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE50_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5D20u)

/** \brief 5D24, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE50_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5D24u)

/** \brief 5D28, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE50_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5D28u)

/** \brief 5D2C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE50_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5D2Cu)

/** \brief 5D30, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE51_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5D30u)

/** \brief 5D34, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE51_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5D34u)

/** \brief 5D38, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE51_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5D38u)

/** \brief 5D3C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE51_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5D3Cu)

/** \brief 5D40, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE52_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5D40u)

/** \brief 5D44, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE52_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5D44u)

/** \brief 5D48, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE52_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5D48u)

/** \brief 5D4C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE52_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5D4Cu)

/** \brief 5D50, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE53_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5D50u)

/** \brief 5D54, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE53_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5D54u)

/** \brief 5D58, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE53_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5D58u)

/** \brief 5D5C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE53_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5D5Cu)

/** \brief 5D60, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE54_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5D60u)

/** \brief 5D64, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE54_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5D64u)

/** \brief 5D68, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE54_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5D68u)

/** \brief 5D6C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE54_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5D6Cu)

/** \brief 5D70, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE55_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5D70u)

/** \brief 5D74, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE55_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5D74u)

/** \brief 5D78, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE55_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5D78u)

/** \brief 5D7C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE55_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5D7Cu)

/** \brief 5D80, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE56_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5D80u)

/** \brief 5D84, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE56_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5D84u)

/** \brief 5D88, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE56_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5D88u)

/** \brief 5D8C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE56_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5D8Cu)

/** \brief 5D90, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE57_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5D90u)

/** \brief 5D94, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE57_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5D94u)

/** \brief 5D98, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE57_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5D98u)

/** \brief 5D9C, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE57_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5D9Cu)

/** \brief 5DA0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE58_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5DA0u)

/** \brief 5DA4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE58_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5DA4u)

/** \brief 5DA8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE58_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5DA8u)

/** \brief 5DAC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE58_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5DACu)

/** \brief 5DB0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE59_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5DB0u)

/** \brief 5DB4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE59_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5DB4u)

/** \brief 5DB8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE59_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5DB8u)

/** \brief 5DBC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE59_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5DBCu)

/** \brief 5DC0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE60_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5DC0u)

/** \brief 5DC4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE60_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5DC4u)

/** \brief 5DC8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE60_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5DC8u)

/** \brief 5DCC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE60_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5DCCu)

/** \brief 5DD0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE61_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5DD0u)

/** \brief 5DD4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE61_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5DD4u)

/** \brief 5DD8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE61_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5DD8u)

/** \brief 5DDC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE61_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5DDCu)

/** \brief 5DE0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE62_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5DE0u)

/** \brief 5DE4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE62_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5DE4u)

/** \brief 5DE8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE62_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5DE8u)

/** \brief 5DEC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE62_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5DECu)

/** \brief 5DF0, MSIX table DWORD0 */
#define PCIE1_USP_MSIXTABLE63_LADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_LADDR*)0xF46A5DF0u)

/** \brief 5DF4, MSIX table DWORD1 */
#define PCIE1_USP_MSIXTABLE63_UADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_UADDR*)0xF46A5DF4u)

/** \brief 5DF8, MSIX table DWORD2 */
#define PCIE1_USP_MSIXTABLE63_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_DATA*)0xF46A5DF8u)

/** \brief 5DFC, MSIX table DWORD3 */
#define PCIE1_USP_MSIXTABLE63_VECTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXTABLE_VECTRL*)0xF46A5DFCu)

/** \brief 5E10, MSIX table DWORD */
#define PCIE1_USP_MSIXPBA0_DWORD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXPBA_DWORD*)0xF46A5E10u)

/** \brief 5E14, MSIX table DWORD */
#define PCIE1_USP_MSIXPBA1_DWORD /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXPBA_DWORD*)0xF46A5E14u)

/** \brief 6010, BAR Mask Register */
#define PCIE1_USP_TYPE0HDRDBI_BARMASK_REG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_BARMASK_REG*)0xF46A6010u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDRDBI_BARMASK_REG0 */
#define PCIE1_USP_BAR0_MASK_REG (PCIE1_USP_TYPE0HDRDBI_BARMASK_REG0)

/** \brief 6014, BAR Mask Register */
#define PCIE1_USP_TYPE0HDRDBI_BARMASK_REG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_BARMASK_REG*)0xF46A6014u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDRDBI_BARMASK_REG1 */
#define PCIE1_USP_BAR1_MASK_REG (PCIE1_USP_TYPE0HDRDBI_BARMASK_REG1)

/** \brief 6018, BAR Mask Register */
#define PCIE1_USP_TYPE0HDRDBI_BARMASK_REG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_BARMASK_REG*)0xF46A6018u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDRDBI_BARMASK_REG2 */
#define PCIE1_USP_BAR2_MASK_REG (PCIE1_USP_TYPE0HDRDBI_BARMASK_REG2)

/** \brief 601C, BAR Mask Register */
#define PCIE1_USP_TYPE0HDRDBI_BARMASK_REG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_BARMASK_REG*)0xF46A601Cu)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDRDBI_BARMASK_REG3 */
#define PCIE1_USP_BAR3_MASK_REG (PCIE1_USP_TYPE0HDRDBI_BARMASK_REG3)

/** \brief 6020, BAR Mask Register */
#define PCIE1_USP_TYPE0HDRDBI_BARMASK_REG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_BARMASK_REG*)0xF46A6020u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDRDBI_BARMASK_REG4 */
#define PCIE1_USP_BAR4_MASK_REG (PCIE1_USP_TYPE0HDRDBI_BARMASK_REG4)

/** \brief 6024, BAR Mask Register */
#define PCIE1_USP_TYPE0HDRDBI_BARMASK_REG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_BARMASK_REG*)0xF46A6024u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDRDBI_BARMASK_REG5 */
#define PCIE1_USP_BAR5_MASK_REG (PCIE1_USP_TYPE0HDRDBI_BARMASK_REG5)

/** \brief 6030, Expansion ROM BAR Mask Register */
#define PCIE1_USP_TYPE0HDRDBI_EXP_ROM_BAR_MASK_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_TYPE0HDRDBI_EXP_ROM_BAR_MASK_REG*)0xF46A6030u)
/** Alias (User Manual Name) for PCIE1_USP_TYPE0HDRDBI_EXP_ROM_BAR_MASK_REG */
#define PCIE1_USP_EXP_ROM_BAR_MASK_REG (PCIE1_USP_TYPE0HDRDBI_EXP_ROM_BAR_MASK_REG)

/** \brief 60B0, MSI-X Capability ID, Next Pointer, Control Register */
#define PCIE1_USP_MSIXCAPDBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_MSIXCAPDBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG*)0xF46A60B0u)
/** Alias (User Manual Name) for PCIE1_USP_MSIXCAPDBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG */
#define PCIE1_USP_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG (PCIE1_USP_MSIXCAPDBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG)

/** \brief 7000, DMA Arbitration Scheme for TRGT1 Interface */
#define PCIE1_USP_DMACAP_DMA_CTRL_DATA_ARB_PRIOR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_CTRL_DATA_ARB_PRIOR_OFF*)0xF46A7000u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_CTRL_DATA_ARB_PRIOR_OFF */
#define PCIE1_USP_DMA_CTRL_DATA_ARB_PRIOR_OFF (PCIE1_USP_DMACAP_DMA_CTRL_DATA_ARB_PRIOR_OFF)

/** \brief 7008, DMA Number of Channels Register */
#define PCIE1_USP_DMACAP_DMA_CTRL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_CTRL_OFF*)0xF46A7008u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_CTRL_OFF */
#define PCIE1_USP_DMA_CTRL_OFF (PCIE1_USP_DMACAP_DMA_CTRL_OFF)

/** \brief 700C, DMA Write Engine Enable Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_ENGINE_EN_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_ENGINE_EN_OFF*)0xF46A700Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_ENGINE_EN_OFF */
#define PCIE1_USP_DMA_WRITE_ENGINE_EN_OFF (PCIE1_USP_DMACAP_DMA_WRITE_ENGINE_EN_OFF)

/** \brief 7010, DMA Write Doorbell Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_DOORBELL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_DOORBELL_OFF*)0xF46A7010u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_DOORBELL_OFF */
#define PCIE1_USP_DMA_WRITE_DOORBELL_OFF (PCIE1_USP_DMACAP_DMA_WRITE_DOORBELL_OFF)

/** \brief 7018, DMA Write Engine Channel Arbitration Weight Low Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF*)0xF46A7018u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF */
#define PCIE1_USP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF (PCIE1_USP_DMACAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF)

/** \brief 702C, DMA Read Engine Enable Register */
#define PCIE1_USP_DMACAP_DMA_READ_ENGINE_EN_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_ENGINE_EN_OFF*)0xF46A702Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_ENGINE_EN_OFF */
#define PCIE1_USP_DMA_READ_ENGINE_EN_OFF (PCIE1_USP_DMACAP_DMA_READ_ENGINE_EN_OFF)

/** \brief 7030, DMA Read Doorbell Register */
#define PCIE1_USP_DMACAP_DMA_READ_DOORBELL_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_DOORBELL_OFF*)0xF46A7030u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_DOORBELL_OFF */
#define PCIE1_USP_DMA_READ_DOORBELL_OFF (PCIE1_USP_DMACAP_DMA_READ_DOORBELL_OFF)

/** \brief 7038, DMA Read Engine Channel Arbitration Weight Low Register */
#define PCIE1_USP_DMACAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF*)0xF46A7038u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF */
#define PCIE1_USP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF (PCIE1_USP_DMACAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF)

/** \brief 704C, DMA Write Interrupt Status Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_INT_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_INT_STATUS_OFF*)0xF46A704Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_INT_STATUS_OFF */
#define PCIE1_USP_DMA_WRITE_INT_STATUS_OFF (PCIE1_USP_DMACAP_DMA_WRITE_INT_STATUS_OFF)

/** \brief 7054, DMA Write Interrupt Mask Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_INT_MASK_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_INT_MASK_OFF*)0xF46A7054u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_INT_MASK_OFF */
#define PCIE1_USP_DMA_WRITE_INT_MASK_OFF (PCIE1_USP_DMACAP_DMA_WRITE_INT_MASK_OFF)

/** \brief 7058, DMA Write Interrupt Clear Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_INT_CLEAR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_INT_CLEAR_OFF*)0xF46A7058u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_INT_CLEAR_OFF */
#define PCIE1_USP_DMA_WRITE_INT_CLEAR_OFF (PCIE1_USP_DMACAP_DMA_WRITE_INT_CLEAR_OFF)

/** \brief 705C, DMA Write Error Status Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_ERR_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_ERR_STATUS_OFF*)0xF46A705Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_ERR_STATUS_OFF */
#define PCIE1_USP_DMA_WRITE_ERR_STATUS_OFF (PCIE1_USP_DMACAP_DMA_WRITE_ERR_STATUS_OFF)

/** \brief 7060, DMA Write Done IMWr Address Low Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_DONE_IMWR_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_DONE_IMWR_LOW_OFF*)0xF46A7060u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_DONE_IMWR_LOW_OFF */
#define PCIE1_USP_DMA_WRITE_DONE_IMWR_LOW_OFF (PCIE1_USP_DMACAP_DMA_WRITE_DONE_IMWR_LOW_OFF)

/** \brief 7064, DMA Write Done IMWr Interrupt Address High Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_DONE_IMWR_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_DONE_IMWR_HIGH_OFF*)0xF46A7064u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_DONE_IMWR_HIGH_OFF */
#define PCIE1_USP_DMA_WRITE_DONE_IMWR_HIGH_OFF (PCIE1_USP_DMACAP_DMA_WRITE_DONE_IMWR_HIGH_OFF)

/** \brief 7068, DMA Write Abort IMWr Address Low Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_ABORT_IMWR_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_ABORT_IMWR_LOW_OFF*)0xF46A7068u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_ABORT_IMWR_LOW_OFF */
#define PCIE1_USP_DMA_WRITE_ABORT_IMWR_LOW_OFF (PCIE1_USP_DMACAP_DMA_WRITE_ABORT_IMWR_LOW_OFF)

/** \brief 706C, DMA Write Abort IMWr Address High Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF*)0xF46A706Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF */
#define PCIE1_USP_DMA_WRITE_ABORT_IMWR_HIGH_OFF (PCIE1_USP_DMACAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF)

/** \brief 7070, DMA Write Channel 1 and 0 IMWr Data Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_CH01_IMWR_DATA_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_CH01_IMWR_DATA_OFF*)0xF46A7070u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_CH01_IMWR_DATA_OFF */
#define PCIE1_USP_DMA_WRITE_CH01_IMWR_DATA_OFF (PCIE1_USP_DMACAP_DMA_WRITE_CH01_IMWR_DATA_OFF)

/** \brief 7074, DMA Write Channel 3 and 2 IMWr Data Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_CH23_IMWR_DATA_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_CH23_IMWR_DATA_OFF*)0xF46A7074u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_CH23_IMWR_DATA_OFF */
#define PCIE1_USP_DMA_WRITE_CH23_IMWR_DATA_OFF (PCIE1_USP_DMACAP_DMA_WRITE_CH23_IMWR_DATA_OFF)

/** \brief 7090, DMA Write Linked List Error Enable Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF*)0xF46A7090u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF */
#define PCIE1_USP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF (PCIE1_USP_DMACAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF)

/** \brief 70A0, DMA Read Interrupt Status Register */
#define PCIE1_USP_DMACAP_DMA_READ_INT_STATUS_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_INT_STATUS_OFF*)0xF46A70A0u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_INT_STATUS_OFF */
#define PCIE1_USP_DMA_READ_INT_STATUS_OFF (PCIE1_USP_DMACAP_DMA_READ_INT_STATUS_OFF)

/** \brief 70A8, DMA Read Interrupt Mask Register */
#define PCIE1_USP_DMACAP_DMA_READ_INT_MASK_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_INT_MASK_OFF*)0xF46A70A8u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_INT_MASK_OFF */
#define PCIE1_USP_DMA_READ_INT_MASK_OFF (PCIE1_USP_DMACAP_DMA_READ_INT_MASK_OFF)

/** \brief 70AC, DMA Read Interrupt Clear Register */
#define PCIE1_USP_DMACAP_DMA_READ_INT_CLEAR_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_INT_CLEAR_OFF*)0xF46A70ACu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_INT_CLEAR_OFF */
#define PCIE1_USP_DMA_READ_INT_CLEAR_OFF (PCIE1_USP_DMACAP_DMA_READ_INT_CLEAR_OFF)

/** \brief 70B4, DMA Read Error Status Low Register */
#define PCIE1_USP_DMACAP_DMA_READ_ERR_STATUS_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_ERR_STATUS_LOW_OFF*)0xF46A70B4u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_ERR_STATUS_LOW_OFF */
#define PCIE1_USP_DMA_READ_ERR_STATUS_LOW_OFF (PCIE1_USP_DMACAP_DMA_READ_ERR_STATUS_LOW_OFF)

/** \brief 70B8, DMA Read Error Status High Register */
#define PCIE1_USP_DMACAP_DMA_READ_ERR_STATUS_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_ERR_STATUS_HIGH_OFF*)0xF46A70B8u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_ERR_STATUS_HIGH_OFF */
#define PCIE1_USP_DMA_READ_ERR_STATUS_HIGH_OFF (PCIE1_USP_DMACAP_DMA_READ_ERR_STATUS_HIGH_OFF)

/** \brief 70C4, DMA Read Linked List Error Enable Register */
#define PCIE1_USP_DMACAP_DMA_READ_LINKED_LIST_ERR_EN_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_LINKED_LIST_ERR_EN_OFF*)0xF46A70C4u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_LINKED_LIST_ERR_EN_OFF */
#define PCIE1_USP_DMA_READ_LINKED_LIST_ERR_EN_OFF (PCIE1_USP_DMACAP_DMA_READ_LINKED_LIST_ERR_EN_OFF)

/** \brief 70CC, DMA Read Done IMWr Address Low Register */
#define PCIE1_USP_DMACAP_DMA_READ_DONE_IMWR_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_DONE_IMWR_LOW_OFF*)0xF46A70CCu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_DONE_IMWR_LOW_OFF */
#define PCIE1_USP_DMA_READ_DONE_IMWR_LOW_OFF (PCIE1_USP_DMACAP_DMA_READ_DONE_IMWR_LOW_OFF)

/** \brief 70D0, DMA Read Done IMWr Address High Register */
#define PCIE1_USP_DMACAP_DMA_READ_DONE_IMWR_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_DONE_IMWR_HIGH_OFF*)0xF46A70D0u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_DONE_IMWR_HIGH_OFF */
#define PCIE1_USP_DMA_READ_DONE_IMWR_HIGH_OFF (PCIE1_USP_DMACAP_DMA_READ_DONE_IMWR_HIGH_OFF)

/** \brief 70D4, DMA Read Abort IMWr Address Low Register */
#define PCIE1_USP_DMACAP_DMA_READ_ABORT_IMWR_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_ABORT_IMWR_LOW_OFF*)0xF46A70D4u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_ABORT_IMWR_LOW_OFF */
#define PCIE1_USP_DMA_READ_ABORT_IMWR_LOW_OFF (PCIE1_USP_DMACAP_DMA_READ_ABORT_IMWR_LOW_OFF)

/** \brief 70D8, DMA Read Abort IMWr Address High Register */
#define PCIE1_USP_DMACAP_DMA_READ_ABORT_IMWR_HIGH_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_ABORT_IMWR_HIGH_OFF*)0xF46A70D8u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_ABORT_IMWR_HIGH_OFF */
#define PCIE1_USP_DMA_READ_ABORT_IMWR_HIGH_OFF (PCIE1_USP_DMACAP_DMA_READ_ABORT_IMWR_HIGH_OFF)

/** \brief 70DC, DMA Read Channel 1 and 0 IMWr Data Register */
#define PCIE1_USP_DMACAP_DMA_READ_CH01_IMWR_DATA_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_CH01_IMWR_DATA_OFF*)0xF46A70DCu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_CH01_IMWR_DATA_OFF */
#define PCIE1_USP_DMA_READ_CH01_IMWR_DATA_OFF (PCIE1_USP_DMACAP_DMA_READ_CH01_IMWR_DATA_OFF)

/** \brief 70E0, DMA Read Channel 3 and 2 IMWr Data Register */
#define PCIE1_USP_DMACAP_DMA_READ_CH23_IMWR_DATA_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_CH23_IMWR_DATA_OFF*)0xF46A70E0u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_CH23_IMWR_DATA_OFF */
#define PCIE1_USP_DMA_READ_CH23_IMWR_DATA_OFF (PCIE1_USP_DMACAP_DMA_READ_CH23_IMWR_DATA_OFF)

/** \brief 7108, DMA Write Engine Handshake Counter Channel 0/1/2/3 Register */
#define PCIE1_USP_DMACAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF*)0xF46A7108u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF */
#define PCIE1_USP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF (PCIE1_USP_DMACAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF)

/** \brief 7118, DMA Read Engine Handshake Counter Channel 0/1/2/3 Register */
#define PCIE1_USP_DMACAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF*)0xF46A7118u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF */
#define PCIE1_USP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF (PCIE1_USP_DMACAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF)

/** \brief 7128, DMA Write Channel 0 Power Enable Register */
#define PCIE1_USP_DMACAP_PWREN_WRITE_CH0_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_WRITE_CH_CH*)0xF46A7128u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_PWREN_WRITE_CH0_CH */
#define PCIE1_USP_DMA_WRITE_CH0_PWR_EN_OFF (PCIE1_USP_DMACAP_PWREN_WRITE_CH0_CH)

/** \brief 712C, DMA Write Channel 0 Power Enable Register */
#define PCIE1_USP_DMACAP_PWREN_WRITE_CH1_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_WRITE_CH_CH*)0xF46A712Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_PWREN_WRITE_CH1_CH */
#define PCIE1_USP_DMA_WRITE_CH1_PWR_EN_OFF (PCIE1_USP_DMACAP_PWREN_WRITE_CH1_CH)

/** \brief 7130, DMA Write Channel 0 Power Enable Register */
#define PCIE1_USP_DMACAP_PWREN_WRITE_CH2_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_WRITE_CH_CH*)0xF46A7130u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_PWREN_WRITE_CH2_CH */
#define PCIE1_USP_DMA_WRITE_CH2_PWR_EN_OFF (PCIE1_USP_DMACAP_PWREN_WRITE_CH2_CH)

/** \brief 7134, DMA Write Channel 0 Power Enable Register */
#define PCIE1_USP_DMACAP_PWREN_WRITE_CH3_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_WRITE_CH_CH*)0xF46A7134u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_PWREN_WRITE_CH3_CH */
#define PCIE1_USP_DMA_WRITE_CH3_PWR_EN_OFF (PCIE1_USP_DMACAP_PWREN_WRITE_CH3_CH)

/** \brief 7168, DMA Read Channel 0 Power Enable Register */
#define PCIE1_USP_DMACAP_PWREN_READ_CH0_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_READ_CH_CH*)0xF46A7168u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_PWREN_READ_CH0_CH */
#define PCIE1_USP_DMA_READ_CH0_PWR_EN_OFF (PCIE1_USP_DMACAP_PWREN_READ_CH0_CH)

/** \brief 716C, DMA Read Channel 0 Power Enable Register */
#define PCIE1_USP_DMACAP_PWREN_READ_CH1_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_READ_CH_CH*)0xF46A716Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_PWREN_READ_CH1_CH */
#define PCIE1_USP_DMA_READ_CH1_PWR_EN_OFF (PCIE1_USP_DMACAP_PWREN_READ_CH1_CH)

/** \brief 7170, DMA Read Channel 0 Power Enable Register */
#define PCIE1_USP_DMACAP_PWREN_READ_CH2_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_READ_CH_CH*)0xF46A7170u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_PWREN_READ_CH2_CH */
#define PCIE1_USP_DMA_READ_CH2_PWR_EN_OFF (PCIE1_USP_DMACAP_PWREN_READ_CH2_CH)

/** \brief 7174, DMA Read Channel 0 Power Enable Register */
#define PCIE1_USP_DMACAP_PWREN_READ_CH3_CH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_PWREN_READ_CH_CH*)0xF46A7174u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_PWREN_READ_CH3_CH */
#define PCIE1_USP_DMA_READ_CH3_PWR_EN_OFF (PCIE1_USP_DMACAP_PWREN_READ_CH3_CH)

/** \brief 7200, DMA Write Channel Control 1 Register */
#define PCIE1_USP_DMACAP_CH0_WRITE_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_CONTROL1*)0xF46A7200u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_WRITE_CONTROL1 */
#define PCIE1_USP_DMA_CH_CONTROL1_OFF_WRCH_0 (PCIE1_USP_DMACAP_CH0_WRITE_CONTROL1)

/** \brief 7208, DMA Write Transfer Size Register */
#define PCIE1_USP_DMACAP_CH0_WRITE_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_TRANSFER_SIZE*)0xF46A7208u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_WRITE_TRANSFER_SIZE */
#define PCIE1_USP_DMA_TRANSFER_SIZE_OFF_WRCH_0 (PCIE1_USP_DMACAP_CH0_WRITE_TRANSFER_SIZE)

/** \brief 720C, DMA Write SAR Low Register */
#define PCIE1_USP_DMACAP_CH0_WRITE_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_LOW*)0xF46A720Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_WRITE_SAR_LOW */
#define PCIE1_USP_DMA_SAR_LOW_OFF_WRCH_0 (PCIE1_USP_DMACAP_CH0_WRITE_SAR_LOW)

/** \brief 7210, DMA Write SAR High Register */
#define PCIE1_USP_DMACAP_CH0_WRITE_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_HIGH*)0xF46A7210u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_WRITE_SAR_HIGH */
#define PCIE1_USP_DMA_SAR_HIGH_OFF_WRCH_0 (PCIE1_USP_DMACAP_CH0_WRITE_SAR_HIGH)

/** \brief 7214, DMA Write DAR Low Register */
#define PCIE1_USP_DMACAP_CH0_WRITE_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_LOW*)0xF46A7214u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_WRITE_DAR_LOW */
#define PCIE1_USP_DMA_DAR_LOW_OFF_WRCH_0 (PCIE1_USP_DMACAP_CH0_WRITE_DAR_LOW)

/** \brief 7218, DMA Write DAR High Register */
#define PCIE1_USP_DMACAP_CH0_WRITE_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_HIGH*)0xF46A7218u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_WRITE_DAR_HIGH */
#define PCIE1_USP_DMA_DAR_HIGH_OFF_WRCH_0 (PCIE1_USP_DMACAP_CH0_WRITE_DAR_HIGH)

/** \brief 721C, DMA Write Linked List Pointer Low Register */
#define PCIE1_USP_DMACAP_CH0_WRITE_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_LOW*)0xF46A721Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_WRITE_LLP_LOW */
#define PCIE1_USP_DMA_LLP_LOW_OFF_WRCH_0 (PCIE1_USP_DMACAP_CH0_WRITE_LLP_LOW)

/** \brief 7220, DMA Write Linked List Pointer High Register */
#define PCIE1_USP_DMACAP_CH0_WRITE_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_HIGH*)0xF46A7220u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_WRITE_LLP_HIGH */
#define PCIE1_USP_DMA_LLP_HIGH_OFF_WRCH_0 (PCIE1_USP_DMACAP_CH0_WRITE_LLP_HIGH)

/** \brief 7224, Interrupt clear for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH0_WRCHN_WR_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_CLEAR*)0xF46A7224u)

/** \brief 7228, Interrupt status for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH0_WRCHN_WR_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_STATUS*)0xF46A7228u)

/** \brief 722C, Error status for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH0_WRCHN_WR_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_ERR_STATUS*)0xF46A722Cu)

/** \brief 7230, Doorbell for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH0_WRCHN_WR_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_DOORBELL*)0xF46A7230u)

/** \brief 7300, DMA Read Channel Control 1 Register */
#define PCIE1_USP_DMACAP_CH0_READ_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_CONTROL1*)0xF46A7300u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_READ_CONTROL1 */
#define PCIE1_USP_DMA_CH_CONTROL1_OFF_RDCH_0 (PCIE1_USP_DMACAP_CH0_READ_CONTROL1)

/** \brief 7308, DMA Read Transfer Size Register */
#define PCIE1_USP_DMACAP_CH0_READ_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_TRANSFER_SIZE*)0xF46A7308u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_READ_TRANSFER_SIZE */
#define PCIE1_USP_DMA_TRANSFER_SIZE_OFF_RDCH_0 (PCIE1_USP_DMACAP_CH0_READ_TRANSFER_SIZE)

/** \brief 730C, DMA Read SAR Low Register */
#define PCIE1_USP_DMACAP_CH0_READ_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_LOW*)0xF46A730Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_READ_SAR_LOW */
#define PCIE1_USP_DMA_SAR_LOW_OFF_RDCH_0 (PCIE1_USP_DMACAP_CH0_READ_SAR_LOW)

/** \brief 7310, DMA Read SAR High Register */
#define PCIE1_USP_DMACAP_CH0_READ_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_HIGH*)0xF46A7310u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_READ_SAR_HIGH */
#define PCIE1_USP_DMA_SAR_HIGH_OFF_RDCH_0 (PCIE1_USP_DMACAP_CH0_READ_SAR_HIGH)

/** \brief 7314, DMA Read DAR Low Register */
#define PCIE1_USP_DMACAP_CH0_READ_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_LOW*)0xF46A7314u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_READ_DAR_LOW */
#define PCIE1_USP_DMA_DAR_LOW_OFF_RDCH_0 (PCIE1_USP_DMACAP_CH0_READ_DAR_LOW)

/** \brief 7318, DMA Read DAR High Register */
#define PCIE1_USP_DMACAP_CH0_READ_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_HIGH*)0xF46A7318u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_READ_DAR_HIGH */
#define PCIE1_USP_DMA_DAR_HIGH_OFF_RDCH_0 (PCIE1_USP_DMACAP_CH0_READ_DAR_HIGH)

/** \brief 731C, DMA Read Linked List Pointer Low Register */
#define PCIE1_USP_DMACAP_CH0_READ_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_LOW*)0xF46A731Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_READ_LLP_LOW */
#define PCIE1_USP_DMA_LLP_LOW_OFF_RDCH_0 (PCIE1_USP_DMACAP_CH0_READ_LLP_LOW)

/** \brief 7320, DMA Read Linked List Pointer High Register */
#define PCIE1_USP_DMACAP_CH0_READ_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_HIGH*)0xF46A7320u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH0_READ_LLP_HIGH */
#define PCIE1_USP_DMA_LLP_HIGH_OFF_RDCH_0 (PCIE1_USP_DMACAP_CH0_READ_LLP_HIGH)

/** \brief 7324, Interrupt clear for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH0_RDCHN_RD_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_CLEAR*)0xF46A7324u)

/** \brief 7328, Interrupt status for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH0_RDCHN_RD_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_STATUS*)0xF46A7328u)

/** \brief 732C, Error status for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH0_RDCHN_RD_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS*)0xF46A732Cu)

/** \brief 7330, Higher error status for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH0_RDCHN_RD_ERR_STATUS_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS_HIGH*)0xF46A7330u)

/** \brief 7334, Doorbell for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH0_RDCHN_RD_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_DOORBELL*)0xF46A7334u)

/** \brief 7400, DMA Write Channel Control 1 Register */
#define PCIE1_USP_DMACAP_CH1_WRITE_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_CONTROL1*)0xF46A7400u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_WRITE_CONTROL1 */
#define PCIE1_USP_DMA_CH_CONTROL1_OFF_WRCH_1 (PCIE1_USP_DMACAP_CH1_WRITE_CONTROL1)

/** \brief 7408, DMA Write Transfer Size Register */
#define PCIE1_USP_DMACAP_CH1_WRITE_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_TRANSFER_SIZE*)0xF46A7408u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_WRITE_TRANSFER_SIZE */
#define PCIE1_USP_DMA_TRANSFER_SIZE_OFF_WRCH_1 (PCIE1_USP_DMACAP_CH1_WRITE_TRANSFER_SIZE)

/** \brief 740C, DMA Write SAR Low Register */
#define PCIE1_USP_DMACAP_CH1_WRITE_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_LOW*)0xF46A740Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_WRITE_SAR_LOW */
#define PCIE1_USP_DMA_SAR_LOW_OFF_WRCH_1 (PCIE1_USP_DMACAP_CH1_WRITE_SAR_LOW)

/** \brief 7410, DMA Write SAR High Register */
#define PCIE1_USP_DMACAP_CH1_WRITE_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_HIGH*)0xF46A7410u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_WRITE_SAR_HIGH */
#define PCIE1_USP_DMA_SAR_HIGH_OFF_WRCH_1 (PCIE1_USP_DMACAP_CH1_WRITE_SAR_HIGH)

/** \brief 7414, DMA Write DAR Low Register */
#define PCIE1_USP_DMACAP_CH1_WRITE_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_LOW*)0xF46A7414u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_WRITE_DAR_LOW */
#define PCIE1_USP_DMA_DAR_LOW_OFF_WRCH_1 (PCIE1_USP_DMACAP_CH1_WRITE_DAR_LOW)

/** \brief 7418, DMA Write DAR High Register */
#define PCIE1_USP_DMACAP_CH1_WRITE_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_HIGH*)0xF46A7418u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_WRITE_DAR_HIGH */
#define PCIE1_USP_DMA_DAR_HIGH_OFF_WRCH_1 (PCIE1_USP_DMACAP_CH1_WRITE_DAR_HIGH)

/** \brief 741C, DMA Write Linked List Pointer Low Register */
#define PCIE1_USP_DMACAP_CH1_WRITE_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_LOW*)0xF46A741Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_WRITE_LLP_LOW */
#define PCIE1_USP_DMA_LLP_LOW_OFF_WRCH_1 (PCIE1_USP_DMACAP_CH1_WRITE_LLP_LOW)

/** \brief 7420, DMA Write Linked List Pointer High Register */
#define PCIE1_USP_DMACAP_CH1_WRITE_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_HIGH*)0xF46A7420u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_WRITE_LLP_HIGH */
#define PCIE1_USP_DMA_LLP_HIGH_OFF_WRCH_1 (PCIE1_USP_DMACAP_CH1_WRITE_LLP_HIGH)

/** \brief 7424, Interrupt clear for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH1_WRCHN_WR_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_CLEAR*)0xF46A7424u)

/** \brief 7428, Interrupt status for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH1_WRCHN_WR_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_STATUS*)0xF46A7428u)

/** \brief 742C, Error status for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH1_WRCHN_WR_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_ERR_STATUS*)0xF46A742Cu)

/** \brief 7430, Doorbell for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH1_WRCHN_WR_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_DOORBELL*)0xF46A7430u)

/** \brief 7500, DMA Read Channel Control 1 Register */
#define PCIE1_USP_DMACAP_CH1_READ_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_CONTROL1*)0xF46A7500u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_READ_CONTROL1 */
#define PCIE1_USP_DMA_CH_CONTROL1_OFF_RDCH_1 (PCIE1_USP_DMACAP_CH1_READ_CONTROL1)

/** \brief 7508, DMA Read Transfer Size Register */
#define PCIE1_USP_DMACAP_CH1_READ_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_TRANSFER_SIZE*)0xF46A7508u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_READ_TRANSFER_SIZE */
#define PCIE1_USP_DMA_TRANSFER_SIZE_OFF_RDCH_1 (PCIE1_USP_DMACAP_CH1_READ_TRANSFER_SIZE)

/** \brief 750C, DMA Read SAR Low Register */
#define PCIE1_USP_DMACAP_CH1_READ_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_LOW*)0xF46A750Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_READ_SAR_LOW */
#define PCIE1_USP_DMA_SAR_LOW_OFF_RDCH_1 (PCIE1_USP_DMACAP_CH1_READ_SAR_LOW)

/** \brief 7510, DMA Read SAR High Register */
#define PCIE1_USP_DMACAP_CH1_READ_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_HIGH*)0xF46A7510u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_READ_SAR_HIGH */
#define PCIE1_USP_DMA_SAR_HIGH_OFF_RDCH_1 (PCIE1_USP_DMACAP_CH1_READ_SAR_HIGH)

/** \brief 7514, DMA Read DAR Low Register */
#define PCIE1_USP_DMACAP_CH1_READ_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_LOW*)0xF46A7514u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_READ_DAR_LOW */
#define PCIE1_USP_DMA_DAR_LOW_OFF_RDCH_1 (PCIE1_USP_DMACAP_CH1_READ_DAR_LOW)

/** \brief 7518, DMA Read DAR High Register */
#define PCIE1_USP_DMACAP_CH1_READ_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_HIGH*)0xF46A7518u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_READ_DAR_HIGH */
#define PCIE1_USP_DMA_DAR_HIGH_OFF_RDCH_1 (PCIE1_USP_DMACAP_CH1_READ_DAR_HIGH)

/** \brief 751C, DMA Read Linked List Pointer Low Register */
#define PCIE1_USP_DMACAP_CH1_READ_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_LOW*)0xF46A751Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_READ_LLP_LOW */
#define PCIE1_USP_DMA_LLP_LOW_OFF_RDCH_1 (PCIE1_USP_DMACAP_CH1_READ_LLP_LOW)

/** \brief 7520, DMA Read Linked List Pointer High Register */
#define PCIE1_USP_DMACAP_CH1_READ_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_HIGH*)0xF46A7520u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH1_READ_LLP_HIGH */
#define PCIE1_USP_DMA_LLP_HIGH_OFF_RDCH_1 (PCIE1_USP_DMACAP_CH1_READ_LLP_HIGH)

/** \brief 7524, Interrupt clear for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH1_RDCHN_RD_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_CLEAR*)0xF46A7524u)

/** \brief 7528, Interrupt status for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH1_RDCHN_RD_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_STATUS*)0xF46A7528u)

/** \brief 752C, Error status for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH1_RDCHN_RD_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS*)0xF46A752Cu)

/** \brief 7530, Higher error status for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH1_RDCHN_RD_ERR_STATUS_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS_HIGH*)0xF46A7530u)

/** \brief 7534, Doorbell for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH1_RDCHN_RD_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_DOORBELL*)0xF46A7534u)

/** \brief 7600, DMA Write Channel Control 1 Register */
#define PCIE1_USP_DMACAP_CH2_WRITE_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_CONTROL1*)0xF46A7600u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_WRITE_CONTROL1 */
#define PCIE1_USP_DMA_CH_CONTROL1_OFF_WRCH_2 (PCIE1_USP_DMACAP_CH2_WRITE_CONTROL1)

/** \brief 7608, DMA Write Transfer Size Register */
#define PCIE1_USP_DMACAP_CH2_WRITE_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_TRANSFER_SIZE*)0xF46A7608u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_WRITE_TRANSFER_SIZE */
#define PCIE1_USP_DMA_TRANSFER_SIZE_OFF_WRCH_2 (PCIE1_USP_DMACAP_CH2_WRITE_TRANSFER_SIZE)

/** \brief 760C, DMA Write SAR Low Register */
#define PCIE1_USP_DMACAP_CH2_WRITE_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_LOW*)0xF46A760Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_WRITE_SAR_LOW */
#define PCIE1_USP_DMA_SAR_LOW_OFF_WRCH_2 (PCIE1_USP_DMACAP_CH2_WRITE_SAR_LOW)

/** \brief 7610, DMA Write SAR High Register */
#define PCIE1_USP_DMACAP_CH2_WRITE_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_HIGH*)0xF46A7610u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_WRITE_SAR_HIGH */
#define PCIE1_USP_DMA_SAR_HIGH_OFF_WRCH_2 (PCIE1_USP_DMACAP_CH2_WRITE_SAR_HIGH)

/** \brief 7614, DMA Write DAR Low Register */
#define PCIE1_USP_DMACAP_CH2_WRITE_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_LOW*)0xF46A7614u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_WRITE_DAR_LOW */
#define PCIE1_USP_DMA_DAR_LOW_OFF_WRCH_2 (PCIE1_USP_DMACAP_CH2_WRITE_DAR_LOW)

/** \brief 7618, DMA Write DAR High Register */
#define PCIE1_USP_DMACAP_CH2_WRITE_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_HIGH*)0xF46A7618u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_WRITE_DAR_HIGH */
#define PCIE1_USP_DMA_DAR_HIGH_OFF_WRCH_2 (PCIE1_USP_DMACAP_CH2_WRITE_DAR_HIGH)

/** \brief 761C, DMA Write Linked List Pointer Low Register */
#define PCIE1_USP_DMACAP_CH2_WRITE_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_LOW*)0xF46A761Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_WRITE_LLP_LOW */
#define PCIE1_USP_DMA_LLP_LOW_OFF_WRCH_2 (PCIE1_USP_DMACAP_CH2_WRITE_LLP_LOW)

/** \brief 7620, DMA Write Linked List Pointer High Register */
#define PCIE1_USP_DMACAP_CH2_WRITE_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_HIGH*)0xF46A7620u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_WRITE_LLP_HIGH */
#define PCIE1_USP_DMA_LLP_HIGH_OFF_WRCH_2 (PCIE1_USP_DMACAP_CH2_WRITE_LLP_HIGH)

/** \brief 7624, Interrupt clear for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH2_WRCHN_WR_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_CLEAR*)0xF46A7624u)

/** \brief 7628, Interrupt status for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH2_WRCHN_WR_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_STATUS*)0xF46A7628u)

/** \brief 762C, Error status for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH2_WRCHN_WR_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_ERR_STATUS*)0xF46A762Cu)

/** \brief 7630, Doorbell for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH2_WRCHN_WR_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_DOORBELL*)0xF46A7630u)

/** \brief 7700, DMA Read Channel Control 1 Register */
#define PCIE1_USP_DMACAP_CH2_READ_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_CONTROL1*)0xF46A7700u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_READ_CONTROL1 */
#define PCIE1_USP_DMA_CH_CONTROL1_OFF_RDCH_2 (PCIE1_USP_DMACAP_CH2_READ_CONTROL1)

/** \brief 7708, DMA Read Transfer Size Register */
#define PCIE1_USP_DMACAP_CH2_READ_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_TRANSFER_SIZE*)0xF46A7708u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_READ_TRANSFER_SIZE */
#define PCIE1_USP_DMA_TRANSFER_SIZE_OFF_RDCH_2 (PCIE1_USP_DMACAP_CH2_READ_TRANSFER_SIZE)

/** \brief 770C, DMA Read SAR Low Register */
#define PCIE1_USP_DMACAP_CH2_READ_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_LOW*)0xF46A770Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_READ_SAR_LOW */
#define PCIE1_USP_DMA_SAR_LOW_OFF_RDCH_2 (PCIE1_USP_DMACAP_CH2_READ_SAR_LOW)

/** \brief 7710, DMA Read SAR High Register */
#define PCIE1_USP_DMACAP_CH2_READ_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_HIGH*)0xF46A7710u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_READ_SAR_HIGH */
#define PCIE1_USP_DMA_SAR_HIGH_OFF_RDCH_2 (PCIE1_USP_DMACAP_CH2_READ_SAR_HIGH)

/** \brief 7714, DMA Read DAR Low Register */
#define PCIE1_USP_DMACAP_CH2_READ_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_LOW*)0xF46A7714u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_READ_DAR_LOW */
#define PCIE1_USP_DMA_DAR_LOW_OFF_RDCH_2 (PCIE1_USP_DMACAP_CH2_READ_DAR_LOW)

/** \brief 7718, DMA Read DAR High Register */
#define PCIE1_USP_DMACAP_CH2_READ_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_HIGH*)0xF46A7718u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_READ_DAR_HIGH */
#define PCIE1_USP_DMA_DAR_HIGH_OFF_RDCH_2 (PCIE1_USP_DMACAP_CH2_READ_DAR_HIGH)

/** \brief 771C, DMA Read Linked List Pointer Low Register */
#define PCIE1_USP_DMACAP_CH2_READ_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_LOW*)0xF46A771Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_READ_LLP_LOW */
#define PCIE1_USP_DMA_LLP_LOW_OFF_RDCH_2 (PCIE1_USP_DMACAP_CH2_READ_LLP_LOW)

/** \brief 7720, DMA Read Linked List Pointer High Register */
#define PCIE1_USP_DMACAP_CH2_READ_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_HIGH*)0xF46A7720u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH2_READ_LLP_HIGH */
#define PCIE1_USP_DMA_LLP_HIGH_OFF_RDCH_2 (PCIE1_USP_DMACAP_CH2_READ_LLP_HIGH)

/** \brief 7724, Interrupt clear for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH2_RDCHN_RD_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_CLEAR*)0xF46A7724u)

/** \brief 7728, Interrupt status for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH2_RDCHN_RD_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_STATUS*)0xF46A7728u)

/** \brief 772C, Error status for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH2_RDCHN_RD_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS*)0xF46A772Cu)

/** \brief 7730, Higher error status for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH2_RDCHN_RD_ERR_STATUS_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS_HIGH*)0xF46A7730u)

/** \brief 7734, Doorbell for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH2_RDCHN_RD_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_DOORBELL*)0xF46A7734u)

/** \brief 7800, DMA Write Channel Control 1 Register */
#define PCIE1_USP_DMACAP_CH3_WRITE_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_CONTROL1*)0xF46A7800u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_WRITE_CONTROL1 */
#define PCIE1_USP_DMA_CH_CONTROL1_OFF_WRCH_3 (PCIE1_USP_DMACAP_CH3_WRITE_CONTROL1)

/** \brief 7808, DMA Write Transfer Size Register */
#define PCIE1_USP_DMACAP_CH3_WRITE_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_TRANSFER_SIZE*)0xF46A7808u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_WRITE_TRANSFER_SIZE */
#define PCIE1_USP_DMA_TRANSFER_SIZE_OFF_WRCH_3 (PCIE1_USP_DMACAP_CH3_WRITE_TRANSFER_SIZE)

/** \brief 780C, DMA Write SAR Low Register */
#define PCIE1_USP_DMACAP_CH3_WRITE_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_LOW*)0xF46A780Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_WRITE_SAR_LOW */
#define PCIE1_USP_DMA_SAR_LOW_OFF_WRCH_3 (PCIE1_USP_DMACAP_CH3_WRITE_SAR_LOW)

/** \brief 7810, DMA Write SAR High Register */
#define PCIE1_USP_DMACAP_CH3_WRITE_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_SAR_HIGH*)0xF46A7810u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_WRITE_SAR_HIGH */
#define PCIE1_USP_DMA_SAR_HIGH_OFF_WRCH_3 (PCIE1_USP_DMACAP_CH3_WRITE_SAR_HIGH)

/** \brief 7814, DMA Write DAR Low Register */
#define PCIE1_USP_DMACAP_CH3_WRITE_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_LOW*)0xF46A7814u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_WRITE_DAR_LOW */
#define PCIE1_USP_DMA_DAR_LOW_OFF_WRCH_3 (PCIE1_USP_DMACAP_CH3_WRITE_DAR_LOW)

/** \brief 7818, DMA Write DAR High Register */
#define PCIE1_USP_DMACAP_CH3_WRITE_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_DAR_HIGH*)0xF46A7818u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_WRITE_DAR_HIGH */
#define PCIE1_USP_DMA_DAR_HIGH_OFF_WRCH_3 (PCIE1_USP_DMACAP_CH3_WRITE_DAR_HIGH)

/** \brief 781C, DMA Write Linked List Pointer Low Register */
#define PCIE1_USP_DMACAP_CH3_WRITE_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_LOW*)0xF46A781Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_WRITE_LLP_LOW */
#define PCIE1_USP_DMA_LLP_LOW_OFF_WRCH_3 (PCIE1_USP_DMACAP_CH3_WRITE_LLP_LOW)

/** \brief 7820, DMA Write Linked List Pointer High Register */
#define PCIE1_USP_DMACAP_CH3_WRITE_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRITE_LLP_HIGH*)0xF46A7820u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_WRITE_LLP_HIGH */
#define PCIE1_USP_DMA_LLP_HIGH_OFF_WRCH_3 (PCIE1_USP_DMACAP_CH3_WRITE_LLP_HIGH)

/** \brief 7824, Interrupt clear for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH3_WRCHN_WR_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_CLEAR*)0xF46A7824u)

/** \brief 7828, Interrupt status for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH3_WRCHN_WR_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_INT_STATUS*)0xF46A7828u)

/** \brief 782C, Error status for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH3_WRCHN_WR_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_ERR_STATUS*)0xF46A782Cu)

/** \brief 7830, Doorbell for DMA write channel  $i */
#define PCIE1_USP_DMACAP_CH3_WRCHN_WR_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_WRCHN_WR_DOORBELL*)0xF46A7830u)

/** \brief 7900, DMA Read Channel Control 1 Register */
#define PCIE1_USP_DMACAP_CH3_READ_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_CONTROL1*)0xF46A7900u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_READ_CONTROL1 */
#define PCIE1_USP_DMA_CH_CONTROL1_OFF_RDCH_3 (PCIE1_USP_DMACAP_CH3_READ_CONTROL1)

/** \brief 7908, DMA Read Transfer Size Register */
#define PCIE1_USP_DMACAP_CH3_READ_TRANSFER_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_TRANSFER_SIZE*)0xF46A7908u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_READ_TRANSFER_SIZE */
#define PCIE1_USP_DMA_TRANSFER_SIZE_OFF_RDCH_3 (PCIE1_USP_DMACAP_CH3_READ_TRANSFER_SIZE)

/** \brief 790C, DMA Read SAR Low Register */
#define PCIE1_USP_DMACAP_CH3_READ_SAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_LOW*)0xF46A790Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_READ_SAR_LOW */
#define PCIE1_USP_DMA_SAR_LOW_OFF_RDCH_3 (PCIE1_USP_DMACAP_CH3_READ_SAR_LOW)

/** \brief 7910, DMA Read SAR High Register */
#define PCIE1_USP_DMACAP_CH3_READ_SAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_SAR_HIGH*)0xF46A7910u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_READ_SAR_HIGH */
#define PCIE1_USP_DMA_SAR_HIGH_OFF_RDCH_3 (PCIE1_USP_DMACAP_CH3_READ_SAR_HIGH)

/** \brief 7914, DMA Read DAR Low Register */
#define PCIE1_USP_DMACAP_CH3_READ_DAR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_LOW*)0xF46A7914u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_READ_DAR_LOW */
#define PCIE1_USP_DMA_DAR_LOW_OFF_RDCH_3 (PCIE1_USP_DMACAP_CH3_READ_DAR_LOW)

/** \brief 7918, DMA Read DAR High Register */
#define PCIE1_USP_DMACAP_CH3_READ_DAR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_DAR_HIGH*)0xF46A7918u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_READ_DAR_HIGH */
#define PCIE1_USP_DMA_DAR_HIGH_OFF_RDCH_3 (PCIE1_USP_DMACAP_CH3_READ_DAR_HIGH)

/** \brief 791C, DMA Read Linked List Pointer Low Register */
#define PCIE1_USP_DMACAP_CH3_READ_LLP_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_LOW*)0xF46A791Cu)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_READ_LLP_LOW */
#define PCIE1_USP_DMA_LLP_LOW_OFF_RDCH_3 (PCIE1_USP_DMACAP_CH3_READ_LLP_LOW)

/** \brief 7920, DMA Read Linked List Pointer High Register */
#define PCIE1_USP_DMACAP_CH3_READ_LLP_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_READ_LLP_HIGH*)0xF46A7920u)
/** Alias (User Manual Name) for PCIE1_USP_DMACAP_CH3_READ_LLP_HIGH */
#define PCIE1_USP_DMA_LLP_HIGH_OFF_RDCH_3 (PCIE1_USP_DMACAP_CH3_READ_LLP_HIGH)

/** \brief 7924, Interrupt clear for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH3_RDCHN_RD_INT_CLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_CLEAR*)0xF46A7924u)

/** \brief 7928, Interrupt status for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH3_RDCHN_RD_INT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_INT_STATUS*)0xF46A7928u)

/** \brief 792C, Error status for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH3_RDCHN_RD_ERR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS*)0xF46A792Cu)

/** \brief 7930, Higher error status for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH3_RDCHN_RD_ERR_STATUS_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_ERR_STATUS_HIGH*)0xF46A7930u)

/** \brief 7934, Doorbell for DMA read channel  $i */
#define PCIE1_USP_DMACAP_CH3_RDCHN_RD_DOORBELL /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_DMACAP_CH_RDCHN_RD_DOORBELL*)0xF46A7934u)

/** \brief 0, Write access enable register A */
#define PCIE1_USP_S2A_ACCEN0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xEFFFFE00u)

/** \brief 4, Write access enable register B */
#define PCIE1_USP_S2A_ACCEN0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xEFFFFE04u)

/** \brief 8, Read access enable register A */
#define PCIE1_USP_S2A_ACCEN0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xEFFFFE08u)

/** \brief C, Read access enable register B */
#define PCIE1_USP_S2A_ACCEN0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xEFFFFE0Cu)

/** \brief 10, VM access enable register */
#define PCIE1_USP_S2A_ACCEN0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xEFFFFE10u)

/** \brief 14, PRS access enable register */
#define PCIE1_USP_S2A_ACCEN0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xEFFFFE14u)

/** \brief 18, Region lower address register */
#define PCIE1_USP_S2A_ACCEN0_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xEFFFFE18u)

/** \brief 1C, Region upper address register */
#define PCIE1_USP_S2A_ACCEN0_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xEFFFFE1Cu)

/** \brief 20, Write access enable register A */
#define PCIE1_USP_S2A_ACCEN1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xEFFFFE20u)

/** \brief 24, Write access enable register B */
#define PCIE1_USP_S2A_ACCEN1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xEFFFFE24u)

/** \brief 28, Read access enable register A */
#define PCIE1_USP_S2A_ACCEN1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xEFFFFE28u)

/** \brief 2C, Read access enable register B */
#define PCIE1_USP_S2A_ACCEN1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xEFFFFE2Cu)

/** \brief 30, VM access enable register */
#define PCIE1_USP_S2A_ACCEN1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xEFFFFE30u)

/** \brief 34, PRS access enable register */
#define PCIE1_USP_S2A_ACCEN1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xEFFFFE34u)

/** \brief 38, Region lower address register */
#define PCIE1_USP_S2A_ACCEN1_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xEFFFFE38u)

/** \brief 3C, Region upper address register */
#define PCIE1_USP_S2A_ACCEN1_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xEFFFFE3Cu)

/** \brief 40, Write access enable register A */
#define PCIE1_USP_S2A_ACCEN2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xEFFFFE40u)

/** \brief 44, Write access enable register B */
#define PCIE1_USP_S2A_ACCEN2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xEFFFFE44u)

/** \brief 48, Read access enable register A */
#define PCIE1_USP_S2A_ACCEN2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xEFFFFE48u)

/** \brief 4C, Read access enable register B */
#define PCIE1_USP_S2A_ACCEN2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xEFFFFE4Cu)

/** \brief 50, VM access enable register */
#define PCIE1_USP_S2A_ACCEN2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xEFFFFE50u)

/** \brief 54, PRS access enable register */
#define PCIE1_USP_S2A_ACCEN2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xEFFFFE54u)

/** \brief 58, Region lower address register */
#define PCIE1_USP_S2A_ACCEN2_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xEFFFFE58u)

/** \brief 5C, Region upper address register */
#define PCIE1_USP_S2A_ACCEN2_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xEFFFFE5Cu)

/** \brief 60, Write access enable register A */
#define PCIE1_USP_S2A_ACCEN3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xEFFFFE60u)

/** \brief 64, Write access enable register B */
#define PCIE1_USP_S2A_ACCEN3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xEFFFFE64u)

/** \brief 68, Read access enable register A */
#define PCIE1_USP_S2A_ACCEN3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xEFFFFE68u)

/** \brief 6C, Read access enable register B */
#define PCIE1_USP_S2A_ACCEN3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xEFFFFE6Cu)

/** \brief 70, VM access enable register */
#define PCIE1_USP_S2A_ACCEN3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xEFFFFE70u)

/** \brief 74, PRS access enable register */
#define PCIE1_USP_S2A_ACCEN3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xEFFFFE74u)

/** \brief 78, Region lower address register */
#define PCIE1_USP_S2A_ACCEN3_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xEFFFFE78u)

/** \brief 7C, Region upper address register */
#define PCIE1_USP_S2A_ACCEN3_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xEFFFFE7Cu)

/** \brief 80, Write access enable register A */
#define PCIE1_USP_S2A_ACCEN4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xEFFFFE80u)

/** \brief 84, Write access enable register B */
#define PCIE1_USP_S2A_ACCEN4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xEFFFFE84u)

/** \brief 88, Read access enable register A */
#define PCIE1_USP_S2A_ACCEN4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xEFFFFE88u)

/** \brief 8C, Read access enable register B */
#define PCIE1_USP_S2A_ACCEN4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xEFFFFE8Cu)

/** \brief 90, VM access enable register */
#define PCIE1_USP_S2A_ACCEN4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xEFFFFE90u)

/** \brief 94, PRS access enable register */
#define PCIE1_USP_S2A_ACCEN4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xEFFFFE94u)

/** \brief 98, Region lower address register */
#define PCIE1_USP_S2A_ACCEN4_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xEFFFFE98u)

/** \brief 9C, Region upper address register */
#define PCIE1_USP_S2A_ACCEN4_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xEFFFFE9Cu)

/** \brief A0, Write access enable register A */
#define PCIE1_USP_S2A_ACCEN5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xEFFFFEA0u)

/** \brief A4, Write access enable register B */
#define PCIE1_USP_S2A_ACCEN5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xEFFFFEA4u)

/** \brief A8, Read access enable register A */
#define PCIE1_USP_S2A_ACCEN5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xEFFFFEA8u)

/** \brief AC, Read access enable register B */
#define PCIE1_USP_S2A_ACCEN5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xEFFFFEACu)

/** \brief B0, VM access enable register */
#define PCIE1_USP_S2A_ACCEN5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xEFFFFEB0u)

/** \brief B4, PRS access enable register */
#define PCIE1_USP_S2A_ACCEN5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xEFFFFEB4u)

/** \brief B8, Region lower address register */
#define PCIE1_USP_S2A_ACCEN5_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xEFFFFEB8u)

/** \brief BC, Region upper address register */
#define PCIE1_USP_S2A_ACCEN5_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xEFFFFEBCu)

/** \brief C0, Write access enable register A */
#define PCIE1_USP_S2A_ACCEN6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xEFFFFEC0u)

/** \brief C4, Write access enable register B */
#define PCIE1_USP_S2A_ACCEN6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xEFFFFEC4u)

/** \brief C8, Read access enable register A */
#define PCIE1_USP_S2A_ACCEN6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xEFFFFEC8u)

/** \brief CC, Read access enable register B */
#define PCIE1_USP_S2A_ACCEN6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xEFFFFECCu)

/** \brief D0, VM access enable register */
#define PCIE1_USP_S2A_ACCEN6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xEFFFFED0u)

/** \brief D4, PRS access enable register */
#define PCIE1_USP_S2A_ACCEN6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xEFFFFED4u)

/** \brief D8, Region lower address register */
#define PCIE1_USP_S2A_ACCEN6_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xEFFFFED8u)

/** \brief DC, Region upper address register */
#define PCIE1_USP_S2A_ACCEN6_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xEFFFFEDCu)

/** \brief E0, Write access enable register A */
#define PCIE1_USP_S2A_ACCEN7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRA*)0xEFFFFEE0u)

/** \brief E4, Write access enable register B */
#define PCIE1_USP_S2A_ACCEN7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_WRB_SRI*)0xEFFFFEE4u)

/** \brief E8, Read access enable register A */
#define PCIE1_USP_S2A_ACCEN7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDA*)0xEFFFFEE8u)

/** \brief EC, Read access enable register B */
#define PCIE1_USP_S2A_ACCEN7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RDB_SRI*)0xEFFFFEECu)

/** \brief F0, VM access enable register */
#define PCIE1_USP_S2A_ACCEN7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_VM*)0xEFFFFEF0u)

/** \brief F4, PRS access enable register */
#define PCIE1_USP_S2A_ACCEN7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_PRS*)0xEFFFFEF4u)

/** \brief F8, Region lower address register */
#define PCIE1_USP_S2A_ACCEN7_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNLA*)0xEFFFFEF8u)

/** \brief FC, Region upper address register */
#define PCIE1_USP_S2A_ACCEN7_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_ACCEN_RGNUA*)0xEFFFFEFCu)

/** \brief 104, PROT Register Safe Endinit */
#define PCIE1_USP_S2A_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_PCIE_USP_PROT*)0xEFFFFF04u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXPCIE_USP_REG_H */
