# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:40 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ./tb/tb_inst_level.sv 
# -- Compiling module tb_inst_level
# 
# Top level modules:
# 	tb_inst_level
# End time: 19:44:41 on Aug 06,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:41 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../model/sim_memory_model/sim_memory_model.sv ../model/sim_memory_model/sim_memory_model_sync_fifo.sv 
# -- Compiling module sim_memory_model
# -- Compiling module sim_memory_model_sync_fifo
# 
# Top level modules:
# 	sim_memory_model
# End time: 19:44:41 on Aug 06,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:41 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../model/altera/220model.v ../model/altera/altera_mf.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 19:44:43 on Aug 06,2015, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:43 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/endian_controller.sv ../../src/memory_pipe_arbiter.sv ../../src/mist32e10fa.sv 
# -- Compiling module endian_controller
# -- Compiling module memory_pipe_arbiter
# -- Compiling module mist32e10fa
# 
# Top level modules:
# 	mist32e10fa
# End time: 19:44:44 on Aug 06,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:44 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/peripheral_interface_controller/peripheral_interface_controller.sv 
# -- Compiling module peripheral_interface_controller
# 
# Top level modules:
# 	peripheral_interface_controller
# End time: 19:44:44 on Aug 06,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:44 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/lib/mist32e10fa_arbiter_matching_queue.sv 
# -- Compiling module mist32e10fa_arbiter_matching_queue
# 
# Top level modules:
# 	mist32e10fa_arbiter_matching_queue
# End time: 19:44:45 on Aug 06,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:45 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/primitive/altera_primitive_sync_fifo_showahead_32in_32out_8depth/altera_primitive_sync_fifo_showahead_32in_32out_8depth.v 
# -- Compiling module altera_primitive_sync_fifo_showahead_32in_32out_8depth
# 
# Top level modules:
# 	altera_primitive_sync_fifo_showahead_32in_32out_8depth
# End time: 19:44:45 on Aug 06,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:45 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v 
# -- Compiling module altera_primitive_sync_fifo_showahead_97in_97out_32depth
# 
# Top level modules:
# 	altera_primitive_sync_fifo_showahead_97in_97out_32depth
# End time: 19:44:46 on Aug 06,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:46 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/primitive/ram_512bit_16word/ram_512bit_16word.v 
# -- Compiling module ram_512bit_16word
# 
# Top level modules:
# 	ram_512bit_16word
# End time: 19:44:46 on Aug 06,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:46 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/core/core.sv ../../src/core/core_pipeline.sv ../../src/core/load_store_pipe_arbiter.sv 
# -- Compiling module core
# -- Compiling module core_pipeline
# -- Compiling module load_store_pipe_arbiter
# 
# Top level modules:
# 	core
# End time: 19:44:46 on Aug 06,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:46 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/core/allocate/allocate.sv ../../src/core/allocate/allocate_frcr_timer.sv ../../src/core/allocate/allocate_general_register.sv ../../src/core/allocate/allocate_system_register.sv 
# -- Compiling module allocate
# -- Compiling module allocate_frcr_timer
# -- Compiling module allocate_general_register
# -- Compiling module allocate_system_register
# 
# Top level modules:
# 	allocate
# End time: 19:44:46 on Aug 06,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:46 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/core/decode/decode.sv ../../src/core/decode/decode_function.sv 
# -- Compiling module decode
# -- Compiling module decode_function
# 
# Top level modules:
# 	decode
# End time: 19:44:46 on Aug 06,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:46 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/core/execute/execute.sv ../../src/core/execute/execute_adder.sv ../../src/core/execute/execute_adder_calc.sv ../../src/core/execute/execute_branch.sv ../../src/core/execute/execute_branch_predict.sv ../../src/core/execute/execute_flag_register.sv ../../src/core/execute/execute_forwarding.sv ../../src/core/execute/execute_forwarding_register.sv ../../src/core/execute/execute_jump.sv ../../src/core/execute/execute_load_data.sv ../../src/core/execute/execute_load_store.sv ../../src/core/execute/execute_logic.sv ../../src/core/execute/execute_logic_decoder.sv ../../src/core/execute/execute_mul.sv ../../src/core/execute/execute_shift.sv ../../src/core/execute/execute_shift_decoder.sv ../../src/core/execute/execute_sys_reg.sv 
# -- Compiling module execute
# -- Compiling module execute_adder
# -- Compiling module execute_adder_calc
# -- Compiling module execute_branch
# -- Compiling module execute_branch_predict
# -- Compiling module execute_flag_register
# -- Compiling module execute_forwarding
# -- Compiling module execute_forwarding_register
# -- Compiling module execute_jump
# -- Compiling module execute_load_data
# -- Compiling module execute_load_store
# -- Compiling module execute_logic
# -- Compiling module execute_logic_decode
# -- Compiling module execute_mul
# -- Compiling module execute_shift
# -- Compiling module execute_shift_decode
# -- Compiling module execute_sys_reg
# 
# Top level modules:
# 	execute
# End time: 19:44:47 on Aug 06,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:47 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/core/fetch/fetch.sv ../../src/core/fetch/fetch_branch_cache.sv ../../src/core/fetch/fetch_branch_predictor.sv 
# -- Compiling module fetch
# -- Compiling module fetch_branch_cache
# -- Compiling module fetch_branch_predictor
# 
# Top level modules:
# 	fetch
# End time: 19:44:47 on Aug 06,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:47 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/core/instruction_buffer/instruction_buffer.sv 
# -- Compiling module instruction_buffer
# 
# Top level modules:
# 	instruction_buffer
# End time: 19:44:47 on Aug 06,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:47 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/core/l1_data/l1_data_cache.sv ../../src/core/l1_data/l1_data_cache_64entry_4way_line64b_bus_8b.sv 
# -- Compiling module l1_data_cache
# -- Compiling module l1_data_cache_64entry_4way_line64b_bus_8b
# 
# Top level modules:
# 	l1_data_cache
# End time: 19:44:47 on Aug 06,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:47 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/core/l1_inst/l1_inst_cache.sv ../../src/core/l1_inst/l1_inst_cache_64entry_4way_line64b_bus_8b.sv 
# -- Compiling module l1_inst_cache
# -- Compiling module l1_inst_cache_64entry_4way_line64b_bus_8b
# ** Warning: ../../src/core/l1_inst/l1_inst_cache_64entry_4way_line64b_bus_8b.sv(224): (vlog-2250) Function "func_upload_enable_byte_gen" has no return value assignment.
# 
# 
# Top level modules:
# 	l1_inst_cache
# End time: 19:44:48 on Aug 06,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:48 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/core/pipeline_control/pipeline_control.sv ../../src/core/pipeline_control/pipeline_control_hundler_read.sv ../../src/core/pipeline_control/pipeline_control_idt_read.sv ../../src/core/pipeline_control/pipeline_control_irq_call.sv ../../src/core/pipeline_control/pipeline_control_irq_return.sv 
# -- Compiling module pipeline_control
# -- Compiling module pipeline_control_hundler_read
# -- Compiling module pipeline_control_idt_read
# -- Compiling module pipeline_control_irq_call
# -- Compiling module pipeline_control_irq_return
# 
# Top level modules:
# 	pipeline_control
# End time: 19:44:48 on Aug 06,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:44:48 on Aug 06,2015
# vlog -work work "+incdir+../../src/include" "+incdir+../../src/core/include" ../../src/core/interrupt_control/interrupt_control.sv 
# -- Compiling module interrupt_control
# 
# Top level modules:
# 	interrupt_control
# End time: 19:44:48 on Aug 06,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
