Our Verilog Implementation of our transmitter and receiver for our FPGAs
