lbl_802F5AC4:
/* 802F5AC4 00000000  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 802F5AC8 00000004  7C 08 02 A6 */	mflr r0
/* 802F5ACC 00000008  90 01 00 44 */	stw r0, 0x44(r1)
/* 802F5AD0 0000000C  DB E1 00 30 */	stfd f31, 0x30(r1)
/* 802F5AD4 00000010  F3 E1 00 38 */	psq_st f31, 56(r1), 0, 0 /* qr0 */
/* 802F5AD8 00000014  DB C1 00 20 */	stfd f30, 0x20(r1)
/* 802F5ADC 00000018  F3 C1 00 28 */	psq_st f30, 40(r1), 0, 0 /* qr0 */
/* 802F5AE0 00000000  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 802F5AE4 00000004  93 C1 00 18 */	stw r30, 0x18(r1)
/* 802F5AE8 00000008  7C 9E 23 78 */	mr r30, r4
/* 802F5AEC 0000000C  FF C0 08 90 */	fmr f30, f1
/* 802F5AF0 00000010  FF E0 10 90 */	fmr f31, f2
/* 802F5AF4 00000014  83 E4 00 00 */	lwz r31, 0(r4)
/* 802F5AF8 00000018  88 1F 00 00 */	lbz r0, 0(r31)
/* 802F5AFC 0000001C  2C 00 00 5B */	cmpwi r0, 0x5b
/* 802F5B00 00000020  41 82 00 08 */	beq lbl_802F5B08
/* 802F5B04 00000024  48 00 00 CC */	b lbl_802F5BD0
lbl_802F5B08:
/* 802F5B08 00000000  38 1F 00 01 */	addi r0, r31, 1
/* 802F5B0C 00000004  90 1E 00 00 */	stw r0, 0(r30)
/* 802F5B10 00000008  38 60 00 00 */	li r3, 0
/* 802F5B14 0000000C  2C 05 00 0A */	cmpwi r5, 0xa
/* 802F5B18 00000010  40 82 00 14 */	bne lbl_802F5B2C
/* 802F5B1C 00000014  80 7E 00 00 */	lwz r3, 0(r30)
/* 802F5B20 00000018  38 81 00 08 */	addi r4, r1, 8
/* 802F5B24 0000001C  48 07 30 DD */	bl strtol
/* 802F5B28 00000020  48 00 00 4C */	b lbl_802F5B74
lbl_802F5B2C:
/* 802F5B2C 00000000  2C 05 00 10 */	cmpwi r5, 0x10
/* 802F5B30 00000004  40 82 00 44 */	bne lbl_802F5B74
/* 802F5B34 00000008  80 7E 00 00 */	lwz r3, 0(r30)
/* 802F5B38 0000000C  38 81 00 08 */	addi r4, r1, 8
/* 802F5B3C 00000010  48 07 31 B5 */	bl strtoul
/* 802F5B40 00000014  80 9E 00 00 */	lwz r4, 0(r30)
/* 802F5B44 00000018  80 01 00 08 */	lwz r0, 8(r1)
/* 802F5B48 0000001C  7C 04 00 50 */	subf r0, r4, r0
/* 802F5B4C 00000020  28 00 00 08 */	cmplwi r0, 8
/* 802F5B50 00000024  41 82 00 24 */	beq lbl_802F5B74
/* 802F5B54 00000028  28 00 00 06 */	cmplwi r0, 6
/* 802F5B58 0000002C  40 82 00 10 */	bne lbl_802F5B68
/* 802F5B5C 00000030  54 60 40 2E */	slwi r0, r3, 8
/* 802F5B60 00000034  60 03 00 FF */	ori r3, r0, 0xff
/* 802F5B64 00000038  48 00 00 10 */	b lbl_802F5B74
lbl_802F5B68:
/* 802F5B68 00000000  93 FE 00 00 */	stw r31, 0(r30)
/* 802F5B6C 00000004  FC 20 F8 90 */	fmr f1, f31
/* 802F5B70 00000008  48 00 00 60 */	b lbl_802F5BD0
lbl_802F5B74:
/* 802F5B74 00000000  80 81 00 08 */	lwz r4, 8(r1)
/* 802F5B78 00000004  88 04 00 00 */	lbz r0, 0(r4)
/* 802F5B7C 00000008  2C 00 00 5D */	cmpwi r0, 0x5d
/* 802F5B80 0000000C  41 82 00 10 */	beq lbl_802F5B90
/* 802F5B84 00000010  93 FE 00 00 */	stw r31, 0(r30)
/* 802F5B88 00000014  FC 20 F8 90 */	fmr f1, f31
/* 802F5B8C 00000018  48 00 00 44 */	b lbl_802F5BD0
lbl_802F5B90:
/* 802F5B90 00000000  80 1E 00 00 */	lwz r0, 0(r30)
/* 802F5B94 00000004  7C 00 20 40 */	cmplw r0, r4
/* 802F5B98 00000008  40 82 00 14 */	bne lbl_802F5BAC
/* 802F5B9C 0000000C  38 04 00 01 */	addi r0, r4, 1
/* 802F5BA0 00000010  90 1E 00 00 */	stw r0, 0(r30)
/* 802F5BA4 00000014  FC 20 F0 90 */	fmr f1, f30
/* 802F5BA8 00000018  48 00 00 28 */	b lbl_802F5BD0
lbl_802F5BAC:
/* 802F5BAC 00000000  38 04 00 01 */	addi r0, r4, 1
/* 802F5BB0 00000004  90 1E 00 00 */	stw r0, 0(r30)
/* 802F5BB4 00000008  C8 22 C7 D0 */	lfd f1, LIT_650(r2)
/* 802F5BB8 0000000C  6C 60 80 00 */	xoris r0, r3, 0x8000
/* 802F5BBC 00000010  90 01 00 14 */	stw r0, 0x14(r1)
/* 802F5BC0 00000014  3C 00 43 30 */	lis r0, 0x4330
/* 802F5BC4 00000018  90 01 00 10 */	stw r0, 0x10(r1)
/* 802F5BC8 0000001C  C8 01 00 10 */	lfd f0, 0x10(r1)
/* 802F5BCC 00000020  EC 20 08 28 */	fsubs f1, f0, f1
lbl_802F5BD0:
/* 802F5BD0 00000000  E3 E1 00 38 */	psq_l f31, 56(r1), 0, 0 /* qr0 */
/* 802F5BD4 00000000  CB E1 00 30 */	lfd f31, 0x30(r1)
/* 802F5BD8 00000008  E3 C1 00 28 */	psq_l f30, 40(r1), 0, 0 /* qr0 */
/* 802F5BDC 00000000  CB C1 00 20 */	lfd f30, 0x20(r1)
/* 802F5BE0 00000004  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 802F5BE4 00000008  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 802F5BE8 0000000C  80 01 00 44 */	lwz r0, 0x44(r1)
/* 802F5BEC 00000010  7C 08 03 A6 */	mtlr r0
/* 802F5BF0 00000014  38 21 00 40 */	addi r1, r1, 0x40
/* 802F5BF4 00000018  4E 80 00 20 */	blr 
