

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride'
================================================================
* Date:           Sat Dec 15 03:40:13 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  99265|  99265|  99265|  99265|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  99264|  99264|      1034|          -|          -|    96|    no    |
        | + Loop 1.1              |   1032|   1032|       258|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |    256|    256|        64|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     60|     60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |     18|     18|         6|          -|          -|     3|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	12  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_14 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:495
:0  br label %.loopexit10


 <State 2>: 2.91ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit10:0  %co = phi i7 [ 0, %0 ], [ %co_1, %.loopexit10.loopexit ]

ST_2: exitcond1 (8)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:495
.loopexit10:1  %exitcond1 = icmp eq i7 %co, -32

ST_2: empty (9)  [1/1] 0.00ns
.loopexit10:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_1 (10)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:495
.loopexit10:3  %co_1 = add i7 %co, 1

ST_2: StgValue_19 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:495
.loopexit10:4  br i1 %exitcond1, label %2, label %.preheader47.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader47.preheader:0  %tmp = zext i7 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:495
.preheader47.preheader:1  %tmp_cast = zext i7 %co to i10

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:495
.preheader47.preheader:2  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl3_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:495
.preheader47.preheader:3  %p_shl3_cast = zext i10 %tmp_s to i11

ST_2: tmp_1 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:495
.preheader47.preheader:4  %tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl4_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader47.preheader:5  %p_shl4_cast = zext i8 %tmp_1 to i11

ST_2: tmp_3 (19)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader47.preheader:6  %tmp_3 = add i11 %p_shl4_cast, %p_shl3_cast

ST_2: tmp_9 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:495
.preheader47.preheader:7  %tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl2_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader47.preheader:8  %p_shl2_cast = zext i9 %tmp_9 to i10

ST_2: tmp_10 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader47.preheader:9  %tmp_10 = sub i10 %p_shl2_cast, %tmp_cast

ST_2: tmp_23_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader47.preheader:10  %tmp_23_cast = sext i10 %tmp_10 to i11

ST_2: tmp_12 (24)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:505
.preheader47.preheader:11  %tmp_12 = sub i11 %p_shl3_cast, %p_shl4_cast

ST_2: tmp_26_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:505
.preheader47.preheader:12  %tmp_26_cast = sext i11 %tmp_12 to i12

ST_2: bias_V_addr (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:504
.preheader47.preheader:13  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_34 (27)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:496
.preheader47.preheader:14  br label %.preheader47

ST_2: StgValue_35 (164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:510
:0  ret void


 <State 3>: 4.66ns
ST_3: h (29)  [1/1] 0.00ns
.preheader47:0  %h = phi i3 [ %h_1, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond2 (30)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:496
.preheader47:1  %exitcond2 = icmp eq i3 %h, -3

ST_3: empty_14 (31)  [1/1] 0.00ns
.preheader47:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_39 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:496
.preheader47:3  br i1 %exitcond2, label %.loopexit10.loopexit, label %.preheader46.preheader

ST_3: tmp_2 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader46.preheader:0  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)

ST_3: tmp_3_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:505
.preheader46.preheader:1  %tmp_3_cast = zext i3 %h to i12

ST_3: tmp_14 (36)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:505
.preheader46.preheader:2  %tmp_14 = add i12 %tmp_26_cast, %tmp_3_cast

ST_3: tmp_20 (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:505
.preheader46.preheader:3  %tmp_20 = trunc i12 %tmp_14 to i10

ST_3: p_shl5_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:505
.preheader46.preheader:4  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_20, i3 0)

ST_3: p_shl6_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:505
.preheader46.preheader:5  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_14, i1 false)

ST_3: tmp_21 (40)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:505
.preheader46.preheader:6  %tmp_21 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_3: StgValue_47 (41)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:497
.preheader46.preheader:7  br label %.preheader46

ST_3: StgValue_48 (162)  [1/1] 0.00ns
.loopexit10.loopexit:0  br label %.loopexit10


 <State 4>: 2.26ns
ST_4: w (43)  [1/1] 0.00ns
.preheader46:0  %w = phi i3 [ %w_1, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond3 (44)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:497
.preheader46:1  %exitcond3 = icmp eq i3 %w, -3

ST_4: empty_15 (45)  [1/1] 0.00ns
.preheader46:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_52 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:497
.preheader46:3  br i1 %exitcond3, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: tmp_5 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)

ST_4: StgValue_54 (49)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:499
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

ST_4: h_1 (159)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:496
:0  %h_1 = add i3 %h, 1

ST_4: StgValue_56 (160)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:496
:1  br label %.preheader47


 <State 5>: 7.02ns
ST_5: p_Val2_s (51)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_4, %.loopexit.loopexit ]

ST_5: m (52)  [1/1] 0.00ns
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_1, %.loopexit.loopexit ]

ST_5: exitcond4 (53)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:499
.loopexit:2  %exitcond4 = icmp eq i2 %m, -1

ST_5: empty_16 (54)  [1/1] 0.00ns
.loopexit:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_1 (55)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:499
.loopexit:4  %m_1 = add i2 %m, 1

ST_5: StgValue_62 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:499
.loopexit:5  br i1 %exitcond4, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_1_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader.preheader:0  %tmp_1_cast = zext i2 %m to i11

ST_5: tmp_23 (59)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader.preheader:1  %tmp_23 = add i11 %tmp_23_cast, %tmp_1_cast

ST_5: tmp_24 (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node tmp_25)
.preheader.preheader:2  %tmp_24 = shl i11 %tmp_23, 2

ST_5: tmp_25 (61)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:501 (out node of the LUT)
.preheader.preheader:3  %tmp_25 = sub i11 %tmp_24, %tmp_23

ST_5: tmp2 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node tmp_8)
.preheader.preheader:4  %tmp2 = xor i2 %m, -2

ST_5: tmp2_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node tmp_8)
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i4

ST_5: tmp_8 (64)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:501 (out node of the LUT)
.preheader.preheader:6  %tmp_8 = add i4 %tmp_2, %tmp2_cast

ST_5: tmp_cast_17 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader.preheader:7  %tmp_cast_17 = zext i4 %tmp_8 to i11

ST_5: tmp_26 (66)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader.preheader:8  %tmp_26 = add i11 %tmp_3, %tmp_cast_17

ST_5: tmp_27 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader.preheader:9  %tmp_27 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_26, i3 0)

ST_5: p_shl7_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader.preheader:10  %p_shl7_cast = zext i14 %tmp_27 to i15

ST_5: tmp_28 (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader.preheader:11  %tmp_28 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_26, i1 false)

ST_5: p_shl8_cast (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader.preheader:12  %p_shl8_cast = zext i12 %tmp_28 to i15

ST_5: tmp_29 (71)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:501
.preheader.preheader:13  %tmp_29 = add i15 %p_shl8_cast, %p_shl7_cast

ST_5: StgValue_77 (72)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:500
.preheader.preheader:14  br label %.preheader

ST_5: p_Val2_1 (137)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:504
_ifconv1:1  %p_Val2_1 = load i8* %bias_V_addr, align 1

ST_5: tmp_9_cast (151)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:505
_ifconv1:15  %tmp_9_cast = zext i3 %w to i13

ST_5: tmp_22 (152)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:505
_ifconv1:16  %tmp_22 = add i13 %tmp_21, %tmp_9_cast

ST_5: w_1 (156)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:497
_ifconv1:20  %w_1 = add i3 %w, 1


 <State 6>: 7.96ns
ST_6: p_Val2_4 (74)  [1/1] 0.00ns
.preheader:0  %p_Val2_4 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (75)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_1, %_ifconv ]

ST_6: exitcond (76)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:500
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_6: empty_18 (77)  [1/1] 0.00ns
.preheader:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_1 (78)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:500
.preheader:4  %n_1 = add i2 %n, 1

ST_6: StgValue_87 (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:500
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_6: tmp_10_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:0  %tmp_10_cast = zext i2 %n to i11

ST_6: tmp_30 (82)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:1  %tmp_30 = add i11 %tmp_10_cast, %tmp_25

ST_6: tmp_39_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:2  %tmp_39_cast = zext i11 %tmp_30 to i64

ST_6: weight_V_addr (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:3  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i64 0, i64 %tmp_39_cast

ST_6: tmp3 (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node tmp_11)
_ifconv:4  %tmp3 = xor i2 %n, -2

ST_6: tmp3_cast (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node tmp_11)
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i4

ST_6: tmp_11 (87)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:501 (out node of the LUT)
_ifconv:6  %tmp_11 = add i4 %tmp3_cast, %tmp_5

ST_6: tmp_12_cast (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:7  %tmp_12_cast = zext i4 %tmp_11 to i15

ST_6: tmp_31 (89)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:8  %tmp_31 = add i15 %tmp_12_cast, %tmp_29

ST_6: tmp_40_cast (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:9  %tmp_40_cast = zext i15 %tmp_31 to i64

ST_6: input_V_addr (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:10  %input_V_addr = getelementptr [9600 x i8]* %input_V, i64 0, i64 %tmp_40_cast

ST_6: weight_V_load (92)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: input_V_load (94)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1

ST_6: StgValue_101 (134)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 7>: 3.25ns
ST_7: weight_V_load (92)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: input_V_load (94)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1


 <State 8>: 6.43ns
ST_8: OP1_V (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:12  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:14  %OP2_V = sext i8 %input_V_load to i16

ST_8: p_Val2_5 (96)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:15  %p_Val2_5 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_33 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:21  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_13 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:16  %tmp_13 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_4, i6 0)

ST_9: tmp_16_cast (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:17  %tmp_16_cast = sext i14 %tmp_13 to i16

ST_9: p_Val2_6 (99)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:18  %p_Val2_6 = add i16 %tmp_16_cast, %p_Val2_5

ST_9: signbit (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:19  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)

ST_9: p_Val2_7 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:20  %p_Val2_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_6, i32 6, i32 13)

ST_9: tmp_15 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:22  %tmp_15 = zext i1 %tmp_33 to i8

ST_9: tmp_34 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node carry)
_ifconv:23  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 13)

ST_9: p_Val2_8 (105)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:24  %p_Val2_8 = add i8 %p_Val2_7, %tmp_15

ST_9: newsignbit (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:25  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_8, i32 7)

ST_9: tmp_16 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node carry)
_ifconv:26  %tmp_16 = xor i1 %newsignbit, true

ST_9: carry (108)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:501 (out node of the LUT)
_ifconv:27  %carry = and i1 %tmp_34, %tmp_16

ST_9: tmp_18 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:29  %tmp_18 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_6, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_36 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:28  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 14)

ST_10: Range1_all_ones (111)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:30  %Range1_all_ones = icmp eq i2 %tmp_18, -1

ST_10: Range1_all_zeros (112)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:31  %Range1_all_zeros = icmp eq i2 %tmp_18, 0

ST_10: deleted_zeros (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:32  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_17 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:33  %tmp_17 = xor i1 %tmp_36, true

ST_10: p_41_i_i (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %p_41_i_i = and i1 %signbit, %tmp_17

ST_10: deleted_ones (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:35  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (117)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:36  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:37  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i1 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %brmerge_i_i1 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_19 (120)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:501
_ifconv:39  %tmp_19 = xor i1 %signbit, true

ST_10: overflow (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:40  %overflow = and i1 %brmerge_i_i1, %tmp_19

ST_10: brmerge40_demorgan_i (122)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:501 (out node of the LUT)
_ifconv:41  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp4_demorgan (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node underflow)
_ifconv:42  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp4 (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node underflow)
_ifconv:43  %tmp4 = xor i1 %tmp4_demorgan, true

ST_10: underflow (125)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:501 (out node of the LUT)
_ifconv:44  %underflow = and i1 %signbit, %tmp4

ST_10: brmerge_i_i_i (126)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:501 (out node of the LUT)
_ifconv:45  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp5 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node sum_V)
_ifconv:46  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_19

ST_11: underflow_not (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node sum_V)
_ifconv:47  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_11: p_Val2_8_mux (129)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:501 (out node of the LUT)
_ifconv:48  %p_Val2_8_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_8

ST_11: p_Val2_8_19 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:501 (grouped into LUT with out node sum_V)
_ifconv:49  %p_Val2_8_19 = select i1 %underflow, i8 -128, i8 %p_Val2_8

ST_11: sum_V (131)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:501 (out node of the LUT)
_ifconv:50  %sum_V = select i1 %underflow_not, i8 %p_Val2_8_mux, i8 %p_Val2_8_19

ST_11: StgValue_142 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:500
_ifconv:51  br label %.preheader


 <State 12>: 4.62ns
ST_12: tmp_6 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:504
_ifconv1:0  %tmp_6 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_1 (137)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:504
_ifconv1:1  %p_Val2_1 = load i8* %bias_V_addr, align 1

ST_12: tmp_7 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:504
_ifconv1:2  %tmp_7 = sext i8 %p_Val2_1 to i9

ST_12: p_Val2_2 (139)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:504
_ifconv1:3  %p_Val2_2 = add i9 %tmp_6, %tmp_7

ST_12: isneg (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:504
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_2, i32 8)

ST_12: result_V (141)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:504
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_1

ST_12: newsignbit_1 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:504
_ifconv1:6  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.39ns
ST_13: tmp_4 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:504 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_4 = xor i1 %newsignbit_1, true

ST_13: underflow_1 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:504 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_1 = and i1 %isneg, %tmp_4

ST_13: brmerge_i_i (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:504 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_1

ST_13: isneg_not (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:504 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:504 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_1, %isneg_not

ST_13: result_V_mux (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:504 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (149)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:504 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_1, i8 -128, i8 %result_V

ST_13: result_1 (150)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:504 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: tmp_31_cast (153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:505
_ifconv1:17  %tmp_31_cast = zext i13 %tmp_22 to i64

ST_13: output_V_addr (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:505
_ifconv1:18  %output_V_addr = getelementptr [3456 x i8]* %output_V, i64 0, i64 %tmp_31_cast

ST_13: StgValue_160 (155)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:505
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_13: StgValue_161 (157)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:497
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:495) [7]  (1.59 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:495) [7]  (0 ns)
	'icmp' operation ('exitcond1', acceleartor_hls_padding/components.cpp:495) [8]  (2.91 ns)

 <State 3>: 4.66ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:496) [29]  (0 ns)
	'add' operation ('tmp_14', acceleartor_hls_padding/components.cpp:505) [36]  (2.33 ns)
	'sub' operation ('tmp_21', acceleartor_hls_padding/components.cpp:505) [40]  (2.34 ns)

 <State 4>: 2.26ns
The critical path consists of the following:
	'add' operation ('h', acceleartor_hls_padding/components.cpp:496) [159]  (2.26 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_padding/components.cpp:499) [52]  (0 ns)
	'xor' operation ('tmp2', acceleartor_hls_padding/components.cpp:501) [62]  (0 ns)
	'add' operation ('tmp_8', acceleartor_hls_padding/components.cpp:501) [64]  (2.35 ns)
	'add' operation ('tmp_26', acceleartor_hls_padding/components.cpp:501) [66]  (2.33 ns)
	'add' operation ('tmp_29', acceleartor_hls_padding/components.cpp:501) [71]  (2.34 ns)

 <State 6>: 7.96ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_padding/components.cpp:500) [75]  (0 ns)
	'xor' operation ('tmp3', acceleartor_hls_padding/components.cpp:501) [85]  (0 ns)
	'add' operation ('tmp_11', acceleartor_hls_padding/components.cpp:501) [87]  (2.35 ns)
	'add' operation ('tmp_31', acceleartor_hls_padding/components.cpp:501) [89]  (2.35 ns)
	'getelementptr' operation ('input_V_addr', acceleartor_hls_padding/components.cpp:501) [91]  (0 ns)
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:501) on array 'input_V' [94]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight_V_load', acceleartor_hls_padding/components.cpp:501) on array 'weight_V' [92]  (3.25 ns)

 <State 8>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_padding/components.cpp:501) [96]  (6.43 ns)

 <State 9>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:501) [99]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:501) [105]  (2.32 ns)
	'xor' operation ('tmp_16', acceleartor_hls_padding/components.cpp:501) [107]  (0 ns)
	'and' operation ('carry', acceleartor_hls_padding/components.cpp:501) [108]  (2.07 ns)

 <State 10>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:501) [111]  (2.07 ns)
	'and' operation ('p_38_i_i', acceleartor_hls_padding/components.cpp:501) [117]  (2.07 ns)
	'or' operation ('tmp4_demorgan', acceleartor_hls_padding/components.cpp:501) [123]  (0 ns)
	'xor' operation ('tmp4', acceleartor_hls_padding/components.cpp:501) [124]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:501) [125]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:501) [126]  (2.07 ns)

 <State 11>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_8_mux', acceleartor_hls_padding/components.cpp:501) [129]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:501) [131]  (2.07 ns)

 <State 12>: 4.62ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:504) on array 'bias_V' [137]  (2.3 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:504) [139]  (2.32 ns)

 <State 13>: 7.39ns
The critical path consists of the following:
	'xor' operation ('tmp_4', acceleartor_hls_padding/components.cpp:504) [143]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:504) [144]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_padding/components.cpp:504) [149]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_padding/components.cpp:504) [150]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:505) of variable 'result_1', acceleartor_hls_padding/components.cpp:504 on array 'output_V' [155]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
