\doxysection{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_a_d1_8c}{A\+D1.\+c}} \\*This device \char`\"{}\+A\+D\+C\char`\"{} implements an A/D converter, its control methods and interrupt/event handling procedure }{\pageref{_a_d1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_a_d1_8h}{A\+D1.\+h}} \\*This device \char`\"{}\+A\+D\+C\char`\"{} implements an A/D converter, its control methods and interrupt/event handling procedure }{\pageref{_a_d1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_adc_ldd1_8c}{Adc\+Ldd1.\+c}} \\*This device \char`\"{}\+A\+D\+C\+\_\+\+L\+D\+D\char`\"{} implements an A/D converter, its control methods and interrupt/event handling procedure }{\pageref{_adc_ldd1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_adc_ldd1_8h}{Adc\+Ldd1.\+h}} \\*This device \char`\"{}\+A\+D\+C\+\_\+\+L\+D\+D\char`\"{} implements an A/D converter, its control methods and interrupt/event handling procedure }{\pageref{_adc_ldd1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_a_s2_8c}{A\+S2.\+c}} \\*This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel }{\pageref{_a_s2_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_a_s2_8h}{A\+S2.\+h}} \\*This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel }{\pageref{_a_s2_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_a_serial_ldd1_8c}{A\+Serial\+Ldd1.\+c}} \\*This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel }{\pageref{_a_serial_ldd1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_a_serial_ldd1_8h}{A\+Serial\+Ldd1.\+h}} \\*This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel }{\pageref{_a_serial_ldd1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_audio_amp_8c}{Audio\+Amp.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_audio_amp_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_audio_amp_8h}{Audio\+Amp.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_audio_amp_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_bit_io_ldd1_8c}{Bit\+Io\+Ldd1.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_io_ldd1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_bit_io_ldd1_8h}{Bit\+Io\+Ldd1.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_io_ldd1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_bit_io_ldd2_8c}{Bit\+Io\+Ldd2.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_io_ldd2_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_bit_io_ldd2_8h}{Bit\+Io\+Ldd2.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_io_ldd2_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_bit_io_ldd3_8c}{Bit\+Io\+Ldd3.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_io_ldd3_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_bit_io_ldd3_8h}{Bit\+Io\+Ldd3.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_io_ldd3_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_c_i2_c1_8c}{C\+I2\+C1.\+c}} \\*This component encapsulates the internal I2C communication interface. The implementation of the interface is based on the Philips I2\+C-\/bus specification version 2.\+0. Interface features\+: M\+A\+S\+T\+ER mode }{\pageref{_c_i2_c1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_c_i2_c1_8h}{C\+I2\+C1.\+h}} \\*This component encapsulates the internal I2C communication interface. The implementation of the interface is based on the Philips I2\+C-\/bus specification version 2.\+0. Interface features\+: M\+A\+S\+T\+ER mode }{\pageref{_c_i2_c1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_c_l_s1_8c}{C\+L\+S1.\+c}} \\*Module implementing a command line shell }{\pageref{_c_l_s1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_c_l_s1_8h}{C\+L\+S1.\+h}} \\*Module implementing a command line shell }{\pageref{_c_l_s1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries C\+L\+S1config.\+h} }{\pageref{_c_l_s1config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_cpu_8c}{Cpu.\+c}} }{\pageref{_cpu_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_cpu_8h}{Cpu.\+h}} }{\pageref{_cpu_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries croutine.\+h} }{\pageref{croutine_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_c_s1_8c}{C\+S1.\+c}} }{\pageref{_c_s1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_c_s1_8h}{C\+S1.\+h}} }{\pageref{_c_s1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries C\+S1config.\+h} }{\pageref{_c_s1config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_a1_8c}{D\+A1.\+c}} \\*This component \char`\"{}\+D\+A\+C\char`\"{} implements an internal D/A converter of the M\+CU. It allows select channels of D/A converter and contains methods for converting various format of a value to supported format of the D/A converter }{\pageref{_d_a1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_a1_8h}{D\+A1.\+h}} \\*This component \char`\"{}\+D\+A\+C\char`\"{} implements an internal D/A converter of the M\+CU. It allows select channels of D/A converter and contains methods for converting various format of a value to supported format of the D/A converter }{\pageref{_d_a1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_dac_ldd1_8c}{Dac\+Ldd1.\+c}} \\*This component implements an internal D/A converter of the M\+CU. It contains settings for converting various format of a values to supported format of the D/A converter }{\pageref{_dac_ldd1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_dac_ldd1_8h}{Dac\+Ldd1.\+h}} \\*This component implements an internal D/A converter of the M\+CU. It contains settings for converting various format of a values to supported format of the D/A converter }{\pageref{_dac_ldd1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_dac_ldd1___d_m_a0_8c}{Dac\+Ldd1\+\_\+\+D\+M\+A0.\+c}} \\*This embedded component implements a D\+MA transfer channel descriptor definition }{\pageref{_dac_ldd1___d_m_a0_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_dac_ldd1___d_m_a0_8h}{Dac\+Ldd1\+\_\+\+D\+M\+A0.\+h}} \\*This embedded component implements a D\+MA transfer channel descriptor definition }{\pageref{_dac_ldd1___d_m_a0_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__1_8c}{D\+B\+G\+\_\+1.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__1_8h}{D\+B\+G\+\_\+1.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__2_8c}{D\+B\+G\+\_\+2.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__2_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__2_8h}{D\+B\+G\+\_\+2.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__2_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__3_8c}{D\+B\+G\+\_\+3.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__3_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__3_8h}{D\+B\+G\+\_\+3.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__3_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__4_8c}{D\+B\+G\+\_\+4.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__4_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__4_8h}{D\+B\+G\+\_\+4.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__4_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__5_8c}{D\+B\+G\+\_\+5.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__5_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__5_8h}{D\+B\+G\+\_\+5.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__5_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__6_8c}{D\+B\+G\+\_\+6.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__6_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__6_8h}{D\+B\+G\+\_\+6.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__6_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__7_8c}{D\+B\+G\+\_\+7.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__7_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_b_g__7_8h}{D\+B\+G\+\_\+7.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_d_b_g__7_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries deprecated\+\_\+definitions.\+h} }{\pageref{deprecated__definitions_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries diskio.\+h} }{\pageref{diskio_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_m_a1_8c}{D\+M\+A1.\+c}} \\*This embedded component implements initialization and runtime handling of an on-\/chip D\+MA controller }{\pageref{_d_m_a1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_d_m_a1_8h}{D\+M\+A1.\+h}} \\*This embedded component implements initialization and runtime handling of an on-\/chip D\+MA controller }{\pageref{_d_m_a1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries event\+\_\+groups.\+h} }{\pageref{event__groups_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_f_a_t1_8c}{F\+A\+T1.\+c}} }{\pageref{_f_a_t1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_f_a_t1_8h}{F\+A\+T1.\+h}} }{\pageref{_f_a_t1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_f_a_t1config_8h}{F\+A\+T1config.\+h}} \\*Configuration header file for F\+A\+T\+\_\+\+File\+System }{\pageref{_f_a_t1config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries ff.\+h} }{\pageref{ff_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries ffconf.\+h} }{\pageref{ffconf_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries Free\+R\+T\+O\+S.\+h} }{\pageref{_free_r_t_o_s_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries freertos\+\_\+tasks\+\_\+c\+\_\+additions.\+h} }{\pageref{freertos__tasks__c__additions_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries Free\+R\+T\+O\+S\+Config.\+h} }{\pageref{_free_r_t_o_s_config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_f_r_t_o_s1_8c}{F\+R\+T\+O\+S1.\+c}} \\*This component implements the Free\+R\+T\+OS Realtime Operating System }{\pageref{_f_r_t_o_s1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_f_r_t_o_s1_8h}{F\+R\+T\+O\+S1.\+h}} \\*This component implements the Free\+R\+T\+OS Realtime Operating System }{\pageref{_f_r_t_o_s1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries F\+R\+T\+O\+S1config.\+h} }{\pageref{_f_r_t_o_s1config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_g_i2_c1_8c}{G\+I2\+C1.\+c}} \\*This component implements a generic I2C driver wrapper to work both with L\+DD and non-\/\+L\+DD I2C components }{\pageref{_g_i2_c1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_g_i2_c1_8h}{G\+I2\+C1.\+h}} \\*This component implements a generic I2C driver wrapper to work both with L\+DD and non-\/\+L\+DD I2C components }{\pageref{_g_i2_c1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_g_i2_c1config_8h}{G\+I2\+C1config.\+h}} \\*Configuration header file for Generic\+I2C }{\pageref{_g_i2_c1config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_h_b_l_e_d_8c}{H\+B\+L\+E\+D.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_h_b_l_e_d_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_h_b_l_e_d_8h}{H\+B\+L\+E\+D.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_h_b_l_e_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries integer.\+h} }{\pageref{integer_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_c_d___b_l___p_w_m_8c}{L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+W\+M.\+c}} \\*This component implements a pulse-\/width modulation generator that generates signal with variable duty and fixed cycle. This P\+WM component provides a high level A\+PI for unified hardware access to various timer devices using the Timer\+Unit component }{\pageref{_l_c_d___b_l___p_w_m_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_c_d___b_l___p_w_m_8h}{L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+W\+M.\+h}} \\*This component implements a pulse-\/width modulation generator that generates signal with variable duty and fixed cycle. This P\+WM component provides a high level A\+PI for unified hardware access to various timer devices using the Timer\+Unit component }{\pageref{_l_c_d___b_l___p_w_m_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_c_d___d___n_c_8c}{L\+C\+D\+\_\+\+D\+\_\+\+N\+C.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_c_d___d___n_c_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_c_d___d___n_c_8h}{L\+C\+D\+\_\+\+D\+\_\+\+N\+C.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_c_d___d___n_c_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_c_d___data___bits_8c}{L\+C\+D\+\_\+\+Data\+\_\+\+Bits.\+c}} \\*The H\+AL Bits\+IO component provides a low level A\+PI for unified access to general purpose digital input/output 32 pins across various device designs }{\pageref{_l_c_d___data___bits_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_c_d___data___bits_8h}{L\+C\+D\+\_\+\+Data\+\_\+\+Bits.\+h}} \\*The H\+AL Bits\+IO component provides a low level A\+PI for unified access to general purpose digital input/output 32 pins across various device designs }{\pageref{_l_c_d___data___bits_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_c_d___n_r_d_8c}{L\+C\+D\+\_\+\+N\+R\+D.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_c_d___n_r_d_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_c_d___n_r_d_8h}{L\+C\+D\+\_\+\+N\+R\+D.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_c_d___n_r_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_c_d___n_r_s_t_8c}{L\+C\+D\+\_\+\+N\+R\+S\+T.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_c_d___n_r_s_t_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_c_d___n_r_s_t_8h}{L\+C\+D\+\_\+\+N\+R\+S\+T.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_c_d___n_r_s_t_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_c_d___n_w_r_8c}{L\+C\+D\+\_\+\+N\+W\+R.\+c}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_c_d___n_w_r_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_c_d___n_w_r_8h}{L\+C\+D\+\_\+\+N\+W\+R.\+h}} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_l_c_d___n_w_r_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_e_d_b_8c}{L\+E\+D\+B.\+c}} \\*This component implements a universal driver for a single L\+ED }{\pageref{_l_e_d_b_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_e_d_b_8h}{L\+E\+D\+B.\+h}} \\*This component implements a universal driver for a single L\+ED }{\pageref{_l_e_d_b_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries L\+E\+D\+Bconfig.\+h} }{\pageref{_l_e_d_bconfig_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_e_d_g_8c}{L\+E\+D\+G.\+c}} \\*This component implements a universal driver for a single L\+ED }{\pageref{_l_e_d_g_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_e_d_g_8h}{L\+E\+D\+G.\+h}} \\*This component implements a universal driver for a single L\+ED }{\pageref{_l_e_d_g_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries L\+E\+D\+Gconfig.\+h} }{\pageref{_l_e_d_gconfig_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_e_dpin1_8c}{L\+E\+Dpin1.\+c}} \\*This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler) }{\pageref{_l_e_dpin1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_e_dpin1_8h}{L\+E\+Dpin1.\+h}} \\*This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler) }{\pageref{_l_e_dpin1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_e_dpin2_8c}{L\+E\+Dpin2.\+c}} \\*This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler) }{\pageref{_l_e_dpin2_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_e_dpin2_8h}{L\+E\+Dpin2.\+h}} \\*This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler) }{\pageref{_l_e_dpin2_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_e_dpin3_8c}{L\+E\+Dpin3.\+c}} \\*This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler) }{\pageref{_l_e_dpin3_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_e_dpin3_8h}{L\+E\+Dpin3.\+h}} \\*This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler) }{\pageref{_l_e_dpin3_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_e_d_r_8c}{L\+E\+D\+R.\+c}} \\*This component implements a universal driver for a single L\+ED }{\pageref{_l_e_d_r_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_l_e_d_r_8h}{L\+E\+D\+R.\+h}} \\*This component implements a universal driver for a single L\+ED }{\pageref{_l_e_d_r_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries L\+E\+D\+Rconfig.\+h} }{\pageref{_l_e_d_rconfig_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries list.\+h} }{\pageref{list_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_m_c_u_c1_8c}{M\+C\+U\+C1.\+c}} \\*Configures the drivers for various S\+D\+Ks and A\+P\+Is used }{\pageref{_m_c_u_c1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_m_c_u_c1_8h}{M\+C\+U\+C1.\+h}} \\*Configures the drivers for various S\+D\+Ks and A\+P\+Is used }{\pageref{_m_c_u_c1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_m_c_u_c1config_8h}{M\+C\+U\+C1config.\+h}} \\*Configuration header file for Mcu\+Lib\+Config }{\pageref{_m_c_u_c1config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries message\+\_\+buffer.\+h} }{\pageref{message__buffer_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_m_m_a1_8c}{M\+M\+A1.\+c}} \\*Implements a Driver for the M\+M\+A8451 accelerometer from N\+X\+P/\+Freescale }{\pageref{_m_m_a1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_m_m_a1_8h}{M\+M\+A1.\+h}} \\*Implements a Driver for the M\+M\+A8451 accelerometer from N\+X\+P/\+Freescale }{\pageref{_m_m_a1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_m_m_a1config_8h}{M\+M\+A1config.\+h}} \\*Configuration header file for M\+M\+A8451Q accelerometer }{\pageref{_m_m_a1config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries mpu\+\_\+prototypes.\+h} }{\pageref{mpu__prototypes_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries mpu\+\_\+wrappers.\+h} }{\pageref{mpu__wrappers_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_p_e___const_8h}{P\+E\+\_\+\+Const.\+h}} \\*This component \char`\"{}\+P\+E\+\_\+\+Const\char`\"{} contains internal definitions of the constants }{\pageref{_p_e___const_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_p_e___error_8h}{P\+E\+\_\+\+Error.\+h}} \\*This component \char`\"{}\+P\+E\+\_\+\+Error\char`\"{} contains internal definitions of the error constants }{\pageref{_p_e___error_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_p_e___l_d_d_8c}{P\+E\+\_\+\+L\+D\+D.\+c}} }{\pageref{_p_e___l_d_d_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_p_e___l_d_d_8h}{P\+E\+\_\+\+L\+D\+D.\+h}} }{\pageref{_p_e___l_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h}} \\*\mbox{\hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h}} -\/ contains definitions of basic types, register access macros and hardware specific macros which can be used in user application }{\pageref{_p_e___types_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries portable.\+h} }{\pageref{portable_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries portmacro.\+h} }{\pageref{portmacro_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries port\+Ticks.\+h} }{\pageref{port_ticks_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries projdefs.\+h} }{\pageref{projdefs_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries queue.\+h} }{\pageref{queue_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_s_d1_8c}{S\+D1.\+c}} \\*Implements interface to SD card for Fat\+Fs }{\pageref{_s_d1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_s_d1_8h}{S\+D1.\+h}} \\*Implements interface to SD card for Fat\+Fs }{\pageref{_s_d1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries semphr.\+h} }{\pageref{semphr_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_s_m2_8c}{S\+M2.\+c}} \\*This component \char`\"{}\+S\+P\+I\+Master\+\_\+\+L\+D\+D\char`\"{} implements M\+A\+S\+T\+ER part of synchronous serial master-\/slave communication }{\pageref{_s_m2_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_s_m2_8h}{S\+M2.\+h}} \\*This component \char`\"{}\+S\+P\+I\+Master\+\_\+\+L\+D\+D\char`\"{} implements M\+A\+S\+T\+ER part of synchronous serial master-\/slave communication }{\pageref{_s_m2_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries stack\+\_\+macros.\+h} }{\pageref{stack__macros_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries stream\+\_\+buffer.\+h} }{\pageref{stream__buffer_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries task.\+h} }{\pageref{task_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries timers.\+h} }{\pageref{timers_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_tm_dt1_8c}{Tm\+Dt1.\+c}} \\*Software date/time module }{\pageref{_tm_dt1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_tm_dt1_8h}{Tm\+Dt1.\+h}} \\*Software date/time module }{\pageref{_tm_dt1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries Tm\+Dt1config.\+h} }{\pageref{_tm_dt1config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_t_m_o_u_t1_8c}{T\+M\+O\+U\+T1.\+c}} \\*The module implements timeout functionality. With this implementation, it is possible to wait for a given time, and the time is counted by a periodic interrupt }{\pageref{_t_m_o_u_t1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_t_m_o_u_t1_8h}{T\+M\+O\+U\+T1.\+h}} \\*The module implements timeout functionality. With this implementation, it is possible to wait for a given time, and the time is counted by a periodic interrupt }{\pageref{_t_m_o_u_t1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries T\+M\+O\+U\+T1config.\+h} }{\pageref{_t_m_o_u_t1config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_t_p_m1__0_8c}{T\+P\+M1\+\_\+0.\+c}} \\*This Timer\+Unit component provides a low level A\+PI for unified hardware access across various timer devices using the Prescaler-\/\+Counter-\/\+Compare-\/\+Capture timer structure }{\pageref{_t_p_m1__0_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_t_p_m1__0_8h}{T\+P\+M1\+\_\+0.\+h}} \\*This Timer\+Unit component provides a low level A\+PI for unified hardware access across various timer devices using the Prescaler-\/\+Counter-\/\+Compare-\/\+Capture timer structure }{\pageref{_t_p_m1__0_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_u_t_i_l1_8c}{U\+T\+I\+L1.\+c}} \\*Contains various utility functions }{\pageref{_u_t_i_l1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_u_t_i_l1_8h}{U\+T\+I\+L1.\+h}} \\*Contains various utility functions }{\pageref{_u_t_i_l1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_u_t_i_l1config_8h}{U\+T\+I\+L1config.\+h}} \\*Configuration header file for Utility }{\pageref{_u_t_i_l1config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_vectors_8c}{Vectors.\+c}} }{\pageref{_vectors_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_w_a_i_t1_8c}{W\+A\+I\+T1.\+c}} \\*Implements busy waiting routines }{\pageref{_w_a_i_t1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_w_a_i_t1_8h}{W\+A\+I\+T1.\+h}} \\*Implements busy waiting routines }{\pageref{_w_a_i_t1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_w_a_i_t1config_8h}{W\+A\+I\+T1config.\+h}} \\*Configuration header file for Wait }{\pageref{_w_a_i_t1config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_x_f1_8c}{X\+F1.\+c}} }{\pageref{_x_f1_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_x_f1_8h}{X\+F1.\+h}} }{\pageref{_x_f1_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/{\bfseries X\+F1config.\+h} }{\pageref{_x_f1config_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/\mbox{\hyperlink{_events_8c}{Events.\+c}} \\*This is user\textquotesingle{}s event module. Put your event handler code here }{\pageref{_events_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/\mbox{\hyperlink{_events_8h}{Events.\+h}} \\*This is user\textquotesingle{}s event module. Put your event handler code here }{\pageref{_events_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/{\bfseries G\+P\+I\+O\+\_\+defs.\+h} }{\pageref{_g_p_i_o__defs_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/\mbox{\hyperlink{main_8c}{main.\+c}} \\*Main module. This module contains user\textquotesingle{}s application code }{\pageref{main_8c}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/{\bfseries M\+M\+A8451.\+h} }{\pageref{_m_m_a8451_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/{\bfseries myfatfs.\+h} }{\pageref{myfatfs_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/{\bfseries mytasks.\+h} }{\pageref{mytasks_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/{\bfseries sound.\+h} }{\pageref{sound_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/\+L\+C\+D/{\bfseries font.\+h} }{\pageref{font_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/\+L\+C\+D/{\bfseries L\+C\+D.\+h} }{\pageref{_l_c_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/\+L\+C\+D/{\bfseries L\+C\+D\+\_\+driver.\+h} }{\pageref{_l_c_d__driver_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/\+L\+C\+D/{\bfseries L\+C\+D\+\_\+graphics.\+h} }{\pageref{_l_c_d__graphics_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/\+L\+C\+D/{\bfseries misc.\+h} }{\pageref{misc_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/\+L\+C\+D/{\bfseries S\+T7789.\+h} }{\pageref{_s_t7789_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/sources/\+L\+C\+D/{\bfseries touchscreen.\+h} }{\pageref{touchscreen_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}} \\*Peripheral memory map for M\+K\+L25\+Z4 }{\pageref{_m_k_l25_z4_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries A\+D\+C\+\_\+\+P\+D\+D.\+h} }{\pageref{_a_d_c___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries C\+M\+P\+\_\+\+P\+D\+D.\+h} }{\pageref{_c_m_p___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries C\+O\+P\+\_\+\+P\+D\+D.\+h} }{\pageref{_c_o_p___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries D\+A\+C\+\_\+\+P\+D\+D.\+h} }{\pageref{_d_a_c___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries D\+M\+A\+\_\+\+P\+D\+D.\+h} }{\pageref{_d_m_a___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries D\+M\+A\+M\+U\+X\+\_\+\+P\+D\+D.\+h} }{\pageref{_d_m_a_m_u_x___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries F\+T\+F\+A\+\_\+\+P\+D\+D.\+h} }{\pageref{_f_t_f_a___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries G\+P\+I\+O\+\_\+\+P\+D\+D.\+h} }{\pageref{_g_p_i_o___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries I2\+C\+\_\+\+P\+D\+D.\+h} }{\pageref{_i2_c___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries L\+P\+T\+M\+R\+\_\+\+P\+D\+D.\+h} }{\pageref{_l_p_t_m_r___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries M\+C\+G\+\_\+\+P\+D\+D.\+h} }{\pageref{_m_c_g___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries M\+C\+M\+\_\+\+P\+D\+D.\+h} }{\pageref{_m_c_m___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries O\+S\+C\+\_\+\+P\+D\+D.\+h} }{\pageref{_o_s_c___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries P\+D\+D\+\_\+\+Types.\+h} }{\pageref{_p_d_d___types_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries P\+I\+T\+\_\+\+P\+D\+D.\+h} }{\pageref{_p_i_t___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries P\+O\+R\+T\+\_\+\+P\+D\+D.\+h} }{\pageref{_p_o_r_t___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries R\+T\+C\+\_\+\+P\+D\+D.\+h} }{\pageref{_r_t_c___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries S\+I\+M\+\_\+\+P\+D\+D.\+h} }{\pageref{_s_i_m___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries S\+P\+I\+\_\+\+P\+D\+D.\+h} }{\pageref{_s_p_i___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries Sys\+Tick\+\_\+\+P\+D\+D.\+h} }{\pageref{_sys_tick___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries T\+P\+M\+\_\+\+P\+D\+D.\+h} }{\pageref{_t_p_m___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries T\+S\+I\+\_\+\+P\+D\+D.\+h} }{\pageref{_t_s_i___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h} }{\pageref{_u_a_r_t0___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries U\+A\+R\+T\+\_\+\+P\+D\+D.\+h} }{\pageref{_u_a_r_t___p_d_d_8h}}{}
\item\contentsline{section}{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries U\+S\+B\+\_\+\+P\+D\+D.\+h} }{\pageref{_u_s_b___p_d_d_8h}}{}
\end{DoxyCompactList}
