Return-Path: <linux-tegra-owner@vger.kernel.org>
X-Original-To: lists+linux-tegra@lfdr.de
Delivered-To: lists+linux-tegra@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id B036339848C
	for <lists+linux-tegra@lfdr.de>; Wed,  2 Jun 2021 10:50:51 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S232827AbhFBIw2 (ORCPT <rfc822;lists+linux-tegra@lfdr.de>);
        Wed, 2 Jun 2021 04:52:28 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46410 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S232840AbhFBIw1 (ORCPT
        <rfc822;linux-tegra@vger.kernel.org>); Wed, 2 Jun 2021 04:52:27 -0400
Received: from mail-ej1-x635.google.com (mail-ej1-x635.google.com [IPv6:2a00:1450:4864:20::635])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6FDEFC061574
        for <linux-tegra@vger.kernel.org>; Wed,  2 Jun 2021 01:50:43 -0700 (PDT)
Received: by mail-ej1-x635.google.com with SMTP id h24so2727488ejy.2
        for <linux-tegra@vger.kernel.org>; Wed, 02 Jun 2021 01:50:43 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=date:from:to:cc:subject:message-id:references:mime-version
         :content-disposition:in-reply-to:user-agent;
        bh=jfHhOkr5oRpwhcn/dzyulVUHea2BAf1l3IILcH6GJvg=;
        b=KSXjDeRuS4TDpidd7KGIhkQvk04ZjF/KBg1BT4Qxv+hZNcyVXRU3uHH/uipZrIH9ec
         y/dGrxBi74DxJ0HUDx9ACKMfc461//RGhAYVm8o2CpoQox/z4OSPErtkm4cK5miQCxyg
         TcFpwcpOIqUp+EwfXZoj80zeIf/7oW+KKAeIrPZA1Cr62mPdJNqJAiLVf1h3A3KW5+Ui
         9Xem4RhciT2x6ZoMPPcVVhWVUCrc/Jrf+IqH67vhbjhyMHgRKz1c2AIVNmoviJ+IQvKT
         N61LVyw5VBuFjUs3wlUDzOBuNuY/WZGDq+NWrjv6traDmixoxMcEI53wRDDgztkwUARJ
         qsZA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:date:from:to:cc:subject:message-id:references
         :mime-version:content-disposition:in-reply-to:user-agent;
        bh=jfHhOkr5oRpwhcn/dzyulVUHea2BAf1l3IILcH6GJvg=;
        b=HvOzXLx9jcuwaKCLQYTTdhMJ2aTDa/36d1GEhdTeQvofp5iWtXZxqMo1idXsMTMBo1
         qGw+NPlmBlPx1A8S8mB02MmiK6/HAqwt+5LZrNj/WdukXsbpM6CaWPQOveXEJ11TGqHx
         alsLYzje52yKwnX0zF4sVne7MH5OnATHaLFFR2P4iWorx8v/ivqhSjHlekhqeC1pdHDK
         S82MRu98D9znWNr1UM0aK/BouYEMuUjMRWmglioUE1L7YuL+F9vGDlltaxsiJKkHKenk
         Eg4kVBlbGGswOQUHG8v9uf+lKzJQmtQ0xh70A3FqC8W2LcZJLHbd/GmIm4Ev40uPDx4j
         q2SQ==
X-Gm-Message-State: AOAM530vi6ugSQk6pIP2DR+nNDOn+1YfZ+4OGo/tCw1sCM4aUtmGtuh5
        fG5jprv5jL25TJbNJ6soXJ8=
X-Google-Smtp-Source: ABdhPJz9iGXnkWDeLG4szjDriiFGBV56UP/M9sFVOQYgpX7ABv7shgsozjzYFxg2+3ipyDvqwwSrkg==
X-Received: by 2002:a17:906:c010:: with SMTP id e16mr33534111ejz.214.1622623841920;
        Wed, 02 Jun 2021 01:50:41 -0700 (PDT)
Received: from localhost ([62.96.65.119])
        by smtp.gmail.com with ESMTPSA id gv11sm3061599ejb.13.2021.06.02.01.50.40
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Wed, 02 Jun 2021 01:50:40 -0700 (PDT)
Date:   Wed, 2 Jun 2021 10:52:16 +0200
From:   Thierry Reding <thierry.reding@gmail.com>
To:     Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>
Cc:     Will Deacon <will@kernel.org>, Robin Murphy <robin.murphy@arm.com>,
        Joerg Roedel <joro@8bytes.org>,
        Jon Hunter <jonathanh@nvidia.com>,
        Nicolin Chen <nicolinc@nvidia.com>,
        Krishna Reddy <vdumpa@nvidia.com>, linux-tegra@vger.kernel.org,
        iommu@lists.linux-foundation.org,
        linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v2 00/10] arm64: tegra: Prevent early SMMU faults
Message-ID: <YLdGwD0dxfER4USn@orome.fritz.box>
References: <20210420172619.3782831-1-thierry.reding@gmail.com>
 <YLEi2FonP568wYrE@orome.fritz.box>
 <20210601122646.GB27832@willie-the-truck>
 <YLZ3qPC8ofjsGkPi@orome.fritz.box>
 <6826d892-d1ac-e3b1-ebee-68392d11d7c5@canonical.com>
 <8c70f82f-0db9-2312-7fc4-c079899c25a0@canonical.com>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
        protocol="application/pgp-signature"; boundary="PzNzpL2lnE7MtP+o"
Content-Disposition: inline
In-Reply-To: <8c70f82f-0db9-2312-7fc4-c079899c25a0@canonical.com>
User-Agent: Mutt/2.0.6 (98f8cb83) (2021-03-06)
Precedence: bulk
List-ID: <linux-tegra.vger.kernel.org>
X-Mailing-List: linux-tegra@vger.kernel.org


--PzNzpL2lnE7MtP+o
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Wed, Jun 02, 2021 at 09:35:13AM +0200, Krzysztof Kozlowski wrote:
> On 02/06/2021 09:33, Krzysztof Kozlowski wrote:
> > On 01/06/2021 20:08, Thierry Reding wrote:
> >> On Tue, Jun 01, 2021 at 01:26:46PM +0100, Will Deacon wrote:
> >>> On Fri, May 28, 2021 at 07:05:28PM +0200, Thierry Reding wrote:
> >>>> On Tue, Apr 20, 2021 at 07:26:09PM +0200, Thierry Reding wrote:
> >>>>> From: Thierry Reding <treding@nvidia.com>
> >>>>>
> >>> Probably best if I queue 3-6 on a separate branch once you send a v3,
> >>> then Krzysztof can pull that in if he needs it.
> >>
> >> Patch 5 has a build-time dependency on patch 1, so they need to go in
> >> together. The reason why I suggested Krzysztof pick these up is because
> >> there is a restructuring series that this depends on, which will go in=
to
> >> Krzysztof's tree. So in order to pull in 3-6, you'd get a bunch of oth=
er
> >> and mostly unrelated stuff as well.
> >=20
> > I missed that part... what other series are needed for this one? Except
> > Dmitry's power management set I do not have anything in my sight for
> > Tegras memory controllers.
> >=20
> > Anyway, I can take the memory bits and provide a stable tag with these.
> > Recently there was quite a lot work around Tegra memory controllers, so
> > this makes especially sense if new patches appear.
>=20
> OK, I think I have now the patchset you talked about - "memory: tegra:
> Driver unification" v2, right?

Yes, that's the one. That series is fairly self-contained, but Dmitry's
power management set has dependencies that pull in the regulator, clock
and ARM SoC trees.

I did a test merge of the driver unification series with a branch that
has Dmitry's patches and all the dependencies and there are no conflicts
so that, fortunately, doesn't further complicates things.

Do you want me to send you a pull request with Dmitry's memory
controller changes? You could then apply the unification series on top,
which should allow this SMMU series to apply cleanly on top of that.

I can also carry all these changes in the Tegra tree and send a PR in a
few days once this has seen a bit more testing in linux-next, which also
makes sure it's got a bit more testing in our internal test farm.

Thierry

--PzNzpL2lnE7MtP+o
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAABCAAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmC3RsAACgkQ3SOs138+
s6HVFg//atk6G7hTlv5sn3s/G3YEJyP2SCQhtRd1CLlwU1YkoTgQ0PJ1q99DrE9Z
sWfZAAC+t4ler/ZdWQCwclFLt5H3GXSfbVjMc5bTm7+cdk6XnKJY17xgiOEOTCpr
T75lkHzkY0HWcWqt8g+ZifX2yXlF/y1tmDnIDdNp/sZpwaS2VOMJCl9kZJrv7A2z
bq2hlCdw/Fkw+SpUpsZaoI93ObWIQSXz19zcDChwPWa0yKuQAUgZtMmhyM0oTNyY
TkMVikzE0ff/xoZgdcCby03adaqTZlFWR0AwOsOilK2hnl6SbblnXAUwxRzASLDF
qF2T+jsMYyH2Hg11Q1ZqW68obPUugPiDsetFMMo6WBe9u0Cxlsd1rVZ3jIka6cUq
Njok0m6NhtCi04BTHKt6KEnTmAr9AuuHCnxlWNCZSdlnFKm7ZaH7JjJYIqLKFEMo
jihj17YZwYbJiaZ/uvamjS9Ij5LMlmsQSgaXJkEQoxmYNH1PkC7mYxNPcyz0BsrN
UCANWH2bEOwz51QS/eOdv8vAWBdLDLQ4Yh7n+FIORJapBZtJZ/14iAxwIOq491Mp
ObDkAl9ULvjhfeXhgolCbHG74sBsWcm27c+rhh3iSyknkN4Hb6fc2q1NZMwtQ132
sEPLkhYmGOI0h1mnr06qAliHOoyjQJb6+mfl4QENaRIUeqZyjEs=
=DLjh
-----END PGP SIGNATURE-----

--PzNzpL2lnE7MtP+o--
