module top_module( 
    input [254:0] in,
    output [7:0] out );
    
    always @ (*) begin
        out = 8'b0000_0000;	//add "_" to make it easier to read
        for (int i = 0; i < $bits(in); i = i + 1) begin
            if (in[i] == 1'b1) begin
                out = out + 1'b1;
            end
        end
    end

endmodule
