FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Afifi, S
   Sunny, F
   Shafiee, A
   Nikdast, M
   Pasricha, S
AF Afifi, Salma
   Sunny, Febin
   Shafiee, Amin
   Nikdast, Mahdi
   Pasricha, Sudeep
TI GHOST: A Graph Neural Network Accelerator using Silicon Photonics
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Graph Neural Networks; silicon photonics; optical computing
ID ACCURATE; ADC; NM
AB Graph neural networks (GNNs) have emerged as a powerful approach for modelling and learning from graphstructured data. Multiple fields have since benefitted enormously from the capabilities of GNNs, such as recommendation systems, social network analysis, drug discovery, and robotics. However, accelerating and efficiently processing GNNs require a unique approach that goes beyond conventional artificial neural network accelerators, due to the substantial computational and memory requirements of GNNs. The slowdown of scaling in CMOS platforms also motivates a search for alternative implementation substrates. In this paper, we present GHOST, the first silicon-photonic hardware accelerator for GNNs. GHOST efficiently alleviates the costs associated with both vertex-centric and edge-centric operations. It implements separately the three main stages involved in running GNNs in the optical domain, allowing it to be used for the inference of various widely used GNN models and architectures, such as graph convolution networks and graph attention networks. Our simulation studies indicate that GHOST exhibits at least 10.2 xbetter throughput and 3.8 xbetter energy efficiency when compared to GPU, TPU, CPU and multiple state-of-the-art GNN hardware accelerators.
C1 [Afifi, Salma; Sunny, Febin; Shafiee, Amin; Nikdast, Mahdi; Pasricha, Sudeep] Colorado State Univ, Dept Elect & Comp Engn, 1373 campus delivery, Ft Collins, CO 80523 USA.
C3 Colorado State University
RP Afifi, S (corresponding author), Colorado State Univ, Dept Elect & Comp Engn, 1373 campus delivery, Ft Collins, CO 80523 USA.
EM salma.afifi@colostate.edu; febin.sunny@colostate.edu;
   amin.shafiee@colostate.edu; mahdi.nikdast@colostate.edu;
   sudeep@colostate.edu
RI Sunny, Febin Payickadu/AAJ-9233-2021; Pasricha, Sudeep/AAJ-9463-2020
OI Sunny, Febin Payickadu/0000-0002-3619-1465; Pasricha,
   Sudeep/0000-0002-0846-0066; Shafiee, Amin/0000-0002-7814-2370
FU National Science Foundation (NSF) [CCF-1813370, CCF-2006788]
FX This research is supported by grants CCF-1813370 and CCF-2006788 from
   the National Science Foundation (NSF).
CR Abadal S, 2022, ACM COMPUT SURV, V54, DOI 10.1145/3477141
   Abel S, 2016, J LIGHTWAVE TECHNOL, V34, P1688, DOI 10.1109/JLT.2015.2510282
   Afifi S, 2023, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, P15, DOI 10.1145/3583781.3590259
   Ansys, About us
   Arka AI, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1667, DOI 10.23919/DATE51398.2021.9473949
   Auten A, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218751
   Bangari V, 2020, IEEE J SEL TOP QUANT, V26, DOI 10.1109/JSTQE.2019.2945540
   Bogaerts W, 2012, LASER PHOTONICS REV, V6, P47, DOI 10.1002/lpor.201100017
   Dang D, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3446212
   Fey M, 2019, Arxiv, DOI [arXiv:1903.02428, DOI 10.48550/ARXIV.1903.02428]
   Frandsen LH, 2004, OPT LETT, V29, P1623, DOI 10.1364/OL.29.001623
   Hamilton WL, 2017, ADV NEUR IN, V30
   HP Labs, CACTI
   intel, Intel: HBM2
   Jayatilleka H, 2015, OPT INTERCONNECT C, P48, DOI 10.1109/OIC.2015.7115680
   Kiningham K, 2023, IEEE T COMPUT, V72, P914, DOI 10.1109/TC.2022.3197083
   Kiningham Kevin, 2020, WORKSH RES CONSTR MA
   Kull L, 2013, IEEE J SOLID-ST CIRC, V48, P3049, DOI 10.1109/JSSC.2013.2279571
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Li S, 2020, IEEE COMPUT ARCHIT L, V19, P106, DOI 10.1109/LCA.2020.2973991
   Liang SW, 2020, Arxiv, DOI arXiv:1909.00155
   Liu C, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P469, DOI 10.1145/3489517.3530479
   Lu LJ, 2019, IEEE PHOTONICS J, V11, DOI 10.1109/JPHOT.2019.2941960
   Ma LX, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P443
   Milanizadeh M, 2019, J LIGHTWAVE TECHNOL, V37, P1325, DOI 10.1109/JLT.2019.2892512
   Mirza A, 2022, IEEE T NANOTECHNOL, V21, P763, DOI 10.1109/TNANO.2022.3223915
   Mirza A, 2022, IEEE T COMPUT AID D, V41, P3359, DOI 10.1109/TCAD.2021.3132555
   Kipf TN, 2017, Arxiv, DOI arXiv:1609.02907
   Pasricha S., 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P345, DOI 10.1109/ASPDAC.2011.5722211
   Pasricha S, 2020, IEEE DES TEST, V37, P60, DOI 10.1109/MDAT.2020.2982628
   Pintus P, 2019, LASER PHOTONICS REV, V13, DOI 10.1002/lpor.201800275
   RUMELHART DE, 1986, NATURE, V323, P533, DOI 10.1038/323533a0
   Scarselli F, 2009, IEEE T NEURAL NETWOR, V20, P61, DOI 10.1109/TNN.2008.2005605
   Shafiee A, 2023, IEEE ACCESS, V11, P11781, DOI 10.1109/ACCESS.2023.3241146
   Shalf J, 2020, PHILOS T R SOC A, V378, DOI 10.1098/rsta.2019.0061
   Stillmaker A, 2017, INTEGRATION, V58, P74, DOI 10.1016/j.vlsi.2017.02.002
   Sunny F, 2023, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, P539, DOI 10.1145/3583781.3590224
   Sunny F, 2022, IEEE COMPUT SOC, P98, DOI 10.1109/ISVLSI54635.2022.00030
   Sunny F, 2022, ASIA S PACIF DES AUT, P214, DOI 10.1109/ASP-DAC52403.2022.9712530
   Sunny F, 2021, DES AUT CON, P1069, DOI 10.1109/DAC18074.2021.9586161
   Sunny FP, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3459009
   Sunny FP, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3476988
   Tu YC, 2019, IEEE PHOTONICS J, V11, DOI 10.1109/JPHOT.2019.2924477
   Vandoorne K, 2011, IEEE T NEURAL NETWOR, V22, P1469, DOI 10.1109/TNN.2011.2161771
   Veličkovic P, 2018, Arxiv, DOI arXiv:1710.10903
   Wang Congcong, 2020, Advanced Laser Technology and Application (AOPC), V11562, P7
   Wang MX, 2019, 2019 CONFERENCE ON EMPIRICAL METHODS IN NATURAL LANGUAGE PROCESSING AND THE 9TH INTERNATIONAL JOINT CONFERENCE ON NATURAL LANGUAGE PROCESSING (EMNLP-IJCNLP 2019), P803
   Wei ZG, 2020, IEEE INT CONF ASAP, P45, DOI 10.1109/ASAP49362.2020.00017
   Wu ZH, 2021, IEEE T NEUR NET LEAR, V32, P4, DOI 10.1109/TNNLS.2020.2978386
   Xu K., 2018, arXiv, DOI DOI 10.48550/ARXIV.1810.00826
   Yan MY, 2020, INT S HIGH PERF COMP, P15, DOI 10.1109/HPCA47549.2020.00012
   Yang CM, 2021, IEEE T CIRCUITS-II, V68, P2312, DOI 10.1109/TCSII.2021.3053028
   Zhou J, 2020, AI OPEN, V1, P57, DOI 10.1016/j.aiopen.2021.01.001
NR 53
TC 0
Z9 0
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 102
DI 10.1145/3609097
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300005
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Ahmed, ST
   Danouchi, K
   Hefenbrock, M
   Prenat, G
   Anghel, L
   Tahoori, MB
AF Ahmed, Soyed Tuhin
   Danouchi, Kamal
   Hefenbrock, Michael
   Prenat, Guillaume
   Anghel, Lorena
   Tahoori, Mehdi B.
TI SpinBayes: Algorithm-Hardware Co-Design for Uncertainty Estimation Using
   Bayesian In-Memory Approximation on Spintronic-Based Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Bayesian neural network; Spintronic; Uncertainty estimation; low-cost
   uncertainty estimation; SpinBayes; Bayesian in-memory approximation
AB Recent development in neural networks (NNs) has led to their widespread use in critical and automated decision-making systems, where uncertainty estimation is essential for trustworthiness. Although conventional NNs can solve many problems accurately, they do not capture the uncertainty of the data or the model during optimization. In contrast, Bayesian neural networks (BNNs), which learn probabilistic distributions for their parameters, offer a sound theoretical framework for estimating uncertainty. However, traditional hardware implementations of BNNs are expensive in terms of computational and memory resources, as they (i) are realized with inefficient von Neumann architectures, (ii) use a significantly large number of random number generators (RNGs) to implement the distributions of BNNs, and (iii) have a substantially greater number of parameters than conventional NNs. Computing-in-memory (CiM) architectures with emerging resistive non-volatile memories (NVMs) are promising candidates for accelerating classical NNs. In particular, spintronic technology, which is distinguished by its low latency and high endurance, aligns very well with these requirements. In the specific context of Bayesian neural networks (BNNs), spintronics technologies are very valuable, thanks to their inherent potential to act as stochastic or as deterministic devices. Consequently, BNNs mapped on spintronic-based CiM architectures could be a highly efficient implementation strategy. However, the direct implementation on CiM hardware of the learned probabilistic distributions of BNN may not be feasible and can incur high overhead. In this work, we propose a new Bayesian neural network topology, named SpinBayes, that is able to perform efficient sampling during the Bayesian inference process. Moreover, a Bayesian approximation method, called in-memory approximation, is proposed that approximates the original probabilistic distributions of BNNwith a distribution that can be efficiently mapped to spintronic-based CiM architectures. Compared to state-of-the-art methods, the memory overhead is reduced by 8x and the energy consumption by 80x. Our method has been evaluated on several classification and semantic segmentation tasks and can detect up to 100% of various types of out-of-distribution data, highlighting the robustness of our approach, without any performance sacrifice.
C1 [Ahmed, Soyed Tuhin; Tahoori, Mehdi B.] Karlsruhe Inst Technol, Haid & Neu Str 7 Build 07-21,3rd Floor, D-76131 Karlsruhe, Germany.
   [Danouchi, Kamal; Prenat, Guillaume; Anghel, Lorena] Univ Grenoble Alpes, CEA, CNRS, Grenoble INP, Grenoble, France.
   [Danouchi, Kamal; Prenat, Guillaume; Anghel, Lorena] IRIG Spintec, Grenoble, France.
   [Hefenbrock, Michael] RevoAI GmbH, Karlsruhe, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology; Communaute
   Universite Grenoble Alpes; Institut National Polytechnique de Grenoble;
   Centre National de la Recherche Scientifique (CNRS); CEA; Universite
   Grenoble Alpes (UGA)
RP Ahmed, ST (corresponding author), Karlsruhe Inst Technol, Haid & Neu Str 7 Build 07-21,3rd Floor, D-76131 Karlsruhe, Germany.
EM soyed.ahmed@kit.edu; kamal.danouchi@cea.fr;
   michael.hefenbrock@revoai.de; guillaume.prenat@cea.fr;
   lorena.anghel@grenoble-inp.fr; mehdi.tahoori@kit.edu
RI Ahemd, Soyed Tuhin/IYJ-4133-2023
OI Ahemd, Soyed Tuhin/0000-0001-5179-2392; Danouchi,
   Kamal/0000-0002-8501-9928; Anghel, Lorena/0000-0001-9569-0072; Tahoori,
   Mehdi/0000-0002-8829-5610; Hefenbrock, Michael/0000-0002-7583-2376
FU ANR-DFG grant Neuspin Project [ANR-21-FAI1-0008]; Agence Nationale de la
   Recherche (ANR) [ANR-21-FAI1-0008] Funding Source: Agence Nationale de
   la Recherche (ANR)
FX This work is supported by the ANR-DFG grant Neuspin Project
   ANR-21-FAI1-0008.
CR Ahmed ST, 2023, IEEE J EM SEL TOP C, V13, P150, DOI 10.1109/JETCAS.2023.3242146
   Ahmed Soyed Tuhin, 2022, IEEE ACM NANOARCH
   Ali M, 2022, IEEE T VLSI SYST, V30, P1615, DOI 10.1109/TVLSI.2022.3203583
   Amodei D, 2016, Arxiv, DOI arXiv:1606.06565
   Awano H, 2020, DES AUT TEST EUROPE, P1402, DOI 10.23919/DATE48585.2020.9116302
   Blundell C, 2015, PR MACH LEARN RES, V37, P1613
   Brostow GJ, 2009, PATTERN RECOGN LETT, V30, P88, DOI 10.1016/j.patrec.2008.04.005
   Christensen DV, 2022, NEUROMORPH COMPUT EN, V2, DOI 10.1088/2634-4386/ac4a83
   Dieny B, 2020, NAT ELECTRON, V3, P446, DOI 10.1038/s41928-020-0461-5
   Doevenspeck J., 2021, 2021 Symposium on VLSI Technology
   Gal Y, 2016, PR MACH LEARN RES, V48
   Gawlikowski J., 2021, arXiv
   Gokmen T, 2017, FRONT NEUROSCI-SWITZ, V11, DOI 10.3389/fnins.2017.00538
   Han S, 2016, Arxiv, DOI [arXiv:1510.00149, DOI 10.48550/ARXIV.1510.00149]
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Jha D, 2020, LECT NOTES COMPUT SC, V11962, P451, DOI 10.1007/978-3-030-37734-2_37
   Joardar B. K., 2022, IEEE Transactions on Emerging Topics in Computing
   Jung S, 2022, NATURE, V601, P211, DOI 10.1038/s41586-021-04196-6
   Kiang Melody Y., 2003, Neural Networks. Encyclopedia of Information Systems, P303, DOI [10.1016/B0-12-227240-4/00121-0, DOI 10.1016/B0-12-227240-4/00121-0]
   Lakshminarayanan B, 2017, ADV NEUR IN, V30
   Lammie C, 2022, NEUROCOMPUTING, V485, P124, DOI 10.1016/j.neucom.2022.02.043
   Lee K, 2019, INT EL DEVICES MEET, DOI 10.1109/iedm19573.2019.8993551
   Lee SW, 2016, P IEEE, V104, P1831, DOI 10.1109/JPROC.2016.2543782
   Lee TY, 2022, INT EL DEVICES MEET, DOI 10.1109/IEDM45625.2022.10019430
   Liu SM, 2022, FRONT NANOTECHNOL, V4, DOI 10.3389/fnano.2022.1021943
   Lu AN, 2022, IEEE J EXPLOR SOLID-, V8, P27, DOI 10.1109/JXCDC.2022.3177588
   Malhotra Akul, 2020, IEEE TNANO
   Mendonça T, 2013, IEEE ENG MED BIO, P5437
   Mobiny Aryan, 2021, Scientific reports
   Neal R. M, 2012, Bayesian Learning for Neural Networks
   Pandiyan D, 2014, I S WORKL CHAR PROC, P171, DOI 10.1109/IISWC.2014.6983056
   Reuther A, 2021, IEEE HIGH PERF EXTR, DOI 10.1109/HPEC49654.2021.9622867
   Shao Qiming, 2021, IEEE TRANSMAG
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Teye M, 2018, PR MACH LEARN RES, V80
   Wang ZR, 2020, NAT REV MATER, V5, P173, DOI 10.1038/s41578-019-0159-3
   Wu AQ, 2019, Arxiv, DOI arXiv:1810.03958
   Wu YC, 2021, PHYS REV APPL, V15, DOI 10.1103/PhysRevApplied.15.064015
   Yang KZ, 2020, IEEE T ELECTRON DEV, V67, P1340, DOI 10.1109/TED.2020.2968223
   Yu SM, 2018, P IEEE, V106, P260, DOI 10.1109/JPROC.2018.2790840
   Zhou Shuchang, 2016, ARXIV160606160
NR 41
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609116
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300034
DA 2024-07-18
ER

PT J
AU Clair, J
   Eichler, G
   Carloni, LP
AF Clair, Judicael
   Eichler, Guy
   Carloni, Luca P.
TI SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous
   Systems-on-Chip
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neuromorphic computing; machine learning; spiking neural network
ID PROCESSOR; ENERGY; LOIHI
AB Neuromorphic computing is an emerging field with the potential to offer performance and energy-efficiency gains over traditional machine learning approaches. Most neuromorphic hardware, however, has been designed with limited concerns to the problem of integrating it with other components in a heterogeneous System-on-Chip (SoC). Building on a state-of-the-art reconfigurable neuromorphic architecture, we present the design of a neuromorphic hardware accelerator equipped with a programmable interface that simplifies both the integration into an SoC and communication with the processor present on the SoC. To optimize the allocation of on-chip resources, we develop an optimizer to restructure existing neuromorphic models for a given hardware architecture, and perform design-space exploration to find highly efficient implementations. We conduct experiments with various FPGA-based prototypes of many-accelerator SoCs, where Linux-based applications running on a RISC-V processor invoke Pareto-optimal implementations of our accelerator alongside third-party accelerators. These experiments demonstrate that our neuromorphic hardware, which is up to 89x faster and 170x more energy efficient after applying our optimizer, can be used in synergy with other accelerators for different application purposes.
C1 [Clair, Judicael; Eichler, Guy; Carloni, Luca P.] Columbia Univ, Dept Comp Sci, Mudd Bldg,500 W 120th St, New York, NY 10027 USA.
C3 Columbia University
RP Clair, J (corresponding author), Columbia Univ, Dept Comp Sci, Mudd Bldg,500 W 120th St, New York, NY 10027 USA.
EM jsc2268@columbia.edu; guyeichler@cs.columbia.edu; luca@cs.columbia.edu
OI Eichler, Guy/0000-0003-3793-1872; Carloni, Luca/0000-0001-5600-8931
FU National Science Foundation [1764000]
FX This work was partially supported by the National Science Foundation
   under Award No. 1764000.
CR Achterberg T, 2009, MATH PROGRAM COMPUT, V1, P1, DOI 10.1007/s12532-008-0001-1
   Akopyan F, 2015, IEEE T COMPUT AID D, V34, P1537, DOI 10.1109/TCAD.2015.2474396
   Arsalan M, 2022, IEEE T MICROW THEORY, V70, P2451, DOI 10.1109/TMTT.2022.3148403
   Balaji A, 2020, IEEE T VLSI SYST, V28, P76, DOI 10.1109/TVLSI.2019.2951493
   Baslow MH, 2009, ENTROPY-SWITZ, V11, P782, DOI 10.3390/e11040782
   BrainChip, 2023, Akida
   Chaney P, 2022, PARLIAMENT AFF, V75, P813, DOI 10.1093/pa/gsab036
   Chen YJ, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3398209
   Chiu KL, 2023, 2023 CYBER-PHYSICAL SYSTEMS AND INTERNET-OF-THINGS WEEK, CPS-IOT WEEK WORKSHOPS, P209, DOI 10.1145/3576914.3587510
   Cong J, 2012, DES AUT CON, P843
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Cota EG, 2015, DES AUT CON, DOI 10.1145/2744769.2744794
   Davies M, 2021, P IEEE, V109, P911, DOI 10.1109/JPROC.2021.3067593
   Davies M, 2018, IEEE MICRO, V38, P82, DOI 10.1109/MM.2018.112130359
   Eichler G, 2021, PR IEEE COMP DESIGN, P101, DOI 10.1109/ICCD53106.2021.00027
   Fair KL, 2019, FRONT NEUROSCI-SWITZ, V13, DOI 10.3389/fnins.2019.00754
   Furui S, 2012, IEEE SIGNAL PROC MAG, V29, P16, DOI 10.1109/MSP.2012.2209906
   Gerstner W, 1998, PULSED NEURAL NETWORKS, P3
   Giri D, 2021, IEEE MICRO, V41, P8, DOI 10.1109/MM.2021.3073893
   Hao C, 2021, IEEE DES TEST, V38, P7, DOI 10.1109/MDAT.2021.3069952
   Intel, 2019, Loihi Deep Dive
   Intel, 2021, Loihi
   Intel, 2021, Tech. Rep.
   Kang M, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9071069
   Li SX, 2021, IEEE T CIRCUITS-I, V68, P1543, DOI 10.1109/TCSI.2021.3052885
   Mack J, 2021, IEEE T COMPUT AID D, V40, P2265, DOI 10.1109/TCAD.2020.3038151
   Mantovani P, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415753
   Martello Silvano, 1990, Knapsack Problems: Algorithms and Computer Implementations
   Mitchell J. Parker, 2020, NICE '20: Proceedings of the Neuro-inspired Computational Elements Workshop, DOI 10.1145/3381755.3381764
   Nichols E, 2013, IEEE T CYBERNETICS, V43, P115, DOI 10.1109/TSMCB.2012.2200674
   Patton Robert, 2021, Proc. of ICONS
   Sengupta B, 2014, P IEEE, V102, P738, DOI 10.1109/JPROC.2014.2307755
   Song SH, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643500
   SynSense, 2023, DYNAP-CNN
   Tang G., 2018, P INT C NEUR SYST, P1, DOI DOI 10.1145/3229884.3229888
   Titirsha T, 2021, PROCEEDINGS OF THE 18TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2021 (CF 2021), P124, DOI 10.1145/3457388.3458664
   Yin H, 2021, KDD '21: PROCEEDINGS OF THE 27TH ACM SIGKDD CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P2017, DOI 10.1145/3447548.3467252
   Zaruba F, 2019, IEEE T VLSI SYST, V27, P2629, DOI 10.1109/TVLSI.2019.2926114
   Zheqi Yu, 2022, Ph. D. Dissertation
NR 39
TC 0
Z9 0
U1 3
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 106
DI 10.1145/3609101
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300009
DA 2024-07-18
ER

PT J
AU Ikeda, S
   Awano, H
   Sato, T
AF Ikeda, Sosei
   Awano, Hiromitsu
   Sato, Takashi
TI Modular DFR: Digital Delayed Feedback Reservoir Model for Enhancing
   Design Flexibility
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reservoir computing; delayed feedback reservoir (DFR); edge computing
AB A delayed feedback reservoir (DFR) is a type of reservoir computing system well-suited for hardware implementations owing to its simple structure. Most existing DFR implementations use analog circuits that require both digital-to-analog and analog-to-digital converters for interfacing. However, digital DFRs emulate analog nonlinear components in the digital domain, resulting in a lack of design flexibility and higher power consumption. In this paper, we propose a novel modular DFR model that is suitable for fully digital implementations. The proposed model reduces the number of hyperparameters and allows flexibility in the selection of the nonlinear function, which improves the accuracy while reducing the power consumption. We further present two DFR realizations with different nonlinear functions, achieving 10x power reduction and 5.3x throughput improvement while maintaining equal or better accuracy.
C1 [Ikeda, Sosei; Awano, Hiromitsu; Sato, Takashi] Kyoto Univ, Kyoto, Japan.
C3 Kyoto University
RP Ikeda, S (corresponding author), Kyoto Univ, Kyoto, Japan.
EM sikeda@easter.kuee.kyoto-u.ac.jp; awano@i.kyoto-u.ac.jp;
   takashi@i.kyoto-u.ac.jp
RI Sato, Takashi/AAM-6646-2020
OI Sato, Takashi/0000-0002-1577-8259
FU Japan Society for the Promotion of Science KAKENHI [23H03362]
FX This work was supported in part by the Japan Society for the Promotion
   of Science KAKENHI under Grant 23H03362.
CR Alomar ML, 2015, IEEE T CIRCUITS-II, V62, P977, DOI 10.1109/TCSII.2015.2458071
   Appeltant L, 2011, NAT COMMUN, V2, DOI 10.1038/ncomms1476
   Appeltant L, 2014, SCI REP-UK, V4, DOI 10.1038/srep03629
   Banerjee A, 2012, ASTROPHYS SPACE SCI, V337, P23, DOI 10.1007/s10509-011-0836-1
   Chandra R, 2015, IEEE T NEUR NET LEAR, V26, P3123, DOI 10.1109/TNNLS.2015.2404823
   Chen CLP, 2018, IEEE T NEUR NET LEAR, V29, P10, DOI 10.1109/TNNLS.2017.2716952
   Chen TT, 2015, INFORM SCIENCES, V299, P99, DOI 10.1016/j.ins.2014.12.031
   Data Analysis Center for Geomagnetism and Space Magnetism, 2022, Plot and Data Output of Dst and AE Indices (Hourly Values).
   Guo P, 2019, IEEE INT CONF BIG DA, P2845, DOI 10.1109/BigData47090.2019.9005690
   Han M, 2018, IEEE T NEUR NET LEAR, V29, P238, DOI 10.1109/TNNLS.2016.2574963
   Ikeda S, 2022, IEEE T COMPUT AID D, V41, P3650, DOI 10.1109/TCAD.2022.3197488
   Laumanns M, 2002, EVOL COMPUT, V10, P263, DOI 10.1162/106365602760234108
   Lukosevicius M, 2009, COMPUT SCI REV, V3, P127, DOI 10.1016/j.cosrev.2009.03.005
   MACKEY MC, 1977, SCIENCE, V197, P287, DOI 10.1126/science.267326
   Murmann B, 2008, IEEE CUST INTEGR CIR, P105, DOI 10.1109/CICC.2008.4672032
   Shears O, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643536
   Soriano MC, 2015, IEEE T NEUR NET LEAR, V26, P388, DOI 10.1109/TNNLS.2014.2311855
   Tanaka G, 2019, NEURAL NETWORKS, V115, P100, DOI 10.1016/j.neunet.2019.03.005
   Xilinx, 2022, 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit1 MSPS Analog-to-Digital Converter User Guide (UG480)
   Xue YX, 2019, IEEE ACCESS, V7, P176448, DOI 10.1109/ACCESS.2019.2957668
   Yan K, 2019, IEEE T SYST MAN CY-S, V49, P1349, DOI 10.1109/TSMC.2017.2691774
   Yi Jun, 2022, IEEE Transactions on Artificial Intelligence, V3, P709, DOI 10.1109/TAI.2022.3143079
NR 22
TC 0
Z9 0
U1 3
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 110
DI 10.1145/3609105
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lee, EA
   Akella, R
   Bateni, S
   Lin, S
   Lohstroh, M
   Menard, C
AF Lee, Edward A.
   Akella, Ravi
   Bateni, Soroush
   Lin, Shaokai
   Lohstroh, Marten
   Menard, Christian
TI Consistency vs. Availability in Distributed Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Coordination; concurrency; consistency; availability
ID TIME; DESIGN
AB In distributed applications, Brewer's CAP theorem tells us that when networks become partitioned (P), one must give up either consistency (C) or availability (A). Consistency is agreement on the values of shared variables; availability is the ability to respond to reads and writes accessing those shared variables. Availability is a real-time property whereas consistency is a logical property. We extend consistency and availability to refer to cyber-physical properties such as the state of the physical system and delays in actuation. We have further extended the CAP theorem to relate quantitative measures of these two properties to quantitative measures of communication and computation latency (L), obtaining a relation called the CAL theorem that is linear in a max-plus algebra. This paper shows how to use the CAL theorem in various ways to help design cyberphysical systems. We develop a methodology for systematically trading off availability and consistency in application-specific ways and to guide the system designer when putting functionality in end devices, in edge computers, or in the cloud. We build on the Lingua Franca coordination language to provide system designers with concrete analysis and design tools to make the required tradeoffs in deployable embedded software.
C1 [Lee, Edward A.; Bateni, Soroush; Lin, Shaokai; Lohstroh, Marten] Univ Calif Berkeley, 545Q Cory Hall, Berkeley, CA 94720 USA.
   [Akella, Ravi] DENSO Int Amer Inc, 101 Metro Dr,STE 760, San Jose, CA 95110 USA.
   [Menard, Christian] Tech Univ Dresden, Cfaed Ctr Adv Elect Dresden, Chair Compiler Construct, D-01062 Dresden, Germany.
C3 University of California System; University of California Berkeley;
   Technische Universitat Dresden
RP Lee, EA (corresponding author), Univ Calif Berkeley, 545Q Cory Hall, Berkeley, CA 94720 USA.
EM eal@berkeley.edu; ravi.akella@na.denso.com; soroosh129@gmail.com;
   shaokai@berkeley.edu; marten@berkeley.edu;
   christian.menard@tu-dresden.de
OI Bateni, Soroush/0000-0002-5448-3664; Lee, Edward/0000-0002-5663-0584;
   Menard, Christian/0000-0002-7134-8384; Lin, Shaokai/0000-0001-6885-5572
FU National Science Foundation (NSF) [CNS-1836601, CNS-2233769]; Denso;
   Siemens; Toyota; German Federal Ministry of Education and Research
   [01IS12051, 16KISK001K]
FX The work in this paper was supported in part by the National Science
   Foundation (NSF), awards #CNS-1836601 (Reconciling Safety with the
   Internet) and #CNS-2233769 (Consistency vs. Availability in
   Cyber-Physical Systems) and the iCyPhy Research Center (Industrial
   Cyber-Physical Systems), supported by Denso, Siemens, and Toyota. This
   work was also supported in part by the German Federal Ministry of
   Education and Research in the Software Campus program (01IS12051) and
   the "Souveran. Digital. Vernetzt" program in the joint project 6G-life
   (16KISK001K)..
CR Abadi DJ, 2012, COMPUTER, V45, P37, DOI 10.1109/MC.2012.33
   Agha G. A., 1997, Formal Methods for Open Objectbased Distributed Systems, IFIP Transactions
   Baccelli F., 1992, SYNCHRONIZATION LINE
   Bateni S, 2022, Arxiv, DOI [arXiv:2207.09555, 10.48550/ARXIV.2207.09555, DOI 10.48550/ARXIV.2207.09555]
   BENVENISTE A, 1991, P IEEE, V79, P1270, DOI 10.1109/5.97297
   Brewer E, 2012, COMPUTER, V45, P23, DOI 10.1109/MC.2012.37
   Brewer Eric A, 2000, S PRINC DISTR COMP P
   Cataldo Adam, 2006, WORKSH DISCR EV SYST
   CHANDY KM, 1979, IEEE T SOFTWARE ENG, V5, P440, DOI 10.1109/TSE.1979.230182
   Corbett JC, 2013, ACM T COMPUT SYST, V31, DOI 10.1145/2491245
   Cremona F, 2019, SOFTW SYST MODEL, V18, P1655, DOI 10.1007/s10270-017-0633-6
   Dahmann JS, 1997, PROCEEDINGS OF THE 1997 WINTER SIMULATION CONFERENCE, P142, DOI 10.1145/268437.268465
   Edwards SA, 2020, INT FORUM DES LANG, DOI 10.1109/fdl50818.2020.9232938
   Gilbert S., 2002, SIGACT News, V33, P51, DOI 10.1145/564585.564601
   Helland Pat, 2021, Queue, V19, P16, DOI [10.1145/3475965.3480470, DOI 10.1145/3475965.3480470]
   Henzinger TA, 2003, P IEEE, V91, P84, DOI 10.1109/JPROC.2002.805825
   Kirsch C.M., 2012, Advances in Real-Time Systems (to Georg Farber on the occasion of his appointment as Professor Emeritus at TU Munchen after leading the Lehrstuhl fur Realzeit-Computersysteme for 34 illustrious years, P103
   Kleppmann M, 2015, Arxiv, DOI arXiv:1509.05393
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   LAMPORT L, 1984, ACM T PROGR LANG SYS, V6, P254, DOI 10.1145/2993.2994
   Lee E. A., 2023, Intelligent Computing, V2, P1
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   Lee EA., 2020, The coevolution: The entwined futures of humans and machines
   Lee EA, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3453652
   Liao S, 1997, DES AUT CON, P70, DOI 10.1145/266021.266037
   Lo Bello L, 2019, P IEEE, V107, P1094, DOI 10.1109/JPROC.2019.2905334
   Lohstroh M, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3448128
   Lohstroh Marten, 2019, LNCS, V11971
   Lohstroh Marten, 2020, PhD Thesis
   Lohstroh Marten, 2023, WORKSH TIM CENTR REA
   Lynch N. A., 1996, DISTRIBUTED ALGORITH
   MALER O, 1992, LECT NOTES COMPUT SC, V600, P447, DOI 10.1007/BFb0032003
   Mattern F., 1988, WORKSH PAR DISTR ALG, P215
   Menard C, 2023, Arxiv, DOI arXiv:2301.02444
   MISRA J, 1986, COMPUT SURV, V18, P39, DOI 10.1145/6462.6485
   Muller Richard., 2016, Now: The Physics of Time
   Natarajan S, 2018, IEEE REAL TIME, P227, DOI 10.1109/RTAS.2018.00031
   Ptolemaeus C., 2014, System Design, Modeling, and Simulation using Ptolemy II
   Rahman MR, 2017, ACM T AUTON ADAP SYS, V11, DOI 10.1145/2997654
   Rao B. S. Y., 1994, Transportation Research Part C (Emerging Technologies), V2C, P49, DOI 10.1016/0968-090X(94)90019-1
   Rovelli C., 2018, THE ORDER OF TIME
   Schneider C, 2013, S VIS LANG HUM CEN C, P75, DOI 10.1109/VLHCC.2013.6645246
   SCHWARZ R, 1994, DISTRIB COMPUT, V7, P149, DOI 10.1007/BF02277859
   Sepasgozar SS, 2022, IEEE ACCESS, V10, P8227, DOI 10.1109/ACCESS.2022.3144112
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yu HF, 2006, ACM T COMPUT SYST, V24, P70, DOI 10.1145/1124153.1124156
   Zeigler BP, 1997, IEEE COMPUT SCI ENG, V4, P61, DOI 10.1109/99.615432
   Zhang B, 2018, PROCEEDINGS OF THE 2018 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '18), P236, DOI 10.1145/3230543.3230554
   Zhao Y, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P259
NR 49
TC 0
Z9 0
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609119
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300041
OA Bronze
DA 2024-07-18
ER

PT J
AU Thilakasiri, T
   Becker, M
AF Thilakasiri, Thilanka
   Becker, Matthias
TI Methods to Realize Preemption in Phased Execution Models
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Phased execution model; preemptive scheduling
AB Phased execution models are a good solution to tame the increased complexity and contention of commercial off-the-shelf (COTS) multi-core platforms, e.g., Acquisition-Execution-Restitution (AER) model, PRedictable Execution Model (PREM). Such models separate execution from access to shared resources on the platform to minimize contention. All data and instructions needed during an execution phase are copied into the local memory of the core before starting to execute. Phased execution models are generally used with nonpreemptive scheduling to increase predictability. However, the blocking time in non-preemptive systems can reduce schedulability. Therefore, an investigation of preemption methods for phased execution models is warranted. Although, preemption for phased execution models must be carefully designed to retain its execution semantics, i.e., the handling of local memory during preemption becomes non-trivial.
   This paper investigates different methods to realize preemption in phased execution models while preserving their semantics. To the best of our knowledge, this is the first paper to explore different approaches to implement preemption in phased execution models from the perspective of data management. We introduce two strategies to realize preemption of execution phases based on different methods of handling local data of the preempted task. Heuristics are used to create time-triggered schedules for task sets that follow the proposed preemption methods. Additionally, a schedulability-aware preemption heuristic is proposed to reduce the number of preemptions by allowing preemption only when it is beneficial in terms of schedulability. Evaluations on a large number of synthetic task sets are performed to compare the proposed preemption models against each other and against a non-preemptive version. Furthermore, our schedulability-aware preemption heuristic has higher schedulabilitywith a clear margin in all our experiments compared to the non-preemptive and fully-preemptive versions.
C1 [Thilakasiri, Thilanka; Becker, Matthias] KTH Royal Inst Technol, Stockholm, Sweden.
C3 Royal Institute of Technology
RP Thilakasiri, T (corresponding author), KTH Royal Inst Technol, Stockholm, Sweden.
EM thilanka@isae-supaero.fr; mabecker@kth.se
OI Becker, Matthias/0000-0002-1276-3609
CR Alhammad A, 2014, DES AUT TEST EUROPE
   Arora J, 2022, IEEE INT CONF EMBED, P51, DOI 10.1109/RTCSA55878.2022.00012
   Becker M, 2018, ASIA S PACIF DES AUT, P560, DOI 10.1109/ASPDAC.2018.8297382
   Becker M, 2016, PROC EUROMICR, P14, DOI 10.1109/ECRTS.2016.14
   Buttazzo GC, 2013, IEEE T IND INFORM, V9, P3, DOI 10.1109/TII.2012.2188805
   Carle Thomas, 2015, Leibniz Transactions on Embedded Systems
   Cho HJ, 2006, REAL TIM SYST SYMP P, P101, DOI 10.1109/RTSS.2006.10
   Craciunas Silviu S, 2014, P 22 INT C REAL TIME, P45
   Dasari D, 2013, INT SYM IND EMBED, P39, DOI 10.1109/SIES.2013.6601469
   Durrieu Guy, 2014, Emb. Real Time Software (ERTS'14)
   Griffin D, 2020, REAL TIM SYST SYMP P, P76, DOI 10.1109/RTSS49844.2020.00018
   Huang WH, 2016, DES AUT CON, DOI 10.1145/2897937.2898046
   Kramer S., 2015, 6 INT WORKSH AN TOOL, V130
   Lee J, 2012, REAL TIM SYST SYMP P, P29, DOI 10.1109/RTSS.2012.56
   Lugo T, 2022, IEEE ACCESS, V10, P21853, DOI 10.1109/ACCESS.2022.3151891
   Lukasiewycz M, 2012, ASIA S PACIF DES AUT, P665, DOI 10.1109/ASPDAC.2012.6165039
   Maia C, 2016, IEEE INT C EMERG
   Maiza C, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3323212
   Matejka Joel, 2018, P 9 INT WORKSH PROGR, P11
   Microchip Technology Inc, 2018, How to Achieve Deterministic Code Performance Using a CortexT-M Cache Controller
   Minaeva A, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3431232
   Nasri M, 2017, REAL TIM SYST SYMP P, P12, DOI 10.1109/RTSS.2017.00009
   Nossal R, 1998, FUTURE GENER COMP SY, V14, P383, DOI 10.1016/S0167-739X(98)00041-7
   Pagetti C, 2018, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2018), DOI 10.1145/3273905.3273907
   Pellizzoni R, 2011, IEEE REAL TIME, P269, DOI 10.1109/RTAS.2011.33
   Pellizzoni R, 2008, REAL TIM SYST SYMP P, P221, DOI 10.1109/RTSS.2008.42
   Rivas Juan M., 2019, 31 EUR C REAL TIM SY
   Schuh M, 2020, REAL TIM SYST SYMP P, P283, DOI 10.1109/RTSS49844.2020.00034
   Schwaricke Gero, 2020, 32 EUR C REAL TIM SY
   Senoussaoui Ikram, 2022, 2022 3rd International Conference on Embedded & Distributed Systems (EDiS), P11, DOI 10.1109/EDiS57230.2022.9996534
   Senoussaoui I, 2022, IEEE INT C EMERG, DOI 10.1109/ETFA52439.2022.9921531
   Soliman Muhammad R., 2019, 2019 7 INT C INF, V4, P1, DOI DOI 10.1109/icoict.2019.8835344
   Srinivasan A., 2003, Proceedings International Parallel and Distributed Processing Symposium, DOI 10.1109/IPDPS.2003.1213226
   Thilakasiri T, 2023, ASIA S PACIF DES AUT, P326, DOI 10.1145/3566097.3567850
   Wasly S, 2014, IEEE REAL TIME, P75, DOI 10.1109/RTAS.2014.6925992
   Weber Raphael, 2019, ARCS WORKSH 2019 32, P1
   Yao G, 2016, IEEE T COMPUT, V65, P2739, DOI 10.1109/TC.2015.2500572
   Yao G, 2012, REAL-TIME SYST, V48, P681, DOI 10.1007/s11241-012-9158-9
NR 38
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 153
DI 10.1145/3609132
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300056
OA Bronze
DA 2024-07-18
ER

PT J
AU Chen, WJ
   Wu, P
   Huang, PC
   Mok, AK
   Han, S
AF Chen, Wei-Ju
   Wu, Peng
   Huang, Pei-Chi
   Mok, Aloysius K.
   Han, Song
TI Regular Composite Resource Partitioning and Reconfiguration in Open
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Regularity-based resource partition; composite resource; dynamic
   reconfiguration; open systems
ID REAL-TIME APPLICATIONS; ALGORITHMS
AB We consider the problem of resource provisioning for real-time cyber-physical applications in an open system environment where there does not exist a global resource scheduler that has complete knowledge of the real-time performance requirements of each individual application that shares the resources with the other applications. Regularity-based Resource Partition (RRP) model is an effective strategy to hierarchically partition and assign various resource slices among such applications. However, previous work on RRP model only discusses uniform resource environment, where resources are implicitly assumed to be synchronized and clocked at the same frequency. The challenge is that a task utilizing multiple resources may experience unexpected delays in non-uniform environments, where resources are clocked at different frequencies. This paper extends the RRP model to non-uniform multi-resource open system environments to tackle this problem. It first introduces a novel composite resource partition abstraction and then proposes algorithms to construct and reconfigure the composite resource partitions. Specifically, the Acyclic Regular Composite Resource Partition Scheduling (ARCRP-S) algorithm constructs regular composite resource partitions and the Acyclic Regular Composite Resource Partition Dynamic Reconfiguration (ARCRP-DR) algorithm reconfigures the composite resource partitions in the run time upon requests of partition configuration changes. Our experimental results show that compared with state-of-the-art methods, ARCRP-S can prevent unexpected resource supply shortfall and improve the schedulability up to 50%. On the other hand, ARCRP-DR can guarantee the resource supply during the reconfiguration with moderate computational overhead.
C1 [Chen, Wei-Ju; Mok, Aloysius K.] Univ Texas Austin, 2317 Speedway, Austin, TX 78712 USA.
   [Wu, Peng; Han, Song] Univ Connecticut, Unit 4155, 371 Fairfield Way, Storrs, CT 06269 USA.
   [Huang, Pei-Chi] Univ Nebraska Omaha, Peter Kiewit Inst 172, 1110 South 67th St, Omaha, NE 68182 USA.
C3 University of Texas System; University of Texas Austin; University of
   Connecticut; University of Nebraska System; University of Nebraska Omaha
RP Chen, WJ (corresponding author), Univ Texas Austin, 2317 Speedway, Austin, TX 78712 USA.
EM albertwj@cs.utexas.edu; peng.wu@uconn.edu; phuang@unomaha.edu;
   mok@cs.utexas.edu; song.han@uconn.edu
RI Chen, Wei-Ju/AAE-6048-2022; Huang, Pei-Chi/J-9523-2019
OI Chen, Wei-Ju/0000-0002-5424-7047; Han, Song/0000-0002-1491-7675; wu,
   peng/0000-0002-7175-6679; Huang, Pei-Chi/0000-0002-7163-2772
FU National Science Foundation [CNS-1932480, CNS-2008463, CCF-2028875,
   NRI-4103080440]; Office of Naval Research [N00014-17-1-2216]; Nebraska
   Research Initiative Grant [NRI-4103080440]
FX The work is supported in part by the National Science Foundation Grant
   CNS-1932480, CNS-2008463, CCF-2028875, Nebraska Research Initiative
   Grant NRI-4103080440, and Office of Naval Research under ONR Award
   N00014-17-1-2216.
CR Ababei C, 2019, IEEE T PARALL DISTR, V30, P1184, DOI 10.1109/TPDS.2018.2878699
   Abeni L, 2004, REAL-TIME SYST, V27, P123, DOI 10.1023/B:TIME.0000027934.77900.22
   Abeni L, 2009, IEEE T IND INFORM, V5, P12, DOI 10.1109/TII.2009.2013633
   Augonnet C, 2011, CONCURR COMP-PRACT E, V23, P187, DOI 10.1002/cpe.1631
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Boudjadar J, 2018, I SYM OBJ-OR R-T D C, P51, DOI 10.1109/ISORC.2018.00015
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Burns Alan., 2014, PROC 2 WORKSHOP MIXE, P3
   Buttazzo G, 2011, IEEE T IND INFORM, V7, P302, DOI 10.1109/TII.2011.2123902
   Buttazzo G, 2010, EUROMICRO, P24, DOI 10.1109/ECRTS.2010.12
   Chen TY, 2018, IEEE REAL TIME, P105, DOI 10.1109/RTAS.2018.00021
   Chen WJ, 2021, REAL-TIME SYST, V57, P302, DOI 10.1007/s11241-021-09364-5
   Chen WJ, 2017, REAL TIM SYST SYMP P, P34, DOI 10.1109/RTSS.2017.00011
   Chen Wei-Ju, 2021, Real-Time Systems, V2021, P1
   de Niz D, 2014, IEEE REAL TIME, P111, DOI 10.1109/RTAS.2014.6925995
   Deng Z, 1997, REAL TIM SYST SYMP P, P308, DOI 10.1109/REAL.1997.641292
   Dev Kapil, 2016, 2016 14th ACM/IEEE Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia), P78, DOI 10.1145/2993452.2994307
   Diamos GregoryF., 2008, P 17 INT S HIGH PERF, P197, DOI DOI 10.1145/1383422.1383447
   Easwaran A, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P129
   Eidson J.C., 2010, Measurement, Control, and Communication Using IEEE 1588
   Evripidou Chiristos, 2016, WMC 2016 4 INT WORKS
   Feng Alex Xiang, 2004, Ph.D. Dis- sertation
   Gu XZ, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P47, DOI [10.1109/RTSS.2016.15, 10.1109/RTSS.2016.014]
   Han S, 2014, IEEE T COMPUT, V63, P979, DOI 10.1109/TC.2012.266
   Herterich MM, 2015, PROC CIRP, V30, P323, DOI 10.1016/j.procir.2015.02.110
   Hu Biao, 2018, Real-Time Systems, V2018, P1
   Jiang Z, 2019, REAL TIM SYST SYMP P, P326, DOI 10.1109/RTSS46320.2019.00037
   Khalid YN, 2019, J PARALLEL DISTR COM, V132, P79, DOI 10.1016/j.jpdc.2019.05.015
   Lee J, 2015, ACM T COMPUT SYST, V33, DOI 10.1145/2798725
   Li HR, 2018, IEEE REAL TIME, P117, DOI 10.1109/RTAS.2018.00022
   Li Y, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3092945
   Li Y, 2016, IEEE T COMPUT, V65, P1646, DOI 10.1109/TC.2015.2449857
   Li Y, 2012, REAL TIM SYST SYMP P, P137, DOI 10.1109/RTSS.2012.66
   Mittal S, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2788396
   MOK A, 1989, MICROPROC MICROPROG, V27, P657, DOI 10.1016/0165-6074(89)90128-2
   Mok AK, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P129, DOI 10.1109/REAL.2001.990604
   Neukirchner Moritz, 2013, 2013 INT C HARDW SOF, P1
   Nikolov Vladimir, 2017, 29 EUR C REAL TIM SY
   Paluri PK, 2021, LCTES '21: PROCEEDINGS OF THE 22ND ACM SIGPLAN/SIGBED INTERNATIONAL CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P134, DOI 10.1145/3461648.3463854
   Phan LTX, 2010, EUROMICRO, P197, DOI 10.1109/ECRTS.2010.35
   Shin I, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P2, DOI 10.1109/REAL.2003.1253249
   Shirero S., 1999, INT C EMB REAL TIM C
   Wei YH, 2013, REAL TIM SYST SYMP P, P140, DOI 10.1109/RTSS.2013.22
   Wen Y, 2014, INT C HIGH PERFORM
   Xu H, 2019, J SYST SOFTWARE, V150, P51, DOI 10.1016/j.jss.2019.01.015
   Xu M, 2017, IEEE REAL TIME, P211, DOI 10.1109/RTAS.2017.15
   Xu M, 2015, REAL-TIME SYST, V51, P675, DOI 10.1007/s11241-015-9223-2
NR 47
TC 0
Z9 0
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2023
VL 22
IS 5
AR 84
DI 10.1145/3609424
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM2
UT WOS:001074281500006
DA 2024-07-18
ER

PT J
AU Isik, B
   Choi, K
   Zheng, X
   Weissman, T
   Ermon, S
   Wong, HSP
   Alaghi, A
AF Isik, Berivan
   Choi, Kristy
   Zheng, Xin
   Weissman, Tsachy
   Ermon, Stefano
   Wong, H. -S. Philip
   Alaghi, Armin
TI Neural Network Compression for Noisy Storage Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neural networks; robustness; compression; analog storage; PCM
ID MODEL COMPRESSION; ACCELERATION; ALGORITHM
AB Compression and efficient storage of neural network (NN) parameters is critical for applications that run on resource-constrained devices. Despite the significant progress in NN model compression, there has been considerably less investigation in the actual physical storage of NN parameters. Conventionally, model compression and physical storage are decoupled, as digital storage media with error-correcting codes (ECCs) provide robust error-free storage. However, this decoupled approach is inefficient as it ignores the overparameterization present in most NNs and forces the memory device to allocate the same amount of resources to every bit of information regardless of its importance. In this work, we investigate analog memory devices as an alternative to digital media - one that naturally provides a way to add more protection for significant bits unlike its counterpart, but is noisy and may compromise the stored model's performance if used naively. We develop a variety of robust coding strategies for NN weight storage on analog devices, and propose an approach to jointly optimize model compression and memory resource allocation. We then demonstrate the efficacy of our approach on models trained on MNIST, CIFAR-10, and ImageNet datasets for existing compression techniques. Compared to conventional error-free digital storage, our method reduces the memory footprint by up to one order of magnitude, without significantly compromising the stored model's accuracy.
C1 [Isik, Berivan; Weissman, Tsachy] Stanford Univ, 350 Jane Stanford Way, Stanford, CA 94305 USA.
   [Choi, Kristy; Ermon, Stefano] Stanford Univ, 353 Jane Stanford Way, Stanford, CA 94305 USA.
   [Zheng, Xin; Wong, H. -S. Philip] Stanford Univ, 330 Jane Stanford Way, Stanford, CA USA.
   [Alaghi, Armin] Meta Real Labs, 9845 Willows Rd NE, Redmond, WA 98052 USA.
C3 Stanford University; Stanford University; Stanford University
RP Isik, B (corresponding author), Stanford Univ, 350 Jane Stanford Way, Stanford, CA 94305 USA.
EM berivan.isik@stanford.edu; kechoi@stanford.edu; xzheng3@stanford.edu;
   tsachy@stanford.edu; ermon@cs.stanford.edu; hspwong@stanford.edu;
   alaghi@meta.com
RI Choi, Kristy/KPB-1598-2024
OI Isik, Berivan/0000-0002-4926-5443; Zheng, Xin/0000-0003-1877-9430
FU Stanford Graduate Fellowship; Meta research award; NSF GRFP; Sigma
   Diversity Ph.D. Fellowship; NSF [1651565, 1522054, 1733686]; ONR
   [N00014-19-1-2145]; AFOSR [FA9550-19-1-0024]; ARO [W911NF2110125];
   Amazon AWS; U.S. Department of Defense (DOD) [W911NF2110125] Funding
   Source: U.S. Department of Defense (DOD)
FX BI is supported by the Stanford Graduate Fellowship and a Meta research
   award. KC is supported by the NSF GRFP, Stanford Graduate Fellowship,
   and Two Sigma Diversity Ph.D. Fellowship. The Stanford authors' work was
   supported by NSF (#1651565, #1522054, #1733686), ONR (N00014-19-1-2145),
   AFOSR (FA9550-19-1-0024), ARO (W911NF2110125), and Amazon AWS.
CR Achille A, 2020, Arxiv, DOI arXiv:1905.12213
   [Anonymous], 1990, Adv Neural Inform Process Syst.
   Banner R., 2018, Advances in neural information processing systems, P5145
   Banner R, 2019, ADV NEUR IN, V32
   Barber D, 2004, ADV NEUR IN, V16, P201
   Barnes Leighton Pate, 2020, IEEE Journal on Selected Areas in Information Theory, V1, P897, DOI 10.1109/JSAIT.2020.3042094
   Binas J, 2020, Arxiv, DOI [arXiv:1606.07786, DOI 10.48550/ARXIV.1606.07786]
   Bird T, 2021, PICT COD SYMP, P101, DOI 10.1109/PCS50896.2021.9477505
   Bo GM, 2000, IEEE IJCNN, P66, DOI 10.1109/IJCNN.2000.860751
   Bucilua C., 2006, P 12 ACM SIGKDD INT, P535
   Cheng Y, 2018, IEEE SIGNAL PROC MAG, V35, P126, DOI 10.1109/MSP.2017.2765695
   Cheng Y, 2015, IEEE I CONF COMP VIS, P2857, DOI 10.1109/ICCV.2015.327
   Choi K, 2019, PR MACH LEARN RES, V97
   Choi Y, 2020, IEEE J-STSP, V14, P715, DOI 10.1109/JSTSP.2020.2975903
   Dean J., 2012, ADV NEURAL INFORM PR, P1223
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Deng L, 2020, P IEEE, V108, P485, DOI 10.1109/JPROC.2020.2976475
   Du Y, 2019, IEEE T COMPUT AID D, V38, P1811, DOI 10.1109/TCAD.2018.2859237
   Dziugaite Gintare Karolina, 2018, Towards generalization guarantees for sgd: Data-dependent pac-bayes priors
   Engel JH, 2014, INT EL DEVICES MEET
   Fagbohungbe O, 2020, Arxiv, DOI arXiv:2011.11840
   Fan A, 2020, Training with quantization noise for extreme model compression
   Fong SW, 2017, IEEE T ELECTRON DEV, V64, P4374, DOI 10.1109/TED.2017.2746342
   Franco J, 2021, PHYSIOTHER THEOR PR, V37, P1419, DOI 10.1080/09593985.2019.1709234
   Grosse R, 2016, PR MACH LEARN RES, V48
   Guo YW, 2016, ADV NEUR IN, V29
   Han  S., 2015, ARXIV151000149
   Han S, 2015, ADV NEUR IN, V28
   Hassibi B., 1993, Proceedings of the 6th International Conference on Neural Information Processing Systems. NIPS'93, P263
   Havasi Marton, 2019, INT C LEARNING REPRE
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hinton G., 2015, COMPUT SCI, V2
   Hooker S, 2020, Arxiv, DOI [arXiv:2010.03058, DOI 10.48550/ARXIV.2010.03058]
   Isik Berivan, 2022, 2022 IEEE International Symposium on Information Theory (ISIT), P1844, DOI 10.1109/ISIT50566.2022.9834601
   Isik B., 2022, PMLR, P3821
   Isik B, 2021, Arxiv, DOI arXiv:2105.03120
   Isik B, 2022, Arxiv, DOI arXiv:2102.08329
   Isik Berivan, 2021, FRONTIERS SIGNAL PRO, V2021, P65
   Isik Berivan, 2023, 11 INT C LEARNING RE
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Joshi V, 2020, NAT COMMUN, V11, DOI 10.1038/s41467-020-16108-9
   Khoram Soroosh, 2018, INT C LEARNING REPRE
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Kundu S, 2021, ASIA S PACIF DES AUT, P344, DOI 10.1145/3394885.3431542
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   LeCun Y., 2010, MNIST HANDWRITTEN DI
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Lee NM, 2019, Arxiv, DOI arXiv:1810.02340
   Louizos C, 2017, Arxiv, DOI arXiv:1705.08665
   Martens J, 2020, Arxiv, DOI arXiv:1412.1193
   Mildenhall Ben, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12346), P405, DOI 10.1007/978-3-030-58452-8_24
   Nandakumar SR, 2019, IEEE I C ELECT CIRC, P727, DOI [10.1109/ICECS46596.2019.8964852, 10.1109/icecs46596.2019.8964852]
   Oktay D, 2020, Arxiv, DOI arXiv:1906.06624
   Singh SP, 2020, Arxiv, DOI arXiv:2004.14340
   Papernot N, 2016, P IEEE S SECUR PRIV, P582, DOI 10.1109/SP.2016.41
   Pase Francesco, 2022, W FED LEARN REC ADV
   Polino A, 2018, Arxiv, DOI arXiv:1802.05668
   Qizhe Xie, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P10684, DOI 10.1109/CVPR42600.2020.01070
   Reagan B., 2018, International Conference on Machine Learning, V80, P4324
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Schmid A, 1999, IEE P-CIRC DEV SYST, V146, P345, DOI 10.1049/ip-cds:19990685
   Sehwag V, 2020, Advances in Neural Information Processing Systems (NeurIPS)
   Shannon Claude Elwood, 2001, ACM SIGMOBILE MOBILE, V5, P1
   Spoon K, 2020, IEEE INT MEM WORKSH, P111, DOI 10.1109/IMW48823.2020.9108149
   Tan MX, 2019, PR MACH LEARN RES, V97
   Nguyen TV, 2012, IEEE T COMMUN, V60, P2841, DOI 10.1109/TCOMM.2012.081012.110010
   Wiedemann S, 2020, IEEE J-STSP, V14, P700, DOI 10.1109/JSTSP.2020.2969554
   Wong HSP, 2010, P IEEE, V98, P2201, DOI 10.1109/JPROC.2010.2070050
   Wu JY, 2018, INT EL DEVICES MEET
   Young SI, 2021, Arxiv, DOI arXiv:2009.01174
   Zarcone R, 2018, IEEE DATA COMPR CONF, P147, DOI 10.1109/DCC.2018.00023
   Zarcone RV, 2020, SCI REP-UK, V10, DOI 10.1038/s41598-020-70121-y
   Zheng Xin, 2018, 2018 IEEE International Electron Devices Meeting (IEDM), P3
   Zhou CT, 2020, Arxiv, DOI arXiv:2001.04974
   Zhou Chuteng, 2021, Information contraction in noisy binary neural networks and its implications
   Zhou W., 2018, arXiv
NR 76
TC 1
Z9 1
U1 3
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 58
DI 10.1145/3588436
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400019
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Pujol, R
   Jorba, J
   Tabani, H
   Kosmidis, L
   Mezzetti, E
   Abella, J
   Cazorla, F
AF Pujol, Roger
   Jorba, Josep
   Tabani, Hamid
   Kosmidis, Leonidas
   Mezzetti, Enrico
   Abella, Jaume
   Cazorla, Francisco
TI Vector Extensions in COTS Processors to Increase Guaranteed Performance
   in Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Vector extensions; real-time; embedded systems
AB The need for increased application performance in high-integrity systems such as those in avionics is on the rise as software continues to implement more complex functionalities. The prevalent computing solution for future high-integrity embedded products is multi-processor systems-on-chip (MPSoC) processors. MPSoCs include central processing unit (CPU) multicores that enable improving performance via thread-level parallelism. MPSoCs also include generic accelerators (graphics processing units [GPUs]) and application-specific accelerators. However, the data processing approach (DPA) required to exploit each of these underlying parallel hardware blocks carries several open challenges to enable the safe deployment in high-integrity domains. The main challenges include the qualification of its associated runtime system and the difficulties in analyzing programs deploying the DPA with out-of-the-box timing analysis and code coverage tools. In this work, we perform a thorough analysis of vector extensions (VExts) in current commercial off-the-shelf (COTS) processors for high-integrity systems. We show that VExts prevent many of the challenges arising with parallel programming models and GPUs. Unlike other DPAs, VExts require no runtime support, prevent design race conditions that might arise with parallel programming models, and have minimum impact on the software ecosystem, enabling the use of existing code coverage and timing analysis tools. We develop vectorized versions of neural network kernels and show that the NVIDIA Xavier VExts provide a reasonable increase in guaranteed application performance of up to 2.7x. Our analysis contends that VExts are the DPA approach with arguably the fastest path for adoption in high-integrity systems.
C1 [Pujol, Roger] Univ Politecn Cataluna, Comp Architecture, C Jordi Girona 1-3, Barcelona 08034, Spain.
   [Pujol, Roger; Jorba, Josep; Tabani, Hamid; Kosmidis, Leonidas; Mezzetti, Enrico; Abella, Jaume; Cazorla, Francisco] Barcelona Supercomp Ctr, Comp Architecture Operating Syst, Pl Eusebi Guell 1-3, Barcelona 08034, Spain.
   [Kosmidis, Leonidas] Univ Politecn Cataluna, Comp Architecture, Pl Eusebi Guell 1-3, Barcelona 08034, Spain.
C3 Universitat Politecnica de Catalunya; Universitat Politecnica de
   Catalunya; Barcelona Supercomputer Center (BSC-CNS); Universitat
   Politecnica de Catalunya
RP Pujol, R (corresponding author), Univ Politecn Cataluna, Comp Architecture, C Jordi Girona 1-3, Barcelona 08034, Spain.; Pujol, R (corresponding author), Barcelona Supercomp Ctr, Comp Architecture Operating Syst, Pl Eusebi Guell 1-3, Barcelona 08034, Spain.
EM roger.pujol@bsc.es; josep.jorba@bsc.es; hamid.tabani@bsc.es;
   leonidas.kosmidis@bsc.es; enrico.mezzetti@bsc.es; jaume.abella@bsc.es;
   francisco.cazorla@bsc.es
RI ; Cazorla, Francisco J./D-7261-2016; Abella, Jaume/B-7422-2016;
   Mezzetti, Enrico/M-7367-2016
OI Pujol, Roger/0000-0002-1960-6358; Cazorla, Francisco
   J./0000-0002-3344-376X; Abella, Jaume/0000-0001-7951-4028; Mezzetti,
   Enrico/0000-0002-1886-2931
FU European Research Council (ERC) [772773]; Spanish Ministry of Science
   and Innovation [AEI/10.13039/501100011033, PID2019-107255GB-C21,
   IJC2020-045931-I]
FX This work has received funding from the European Research Council (ERC)
   grant agreement no. 772773 (SuPerCom) and the Spanish Ministry of
   Science and Innovation (AEI/10.13039/501100011033) under grant nos,
   PID2019-107255GB-C21 and IJC2020-045931-I.
CR Alcaide S, 2018, IEEE MICRO, V38, P46, DOI 10.1109/MM.2018.2873870
   Amert T, 2019, REAL TIM SYST SYMP P, P312, DOI 10.1109/RTSS46320.2019.00036
   Amert T, 2017, REAL TIM SYST SYMP P, P104, DOI 10.1109/RTSS.2017.00017
   [Anonymous], 2011, 2011 INT SOC DESIGN, DOI DOI 10.1109/ISOCC.2011.6138743
   Arm, 2020, ARM NEON INTR REF
   Arm, 2020, ARM CORT A57 SOFTW O
   Baidu, 2019, AP OP AUT DRIV PLATF
   BARNES GH, 1968, IEEE T COMPUT, VC 17, P746, DOI 10.1109/TC.1968.229158
   Beldianu SF, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514641.2514644
   Benito M, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P717, DOI 10.23919/DATE51398.2021.9474060
   Betts Adam, 2012, ACM SIGPLAN NOTICES, DOI DOI 10.1145/2398857.2384625
   Calderón AJ, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3391896
   Cavicchioli Roberto, 2019, LEIBNIZ INT P INFORM, V133, DOI [10.4230/LIPIcs.ECRTS.2019.22, DOI 10.4230/LIPICS.ECRTS.2019.22]
   Certification Authorities Software Team, 2016, CAST-32A Multi-core Processors
   Dreyer Boris, 2019, OASICS, V2, DOI [10.4230/OASIcs, DOI 10.4230/OASICS]
   Farina A., 2006, Introduction to Radar Signal and Data Processing: The Opportunity
   Freescale semiconductor, 2016, T2080RMREV3 FREESC S
   Gamba Jonah, 2020, AUTOMOTIVE RADAR APP, P123, DOI [10.1007/978-981-13-9193-4_9, DOI 10.1007/978-981-13-9193-4_9]
   Garcia Carlos Hervas, 2020, 14 ESA WORKSHOP AVIO, P1
   Hassan M, 2017, IEEE REAL TIME, P235, DOI 10.1109/RTAS.2017.13
   Hellstrom Daniel, 2015, RTEMS SMP FINAL REPO
   Hofmann M, 2017, Arxiv, DOI arXiv:1709.01989
   Hong S., 2012, ISSTA, P210, DOI [10.1145/2338965.2336779, DOI 10.1145/2338965.2336779]
   International Standards Organization, 2009, ISO/DIS 26262
   Johnson Chris W., 2018, 26 SAFETY CRITICAL S, P15
   Kaushik AM, 2019, REAL TIM SYST SYMP P, P406, DOI 10.1109/RTSS46320.2019.00044
   Kovac M, 2020, MATH COMPUT APPL, V25, DOI 10.3390/mca25030046
   Kozyrakis C, 2003, CONF PROC INT SYMP C, P399, DOI 10.1109/ISCA.2003.1207017
   Li HB, 2015, IEEE INT CONF EMBED, P217, DOI 10.1109/RTCSA.2015.18
   Lin Yuan, 2004, 3RDWORKSHOP APPL SPE, P103
   Trompouki MM, 2018, DES AUT CON, DOI 10.1145/3195970.3196002
   MichaelWong Michael, 2010, LECT NOTES COMPUT SC, V6132
   Munera A, 2020, PROC INT CONF PARAL, DOI 10.1145/3404397.3404440
   Munera A, 2020, DES AUT TEST EUROPE, P903, DOI 10.23919/DATE48585.2020.9116230
   Netlib.org, 2021, EISPACK
   NVIDIA, 2016, NVIDIA JETS TX1 MOD
   NVIDIA, 2021, NVIDIA DRIVE PX SCAL
   NVIDIA, 2017, NVIDIA JETS TX2 MOD
   NVIDIA, 2018, TECHN REF MAN XAV SE
   Olmedo IS, 2020, IEEE REAL TIME, P213, DOI 10.1109/RTAS48715.2020.000-5
   Otterness Nathan, 2020, LeibnizInternational Proceedings in Informatics (LIPIcs), V10, P1, DOI [10.4230/LIPIcs.ECRTS.2020.10, DOI 10.4230/LIPICS.ECRTS.2020.10]
   Ozaktas H., 2014, 17 INT WORKSH SOFTW, P98
   Ozaktas H., 2013, P WCET, P11
   Peng C, 2019, PROCEEDINGS OF THE 28TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS (ISSTA '19), P443, DOI 10.1145/3293882.3338989
   Cerrolaza JP, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3398665
   Platzer M., 2021, P 33 EUR C REAL TIM
   Pujol Roger, 2019, 31 EUROMICRO C REAL, V133, DOI [10.4230/LIPIcs.ECRTS.2019.23, DOI 10.4230/LIPICS.ECRTS.2019.23]
   Quinones Eduardo, 2019, GR740 USER DAY ESTEC, P1
   Radack David, 2018, CISC VIS NETW IND GL
   RAPITA Systems. A DANLAW Company, 2019, RAPICOVER LOW OV COV
   RAPITA Systems. A DANLAW Company, 2019, RAPITIME IND EX TIM
   Redmon J., 2018, COMPUTER VISION PATT
   Royuela Sara, 2017, LECT NOTES COMPUT SC, V10468
   RTCA and EUROCAE, 2011, RTCA DO 330 SOFTW TO
   RTCA and EUROCAE, 2011, DO 178C ED 12C SOFTW
   Sensfelder Nathanael, 2020, 32 EUROMICRO C REAL, V165, P13, DOI [10.4230/LIPIcs.ECRTS.2020.13, DOI 10.4230/LIPICS.ECRTS.2020.13]
   Sritharan Nivedita, 2019, 2019 IEEE Real-Time Systems Symposium (RTSS). Proceedings, P433, DOI 10.1109/RTSS46320.2019.00045
   Stephens N, 2017, IEEE MICRO, V37, P26, DOI 10.1109/MM.2017.35
   Teschler Lee, 2019, BASICS AUTOMOTIVE RA
   Trompouki MM, 2021, IEEEAAIA DIGIT AVION, DOI 10.1109/DASC52595.2021.9594412
   VECTOR, 2021, COFF VECT COD COV CU
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Xilinx, 2019, ROCKW COLL US ZYNQ U
   Yang M., 2018, ECRTS, p20:07
NR 64
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 21
DI 10.1145/3561054
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Das, S
   Martin, K
   Peyret, T
   Coussy, P
AF Das, Satyajit
   Martin, Kevin
   Peyret, Thomas
   Coussy, Philippe
TI An Efficient and Flexible Stochastic CGRA Mapping Approach
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE CGRA; mapping
ID LOOP
AB Coarse-Grained Reconfigurable Array (CGRA) architectures are promising high-performance and powerefficient platforms. However, mapping applications efficiently on CGRA is a challenging task. This is known to be an NP complete problem. Hence, finding good mapping solutions for a given CGRA architecture within a reasonable time is complex. Additionally, finding scalability in compilation time and memory footprint for large heterogeneous CGRAs is also a well known problem. In this article, we present a stochastic mapping approach that can efficiently explore the architecture space and allows finding best of solutions while having limited and steady use of memory footprint. Experimental results show that our compilation flow allows to reach performances with low-complexity CGRA architectures that are as good as those obtained with more complex ones thanks to the better exploration of the mapping solution space. Parameters considered in our experiments are number of tiles, Register File (RF) size, number of load/store (LS) units, network topologies, and so on. Our results demonstrate that high-quality compilation for a wide range of applications is possible within reasonable run-times. Experiments with several DSP benchmarks show that the best CGRA configuration from the architectural exploration surpasses an ultra low-power DSP optimized RISC-V CPU to achieve up to 15.28x (with an average of 6x and minimum of 3.4x) performance gain and 29.7x (with an average of 13.5x and minimum of 6.3x) energy gain with an area overhead of 1.5x only.
C1 [Das, Satyajit; Martin, Kevin; Coussy, Philippe] Univ Bretagne Sud, Lab STICC, UMR 6285, F-56100 Lorient, France.
   [Das, Satyajit] Indian Inst Technol Palakkad, Palakkad, Kerala, India.
   [Peyret, Thomas] CEA, LIST, Comp & Design Environm Lab, Gif Sur Yvette, France.
C3 Universite de Bretagne Occidentale; Indian Institute of Technology
   System (IIT System); Indian Institute of Technology (IIT) - Palakkad;
   Universite Paris Saclay; CEA
RP Das, S (corresponding author), Univ Bretagne Sud, Lab STICC, UMR 6285, F-56100 Lorient, France.; Das, S (corresponding author), Indian Inst Technol Palakkad, Palakkad, Kerala, India.
EM satyajitdas@iitpkd.ac.in; kevin.martin@univ-ubs.fr;
   thomas.peyret@cea.fr; philippe.coussy@univ-ubs.fr
RI Martin, Kevin/AAA-3212-2021
OI Martin, Kevin/0000-0002-8122-1192; Coussy, Philippe/0000-0002-7222-5271
CR Balasubramanian M, 2020, IEEE T COMPUT AID D, V39, P3300, DOI 10.1109/TCAD.2020.3022015
   Brenner JA, 2006, I C FIELD PROG LOGIC, P527
   Chin SA, 2018, DES AUT CON, DOI 10.1145/3195970.3195986
   Das S, 2016, IEEE COMP SOC ANN, P655, DOI 10.1109/ISVLSI.2016.54
   De Sutter B, 2008, LCTES'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P151
   Frumusanu Andrei, 2016, SAMSUNG EXYNOS 7420
   Gautschi M, 2017, IEEE T VLSI SYST, V25, P2700, DOI 10.1109/TVLSI.2017.2654506
   Gobieski G, 2021, CONF PROC INT SYMP C, P1027, DOI 10.1109/ISCA52012.2021.00084
   Hamzeh M, 2013, DES AUT CON
   Hamzeh M, 2012, DES AUT CON, P1280
   Karunaratne M, 2017, DES AUT CON, DOI 10.1145/3061639.3062262
   Kim C, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P329, DOI 10.1109/FPT.2012.6412157
   Kojima T, 2020, IEEE T VLSI SYST, V28, P2383, DOI 10.1109/TVLSI.2020.3009225
   Lee G, 2011, IEEE T COMPUT AID D, V30, P637, DOI 10.1109/TCAD.2010.2098571
   Levi G., 1973, Calcolo, V9, P341, DOI DOI 10.1007/BF02575586
   Liu LB, 2020, ACM COMPUT SURV, V52, DOI 10.1145/3357375
   Mei BF, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P166, DOI 10.1109/FPT.2002.1188678
   Nicol Chris, 2017, Wave computing white paper, P1
   Park H, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P166, DOI 10.1145/1454115.1454140
   Peyret T, 2014, PR GR LAK SYMP VLSI, P229, DOI 10.1145/2591513.2591552
   Peyret T, 2014, IEEE INT CONF ASAP, P169, DOI 10.1109/ASAP.2014.6868652
   Podobas A, 2020, IEEE ACCESS, V8, P146719, DOI 10.1109/ACCESS.2020.3012084
   Tan C, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1388, DOI 10.23919/DATE51398.2021.9473955
   Tehre Vaishali, 2012, Intl. Jrnl. of Comp. Appl, V48, P1
   Weng J, 2020, ANN I S COM, P268, DOI 10.1109/ISCA45697.2020.00032
   Wijerathne D, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1192, DOI 10.23919/DATE51398.2021.9473916
   Wijtvliet M, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P235, DOI 10.1109/SAMOS.2016.7818353
   Yin SY, 2015, DES AUT TEST EUROPE, P115
NR 28
TC 0
Z9 0
U1 4
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3550071
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ganesan, V
   Kumar, P
AF Ganesan, Vinod
   Kumar, Pratyush
TI Design and Scaffolded Training of an Efficient DNN Operator for Computer
   Vision on the Edge
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deep neural networks; hardware-software co-design; systems for deep
   learning; efficient networks; efficient hardware; computer vision; edge
   computing
AB Massively parallel systolic arrays and resource-efficient depthwise separable convolutions are two promising hardware and software techniques to accelerate DNN inference on the edge. Interestingly, their combination is inefficient: Computational patterns of depthwise separable convolutions do not exhibit a rhythmic systolic flow and lack sufficient data reuse to saturate systolic arrays. In this article, we formally analyse this inefficiency and propose an efficient operator, an optimal hardware dataflow, and a superior training methodology towards alleviating this. The efficient operator, called Fully-Separable Convolutions (FuSeConv),(1) is a drop-in replacement for depthwise-separable convolutions. FuSeConv generalizes factorization of convolution fully along their spatial and depth dimensions. The resultant computation is systolic and efficiently maps to systolic arrays. The optimal hardware dataflow, called Spatial-Tiled Output Stationary (ST-OS), maximizes the efficiency of FuSeConv on systolic arrays. It maps independent convolutions to rows of the systolic array to maximise resource-utilization with negligible VLSI overheads. Neural Operator Scaffolding (NOS) scaffolds the training of FuSeConv operators by distilling knowledge from the more expensive depthwise separable convolution operation. This bridges the accuracy gap between FuSeConv networks and networks with depthwise-separable convolutions. Additionally, NOS can be combined with Neural Architecture Search (NAS) to trade off latency and accuracy.
   The hardware-software co-design of FuSeConv with ST-OS achieves a significant speedup of 4.1 - 9.25x with state-of-the-art efficient networks for the ImageNet dataset. The parameter efficiency of FuSeConv and its significant superiority over depthwise-separable convolutions on systolic arrays illustrates their promise as a strong solution on the edge. Training FuSeConv networks with NOS achieves accuracy comparable to the depthwise-separable convolution baselines. Further, by combining NOS with NAS, we design networks that define state-of-the-art models improving on both accuracy and latency for computer vision on systolic arrays.
C1 [Ganesan, Vinod; Kumar, Pratyush] Indian Inst Technol, Madras, Tamil Nadu, India.
   [Kumar, Pratyush] Microsoft Res, Lavelle Rd, Bengaluru, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras
RP Ganesan, V (corresponding author), Indian Inst Technol, Madras, Tamil Nadu, India.
EM vinodg@cse.iitm.ac.in; pratyush@cse.iitm.ac.in
RI Kumar, Pratyush/HIR-7873-2022
CR [Anonymous], 2018, 2018 55 ACMESDAIEEE
   Bapna A, 2019, Arxiv, DOI [arXiv:1909.08478, DOI 10.48550/ARXIV.1909.08478]
   Biewald Lukas, 2020, EXPT TRACKING WITHWE
   Cai H, 2020, Arxiv, DOI arXiv:1908.09791
   Cai H, 2019, Arxiv, DOI arXiv:1812.00332
   Chellapilla K., 2006, 10 INT WORKSHOP FRON
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chung E, 2018, IEEE MICRO, V38, P8, DOI 10.1109/MM.2018.022071131
   Cong Jason, 2014, Artificial Neural Networks and Machine Learning - ICANN 2014. 24th International Conference on Artificial Neural Networks. Proceedings: LNCS 8681, P281, DOI 10.1007/978-3-319-11179-7_36
   Dai Z, 2021, ADV NEUR IN, V34
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Ganesan V, 2020, I S WORKL CHAR PROC, P169, DOI 10.1109/IISWC50251.2020.00025
   Ganesan V, 2020, DES AUT TEST EUROPE, P85, DOI 10.23919/DATE48585.2020.9116511
   Gholami A, 2018, IEEE COMPUT SOC CONF, P1719, DOI 10.1109/CVPRW.2018.00215
   GROSS T, 1987, LECT NOTES COMPUT SC, V274, P347
   Gupta Suyog, 2020, arXiv
   Han S, 2016, Arxiv, DOI [arXiv:1510.00149, DOI 10.48550/ARXIV.1510.00149]
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   Houlsby N, 2019, PR MACH LEARN RES, V97
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Jaderberg M, 2014, Arxiv, DOI arXiv:1405.3866
   Jia Y., 2014, P 22 ACM INT C MULT, P675
   Jiao XQ, 2020, Arxiv, DOI arXiv:1909.10351
   Jouppi NP, 2020, COMMUN ACM, V63, P67, DOI 10.1145/3360307
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kaplan J, 2020, Arxiv, DOI arXiv:2001.08361
   Kim YD, 2016, Arxiv, DOI [arXiv:1511.06530, 10.48550/arXiv.1511.06530]
   Krizhevsky A., 2009, LEARNING MULTIPLE LA, DOI DOI 10.1145/3065386
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kung H.T., 1980, Systolic arrays for (VLSI), Introduction to VLSI Systems
   KUNG HT, 1982, COMPUTER, V15, P37, DOI 10.1109/MC.1982.1653825
   Lavin A, 2016, PROC CVPR IEEE, P4013, DOI 10.1109/CVPR.2016.435
   Lebedev V., 2015, arXiv
   Mathieu M, 2014, Arxiv, DOI [arXiv:1312.5851, DOI 10.48550/ARXIV.1312.5851]
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   Nikhil R, 2004, Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, P69
   Paszke A, 2019, ADV NEUR IN, V32
   Pfeiffer J, 2020, Arxiv, DOI arXiv:2005.00052
   Quinton P., 1984, 11th Annual International Symposium on Computer Architecture. Conference Proceedings (Cat. No. 84CH2051-1), P208, DOI 10.1145/800015.808184
   Radosavovic Ilija, 2020, P IEEE CVF C COMP VI, P10428
   RAO SK, 1988, P IEEE, V76, P259, DOI 10.1109/5.4402
   Real E., 2017, Large-scale evolution of image classifiers, V70, P2902
   Rigamonti R, 2013, PROC CVPR IEEE, P2754, DOI 10.1109/CVPR.2013.355
   Samajdar A., 2018, ARXIV
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Selvam Surya, 2021, ARXIV
   Sen S, 2019, IEEE T COMPUT, V68, P912, DOI 10.1109/TC.2018.2879434
   Song Siang W., 1994, TEMUCO CIMPA SCH PAR, V235, P236
   Stamoulis D, 2019, Arxiv, DOI arXiv:1904.02877
   Sun S., 2019, arXiv
   Tan MX, 2019, PR MACH LEARN RES, V97
   Tan Mingxing, CVPR 2019
   Touvron H, 2021, PR MACH LEARN RES, V139, P7358
   Wan Chunru, THESIS LOUGHBOROUGH
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Xlinx, 2019, ACC AI DAT
   Xu XW, 2018, NAT ELECTRON, V1, P216, DOI 10.1038/s41928-018-0059-3
NR 61
TC 0
Z9 0
U1 3
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 72
DI 10.1145/3511212
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Li, GH
   Mandal, SK
   Ogras, UY
   Marculescu, R
AF Li, Guihong
   Mandal, Sumit K.
   Ogras, Umit Y.
   Marculescu, Radu
TI FLASH: Fast Neural Architecture Search with Hardware Optimization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Hardware/Software Codesign and System
   Synthesis (CODES plus ISSS)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE Neural networks; network science; hardware optimization; neural
   architecture search; model-architecture co-design; resource-constrained
   devices
AB Neural architecture search (NAS) is a promising technique to design efficient and high-performance deep neural networks (DNNs). As the performance requirements of ML applications grow continuously, the hardware accelerators start playing a central role in DNN design. This trend makes NAS even more complicated and time-consuming for most real applications. This paper proposes FLASH, a very fast NAS methodology that co-optimizes the DNN accuracy and performance on a real hardware platform. As the main theoretical contribution, we first propose the NN-Degree, an analytical metric to quantify the topological characteristics of DNNs with skip connections (e.g., DenseNets, ResNets, Wide-ResNets, and MobileNets). The newly proposed NN-Degree allows us to do training-free NAS within one second and build an accuracy predictor by training as few as 25 samples out of a vast search space with more than 63 billion configurations. Second, by performing inference on the target hardware, we fine-tune and validate our analytical models to estimate the latency, area, and energy consumption of various DNN architectures while executing standard ML datasets. Third, we construct a hierarchical algorithm based on simplicial homology global optimization (SHGO) to optimize the model-architecture co-design process, while considering the area, latency, and energy consumption of the target hardware. We demonstrate that, compared to the state-of-the-art NAS approaches, our proposed hierarchical SHGO-based algorithm enables more than four orders of magnitude speedup (specifically, the execution time of the proposed algorithm is about 0.1 seconds). Finally, our experimental evaluations show that FLASH is easily transferable to different hardware architectures, thus enabling us to do NAS on a Raspberry Pi-3B processor in less than 3 seconds.
C1 [Li, Guihong; Marculescu, Radu] Univ Texas Austin, Austin, TX 78712 USA.
   [Mandal, Sumit K.; Ogras, Umit Y.] Univ Wisconsin, Madison, WI USA.
C3 University of Texas System; University of Texas Austin; University of
   Wisconsin System; University of Wisconsin Madison
RP Li, GH (corresponding author), Univ Texas Austin, Austin, TX 78712 USA.
EM lgh@utexas.edu; skmandal@wisc.edu; uogras@wisc.edu; radum@utexas.edu
RI Mandal, Sumit K/AAV-8618-2020; Ogras, Umit/JQX-1586-2023
OI Mandal, Sumit K/0000-0001-5391-2589; Ogras, Umit/0000-0002-5045-5535
FU US National Science Foundation (NSF) [CNS-2007284]; Semiconductor
   Research Corporation (SRC) [GRC 2939.001, 3012.001]
FX This work was supported in part by the US National Science Foundation
   (NSF) grant CNS-2007284, and in part by Semiconductor Research
   Corporation (SRC) grants GRC 2939.001 and 3012.001. acm.org.
CR Abdelfattah Mohamed S., 2021, INT C LEARN REPR
   [Anonymous], 2016, ARXIV160202830
   [Anonymous], 2016, Residual Networks Behave Like Ensembles of Relatively Shallow Networks
   [Anonymous], 2019, ECMLPKDD
   Baker B., 2017, ICLR
   Barabási AL, 2003, SCI AM, V288, P60, DOI 10.1038/scientificamerican0503-60
   Benmeziane H., 2021, ARXIV PREPRINT ARXIV
   Bhardwaj Kartikeya, 2021, P IEEE CVF C COMP VI
   Brown Tom B., 2020, PROC INT C NEURAL IN
   Cai Han, 2019, INT C LEARN REPR
   Cai Han, 2020, P INT C LEARN REPR
   Chau Thomas, 2020, ARXIV PREPRINT ARXIV
   Chen PY, 2018, IEEE T COMPUT AID D, V37, P3067, DOI 10.1109/TCAD.2018.2789723
   Chen W., 2021, ARXIV210211535, P1
   Chiang WL, 2019, KDD'19: PROCEEDINGS OF THE 25TH ACM SIGKDD INTERNATIONAL CONFERENCCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P257, DOI 10.1145/3292500.3330925
   Dean J., 2015, NIPS DEEP LEARNING R
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dong XT, 2022, IEEE GEOSCI REMOTE S, V19, DOI 10.1109/LGRS.2020.3023706
   Elsken T, 2019, J MACH LEARN RES, V20
   Endres SC, 2018, J GLOBAL OPTIM, V72, P181, DOI 10.1007/s10898-018-0645-y
   GROT B, 2008, 2 WORKSH CHIP MULT M
   Han S., 2015, ARXIV151000149
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Hsu Chi-Hung, 2018, CoRR
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Jiahui Yu, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12352), P702, DOI 10.1007/978-3-030-58571-6_41
   Jiang Weiwen, 2020, IEEE T COMPUT, V2020
   Krishnan Gakul, 2021, 2021 China Semiconductor Technology International Conference (CSTIC), DOI 10.1109/CSTIC52283.2021.9461480
   Krishnan G, 2020, IEEE DES TEST, V37, P79, DOI 10.1109/MDAT.2020.3001559
   Li F, 2013, IEEE IPCCC
   Li Yuhong, 2020, 2020 57 ACMIEEE DESI, P1
   Liu CX, 2018, LECT NOTES COMPUT SC, V11205, P19, DOI 10.1007/978-3-030-01246-5_2
   Liu H., 2018, PROC INT C LEARN REP
   Lukasik Jovita, 2020, ARXIV PREPRINT ARXIV
   Mandal SK, 2020, IEEE J EM SEL TOP C, V10, P362, DOI 10.1109/JETCAS.2020.3015509
   Manning C.D., 1999, FDN STAT NATURAL LAN
   Mao HZ, 2019, SIGCOMM '19 - PROCEEDINGS OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P270, DOI 10.1145/3341302.3342080
   Marculescu D, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3243479
   Mnih V, 2013, ARXIV
   Newman M. E. J., 2006, STRUCTURE DYNAMICS N
   Ning Xuefei, 2020, GENERIC GRAPH BASED
   Peng XC, 2019, MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P471, DOI 10.1145/3357526.3357566
   Pham H, 2018, PR MACH LEARN RES, V80
   Qiao XM, 2018, DES AUT CON, DOI 10.1145/3195970.3195998
   Real E., 2017, Large-scale evolution of image classifiers, V70, P2902
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Wang SQ, 2020, IEEE DES TEST, V37, P50, DOI 10.1109/MDAT.2020.2968258
   Watts DJ, 1998, NATURE, V393, P440, DOI 10.1038/30918
   Wei Wen, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12374), P660, DOI 10.1007/978-3-030-58526-6_39
   Wistuba M., 2019, ARXIV190501392
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Xie S., 2019, ICLR
   Zagoruyko S., 2016, ARXIV160507146, DOI DOI 10.5244/C.30.87
   Zoph B., 2016, INT C LEARN REPR
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
NR 60
TC 6
Z9 6
U1 1
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 63
DI 10.1145/3476994
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600014
DA 2024-07-18
ER

PT J
AU Sun, JH
   Guan, N
   Shi, RX
   Tan, GZ
   Yi, W
AF Sun, Jinghao
   Guan, Nan
   Shi, Rongxiao
   Tan, Guozhen
   Yi, Wang
TI Schedulability Analysis for Timed Automata With Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Timed automata; schedulability test; demand bound function
ID VERIFICATION; SYSTEMS; MODEL
AB Research on modeling and analysis of real-time computing systems has been done in two areas, model checking and real-time scheduling theory. In model checking, an expressive modeling formalism such as timed automata (TA) is used to model complex systems, but the analysis is typically very expensive due to state-space explosion. In real-time scheduling theory, the analysis techniques are highly efficient, but the models are often restrictive. In this paper, we aim to exploit the possibility of applying efficient analysis techniques rooted in real-time scheduling theory to analysis of real-time task systems modeled by timed automata with tasks (TAT). More specifically, we develop efficient techniques to analyze the feasibility of TAT-based task models (i.e., whether all tasks can meet their deadlines on single-processor) using demand bound functions (DBF), a widely used workload abstraction in real-time scheduling theory. Our proposed analysis method has a pseudo-polynomial time complexity if the number of clocks used to model each task is bounded by a constant, which is much lower than the exponential complexity of the traditional model-checking based analysis approach (also assuming the number of clocks is bounded by a constant). We apply dynamic programming techniques to implement the DBF-based analysis framework, and propose state space pruning techniques to accelerate the analysis process. Experimental results show that our DBF-based method can analyze a TAT system with 50 tasks within a few minutes, which significantly outperforms the state-of-the-art TAT-based schedulability analysis tool TIMES.
C1 [Sun, Jinghao; Tan, Guozhen] Dalian Univ Technol, 2 Linggong Rd, Dalian 116024, Liaoning, Peoples R China.
   [Guan, Nan] City Univ Hong Kong, Kowloon, Tat Chee Ave, Hong Kong 999077, Peoples R China.
   [Shi, Rongxiao] Northeastern Univ, 11,Lane 3,Wenhua Rd, Shenyang 110819, Liaoning, Peoples R China.
   [Yi, Wang] Uppsala Univ, S-75236 Uppsala, Sweden.
C3 Dalian University of Technology; City University of Hong Kong;
   Northeastern University - China; Uppsala University
RP Guan, N (corresponding author), City Univ Hong Kong, Kowloon, Tat Chee Ave, Hong Kong 999077, Peoples R China.
EM nanguan@cityu.edu.hk
RI wang, yi/KBB-3614-2024; WU, SHAN/KGM-5484-2024; Zhang, Ge/KGL-7634-2024;
   zhang, jingxing/KCY-4726-2024
OI Guan, Nan/0000-0003-3775-911X
FU National Foundation of Science of China [61972076, U1808206]; Hong Kong
   RGC [GRF 15204917]; European Research Concil CUSTOMER Project [834166];
   European Research Council (ERC) [834166] Funding Source: European
   Research Council (ERC)
FX This work was supported in part by the National Foundation of Science of
   China under Grant 61972076; in part by Hong Kong RGC under Grant no. GRF
   15204917; in part by the National Foundation of Science of China under
   Grant U1808206; in part by European Research Concil CUSTOMER Project
   under Grant 834166.
CR Abdeddaïm Y, 2006, THEOR COMPUT SCI, V354, P272, DOI 10.1016/j.tcs.2005.11.018
   Abdeddaim Y., 2003, Proceedings International Parallel and Distributed Processing Symposium, DOI 10.1109/IPDPS.2003.1213431
   Abdeddaïm Y, 2003, LECT NOTES COMPUT SC, V2619, P240
   Abdeddaïm Y, 2001, LECT NOTES COMPUT SC, V2102, P478
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Amnell T., 2002, Tools and Algorithms for the Construction and Analysis of Systems. 8th International Conference, TACAS 2002. Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2002. Proceedings (Lecture Notes in Computer Science Vol.2280), P460
   [Anonymous], 2016, FORMAL METHODS TIMIN
   [Anonymous], 1993, Kluwer, DOI DOI 10.1007/978-1-4615-3190-63
   [Anonymous], 2003, GEN FRAMEWORK ANALYS
   Baruah S, 1999, REAL-TIME SYST, V17, P5, DOI 10.1023/A:1008030427220
   Baruah S, 2010, REAL TIM SYST SYMP P, P173, DOI 10.1109/RTSS.2010.19
   Baruah SK, 2003, REAL-TIME SYST, V24, P93, DOI 10.1023/A:1021711220939
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   Bozga M, 1998, LECT NOTES COMPUT SC, V1427, P546, DOI 10.1007/BFb0028779
   BURCH JR, 1992, INFORM COMPUT, V98, P142, DOI 10.1016/0890-5401(92)90017-A
   Chakraborty Samarjit, 2005, RTSS
   Clarke. E. M., 1982, LOGICS OF PROGRAMS, P52, DOI [10 . 1007 / BFb0025774, DOI 10.1007/BFB0025774]
   Clarke Edmund M., 1999, STATE SPACE REDUCTIO
   Clarke EdmundM., 2000, Proceedings of the International Conference on Computer Aided Veri cation (CAV), P154, DOI 10.1007/1072216715
   CLARKE EM, 1986, ACM T PROGR LANG SYS, V8, P244, DOI 10.1145/5397.5399
   Clarke EM, 1998, LECT NOTES COMPUT SC, V1427, P147, DOI 10.1007/BFb0028741
   Fersman E, 2007, INFORM COMPUT, V205, P1149, DOI 10.1016/j.ic.2007.01.009
   Fersman Elena, TACAS
   Hamann A, 2004, REAL TIM SYST SYMP P, P469, DOI 10.1109/REAL.2004.17
   HART PE, 1968, IEEE T SYST SCI CYB, VSSC4, P100, DOI 10.1109/TSSC.1968.300136
   Krcal Pavel, 2007, NWPT07
   Lampka Kai, 2010, ANALYTIC REAL TIME A
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   Larsen KG, 1997, REAL TIM SYST SYMP P, P14, DOI 10.1109/REAL.1997.641265
   Linh T. X., 2008, RTSS
   Linh T. X, 2009, RTSS
   Linh T. X., 2007, RTSS
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Maxiaguine Alexander, CODES ISSS
   Minemura K, 2018, 2018 3RD ASIA-PACIFIC CONFERENCE ON INTELLIGENT ROBOT SYSTEMS (ACIRS 2018), P28, DOI 10.1109/ACIRS.2018.8467245
   Mok AK, 1997, IEEE T SOFTWARE ENG, V23, P635, DOI 10.1109/32.637146
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   SIFAKIS J, 1982, THEOR COMPUT SCI, V18, P227, DOI 10.1016/0304-3975(82)90067-6
   Stigge M, 2015, REAL-TIME SYST, V51, P602, DOI 10.1007/s11241-015-9234-z
   Stigge M, 2011, IEEE REAL TIME, P71, DOI 10.1109/RTAS.2011.15
   Zhou Y, 2018, PROC CVPR IEEE, P4490, DOI 10.1109/CVPR.2018.00472
NR 41
TC 2
Z9 2
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 89
DI 10.1145/3477020
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600040
DA 2024-07-18
ER

PT J
AU Schulz-Rosengarten, A
   Smyth, S
   Mendler, M
AF Schulz-Rosengarten, Alexander
   Smyth, Steven
   Mendler, Michael
TI Toward Object-oriented Modeling in SCCharts
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Synchronous languages; object orientation; inheritance; determinacy;
   state machine modeling
AB Object orientation is a powerful and widely used paradigm for abstraction and structuring in programming. Many languages are designed with this principle or support different degrees of object orientation. In synchronous languages, originally developed to design embedded reactive systems, there are only few object-oriented influences. However, especially in combination with a statechart notation, the modeling process can be improved by facilitating object orientation as we argue here. At the same time the graphical representation can be used to illustrate the object-oriented design of a system.
   Synchronous statechart dialects, such as the SCCharts language, provide deterministic concurrency for specifying safety-critical systems. Using SCCharts as an example, we illustrate how an object-oriented modeling approach that supports inheritance can be introduced. We further present how external, i.e., host language, objects can be included in the SCCharts language. Specifically, we discuss how the recently developed concepts of scheduling directives and scheduling policies can be used to ensure the determinism of objects while retaining encapsulation.
C1 [Schulz-Rosengarten, Alexander; Smyth, Steven] Univ Kiel, Dept Comp Sci, Olshausenstr 40, D-24098 Kiel, Germany.
   [Mendler, Michael] Bamberg Univ, Fac Informat Syst & Appl Comp Sci, Weberei 5, D-96047 Bamberg, Germany.
C3 University of Kiel; Otto Friedrich University Bamberg
RP Schulz-Rosengarten, A (corresponding author), Univ Kiel, Dept Comp Sci, Olshausenstr 40, D-24098 Kiel, Germany.
EM als@informatik.uni-kiel.de; ssm@informatik.uni-kiel.de;
   michael.mendler@uni-bamberg.de
CR Abrial Jean-Raymond, 1996, STEAM BOILER CONTROL, P500, DOI [10.1007/BFb0027252, DOI 10.1007/BFB0027252]
   AdaCore, 2016, HIGH INT OBJ OR PROG
   Aguado Joaquin, 2018, Programming Languages and Systems. 27th European Symposium on Programming, ESOP 2018, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2018. Proceedings: LNCS 10801, P86, DOI 10.1007/978-3-319-89884-1_4
   Aldrich Jonathan., 2013, Proceedings of the 2013 ACM International Symposium on New Ideas, New Paradigms, and Reflections on Programming Software, Onward! '13, P101, DOI DOI 10.1145/2509578.2514738
   Andre C., 1997, RAIRO-APII-JESA Journal Europeen des Systemes Automatises, V31, P417
   [Anonymous], 2004, ELECTRON NOTES THEOR
   Benveniste A, 2012, IEEE DECIS CONTR P, P7252, DOI 10.1109/CDC.2012.6426437
   Benveniste Albert, 2018, CONTRACTS SYSTEM DES
   Berry G, 2000, FOUNDAT COMPUT, P425
   Berry G., 1999, The esterel v5 language primer - version 5.21
   Biernacki D, 2008, ACM SIGPLAN NOTICES, V43, P121, DOI 10.1145/1379023.1375674
   Boussinot F, 1996, ANN TELECOMMUN, V51, P459
   Budde R, 2006, ELECTRON NOTES THEOR, V153, P99, DOI 10.1016/j.entcs.2006.02.026
   Bussow R., 1996, Formal Methods for Industrial Applications. Specifying and Programming the Steam Boiler Control, P109, DOI 10.1007/BFb0027233
   Caspi P, 2009, LCTES'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P11
   Colaco Jean-Louis, 2017, 2017 INT S THEOR ASP, DOI [10.1109/tase.2017.8285623, DOI 10.1109/TASE.2017.8285623, 10.1109/TASE.2017.8285623]
   COLEMAN D, 1992, IEEE T SOFTWARE ENG, V18, P9, DOI 10.1109/32.120312
   Gretz F, 2020, INT FORUM DES LANG, DOI 10.1109/fdl50818.2020.9232942
   Gretz Friedrich, 2018, 2018 Forum on Specification & Design Languages (FDL), P5, DOI 10.1109/FDL.2018.8524036
   Hainque O, 1999, LECT NOTES COMPUT SC, V1709, P1836
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Harel D, 1996, PROC INT CONF SOFTW, P246, DOI 10.1109/ICSE.1996.493420
   Harel David, 2004, RHAPSODY SEMANTICS S, P325
   Lee EA, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.180
   Lohstroh M, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3323469
   Motika C, 2014, LECT NOTES COMPUT SC, V8802, P461, DOI 10.1007/978-3-662-45234-9_32
   Mouelhi S, 2017, IEEE INT C ENG COMP, P40, DOI 10.1109/ICECCS.2017.32
   Pinisetty S, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126500
   Pouzet M, 2010, DES AUTOM EMBED SYST, V14, P165, DOI 10.1007/s10617-010-9053-3
   Rathlev Karsten, 2015, P 13 ACM IEEE INT C
   Schneider C, 2013, S VIS LANG HUM CEN C, P75, DOI 10.1109/VLHCC.2013.6645246
   Schulz-Rosengarten A., 2019, PROCEEDINGS OF THE 2019 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL)
   Selic Bran, 1996, IFAC P, V29, P1, DOI DOI 10.1016/S1474-6670(17)46346-4
   Smyth Steven, 2018, Leveraging Applications of Formal Methods, Verification and Validation. Modeling. 8th International Symposium, ISoLA 2018. Proceedings: Lecture Notes in Computer Science (LNCS 11244), P246, DOI 10.1007/978-3-030-03418-4_15
   Smyth S., 2019, PROC DESIGN AUTOMATI
   Smyth Steven, 2018, P 8 INT S LEV APPL F, V78
   Smyth Steven, 2019, 1904 CHRIST ALBR U K
   Syriani E, 2019, SCI COMPUT PROGRAM, V170, P45, DOI 10.1016/j.scico.2018.10.005
   von Hanxleden R, 2014, ACM SIGPLAN NOTICES, V49, P372, DOI [10.1145/2666356.2594310, 10.1145/2594291.2594310]
   Wegner P., 1987, SIGPLAN Notices, V22, P168, DOI 10.1145/38807.38823
NR 40
TC 0
Z9 0
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2021
VL 20
IS 4
AR 37
DI 10.1145/3453482
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SR5YW
UT WOS:000661120400011
DA 2024-07-18
ER

PT J
AU Li, XY
   Zhang, L
   Shen, XP
AF Li, Xinyi
   Zhang, Lei
   Shen, Xipeng
TI DIAC An Inter-app Conflicts Detector for Open IoT Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE IoT; compiler; conflicts detection
ID RACE DETECTION
AB This article tackles the problem of detecting and solving potential conflicts among independently developed apps that are to be installed into an open Internet-of-Things (IoT) environment. It provides a new set of definitions and categorizations of the conflicts to more precisely characterize the nature of the problem, and it proposes a representation named "IA Graphs" for formally representing IoT controls and inter-app interplays. Based on the definitions and representation, it then describes an efficient conflict detection algorithm. Combining conflict categories, seriousness indicator, and conflict frequency, an innovative solution policy for solving various detected conflicts is developed, which also takes into account user preference and interest by providing interactive process. It implements a compiler and runtime software system that integrates all the proposed techniques together into a comprehensive solution. Experiments on SmartThings apps validate its significantly better detection efficacy over prior methods and effectiveness of conflict solution with user preference.
C1 [Li, Xinyi] Changan Univ, Xian, Peoples R China.
   [Zhang, Lei; Shen, Xipeng] North Carolina State Univ, Raleigh, NC USA.
C3 Chang'an University; North Carolina State University
RP Li, XY (corresponding author), Changan Univ, Xian, Peoples R China.
EM xinyili@outlook.com; lzhang45@ncsu.edu; xshen5@ncsu.edu
RI Li, xinyi/HJG-4670-2022; li, xin/HHS-9461-2022; li, xinyi/GWZ-8941-2022
OI Shen, Xipeng/0000-0003-3599-8010
FU National Science Foundation (NSF) [CCF-1525609, CNS-1717425,
   CCF-1703487]; Fundamental Research Funds for the Central Universities
   [300102249105]; Natural Science Basic Research Plan in Shaanxi Province
   of China [2019JQ-580]; Key Research and Development Program of Shaanxi
   Province of China [2020GY-048]
FX This material is based upon work supported by the National Science
   Foundation (NSF) under Grants No. CCF-1525609, No. CNS-1717425, No.
   CCF-1703487, the Fundamental Research Funds for the Central Universities
   under Grant No. 300102249105, the Natural Science Basic Research Plan in
   Shaanxi Province of China under Grant No. 2019JQ-580, and the Key
   Research and Development Program of Shaanxi Province of China under
   Grant No. 2020GY-048. Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect the views of NSF, Ministry of Education of
   China, Natural Science Basic Research Plan in Shaanxi Province of China
   and Key Research and Development Program of Shaanxi Province of China.
CR [Anonymous], 2015, INT THINGS GLOB STAN
   [Anonymous], 2017, P NETW DISTR SYST SE
   Aviram A, 2012, COMMUN ACM, V55, P111, DOI 10.1145/2160718.2160742
   Berry G., 2000, ESTEREL V5 LANGUAGE
   Bielik P, 2015, ACM SIGPLAN NOTICES, V50, P332, DOI [10.1145/2814270.2814303, 10.1145/2858965.2814303]
   Boutin E, 2014, 11 USENIX S OP SYST, P285
   Cardozo N., 2013, P INT S THEOR ASP SO
   Chi Haotian, 2018, ARXIV E PRINTS
   Croft Jason., 2015, USENIX ATC 15, P165
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Dixon C., 2012, P USENIX S NETW SYST
   Gartner Inc, 2017, WORLDS LEAD INF TECH
   González-Férez P, 2014, IEEE S MASS STOR SYS
   Groovy, 2017, GROOV PROGR LANG
   Hsiao C. H., 2014, P INT C PROGR LANG D
   Kasi BK, 2013, PROCEEDINGS OF THE 35TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2013), P732, DOI 10.1109/ICSE.2013.6606619
   Khurshid Ahmed., 2012, P ACM SIGCOMM HOTSDN, P15
   Li Xinyi, 2019, P 20 ACM SIGPLAN SIG, DOI [10.1145/3316482.3326350, DOI 10.1145/3316482.3326350]
   Liang CJM, 2016, BUILDSYS'16: PROCEEDINGS OF THE 3RD ACM CONFERENCE ON SYSTEMS FOR ENERGY-EFFCIENT BUILT ENVIRONMENTS, P133, DOI 10.1145/2993422.2993426
   Liang CJM, 2015, IPSN'15: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P298, DOI 10.1145/2737095.2737115
   Maiya P, 2014, ACM SIGPLAN NOTICES, V49, P316, DOI [10.1145/2666356.2594311, 10.1145/2594291.2594311]
   Munir S, 2014, ACM IEEE INT CONF CY, P127, DOI 10.1109/ICCPS.2014.6843717
   Reisig W, 1985, PETRI NETS INTRO, DOI [10.5555/3405, DOI 10.5555/3405]
   SmartApp, 2017, SMARTAPP REPOSITORY
   Tian Y, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P361
   VisionMobile, 2017, LEAD AN FIRM DEV EC
   Z3, 2017, Z3 THEOR PROV MICR R
NR 27
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 6
SI SI
AR 46
DI 10.1145/3391895
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA4IA
UT WOS:000595600300006
DA 2024-07-18
ER

PT J
AU Cedersjö, G
   Janneck, JW
AF Cedersjo, Gustav
   Janneck, Jorn W.
TI Tycho: A Framework for Compiling Stream Programs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Compiler; stream program; dataflow with firing; Kahn process networks
AB Many application areas for embedded systems, such as DSP, media coding, and image processing, are based on stream processing. Stream programs in these areas are often naturally described as graphs, where nodes are computational kernels that send data over the edges. This structure also exhibits large amounts of concurrency, because the kernels can execute independently as long as there are data to process on the edges. The explicit data dependencies also help making efficient sequential implementations of such programs, allowing programs to be more portable between platforms with various degrees of parallelism.
   The kernels can be expressed in many different ways; for example, as imperative programs with read and write statements for the communication or as a set of actions that can be performed and conditions for when these actions can be executed. Traditionally, there has been a tension between how the kernels are expressed and how efficiently they can be implemented. There are very efficient implementation techniques for stream programs with restricted expressiveness, such as synchronous dataflow.
   In this article, we present a framework for building stream program compilers that we call Tycho. At the core of this framework is a common kernel representation, based on a machine model for stream program kernels called actor machine, on which transformations and optimizations are performed. Both imperative and action-based kernels are translated to this common representation, making the same optimizations applicable to different kinds of kernels, and even across source language boundaries. An actor machine is described by the steps of execution that a kernel can take, and the conditions for taking them, together with a controller that decides how the conditions are tested and the steps are taken.
   We outline how kernels of an imperative process language and an action-based language are decomposed and translated to the common kernel representation, and we describe a simple backend that generates sequential C code from this representation. We present optimization heuristics of the decision process in the controller that we evaluate using a few dozen kernels from a video decoder with various degrees of complexity. We also present kernel fusion, by merging the controllers of actor machines, as a way of scheduling kernels on the same processor, which we compare to prior art.
C1 [Cedersjo, Gustav; Janneck, Jorn W.] Lund Univ, Dept Comp Sci, Box 118, S-22100 Lund, Sweden.
C3 Lund University
RP Cedersjö, G (corresponding author), Lund Univ, Dept Comp Sci, Box 118, S-22100 Lund, Sweden.
EM gustav@csl.th.se; jwj@cs.lth.se
CR [Anonymous], 2013, P 21 ACM INT C MULT, DOI DOI 10.1145/2502081.2502231
   [Anonymous], 2009, 2300142009 ISOIEC
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], P INT S COD GEN OPT
   Baudinet Marianne., 1985, Tree Pattern Matching for ML
   Bezati E, 2013, INT SYMP IMAGE SIG, P750
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Boutellier J, 2015, IEEE T SIGNAL PROCES, V63, P2496, DOI 10.1109/TSP.2015.2411229
   Buck J. T., 1993, ICASSP-93. 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing (Cat. No.92CH3252-4), P429, DOI 10.1109/ICASSP.1993.319147
   Cedersjo G., 2014, P 17 INT WORKSHOP SO, P31, DOI [10.1145/2609248.2609260, DOI 10.1145/2609248.2609260]
   Cedersjö G, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P21, DOI 10.1109/SAMOS.2016.7818327
   Cedersjö G, 2014, CONF REC ASILOMAR C, P1435, DOI 10.1109/ACSSC.2014.7094699
   Cedersjö G, 2013, CONF REC ASILOMAR C, P1801, DOI 10.1109/ACSSC.2013.6810612
   Cedersjö G, 2012, CONF REC ASILOMAR C, P1465, DOI 10.1109/ACSSC.2012.6489270
   Dennis J. B., 1974, Programming Symposium, P362
   Edwards SA, 2003, ACM T DES AUTOMAT EL, V8, P141, DOI 10.1145/762488.762489
   Eker Johan., 2003, CAL Language Report: Specification of the CAL Actor Language
   Falk J, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880054
   Falk Joachim, 2006, P FOR SPEC DES LANG, V6
   Gebrewahid E, 2014, 2014 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2014), P321, DOI 10.1109/EUC.2014.55
   Gu RR, 2011, J SIGNAL PROCESS SYS, V63, P129, DOI 10.1007/s11265-009-0445-1
   Gupta Rajiv., 2002, COMPILER DESIGN HDB
   Hsu CJ, 2004, LECT NOTES COMPUT SC, V3133, P423
   Huynh HP, 2012, ACM SIGPLAN NOTICES, V47, P1, DOI 10.1145/2370036.2145818
   Janneck JW, 2011, CONF REC ASILOMAR C, P756, DOI 10.1109/ACSSC.2011.6190107
   Kienhuis B, 2003, J VLSI SIG PROC SYST, V34, P291, DOI 10.1023/A:1023256604475
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lee Edward A., 1997, DENOTATIONAL SEMANTI
   Plishker W, 2009, DES AUT TEST EUROPE, P111
   Skeppstedt Jonas, 2016, ASIM POWER ARCHITECT
   Soule R., 2013, P 7 ACM INT C DISTR, P159
   Strehl K, 2001, IEEE T VLSI SYST, V9, P524, DOI 10.1109/92.931229
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
   Thies W., 2005, PPOPP 05, P224
   Wipliez M, 2011, J SIGNAL PROCESS SYS, V63, P203, DOI 10.1007/s11265-009-0390-z
NR 36
TC 5
Z9 5
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2020
VL 18
IS 6
AR 120
DI 10.1145/3362692
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ8DE
UT WOS:000512285500009
DA 2024-07-18
ER

PT J
AU Duggirala, PS
   Bak, S
AF Duggirala, Parasara Sridhar
   Bak, Stanley
TI Aggregation Strategies in Reachable Set Computation of Hybrid Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Hybrid systems; reachable set; linear differential equations;
   aggregations for reachable set; adaptive deaggregation
ID AIR-TRAFFIC MANAGEMENT; CONFLICT-RESOLUTION; VERIFICATION
AB Computing the set of reachable states is a widely used technique for proving that a hybrid system satisfies its safety specification. Flow-pipe construction methods interleave phases of computing continuous successors and phases of computing discrete successors. Directly doing this leads to a combinatorial explosion problem, though, as with each discrete successor there may be an interval of time where the transition can occur, so that the number of paths becomes exponential in the number of discrete transitions. For this reason, most reachable set computation tools implement some form of set aggregation for discrete transitions, such as, performing a template-based overapproximation or convex hull aggregation. These aggregation methods, however, in theory can lead to unbounded error, and in practice are often the root cause of why a safety specification cannot be proven.
   This paper proposes techniques for improving the accuracy of the aggregation operations performed for reachable set computation. First, we present two aggregation strategies over generalized stars, namely convex hull aggregation and template based aggregation. Second, we perform adaptive deaggregation using a data structure called Aggregated Directed Acyclic Graph (AGGDAG). Our deaggregation strategy is driven by counterexamples and hence has soundness and relative completeness guarantees. We demonstrate the computational benefits of our approach through two case studies involving satellite rendezvous and gearbox meshing.
C1 [Duggirala, Parasara Sridhar] Univ North Carolina Chapel Hill, Chapel Hill, NC 27515 USA.
   [Bak, Stanley] Safe Sky Analyt LLC, Manlius, NY USA.
C3 University of North Carolina; University of North Carolina Chapel Hill;
   University of North Carolina School of Medicine
RP Duggirala, PS (corresponding author), Univ North Carolina Chapel Hill, Chapel Hill, NC 27515 USA.
EM psd@cs.unc.edu; stanleybak@gmail.com
FU National Science Foundation (NSF) [CNS 1739936, 1935724]; Air Force
   Research Laboratory, USAF [FA8650-18-3-9325, FA8650-15-D-2516]; Direct
   For Computer & Info Scie & Enginr; Division Of Computer and Network
   Systems [1935724] Funding Source: National Science Foundation
FX The work done in this paper is based upon work supported by the National
   Science Foundation (NSF) under grant numbers CNS 1739936, 1935724. Any
   opinions, findings, and conclusions or recommendations expressed in this
   publication are those of the authors and do not necessarily reflect the
   views of NSF. Effort sponsored in whole or in part by the Air Force
   Research Laboratory, USAF, under Memorandum of Understanding/Partnership
   Intermediary Agreement No. FA8650-18-3-9325 and prime contract
   FA8650-15-D-2516. The U.S. Government is authorized to reproduce and
   distribute reprints for Government purposes notwithstanding any
   copyright notation thereon. The views and conclusions contained herein
   are those of the authors and should not be interpreted as necessarily
   representing the official policies or endorsements, either expressed or
   implied, of the Air Force Research Laboratory.
CR Althoff M., 2018, ARCH18, P23
   Althoff M., 2019, ARCH19, P14
   Bak S., 2015, 18 INT C HYBR SYST C
   Bak Stanley, 2017, P 20 INT C HYBR SYST
   Bak Stanley, 2017, INT C TOOLS ALG CONS
   Bak Stanley, 2016, ARCH 16
   Bogomolov S, 2017, LECT NOTES COMPUT SC, V10205, P589, DOI 10.1007/978-3-662-54577-5_34
   Chan Nicole, 2017, ARCH17
   Chen Hongxu, 2014, ARCH CPSWEEK, P9
   CLOHESSY WH, 1960, J AEROSP SCI, V27, P653, DOI 10.2514/8.8704
   Croomes S., 2006, OVERVIEW DART MISHAP, P1
   Duggirala PS, 2016, LECT NOTES COMPUT SC, V9779, P477, DOI 10.1007/978-3-319-41528-4_26
   Duggirala PS, 2014, LECT NOTES COMPUT SC, V8442, P215, DOI 10.1007/978-3-319-06410-9_16
   Frehse G, 2005, LECT NOTES COMPUT SC, V3414, P258
   Frehse G., 2013, HSCC, P203, DOI DOI 10.1145/2461328.2461361
   Frehse Goran, 2011, INT C COMP AID VER
   Girard A, 2006, LECT NOTES COMPUT SC, V3927, P257
   Hagemann W, 2014, LECT NOTES COMPUT SC, V8559, P407, DOI 10.1007/978-3-319-08867-9_27
   Jeannin J.-B., 2015, TACAS, P21
   Jewison C, 2016, IEEE DECIS CONTR P, P3300, DOI 10.1109/CDC.2016.7798765
   Johnson Taylor T., 2012, FM 2012: Formal Methods. Proceedings of the 18th International Symposium, P252, DOI 10.1007/978-3-642-32759-9_22
   Kvasnica M, 2004, LECT NOTES COMPUT SC, V2993, P448
   Munoz C., 2013, AIAA GUID NAV CONTR, P4622
   Pallottino L, 2002, IEEE T INTELL TRANSP, V3, P3, DOI 10.1109/6979.994791
   Prabhakar P, 2009, REAL TIM SYST SYMP P, P181, DOI 10.1109/RTSS.2009.28
   Schupp S, 2018, LECT NOTES COMPUT SC, V10806, P287, DOI 10.1007/978-3-319-89963-3_17
   Tomlin C, 1998, IEEE T AUTOMAT CONTR, V43, P509, DOI 10.1109/9.664154
   Zhao Y, 2014, SCI COMPUT PROGRAM, V96, P337, DOI 10.1016/j.scico.2014.04.002
NR 28
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 99
DI 10.1145/3358214
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700055
DA 2024-07-18
ER

PT J
AU Yim, KS
   Malchev, I
   Hsieh, A
   Burke, D
AF Yim, Keun Soo
   Malchev, Iliyan
   Hsieh, Andrew
   Burke, Dave
TI Treble: Fast Software Updates by Creating an Equilibrium in an Active
   Software Ecosystem of Globally Distributed Stakeholders
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Open source ecosystem; software architecture; software update
ID ARM
AB This paper presents our experience with Treble, a two-year initiative to build the modular base in Android, a Java-based mobile platform running on the Linux kernel. Our Treble architecture splits the hardware independent core framework written in Java from the hardware dependent vendor implementations (e.g., user space device drivers, vendor native libraries, and kernel written in C/C++). Cross-layer communications between them are done via versioned, stable inter-process communication interfaces whose backward compatibility is tested by using two API compliance suites. Based on this architecture, we repackage the key Android software components that suffered from crucial post-launch security bugs as separate images. That not only enables separate ownerships but also independent updates of each image by interested ecosystem entities. We discuss our experience of delivering Treble architectural changes to silicon vendors and device makers using a yearly release model. Our experiments and industry rollouts support our hypothesis that giving more freedom to all ecosystem entities and creating an equilibrium are a transformation necessary to further scale the world largest open source ecosystem with over two billion active devices.
C1 [Yim, Keun Soo; Malchev, Iliyan; Hsieh, Andrew; Burke, Dave] Google, 1600 Amphitheatre Pkwy, Mountain View, CA 94043 USA.
C3 Google Incorporated
RP Yim, KS (corresponding author), Google, 1600 Amphitheatre Pkwy, Mountain View, CA 94043 USA.
EM yim@android.com; malchev@google.com; andrewhsieh@google.com;
   daveburke@google.com
RI Yim, Keun Soo/AAR-6287-2020
OI Yim, Keun Soo/0000-0003-1886-1936
CR Acar Y, 2016, P IEEE S SECUR PRIV, P433, DOI 10.1109/SP.2016.33
   Android Central, 2018, WHATS NEW ANDR P GOO
   Andrus J, 2014, ACM SIGPLAN NOTICES, V49, P367, DOI 10.1145/2541940.2541972
   Andrus J, 2011, SOSP 11: PROCEEDINGS OF THE TWENTY-THIRD ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P173
   [Anonymous], 2013, ACM INT C PROCEEDING
   AOSP (Android Open Source Project), AUD LOOPB DONGL
   AOSP (Android Open Source Project), 2018, ANDR P BET DEV
   AOSP (Android Open Source Project), ANDR COMP TEST SUIT
   AOSP (Android Open Source Project), 2019, ANDR Q BET DEV
   Arnold J, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P187
   Baumann A, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK: 2005 UNENIX ANNUAL TECHNICAL CONFERENCE, P279
   Burke D., 2017, INTRO ANDROID V8 0 O
   Calciati P, 2018, IEEE WORK CONF MIN S, P142, DOI 10.1145/3196398.3196449
   Chen WZ, 2015, IEEE T COMPUT, V64, P2741, DOI 10.1109/TC.2015.2389791
   Dall C, 2014, ACM SIGPLAN NOTICES, V49, P333, DOI 10.1145/2541940.2541946
   Derr E, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P2187, DOI 10.1145/3133956.3134059
   Elphinstone K, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133, DOI 10.1145/2517349.2522720
   Hackborn D. K., 2014, MODERN OPERATING SYS, P815
   Hwang JY, 2008, CONSUM COMM NETWORK, P257, DOI 10.1109/ccnc08.2007.64
   Li L, 2018, DEVICE CIRC SYST, P15
   Mahmoudi M, 2018, IEEE WORK CONF MIN S, P220, DOI 10.1145/3196398.3196434
   McDonnell T, 2013, PROC IEEE INT CONF S, P70, DOI 10.1109/ICSM.2013.18
   Mens T, 2002, IEEE T SOFTWARE ENG, V28, P449, DOI 10.1109/TSE.2002.1000449
   Wu L., 2013, PROC 20 SIGSAC C COM, P623, DOI DOI 10.1145/2508859.2516728
   Zhou XY, 2014, P IEEE S SECUR PRIV, P409, DOI 10.1109/SP.2014.33
NR 25
TC 2
Z9 3
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 104
DI 10.1145/3358237
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700060
DA 2024-07-18
ER

PT J
AU Desirena-López, G
   Ramírez-Treviño, A
   Briz, JL
   Vázquez, CR
   Gómez-Gutiérrez, D
AF Desirena-Lopez, G.
   Ramirez-Trevino, A.
   Briz, J. L.
   Vazquez, C. R.
   Gomez-Gutierrez, D.
TI Thermal-aware Real-time Scheduling Using Timed Continuous Petri Nets
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-time systems; thermal-aware scheduling; multiprocessor; modeling;
   feedback control; timed continuous petri nets
ID PERFORMANCE
AB We present a thermal-aware, hard real-time (HRT) global scheduler for a multiprocessor system designed upon three novel techinques. First, we present a modeling methodology based on Timed Continuous Petri nets (TCPN) that yields a complete state variable model, including job arrivals, CPU usage, power, and thermal behavior. The model is accurate and avoids the calibration stage of RC thermal models. Second, based on this model, a linear programming problem (LPP) determines the existence of a feasible HRT thermal-aware schedule. Last, a sliding-mode controller and an online discretization algorithm implement the global HRT scheduler, which is capable of managing thermal constraints, context switching, migrations, and disturbances.
C1 [Desirena-Lopez, G.; Ramirez-Trevino, A.] CINVESTAV, IPN Unidad Guadalajara, Av Bosque 1145, Zapopan 45019, Jalisco, Mexico.
   [Briz, J. L.] Univ Zaragoza, Dept Informat & Ing Sistemas IA3, Maria de Luna 1, Zaragoza 50018, Spain.
   [Vazquez, C. R.; Gomez-Gutierrez, D.] Tecnol Monterrey, Escuela Ingn & Ciencias, Guadalajara, Jalisco, Mexico.
   [Vazquez, C. R.; Gomez-Gutierrez, D.] Tecnol Monterrey Campus Guadalajara, Av Ramon Corona 2514, Zapopan 45201, Jalisco, Mexico.
C3 CINVESTAV - Centro de Investigacion y de Estudios Avanzados del
   Instituto Politecnico Nacional; University of Zaragoza; Tecnologico de
   Monterrey; Tecnologico de Monterrey
RP Desirena-López, G (corresponding author), CINVESTAV, IPN Unidad Guadalajara, Av Bosque 1145, Zapopan 45019, Jalisco, Mexico.
EM gdesirena@gdl.cinvestav.mx; art@gdl.cinvestav.mx; briz@unizar.es;
   cr.vazquez@itesm.mx; david.gomez.g@itesm.mx
RI Vazquez, Carlos Renato/L-6402-2019; Briz Velasco, Jose Luis/M-1437-2014
OI Vazquez, Carlos Renato/0000-0003-4191-4143; Briz Velasco, Jose
   Luis/0000-0001-5940-9837; Ramirez-Trevino, Antonio/0000-0003-3028-3446
FU Ministerio de Ciencia, Innovacion y Universidades; European ERDF
   [TIN2016-76635-C2-1-R]; Aragon Government [T58_17R]; ERDF 2014-2020
   "Construyendo Europa desde Aragon"
FX This work has been supported by the Ministerio de Ciencia, Innovacion y
   Universidades and the European ERDF under Grant TIN2016-76635-C2-1-R
   (AEI/ERDF, EU), and by the Aragon Government (T58_17R research group)
   and ERDF 2014-2020 "Construyendo Europa desde Aragon".
CR Ahmed R, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2883612
   Anderson JH, 2001, EUROMICRO, P76, DOI 10.1109/EMRTS.2001.934004
   [Anonymous], 2019, THERMAL AWARE HRT SC
   [Anonymous], INT C REAL TIM NETW
   [Anonymous], 1996, NONLINEAR SYSTEM
   [Anonymous], IEEE C CONTR APPL PA
   ASHRAE, 2012, ASHRAE DAT SER
   Baruah S, 2015, EMBED SYST, P1, DOI 10.1007/978-3-319-08696-5
   Baruah S. K., 1995, Proceedings 9th International Parallel Processing Symposium (Cat. No.95TH8052), P280, DOI 10.1109/IPPS.1995.395946
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Berhe Mulugeta K., 2007, ASME 2007 INTERPACK
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Casini Daniel, 2017, 29 EUROMICRO C REALT, V76
   Chandra A, 2001, SEVENTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P3
   CHANTEM T, 2011, IEEE T VERY LARGE SC, V19, P10
   David R., 2005, Discrete, continuous, and hybrid Petri nets, V1
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Desirena-López G, 2016, INT WORKS DISCRETE, P278, DOI 10.1109/WODES.2016.7497860
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   Fu X, 2010, I C DEPEND SYS NETWO, P111, DOI 10.1109/DSN.2010.5544949
   Fu Y, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P113
   Kong Joonho, 2014, COMPUT SURV, V44
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu YP, 2007, DES AUT TEST EUROPE, P1526
   Murali S, 2008, DES AUT TEST EUROPE, P108
   Nelissen G, 2011, IEEE INT CONF EMBED, P15, DOI 10.1109/RTCSA.2011.57
   Vázquez CR, 2014, INT J CONTROL, V87, P537, DOI 10.1080/00207179.2013.846480
   Shi ZW, 2010, IEEE INT SYMP CIRC S, P165, DOI 10.1109/ISCAS.2010.5538017
   Silva M, 2011, DISCRETE EVENT DYN S, V21, P427, DOI 10.1007/s10626-011-0116-9
   Skadron K, 2010, PROCESSOR AND SYSTEM-ON-CHIP SIMULATION, P243, DOI 10.1007/978-1-4419-6175-4_15
   Utkin V, 2009, AUTOM CONTROL ENG SE, V34, P1
   Zanini F, 2009, ASIA S PACIF DES AUT, P37, DOI 10.1109/ASPDAC.2009.4796438
   Zhu D, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P142, DOI 10.1109/REAL.2003.1253262
NR 33
TC 5
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2019
VL 18
IS 4
AR 36
DI 10.1145/3322643
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PY
UT WOS:000496744100008
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Wang, G
   Zang, CQ
   Ju, L
   Zhao, MY
   Cai, XJ
   Jia, ZP
AF Wang, Guan
   Zang, Chuanqi
   Ju, Lei
   Zhao, Mengying
   Cai, Xiaojun
   Jia, Zhiping
TI Shared Last-Level Cache Management and Memory Scheduling for GPGPUs with
   Hybrid Main Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE NVM; GPGPU; hybrid memory; cache management; cache bypassing; memory
   scheduling
ID HIGH-PERFORMANCE; ALLOCATION; PCM
AB Memory intensive workloads become increasingly popular on general purpose graphics processing units (GPGPUs), and impose great challenges on the GPGPU memory subsystem design. On the other hand, with the recent development of non-volatile memory (NVM) technologies, hybridmemory combining both DRAM and NVM achieves high performance, low power, and high density simultaneously, which provides a promising main memory design for GPGPUs. In this article, we explore the shared last-level cache management for GPGPUs with consideration of the underlying hybrid main memory. To improve the overall memory subsystem performance, we exploit the characteristics of both the asymmetric read/write latency of the hybrid main memory architecture, as well as the memory coalescing feature of GPGPUs. In particular, to reduce the average cost of L2 cache misses, we prioritize cache blocks from DRAM or NVM based on observations that operations to NVM part of main memory have a large impact on the system performance. Furthermore, the cache management scheme also integrates the GPU memory coalescing and cache bypassing techniques to improve the overall system performance. To minimize the impact of memory divergence behaviors among simultaneously executed groups of threads, we propose a hybrid main memory and warp aware memory scheduling mechanism for GPGPUs. Experimental results show that in the context of a hybrid main memory system, our proposed L2 cache management policy and memory scheduling mechanism improve performance by 15.69% on average for memory intensive benchmarks, whereas the maximum gain can be up to 29% and achieve an average memory subsystem energy reduction of 21.27%.
C1 [Wang, Guan; Zhao, Mengying; Cai, Xiaojun; Jia, Zhiping] Shandong Univ, Sch Comp Sci & Technol, Qingdao, Peoples R China.
   [Zang, Chuanqi; Ju, Lei] Shandong Univ, Sch Software, Jinan, Shandong, Peoples R China.
C3 Shandong University; Shandong University
RP Ju, L (corresponding author), Shandong Univ, Sch Software, Jinan, Shandong, Peoples R China.
EM wangg-email@163.com; zangcq@mail.sdu.edu.cn; julei@sdu.edu.cn;
   zhaomengying@sdu.edu.cn; xj_cai@sdu.edu.cn; jzp@sdu.edu.cn
RI Cai, Xiaojun/C-1864-2015
FU State Key Program of NSFC [61533011]; National Key R&D Program of China
   [2017YFB0902600]; State Grid Corporation of China Project
   [SGJS0000DKJS1700840]; Natural Science Foundation of China (NSFC)
   [61602274]; Shandong Provincial Natural Science Foundation [ZR2017MF034,
   ZR2016FQ22]; Young Scholars Program of Shandong University
FX This work is supported by the State Key Program of NSFC under Grant No.
   61533011; National Key R&D Program of China under Grant No.
   2017YFB0902600; State Grid Corporation of China Project under Grant No.
   SGJS0000DKJS1700840, Research and Application of Key Technology for
   Intelligent Dispatching and Security Early-Warning of Large Power Grid;
   Natural Science Foundation of China (NSFC) under Grant No. 61602274;
   Shandong Provincial Natural Science Foundation under Grants ZR2017MF034
   and ZR2016FQ22; and Young Scholars Program of Shandong University.
CR Ausavarungnirun R, 2015, INT CONFER PARA, P25, DOI 10.1109/PACT.2015.38
   Ausavarungnirun R, 2012, CONF PROC INT SYMP C, P416, DOI 10.1109/ISCA.2012.6237036
   Baghsorkhi SS, 2012, ACM SIGPLAN NOTICES, V47, P23, DOI 10.1145/2370036.2145820
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Burtscher M., 2012, 2012 IEEE International Symposium on Workload Characterization (IISWC 2012), P141, DOI 10.1109/IISWC.2012.6402918
   Chatterjee N, 2014, INT CONF HIGH PERFOR, P128, DOI 10.1109/SC.2014.16
   Chatterjee Niladrish, 2012, P IEEE 18 INT S HIGH, P1, DOI DOI 10.1109/HPCA.2012.6168943
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Dasika G., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P101, DOI 10.1109/PACT.2011.16
   Hwu W.-m, 2016, Programming Massively Parallel Processors: A Hands-On Approach
   Jacob Bruce, 2010, Memory Systems: Cache, DRAM, Disk
   Jaekyu Lee, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P213, DOI 10.1109/MICRO.2010.44
   Jaleel A, 2010, CONF PROC INT SYMP C, P60, DOI 10.1145/1815961.1815971
   Jia WH, 2014, INT S HIGH PERF COMP, P272, DOI 10.1109/HPCA.2014.6835938
   Jog A., 2014, Proceedings of workshop on general purpose processing using GPUs, page, P1
   Jog A, 2013, ACM SIGPLAN NOTICES, V48, P395, DOI 10.1145/2499368.2451158
   Khan S, 2014, INT S HIGH PERF COMP, P452, DOI 10.1109/HPCA.2014.6835954
   Khouzani HA, 2017, IEEE T COMPUT AID D, V36, P1458, DOI 10.1109/TCAD.2016.2615845
   Kim D, 2012, DES AUT CON, P888
   Lakshminarayana N.B., 2010, Workshop on Language, Compiler, and Architecture Support for GPGPU, P1
   Lee Jaekyu, 2012, P 18 INT S HIGH PERF, P1
   Lee S, 2014, IEEE T COMPUT, V63, P2187, DOI 10.1109/TC.2013.98
   Li A, 2015, International Symposium 2015-Modelling and Informationalization in Exercise Health and Technology, P1
   Li D, 2015, INT S HIGH PERF COMP, P89, DOI 10.1109/HPCA.2015.7056024
   Liang Y, 2015, IEEE T COMPUT AID D, V34, P1677, DOI 10.1109/TCAD.2015.2424962
   Mekkat V, 2013, INT CONFER PARA, P225, DOI 10.1109/PACT.2013.6618819
   Meng JY, 2010, CONF PROC INT SYMP C, P235, DOI 10.1145/1816038.1815992
   Mu S, 2014, IEEE T VLSI SYST, V22, P1803, DOI 10.1109/TVLSI.2013.2278025
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   Mutlu O, 2007, INT SYMP MICROARCH, P146
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Ramos Luiz E, 2011, P INT C SUP, P85
   Wang B, 2015, PROCEEDINGS OF THE 29TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS'15), P89, DOI 10.1145/2751205.2751239
   Wang B, 2013, INT CONFER PARA, P93, DOI 10.1109/PACT.2013.6618807
   Wang Z, 2014, IEEE EMBED SYST LETT, V6, P61, DOI 10.1109/LES.2014.2325878
   Wei W, 2014, PR IEEE COMP DESIGN, P28, DOI 10.1109/ICCD.2014.6974658
   Wilt N., 2013, The CUDA Handbook: A Comprehensive Guide to GPU Programming
   Xie XL, 2015, INT S HIGH PERF COMP, P76, DOI 10.1109/HPCA.2015.7056023
   Xie YJ, 2009, CONF PROC INT SYMP C, P174, DOI 10.1145/1555815.1555778
   Xue C. J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P325
   Zhang DJ, 2016, PLOS ONE, V11, DOI 10.1371/journal.pone.0151864
   Zhao JS, 2012, ICCAD-IEEE ACM INT, P81
NR 43
TC 0
Z9 0
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2018
VL 17
IS 4
AR 77
DI 10.1145/3230643
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GT7DX
UT WOS:000444682600005
DA 2024-07-18
ER

PT J
AU Kulkarni, A
   Shea, C
   Abtahi, T
   Homayoun, H
   Mohsenin, T
AF Kulkarni, Amey
   Shea, Colin
   Abtahi, Tahmid
   Homayoun, Houman
   Mohsenin, Tinoosh
TI Low Overhead CS-Based Heterogeneous Framework for Big Data Acceleration
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Compressive sensing; heterogeneous
   architecture; many-core
ID ORTHOGONAL MATCHING PURSUIT; RECONSTRUCTION
AB Big data processing on hardware gained immense interest among the hardware research community to take advantage of fast processing and reconfigurability. Though the computation latency can be reduced using hardware, big data processing cost is dominated by data transfers. In this article, we propose a low overhead framework based on compressive sensing (CS) to reduce data transfers up to 67% without affecting signal quality. CS has two important kernels: "sensing" and "reconstruction." In this article, we focus on CS reconstruction is using orthogonal matching pursuit (OMP) algorithm. We implement the OMP CS reconstruction algorithm on a domain-specific PENC many-core platform and a low-power Jetson TK1 platform consisting of an ARM CPU and a K1 GPU. Detailed performance analysis of OMP algorithm on each platform suggests that the PENC many-core platform has 15x and 18x less energy consumption and 16x and 8x faster reconstruction time as compared to the low-power ARM CPU and K1 GPU, respectively. Furthermore, we implement the proposed CS-based framework on heterogeneous architecture, in which the PENC many-core architecture is used as an "accelerator" and processing is performed on the ARM CPU platform. For demonstration, we integrate the proposed CS-based framework with a hadoop MapReduce platform for a face detection application. The results show that the proposed CS-based framework with the PENC many-core as an accelerator achieves a 26.15% data storage/transfer reduction, with an execution time and energy consumption overhead of 3.7% and 0.002%, respectively, for 5,000 image transfers. Compared to the CS-based framework implementation on the low-power Jetson TK1 ARM CPU+GPU platform, the PENC many-core implementation is 2.3x faster for the image reconstruction part, while achieving 29% higher performance and 34% better energy efficiency for the complete face detection application on the Hadoop MapReduce platform.
C1 [Kulkarni, Amey; Shea, Colin; Abtahi, Tahmid] Univ Maryland Baltimore Cty, Informat Technol Engn Bldg,ITE 372, Baltimore, MD 21228 USA.
   [Homayoun, Houman] George Mason Univ, 3223 Engn Bldg, Fairfax, VA 22030 USA.
   [Mohsenin, Tinoosh] Univ Maryland Baltimore Cty, Informat Technol Engn Bldg,ITE 323, Baltimore, MD 21228 USA.
C3 University System of Maryland; University of Maryland Baltimore County;
   George Mason University; University System of Maryland; University of
   Maryland Baltimore County
RP Kulkarni, A (corresponding author), Univ Maryland Baltimore Cty, Informat Technol Engn Bldg,ITE 372, Baltimore, MD 21228 USA.
EM ameyk1@umbc.edu; cshea3@umbc.edu; abtahi1@umbc.edu; hhomayou@gmu.edu;
   tinoosh@umbc.edu
RI Kulkarni, Amey/J-3984-2019; Shea, Colin/ABC-6015-2021
OI Kulkarni, Amey/0000-0003-3061-8269; Shea, Colin/0000-0002-3269-5244
CR Andrecut M., 2008, Fast GPU implementation of sparse signal recovery from random projections
   [Anonymous], 2017, IEEE T VLSI SYST
   [Anonymous], 2016, Jetson tk1
   [Anonymous], 2016, HAAR FEATURE BASED C
   Baraniuk Richard, 2007, 2007 IEEE Radar Conference, P128, DOI 10.1109/RADAR.2007.374203
   Benavente R, 1998, 24 COMP VIS CTR
   Blache P., 2012, 2012 11th International Conference on Information Sciences, Signal Processing and their Applications (ISSPA), P1336, DOI 10.1109/ISSPA.2012.6310501
   Candes E., 2010, SIG PROCESS MAG IEEE, V25, P21
   Chen Y, 2010, INT CONF ACOUST SPEE, P1574, DOI 10.1109/ICASSP.2010.5495528
   Chen YJ, 2016, COMMUN ACM, V59, P105, DOI 10.1145/2996864
   Constantin J., 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC 2012), P159, DOI 10.1109/VLSI-SoC.2012.6379023
   Conti F, 2015, DES AUT TEST EUROPE, P683
   Fang Y, 2011, INT C PAR DISTRIB SY, P1044, DOI 10.1109/ICPADS.2011.158
   Gautschi M, 2016, ISSCC DIG TECH PAP I, V59, P82, DOI 10.1109/ISSCC.2016.7417917
   Girshick R., 2015, IEEE I CONF COMP VIS, DOI [DOI 10.1109/ICCV.2015.169, 10.1109/ICCV.2015.169]
   Huang GX, 2015, J SIGNAL PROCESS SYS, V81, P333, DOI 10.1007/s11265-014-0954-4
   Huang GX, 2012, IEEE WORKSHOP SIG, P191, DOI 10.1109/SiPS.2012.26
   Jafari A., 2015, P IEEE BIOM CIRC SYS
   Jain V., 2010, Fddb: A benchmark for face detection in unconstrained settings
   Korde A., 2013, P INT SPIE C DEF
   Kulkarni A.S., 2017, 2017 IEEE International Conference on Electrical, Instrumentation and Communication Engineering (ICEICE), P1
   Kulkarni A, 2017, IEEE T CIRCUITS-I, V64, P1468, DOI 10.1109/TCSI.2017.2648854
   Kulkarni A, 2017, DES AUT TEST EUROPE, P1631, DOI 10.23919/DATE.2017.7927253
   Kulkarni A, 2016, ACM J EMERG TECH COM, V13, DOI 10.1145/2827699
   Kulkarni A, 2016, ANN IEEE SYM FIELD P, P201, DOI 10.1109/FCCM.2016.59
   Kulkarni A, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P57, DOI 10.1145/2902961.2902984
   Kulkarni A, 2016, IEEE INT SYMP CIRC S, P1138, DOI 10.1109/ISCAS.2016.7527446
   Kulkarni A, 2014, PR GR LAK SYMP VLSI, P299, DOI 10.1145/2591513.2591598
   Kulkarni A, 2015, IEEE INT SYMP CIRC S, P970, DOI 10.1109/ISCAS.2015.7168797
   Kulkarni A, 2014, PROC SPIE, V9109, DOI 10.1117/12.2050530
   Lienhart R, 2003, LECT NOTES COMPUT SC, V2781, P297
   Liu B, 2013, IEEE T COMPUT, V62, P536, DOI 10.1109/TC.2011.251
   Liu F., 2014, 2014 51 ACMEDACIEEE, P1
   Liu XY, 2015, IEEE T PARALL DISTR, V26, P2188, DOI 10.1109/TPDS.2014.2345257
   Maechler P, 2012, IEEE J EM SEL TOP C, V2, P579, DOI 10.1109/JETCAS.2012.2214636
   Malik M, 2015, PROCEEDINGS 2015 IEEE INTERNATIONAL CONFERENCE ON BIG DATA, P85, DOI 10.1109/BigData.2015.7363745
   Maslennikow O, 2007, MIXDES 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS:, P287
   Meher PK, 2014, IEEE INT SYMP CIRC S, P2628, DOI 10.1109/ISCAS.2014.6865712
   Needell D, 2010, IEEE J-STSP, V4, P310, DOI 10.1109/JSTSP.2010.2042412
   Neshatpour K, 2015, PROCEEDINGS 2015 IEEE INTERNATIONAL CONFERENCE ON BIG DATA, P115, DOI 10.1109/BigData.2015.7363748
   Page A., 2017, J EMERGING TECHNOLOG
   Page A, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P63, DOI 10.1145/2902961.2902986
   Rabah H., 2014, IEEE TRANS VERY LARG, V99, P1
   Rouhani BD, 2015, ANN IEEE SYM FIELD P, P187, DOI 10.1109/FCCM.2015.56
   Septimus A., 2010, 2010 IEEE International Symposium on Circuits and Systems. ISCAS 2010, P3316, DOI 10.1109/ISCAS.2010.5537976
   Sermwuthisarn P, 2009, 2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), P212, DOI 10.1109/ISPACS.2009.5383863
   Shan Y, 2010, FPGA 10, P93
   Sinha P, 2006, P IEEE, V94, P1948, DOI 10.1109/JPROC.2006.884093
   Stillmaker A, 2012, INT C PAR DISTRIB SY, P652, DOI 10.1109/ICPADS.2012.93
   Stokke K., 2015, Proceedings of the 6th ACM Multimedia Systems Conference, P81, DOI DOI 10.1145/2713168.2713186
   Swamy P. B., 2014, P 20 NAT C COMM NCC, P1
   Tavana MK, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P581, DOI 10.1109/ICCD.2015.7357168
   Tropp JA, 2007, IEEE T INFORM THEORY, V53, P4655, DOI 10.1109/TIT.2007.909108
   Truong DN, 2009, IEEE J SOLID-ST CIRC, V44, P1130, DOI 10.1109/JSSC.2009.2013772
   Viola P, 2001, PROC CVPR IEEE, P511, DOI 10.1109/cvpr.2001.990517
   Wang C, 2015, DES AUT TEST EUROPE, P884
   Yan Y, 2015, SIGMOD'15: PROCEEDINGS OF THE 2015 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P3, DOI 10.1145/2723372.2747641
   Zhang J.W., 2014, SCI ADV MATER, V6, P1
NR 58
TC 2
Z9 2
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 25
DI 10.1145/3092944
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100025
DA 2024-07-18
ER

PT J
AU Basu, S
   Duch, L
   Braojos, R
   Ansaloni, G
   Pozzi, L
   Atienza, D
AF Basu, Soumya
   Duch, Loris
   Braojos, Ruben
   Ansaloni, Giovanni
   Pozzi, Laura
   Atienza, David
TI An Inexact Ultra-low Power Bio-signal Processing Architecture With
   Lightweight Error Recovery
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Low-power architectural optimization; Inexact computing; Wireless Body
   Sensor Nodes
ID SENSOR NETWORKS; DESIGN; IMPACT
AB The energy efficiency of digital architectures is tightly linked to the voltage level (Vdd) at which they operate. Aggressive voltage scaling is therefore mandatory when ultra-low power processing is required. Nonetheless, the lowest admissible Vdd is often bounded by reliability concerns, especially since static and dynamic non-idealities are exacerbated in the near-threshold region, imposing costly guard-bands to guarantee correctness under worst-case conditions. A striking alternative, explored in this paper, waives the requirement for unconditional correctness, undergoing more relaxed constraints. First, after a run-time failure, processing correctly resumes at a later point in time. Second, failures induce a limited Quality-of-Service (QoS) degradation. We focus our investigation on the practical scenario of embedded bio-signal analysis, a domain in which energy efficiency is key, while applications are inherently error-tolerant to a certain degree. Targeting a domain-specific multi-core platform, we present a study of the impact of inexactness on application-visible errors. Then, we introduce a novel methodology to manage them, which requires minimal hardware resources and a negligible energy overhead. Experimental evidence show that, by tolerating 900 errors/hour, the resulting inexact platform can achieve an efficiency increase of up to 24%, with a QoS degradation of less than 3%.
C1 [Basu, Soumya] Swiss Fed Inst Technol Lausanne EPFL, ELG-135, CH-1015 Lausanne, Switzerland.
   [Duch, Loris] Swiss Fed Inst Technol Lausanne EPFL, ELG-132, CH-1015 Lausanne, Switzerland.
   [Braojos, Ruben] Swiss Fed Inst Technol Lausanne EPFL, ELG-133, CH-1015 Lausanne, Switzerland.
   [Ansaloni, Giovanni] USI, Fac Informat, Via Buffi 13,Off 205, CH-6900 Lugano, Switzerland.
   [Pozzi, Laura] USI, Fac Informat, Via Buffi 13,Off 206, CH-6900 Lugano, Switzerland.
   [Atienza, David] Swiss Fed Inst Technol Lausanne EPFL, ELG-131, CH-1015 Lausanne, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; Swiss Federal Institutes of Technology Domain;
   Ecole Polytechnique Federale de Lausanne; Swiss Federal Institutes of
   Technology Domain; Ecole Polytechnique Federale de Lausanne; Universita
   della Svizzera Italiana; Universita della Svizzera Italiana; Swiss
   Federal Institutes of Technology Domain; Ecole Polytechnique Federale de
   Lausanne
RP Basu, S (corresponding author), Swiss Fed Inst Technol Lausanne EPFL, ELG-135, CH-1015 Lausanne, Switzerland.
EM soumya.basu@epfl.ch; loris.duch@epfl.ch; ruben.braojoslopez@epfl.ch;
   giovanni.ansaloni@usi.ch; laura.pozzi@usi.ch; david.atienza@epfl.ch
RI Basu, Soumya/HSG-8333-2023; Alonso, David Atienza/F-3964-2011
OI Basu, Soumya/0000-0003-3617-2106; Alonso, David
   Atienza/0000-0001-9536-4947
FU E4Bio project [200021-159853]; MagicISEs project [200021156397];
   BodyPoweredSenSE [20NA21-143069]; Nano-Tera.ch; Swiss Confederation;
   IMEC
FX This work has been partially supported by the E4Bio (grant no.
   200021-159853) and the MagicISEs (grant no. 200021156397) projects
   evaluated by the Swiss NSF, the BodyPoweredSenSE (grant no.
   20NA21-143069) RTD project evaluated by the Swiss NSF and funded by
   Nano-Tera.ch with Swiss Confederation financing, and by a joint research
   grant for ESL-EPFL by IMEC.
CR Alemdar H, 2010, COMPUT NETW, V54, P2688, DOI 10.1016/j.comnet.2010.05.003
   [Anonymous], ASIP DES
   [Anonymous], 2 4 GHZ BLUET LOW EN
   [Anonymous], ACM COMPUTING SURVEY
   [Anonymous], IEEE T COMPUT
   [Anonymous], 2017, TOP 10 CAUSES DEATH
   [Anonymous], 2002, WSNA '02
   [Anonymous], CARD DIS FACTS FIG
   [Anonymous], DEP SYST NETW SDN 20
   [Anonymous], IEEE T VERY LARGE SC
   Ashouei M., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P332, DOI 10.1109/ISSCC.2011.5746341
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Borkar S, 2003, DES AUT CON, P338
   Bortolotti D, 2014, I SYMPOS LOW POWER E, P45, DOI 10.1145/2627369.2627629
   Braojos R, 2014, DES AUT TEST EUROPE
   Constantin J., 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC 2012), P159, DOI 10.1109/VLSI-SoC.2012.6379023
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Dogan AY, 2013, DES AUT TEST EUROPE, P396
   Dreslinski RG, 2010, P IEEE, V98, P253, DOI 10.1109/JPROC.2009.2034764
   Esmaeilzadeh H, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P301
   Ghanta P, 2005, DES AUT TEST EUROPE, P964, DOI 10.1109/DATE.2005.282
   Gomez C, 2010, IEEE COMMUN MAG, V48, P92, DOI 10.1109/MCOM.2010.5473869
   Gupta P, 2013, IEEE T COMPUT AID D, V32, P8, DOI 10.1109/TCAD.2012.2223467
   Hao Y, 2008, PHYSIOL MEAS, V29, pR27, DOI 10.1088/0967-3334/29/11/R01
   He YF, 2010, DES AUT CON, P543
   Heilman KJ, 2007, BIOL PSYCHOL, V75, P300, DOI 10.1016/j.biopsycho.2007.04.001
   Khare S, 2013, I CONF VLSI DESIGN, P120, DOI 10.1109/VLSID.2013.174
   Krause PK, 2011, DES AUT TEST EUROPE, P944
   Kwong J, 2011, IEEE J SOLID-ST CIRC, V46, P1742, DOI 10.1109/JSSC.2011.2144450
   Li XH, 2007, INT S HIGH PERF COMP, P181
   LIU JWS, 1994, P IEEE, V82, P83, DOI 10.1109/5.259428
   Lobodzinski SS, 2013, PROG CARDIOVASC DIS, V56, P224, DOI 10.1016/j.pcad.2013.08.006
   Mak WK, 2007, ASIA S PACIF DES AUT, P798
   Mamaghanian H, 2011, IEEE T BIO-MED ENG, V58, P2456, DOI 10.1109/TBME.2011.2156795
   Mittal S, 2016, ACM J EMERG TECH COM, V12, DOI 10.1145/2821510
   Morita Y, 2007, 2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P256, DOI 10.1109/VLSIC.2007.4342741
   Mukherjee SS, 2005, INT S HIGH PERF COMP, P243, DOI 10.1109/HPCA.2005.37
   Mukhopadhyay S, 2005, IEEE T COMPUT AID D, V24, P1859, DOI 10.1109/TCAD.2005.852295
   Pantelopoulos A, 2010, IEEE T SYST MAN CY C, V40, P1, DOI 10.1109/TSMCC.2009.2032660
   Seok M, 2008, SYMP VLSI CIRCUITS, P188, DOI 10.1109/VLSIC.2008.4586001
   Sridhara SR, 2011, IEEE J SOLID-ST CIRC, V46, P721, DOI 10.1109/JSSC.2011.2108910
   Sun Y, 2002, COMPUT BIOL MED, V32, P465, DOI 10.1016/S0010-4825(02)00034-3
   Varatkar GV, 2008, IEEE T VLSI SYST, V16, P1399, DOI 10.1109/TVLSI.2008.2000675
   Zhang F, 2012, IEEE T BIOMED CIRC S, V6, P344, DOI 10.1109/TBCAS.2011.2177089
   Zhang M, 2006, IEEE T COMPUT AID D, V25, P2140, DOI 10.1109/TCAD.2005.862738
   Zhang X, 2013, I SYMPOS LOW POWER E, P82, DOI 10.1109/ISLPED.2013.6629271
NR 46
TC 4
Z9 4
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 159
DI 10.1145/3126565
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800042
OA Green Published
DA 2024-07-18
ER

PT J
AU Bourke, T
   Carcenac, F
   Colaço, JL
   Pagano, B
   Pasteur, C
   Pouzet, M
AF Bourke, Timothy
   Carcenac, Francois
   Colaco, Jean-Louis
   Pagano, Bruno
   Pasteur, Cedric
   Pouzet, Marc
TI A Synchronous Look at the Simulink Standard Library
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hybrid systems; Synchronous languages; Block diagrams
ID OPERATIONAL SEMANTICS
AB Hybrid systems modelers like Simulink come with a rich collection of discrete-time and continuous-time blocks. Most blocks are not defined in terms of more elementary ones-and some cannot be-but are instead written in imperative code and explained informally in a reference manual. This raises the question of defining a minimal set of orthogonal programming constructs such that most blocks can be programmed directly and thereby given a specification that is mathematically precise, and whose compiled version performs comparably to handwritten code.
   In this paper, we show that a fairly large set of blocks of a standard library like the one provided by Simulink can be programmed in a precise, purely functional language using stream equations, hierarchical automata, Ordinary Differential Equations (ODEs), and deterministic synchronous parallel composition. Some blocks cannot be expressed in our setting as they mix discrete-time and continuous-time signals in unprincipled ways that are statically forbidden by the type checker.
   The experiment is conducted in Zelus, a synchronous language that conservatively extends Lustre with ODEs to program systems that mix discrete-time and continuous-time signals.
C1 [Bourke, Timothy; Pouzet, Marc] INRIA Paris, 2 Rue Simone Iff, F-75012 Paris, France.
   [Bourke, Timothy; Carcenac, Francois; Colaco, Jean-Louis; Pagano, Bruno; Pouzet, Marc] Ecole Normale Super, 45 Rue Ulm, F-75005 Paris, France.
   [Pasteur, Cedric; Pouzet, Marc] ANSYS Esterel Technol, 9 Rue Michel Labrousse, F-31100 Toulouse, France.
   [Pasteur, Cedric; Pouzet, Marc] UPMC, 4 Pl Jussieu, F-75005 Paris, France.
C3 Universite PSL; Ecole Normale Superieure (ENS); Ansys, Inc.; Ansys
   France; Sorbonne Universite
RP Bourke, T (corresponding author), INRIA Paris, 2 Rue Simone Iff, F-75012 Paris, France.; Bourke, T (corresponding author), Ecole Normale Super, 45 Rue Ulm, F-75005 Paris, France.
EM Timothy.Bourke@inria.fr; Fran-cois.Carcenac@ansys.com;
   Jean-Louis.Colaco@ansys.com; Bruno.Pagano@ansys.com;
   Cedric.Pasteur@ansys.com; Marc.Pouzet@ens.fr
CR Alur R., 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P273
   [Anonymous], 2005, EMSOFT 2005
   Benveniste A., 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P137
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Benveniste A, 2012, J COMPUT SYST SCI, V78, P877, DOI 10.1016/j.jcss.2011.08.009
   Benveniste A, 2011, LCTES 11: PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2011 CONFERENCE ON LANGUAGES, COMPILERS, TOOLS AND THEORY FOR EMBEDDED SYSTEMS, P61
   Benveniste Albert, 2014, 14 HSCC, DOI [10.1145/2562059.2562125, DOI 10.1145/2562059.2562125]
   Berry G., 1990, Real time programming: special purpose or general purpose languages
   Bouissou O, 2012, ACM SIGPLAN NOTICES, V47, P129, DOI 10.1145/2345141.2248437
   Bourke T., 2013, HSCC, P113
   Bourke T, 2015, LECT NOTES COMPUT SC, V9031, P69, DOI 10.1007/978-3-662-46663-6_4
   Carloni Luca, 2004, IST200138314 WPHS
   Colaco J.-L., 2004, International Journal on Software Tools for Technology Transfer, V6, P245, DOI 10.1007/s10009-004-0160-y
   Dowell M., 1972, BIT NUMERICAL MATH, V11, P168
   Esterel Technologies SAS, 2016, GATW GUID SIM
   FEO JT, 1990, J PARALLEL DISTR COM, V10, P349, DOI 10.1016/0743-7315(90)90035-N
   Gérard L, 2012, ACM SIGPLAN NOTICES, V47, P51, DOI [10.1145/2345141.1967685, 10.1145/2345141.2248426]
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Hamon G, 2004, LECT NOTES COMPUT SC, V2984, P229
   Hindmarsh A.C., 2016, USER DOCUMENTATION C
   Johan Astrom K., 2021, FEEDBACK SYSTEMS INT
   Lee EA, 2005, LECT NOTES COMPUT SC, V3414, P25
   MALER O, 1992, LECT NOTES COMPUT SC, V600, P447, DOI 10.1007/BFb0032003
   Morel L, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/59130
   Muller JM, 2010, HANDBOOK OF FLOATING-POINT ARITHMETIC, P1, DOI 10.1007/978-0-8176-4705-6
   Pierce Benjamin C., 2002, TYPES PROGRAMMING LA, V1st
   SUENAGA K, 2013, POPL 13, V48, P417, DOI DOI 10.1145/2480359.2429120
   Tripakis S., 2005, ACM T EMBED COMPUT S, V4, P779, DOI DOI 10.1145/1113830.1113834
   Tripakis S, 2013, MATH STRUCT COMP SCI, V23, P834, DOI 10.1017/S0960129512000278
NR 29
TC 10
Z9 11
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 176
DI 10.1145/3126516
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800059
OA Green Published
DA 2024-07-18
ER

PT J
AU Khouzani, HA
   Yang, CM
AF Khouzani, Hoda Aghaei
   Yang, Chengmo
TI A DWM-Based Stack Architecture Implementation for Energy Harvesting
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Domain Wall Memory; micro-code optimization; data placement; compiler
   optimization
AB Energy harvesting systems tend to use non-volatile processors to conduct computation under intermittent power supplies. While previous implementations of non-volatile processors are based on register architectures, stack architecture, known for its simplicity and small footprint, seems to be a better fit for energy harvesting systems. In this work, Domain Wall Memory (DWM) is used to implement ZPU, the world's smallest working CPU. Not only does DWM offer ultra-high density and SRAM-comparable access latency, but the sequential access structure of DWM also makes it well suited for a stack whose accesses display high temporal locality. As the performance and energy of DWM are determined by the number of shift operations performed to access the stack, this paper further reduces shift operations through novel data placement and micro-code transformation optimizations. The impact of compiler optimization techniques on the number of shift operations is also investigated so as to select the most effective optimizations for DWM-based stack machine. Experimental studies confirm the effectiveness of the proposed DWM-based stack architectures in improving the performance and energy-efficiency of energy harvesting systems.
C1 [Khouzani, Hoda Aghaei; Yang, Chengmo] Univ Delaware, 140 Evans Hall, Newark, DE 19716 USA.
C3 University of Delaware
RP Khouzani, HA (corresponding author), Univ Delaware, 140 Evans Hall, Newark, DE 19716 USA.
EM hoda@udel.edu; chengmo@udel.edu
RI Khouzani, Hoda Aghaei/T-5072-2019
OI Khouzani, Hoda Aghaei/0000-0002-8632-3008
CR [Anonymous], 2012, ZPUino user manual
   [Anonymous], THESIS
   [Anonymous], CELF EMB LIN C
   [Anonymous], 2015, P 52 ANN DES AUT C
   [Anonymous], AUT TEST EUROPE
   [Anonymous], C HIGH PERF NETW STO
   [Anonymous], IEEE T NANOTECHNOLOG
   [Anonymous], 2015, PROC ANN AUTOMAT C
   [Anonymous], 2015, ZPU - the worlds smallest 32 bit CPU with GCC toolchain: Overview
   [Anonymous], 2001, IEEE INT WORKSH WORK
   [Anonymous], INT S MICR MICRO
   Chen XZ, 2015, DES AUT CON, DOI 10.1145/2744769.2744883
   Chen YL, 2015, 2015 SECOND INTERNATIONAL CONFERENCE ON TRUSTWORTHY SYSTEMS AND THEIR APPLICATIONS, P86, DOI [10.1109/TSA.2015.24, 10.1109/VLSI-SoC.2015.7314397]
   Chi P, 2014, ICCAD-IEEE ACM INT, P301, DOI 10.1109/ICCAD.2014.7001367
   Dubois M, 2012, PARALLEL COMPUTER ORGANIZATION AND DESIGN, P1, DOI 10.1017/CBO9781139051224
   Hu QD, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P397, DOI 10.1145/2902961.2902967
   Kline D, 2015, DES AUT CON, DOI 10.1145/2744769.2744826
   Koopman P., 1990, Syst. Design Net. Conf, P153
   Ma KS, 2015, IEEE MICRO, V35, P32, DOI 10.1109/MM.2015.88
   Mao M., 2014, Design Automation Conference (DAC), 2014 51st ACM/EDAC/IEEE, P1
   Parkin SSP, 2008, SCIENCE, V320, P190, DOI 10.1126/science.1145799
   Salehi M, 2016, IEEE T VLSI SYST, V24, P2426, DOI 10.1109/TVLSI.2015.2512839
   Sinha S.K., Technical Report
   Sun ZG, 2013, INT J AEROSPACE ENG, V2013, DOI 10.1155/2013/928627
   Venkatesan R., 2012, ACMIEEE INT S LOW PO, P185, DOI 10.1145/2333660.2333707
   Venkatesan R, 2013, DES AUT TEST EUROPE, P1825
   Xie MM, 2015, ASIA S PACIF DES AUT, P316, DOI 10.1109/ASPDAC.2015.7059024
   Xu HF, 2015, ASIA S PACIF DES AUT, P417, DOI 10.1109/ASPDAC.2015.7059042
   Xu HF, 2016, IEEE T MULTI-SCALE C, V2, P69, DOI 10.1109/TMSCS.2016.2536020
NR 29
TC 6
Z9 7
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 155
DI 10.1145/3126543
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800038
DA 2024-07-18
ER

PT J
AU Wang, Y
   Dong, LS
   Mao, R
AF Wang, Yi
   Dong, Lisha
   Mao, Rui
TI P-Alloc: Process-Variation Tolerant Reliability Management for 3D
   Charge-Trapping Flash Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Three-dimensional flash memory; charge-trapping flash; process
   variation; fault tolerant; flash translation layer; space allocation;
   garbage collection
ID ADDRESS MAPPING STRATEGY; NAND FLASH; GATE
AB Three-dimensional (3D) flash memory is an emerging memory technology that enables a number of improvements to conventional planar NAND flash memory, including larger capacity, less program disturbance, and lower access latency. In contrast to conventional planar flash memory, 3D flash memory adopts charge-trapping mechanism. NAND strings punch through multiple stacked layers to form the three-dimensional infrastructure. However, the etching processes for NAND strings are unable to produce perfectly vertical features, especially on the scale of 20 nanometers or less. The process variation will cause uneven distribution of electrons, which poses a threat to the integrity of data stored in flash.
   This paper present P-Alloc, a process-variation tolerant reliability management strategy for 3D charge-trapping flash memory. P-Alloc offers both hardware and software support to allocate data to the 3D flash in the presence of process variation. P-Alloc predicts the state of a physical page, i.e., the basic unit for each write or read operation in flash memory, and tries to assign critical data to more reliable pages. A hardware-based voltage threshold compensation scheme is also proposed to further reduce the faults. We demonstrate the viability of the proposed scheme using a variety of realistic workloads. Our extensive evaluations show that, P-Alloc significantly enhances the reliability and reduces the access latency compared to the baseline scheme.
C1 [Wang, Yi; Dong, Lisha; Mao, Rui] Shenzhen Univ, RM1304,13-F,Technol Bldg,Nanhai Ave 3688, Shenzhen 518060, Peoples R China.
C3 Shenzhen University
RP Mao, R (corresponding author), Shenzhen Univ, RM1304,13-F,Technol Bldg,Nanhai Ave 3688, Shenzhen 518060, Peoples R China.
EM yiwang@szu.edu.cn; nhpcc13@yeah.net; mao@szu.edu.cn
RI Zhang, Yonghui/AGY-9072-2022
FU National Natural Science Foundation of China [61502309, U1301252];
   Guangdong Natural Science Foundation [2014A030310269, 2014A030313553,
   2016A030313045]; Shenzhen Science and Technology Foundation
   [JCYJ20150525092941059, JCYJ20150529164656096, JCYJ20150731160834611];
   Natural Science Foundation of SZU [803-000026080154, 827-000073]; State
   Key Laboratory of Computer Architecture, Institute of Computing
   Technology, Chinese Academy of Sciences [CARCH201608];  [2015AA015305]
FX The work described in this article is partially supported by the grants
   from National Natural Science Foundation of China (61502309 and
   U1301252), China 863 (2015AA015305), Guangdong Natural Science
   Foundation (2014A030310269, 2014A030313553 and 2016A030313045), Shenzhen
   Science and Technology Foundation (JCYJ20150525092941059,
   JCYJ20150529164656096, and JCYJ20150731160834611), Natural Science
   Foundation of SZU (803-000026080154 and 827-000073), and State Key
   Laboratory of Computer Architecture, Institute of Computing Technology,
   Chinese Academy of Sciences (CARCH201608).
CR [Anonymous], 2016, APPL SYSTEM INNOVATI
   [Anonymous], P 9 IEEE ACM IFIP IN
   Chang H.-Y., 2016, P 11 IEEE ACM IFIP I
   Chang YM, 2015, ICCAD-IEEE ACM INT, P479, DOI 10.1109/ICCAD.2015.7372608
   Chang YM, 2013, ICCAD-IEEE ACM INT, P421, DOI 10.1109/ICCAD.2013.6691152
   Chen RH, 2017, IEEE T COMPUT, V66, P361, DOI 10.1109/TC.2016.2595572
   Choi SJ, 2015, CHEM COMMUN, V51, P2609, DOI 10.1039/c4cc09725d
   Chun-Hsiung Hung, 2011, 2011 IEEE Symposium on VLSI Technology. Digest of Technical Papers, P68
   Du PY, 2008, IEEE T ELECTRON DEV, V55, P2229, DOI 10.1109/TED.2008.925922
   Guan Y., 2017, IEEE T COMPUT, V99, P1
   Guo J., 2016, P 11 IEEE ACM IFIP I
   Guo J., 2015, P 52 ANN DES AUT C
   Han YL, 2013, IEEE ELECTR DEVICE L, V34, P870, DOI 10.1109/LED.2013.2260853
   Hsiao Y.-H., 2010, IEEE International Memory Workshop (IMW), P1, DOI [DOI 10.1109/IMW.2010.5488390, 10.1109/IMW.2010.5488390]
   Hsiao YH, 2014, IEEE T ELECTRON DEV, V61, P2064, DOI 10.1109/TED.2014.2318716
   Hung CH, 2015, IEEE J SOLID-ST CIRC, V50, P1491, DOI 10.1109/JSSC.2015.2413841
   Jang J, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P192
   Katsumata R, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P136
   Kim J, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P186
   Kim W, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P188
   Lee J, 2016, MITOCHONDRIAL DNA B, V1, P4, DOI 10.1080/23802359.2015.1137793
   Lee S, 2016, ACM T STORAGE, V12, DOI 10.1145/2905054
   Lu CY, 2012, J NANOSCI NANOTECHNO, V12, P7604, DOI 10.1166/jnn.2012.6650
   Papandreou N, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699866
   Ramaswamy N., 2015, US Patent, Patent No. [US 9,029,256 B2, 9029256]
   Wang Y, 2016, I SYMPOS LOW POWER E, P290, DOI 10.1145/2934583.2934638
   Wang Y, 2017, ASIA S PACIF DES AUT, P572, DOI 10.1109/ASPDAC.2017.7858385
   Wang Y, 2017, J SYST ARCHITECT, V72, P80, DOI 10.1016/j.sysarc.2016.07.003
   Wang Y, 2014, IEEE T COMPUT AID D, V33, P1623, DOI 10.1109/TCAD.2014.2347929
   Wang Y, 2014, IEEE T VLSI SYST, V22, P2402, DOI 10.1109/TVLSI.2013.2288687
   Yang M.-C., 2015, P 52 ANN DES AUT C D
   Zhang C., 2014, P 51 ANN DES AU TC D
   Zheng M, 2017, ACM T COMPUT SYST, V34, DOI 10.1145/2992782
   Zhou XQ, 2009, 2009 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, VOL 3, P19, DOI 10.1109/ICCSIT.2009.5234785
NR 34
TC 16
Z9 16
U1 0
U2 24
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 142
DI 10.1145/3126554
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800025
DA 2024-07-18
ER

PT J
AU Santini, T
   Rech, P
   Nazar, GL
   Wagner, FR
AF Santini, Thiago
   Rech, Paolo
   Nazar, Gabriel Luca
   Wagner, Flavio Rech
TI Beyond Cross-Section: Spatio-Temporal Reliability Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Cache memories; embedded systems;
   performance; reliability
ID SOFT ERROR
AB A computational system employed in safety-critical applications typically has reliability as a primary concern. Thus, the designer focuses on minimizing the device radiation-sensitive area, often leading to performance degradation. In this article, we present a mathematical model to evaluate system reliability in spatial (i.e., radiation-sensitive area) and temporal (i.e., performance) terms and prove that minimizing radiation sensitive area does not necessarily maximize application reliability. To support our claim, we present an empirical counterexample where application reliability is improved even if the radiation-sensitive area of the device is increased. An extensive radiation test campaign using a 28nm commercial-off-the-shelf ARM-based SoC was conducted, and experimental results demonstrate that, while executing the considered application at military aircraft altitude, the probability of executing a two-year mission workload without failures is increased by 5.85% if L1 caches are enabled (thus increasing the radiation-sensitive area) when compared to no cache level being enabled. However, if both L1 and L2 caches are enabled, the probability is decreased by 31.59%.
C1 [Santini, Thiago] Univ Fed Rio Grande do Sul, BR-90046900 Porto Alegre, RS, Brazil.
   [Rech, Paolo; Nazar, Gabriel Luca; Wagner, Flavio Rech] Univ Fed Rio Grande do Sul, Inst Informat, Ave Bento Goncalves 9500,Bloco 4, BR-91501970 Porto Alegre, RS, Brazil.
   [Santini, Thiago] Univ Tubingen, Wilhelm Schickard Inst Comp Sci, Sand 14,C206, D-72076 Tubingen, Germany.
C3 Universidade Federal do Rio Grande do Sul; Universidade Federal do Rio
   Grande do Sul; Eberhard Karls University of Tubingen
RP Santini, T (corresponding author), Univ Fed Rio Grande do Sul, BR-90046900 Porto Alegre, RS, Brazil.; Rech, P; Nazar, GL; Wagner, FR (corresponding author), Univ Fed Rio Grande do Sul, Inst Informat, Ave Bento Goncalves 9500,Bloco 4, BR-91501970 Porto Alegre, RS, Brazil.; Santini, T (corresponding author), Univ Tubingen, Wilhelm Schickard Inst Comp Sci, Sand 14,C206, D-72076 Tubingen, Germany.
EM thiago.santini@uni-tuebingen.de; prech@inf.ufrgs.br;
   glnazar@inf.ufrgs.br; flavio@inf.ufrgs.br
RI Nazar, Gabriel Luca/AAR-8490-2021; Wagner, Flavio R/G-2404-2012
OI , Paolo/0000-0002-0821-1879
CR [Anonymous], 2006, Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray- Induced Soft Errors in Semiconductor Devices
   Asadi GH, 2005, INT SYM PERFORM ANAL, P269, DOI 10.1109/ISPASS.2005.1430581
   Asadi H, 2006, DES AUT TEST EUROPE, P1276
   Baeg S, 2009, IEEE T NUCL SCI, V56, P2111, DOI 10.1109/TNS.2009.2015312
   Baumann R, 2005, IEEE DES TEST COMPUT, V22, P258, DOI 10.1109/MDT.2005.69
   Benini L., 2005, J VLSI SIGNAL PROC, V41, P2
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   DARPA, 2014, VULT PROGR
   Digilent, 2014, ZEDB DAT SHEET OV
   Dixit A, 2011, 2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS)
   Gaisler, 2014, LEON PROC
   Ibe E, 2010, IEEE T ELECTRON DEV, V57, P1527, DOI 10.1109/TED.2010.2047907
   JEDEC, 2007, JESD893A JEDEC
   Lesea A., 2014, P IEEE WORKSH SIL ER, P1
   Liden P., 1994, Digest of Papers. The Twenty-Fourth International Symposium on Fault-Tolerant Computing (Cat. No.94CH3441-3), P340, DOI 10.1109/FTCS.1994.315626
   Lu SL, 2012, ICCAD-IEEE ACM INT, P271
   Maiz J., 2003, INT EL DEV M IEDM 03, P2141, DOI [10.1109/IEDM.2003.1269335, DOI 10.1109/IEDM.2003.1269335]
   Manoochehri M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P223, DOI 10.1145/2024723.2000091
   Mukherjee SS, 2004, 10TH IEEE PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, P37, DOI 10.1109/PRDC.2004.1276550
   NASA, 2014, NASA LAUNCH NEXT GEN
   Oh N, 2002, IEEE T RELIAB, V51, P63, DOI 10.1109/24.994913
   Patterson David A., 2013, COMPUTER ORG DESIGN
   Quinn H, 2005, ANN IEEE SYM FIELD P, P193
   Rebaudengo M, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P602
   Rech P., 2014, DEPENDABLE SYSTEMS N
   Vemu R., 2008, International Test Conference, P1, DOI DOI 10.1109/TEST.2007.4437639
   Yuan Cai, 2006, DESIGN AUTOMATION 20
   Ziegler JF, 1996, IBM J RES DEV, V40, P3, DOI 10.1147/rd.401.0003
NR 29
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 3
DI 10.1145/2794148
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000003
DA 2024-07-18
ER

PT J
AU Le Gal, B
   Jego, C
AF Le Gal, Bertrand
   Jego, Christophe
TI GPU-Like On-Chip System for Decoding LDPC Codes
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Alogrithms; FEC techniques; LDPC codes; GPU-like architecture;
   MIPS processor; SIMD matrix; FPGA implementation; signal processing
   systems
ID OPTIMIZATION
AB Rapid prototyping is an important step in the development and the verification of computationally demanding tasks of digital communication systems, such as Forward Error Correction (FEC) decoding. The goal is to replace time-consuming simulations based on abstract models of the system with real-time experiments under real-world conditions. GPU-like architecture is a promising approach to fully exploit the potential of FPGA-based acceleration platforms. In this article, an application-specific GPU-like architecture and a complete compilation framework for decoding LDPC codes are proposed. The interest in an application-specific GPU in comparison with current GPUs is detailed. Finally, real-time experimentations demonstrate the potential of the GPU-like decoder to investigate both algorithmic and architectural issues.
C1 [Le Gal, Bertrand; Jego, Christophe] Univ Bordeaux, IPB, IMS Lab, CNRS UMR5218, Bordeaux, France.
C3 Universite de Bordeaux; Centre National de la Recherche Scientifique
   (CNRS); CNRS - Institute for Engineering & Systems Sciences (INSIS)
RP Le Gal, B (corresponding author), Univ Bordeaux, IPB, IMS Lab, CNRS UMR5218, Bordeaux, France.
EM bertrand.legal@ims-bordeaux.fr
RI LE GAL, Bertrand/AAE-5573-2020
OI LE GAL, Bertrand/0000-0003-2269-8756
CR Chang CC, 2011, IEEE J-STARS, V4, P653, DOI 10.1109/JSTARS.2011.2142295
   Chen JH, 2002, IEEE COMMUN LETT, V6, P208, DOI 10.1109/4234.1001666
   Chen XH, 2011, IEEE T CIRCUITS-I, V58, P98, DOI 10.1109/TCSI.2010.2055250
   Falcao G, 2011, ELECTRON LETT, V47, P542, DOI 10.1049/el.2011.0201
   Falcao G., 2013, P INT S WIR COMM SYS
   Falcao G, 2011, IEEE T PARALL DISTR, V22, P309, DOI 10.1109/TPDS.2010.66
   Falcao G, 2009, J COMPUT SCI TECH-CH, V24, P913, DOI 10.1007/s11390-009-9266-8
   Fossorier MPC, 1999, IEEE T COMMUN, V47, P673, DOI 10.1109/26.768759
   GALLAGER RG, 1962, IRE T INFORM THEOR, V8, P21, DOI 10.1109/tit.1962.1057683
   Guilloud F, 2007, IEEE T COMMUN, V55, P2084, DOI 10.1109/TCOMM.2007.908517
   Guilloud Frederic, 2003, 3 INT S TURBO CODES, P451
   Guohui Wang, 2011, Proceedings 2011 IEEE 9th Symposium on Application Specific Processors (SASP 2011), P82, DOI 10.1109/SASP.2011.5941084
   Hocevar DE, 2004, 2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, P107
   Ji H, 2011, J SIGNAL PROCESS SYS, V64, P149, DOI 10.1007/s11265-010-0547-9
   Jones C, 2003, IEEE MILIT COMMUN C, P157
   Kschischang FR, 2001, IEEE T INFORM THEORY, V47, P498, DOI 10.1109/18.910572
   Marchand C, 2011, J SIGNAL PROCESS SYS, V65, P185, DOI 10.1007/s11265-011-0604-z
   Martínez-Zaldívar FJ, 2011, J SUPERCOMPUT, V58, P314, DOI 10.1007/s11227-011-0587-3
   Murugappa P., 2012, 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP 2012), P143, DOI 10.1109/RSP.2012.6380703
   Owens JD, 2007, COMPUT GRAPH FORUM, V26, P80, DOI 10.1111/j.1467-8659.2007.01012.x
   Peyic M, 2012, MICROPROCESS MICROSY, V36, P159, DOI 10.1016/j.micpro.2011.12.006
   Rhoads Steve, 2011, PLASMA 32 BIT SOFTCO
   Shin KW, 2012, J SEMICOND TECH SCI, V12, P24, DOI 10.5573/JSTS.2012.12.1.24
   Soonyoung Kang, 2012, IEEE International Conference on Communications (ICC 2012), P3692, DOI 10.1109/ICC.2012.6363991
   Wang G., 2013, P IEEE GLOB C SIGN I
   Wang GH, 2011, CONF REC ASILOMAR C, P2053, DOI 10.1109/ACSSC.2011.6190388
   Wang S, 2008, CONF REC ASILOMAR C, P171, DOI 10.1109/ACSSC.2008.5074385
   Ying Y, 2012, IEEE INT SYMP CIRC S, P2609, DOI 10.1109/ISCAS.2012.6271839
NR 28
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 95
DI 10.1145/2538668
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200022
DA 2024-07-18
ER

PT J
AU Logaras, E
   Hazapis, OG
   Manolakos, ES
AF Logaras, Evangelos
   Hazapis, Orsalia G.
   Manolakos, Elias S.
TI Python to Accelerate Embedded SoC Design: A Case Study for Systems
   Biology
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; SoC; scripting languages; Python; hw/sw
   co-design; VHDL; FPGA; SysPy; Systems Biology; Biomolecular reaction
   networks; Gillespie's Stochastic Simulation Algorithm
ID STOCHASTIC SIMULATION
AB We present SysPy (System Python) a tool which exploits the strengths of the popular Python scripting language to boost design productivity of embedded System on Chips for FPGAs. SysPy acts as a "glue" software between mature HDLs, ready-to-use VHDL components and programmable processor soft IP cores. SysPy can be used to: (i) automatically translate hardware components described in Python into synthesizable VHDL, (ii) capture top-level structural descriptions of processor-centric SoCs in Python, (iii) implement all the steps necessary to compile the user's C code for an instruction set processor core and generate processor specific Tcl scripts that import to the design project all the necessary HDL files of the processor's description and instantiate/connect the core to other blocks in a synthesizable top-level Python description. Moreover, we have developed a Hardware Abstraction Layer (HAL) in Python which allows user applications running in a host PC to utilize effortlessly the SoC's resources in the FPGA. SysPy's design capabilities, when complemented with the developed HAL software API, provide all the necessary tools for hw/sw partitioning and iterative design for efficient SoC's performance tuning. We demonstrate how SysPy's design flow and functionalities can be used by building a processor-centric embedded SoC for computational systems biology. The designed SoC, implemented using a Xilinx Virtex-5 FPGA, combines the flexibility of a programmable soft processor core (Leon3) with the high performance of an application specific core to simulate flexibly and efficiently the stochastic behavior of large size biomolecular reaction networks. Such networks are essential for studying the dynamics of complex biological systems consisting of multiple interacting pathways.
C1 [Logaras, Evangelos; Hazapis, Orsalia G.; Manolakos, Elias S.] Univ Athens, Dept Informat & Telecommun, Athens 15784, Greece.
C3 National & Kapodistrian University of Athens
RP Logaras, E (corresponding author), Univ Athens, Dept Informat & Telecommun, Athens 15784, Greece.
EM evlog@di.uoa.gr; o.chazapis@di.uoa.gr; eliasm@di.uoa.gr
RI Manolakos, Elias/AAM-4957-2021
OI Manolakos, Elias/0000-0001-6376-0419
FU Greek State Scholarships Foundation (IKY) [2008-5530]
FX This work has been supported by the Greek State Scholarships Foundation
   (IKY) under grant 2008-5530.
CR Aeroflex Gaisler GRMON, 2012, DEB MON LEON
   Aeroflex Gaisler Leon3, 2012, LEON3 MULT CPU COR
   [Anonymous], CHAPMAN HALL CRC MAT
   [Anonymous], 2014, ACM T EMBEDDED COMPU, V13
   Bornstein BJ, 2008, BIOINFORMATICS, V24, P880, DOI 10.1093/bioinformatics/btn051
   Chapman B., 2000, SIGBIO Newsletter, V20, P15, DOI 10.1145/360262.360268
   Chen P, 2001, INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P87, DOI 10.1109/ISQED.2001.915211
   Ciranova, 2012, PYCELL STUD
   Copasi, 2012, BIOCH NETW SIM
   Decaluwe Jan., 2004, Linux journal, V2004, P5
   European Bioinformatics Institute, 2012, BIOM DAT DAT ANN PUB
   Ewing G., 2007, PLEX LEXICAL ANAL MO
   Fangohr H, 2004, LECT NOTES COMPUT SC, V3039, P1210
   Gibson MA, 2000, J PHYS CHEM A, V104, P1876, DOI 10.1021/jp993732q
   Gillespie DT, 2007, ANNU REV PHYS CHEM, V58, P35, DOI 10.1146/annurev.physchem.58.032806.104637
   GILLESPIE DT, 1976, J COMPUT PHYS, V22, P403, DOI 10.1016/0021-9991(76)90041-3
   Haglund P., 2003, P INT C FIELD PROGR, P1040
   Hazapis O. G., 2011, 2011 International Conference on Field Programmable Logic and Applications, P459, DOI 10.1109/FPL.2011.90
   Hucka M, 2003, BIOINFORMATICS, V19, P524, DOI 10.1093/bioinformatics/btg015
   Hutchings B, 2009, I C FIELD PROG LOGIC, P174, DOI 10.1109/FPL.2009.5272505
   Li H, 2008, BIOTECHNOL PROGR, V24, P56, DOI 10.1021/bp070255h
   Logaras Evangelos, 2010, Proceedings of the 2010 17th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2010), P762, DOI 10.1109/ICECS.2010.5724624
   Mashtizadeh Ali, 2007, PHDL: A Python Hardware Design Framework
   Mencer O, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P167, DOI 10.1109/FPGA.1998.707894
   Millman KJ, 2011, COMPUT SCI ENG, V13, P9, DOI 10.1109/MCSE.2011.36
   Myers CJ, 2009, BIOINFORMATICS, V25, P2848, DOI 10.1093/bioinformatics/btp457
   OpenCores AVR, 2009, ATM MEGA128 PROC COR
   OpenCores MinSoC, 2012, MIN OPENRISC SYST CH
   Ou JZ, 2004, ANN IEEE SYM FIELD P, P47
   Ouzounoglou E., 2011, P INT C SYST BIOL
   Pineda-Krch M, 2008, J STAT SOFTW, V25
   Rathinam M, 2003, J CHEM PHYS, V119, P12784, DOI 10.1063/1.1627296
   Schoeberl M, 2011, ACM T EMBED COMPUT S, V10, DOI 10.1145/2043662.2043666
   StochPy, 2012, STOCH MOD PYTH
   Synopsys Synphony, 2012, HIGH LEV SYNTH SYNPH
   Xilinx System Generator, 2009, SYST GEN DSP UG640
   Xilinx XST, 2009, XIL SYNTH TECHN US G
   Yoshikawa M., 2006, Proceedings of the Ninth IASTED International Conference Artificial Intelligence and Soft Computing, P1
   Yoshimi M, 2007, I C FIELD PROG LOGIC, P254, DOI 10.1109/FPL.2007.4380656
   Zhang M, 2008, ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, P204, DOI 10.1109/SOCDC.2008.4815608
NR 40
TC 4
Z9 4
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 84
DI 10.1145/2560032
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200011
DA 2024-07-18
ER

PT J
AU Shan, Y
   Hao, YC
   Wang, WQ
   Wang, Y
   Chen, X
   Yang, HZ
   Luk, W
AF Shan, Yi
   Hao, Yuchen
   Wang, Wenqiang
   Wang, Yu
   Chen, Xu
   Yang, Huazhong
   Luk, Wayne
TI Hardware Acceleration for an Accurate Stereo Vision System Using
   Mini-Census Adaptive Support Region
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Stereo vision; hardware acceleration; parallelism;
   integral image; FPGA
AB Domain of stereo vision is highly important in the fields of autonomous cars, video tolling, robotics, and aerial surveys. The specific feature of this domain is that we should handle not only the pixel-by-pixel 2D processing in one image but also the 3D processing for depth estimation by comparing information about a scene from several images with different perspectives. This feature brings challenges to memory resource utilization, because an extra dimension of data has to be buffered. Due to the memory limitation, few of previous stereo vision implementations provide both accurate and high-speed processing for high-resolution images at the same time.
   To achieve domain-specific acceleration for stereo vision, the memory limitation has to be addressed. This article uses a Mini-Census ADaptive Support Region (MCADSR) stereo matching algorithm as a case study due to its high accuracy and representative operations in this domain. To relieve the memory limitation and achieve high-speed processing, the article proposes several efficient optimization methods including vertical-first cost aggregation, hybrid parallel processing, and hardware-friendly integral image. The article also presents a customizable system which provides both accurate and high-speed stereo matching for high-resolution images. The benefits of applying the optimization methods to the system are highlighted.
   With the aforesaid optimization and specific customization implemented on FPGA, the demonstrated system can process 47.6 fps (frames per second) and 129 fps for video size of 1920x1080 with a large disparity range of 256 and 1024 x 768 with a disparity range of 128, respectively. Our results are up to 1.64 times better than previous work in terms of Million Disparity Estimation per second (MDE/s). For accuracy, the 7.65% overall average error rate outperforms current work which can provide real-time processing with this high-resolution and large disparity range.
C1 [Shan, Yi; Hao, Yuchen; Wang, Wenqiang; Wang, Yu; Chen, Xu; Yang, Huazhong] Tsinghua Univ, Tsinghua Natl Lab Informat Sci & Technol, Dept Elect Engn, Beijing 100084, Peoples R China.
   [Luk, Wayne] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7, England.
C3 Tsinghua University; Imperial College London
RP Wang, Y (corresponding author), Tsinghua Univ, Tsinghua Natl Lab Informat Sci & Technol, Dept Elect Engn, Beijing 100084, Peoples R China.
EM yu-wang@mail.tsinghua.edu.cn
RI Chen, Xu/KMX-8502-2024; Wang, Fei/KEH-6292-2024; Wang, Yu/B-7985-2011
OI Wang, Yu/0000-0001-6108-5157
FU 973 project [2013CB329000]; National Science and Technology Major
   Project [2013ZX03003013-003]; National Natural Science Foundation of
   China [61373026, 61261160501, 61028006]; Tsinghua University Initiative
   Scientific Research Program
FX This work was supported by 973 project 2013CB329000, National Science
   and Technology Major Project (2013ZX03003013-003), National Natural
   Science Foundation of China (no. 61373026, no. 61261160501, no.
   61028006), and Tsinghua University Initiative Scientific Research
   Program.
CR [Anonymous], EMBEDDED COMPUTER VI, DOI DOI 10.1007/978-1-84800-304-0_6
   Chang N, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-5, P2090
   Chang NYC, 2010, IEEE T CIRC SYST VID, V20, P792, DOI 10.1109/TCSVT.2010.2045814
   De-Maeztu L, 2012, IEEE T PATTERN ANAL, V34, P410, DOI 10.1109/TPAMI.2011.192
   Fife WS, 2013, IEEE T CIRC SYST VID, V23, P60, DOI 10.1109/TCSVT.2012.2203197
   Hirschmüller H, 2009, IEEE T PATTERN ANAL, V31, P1582, DOI 10.1109/TPAMI.2008.221
   Jin MX, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P21
   Jin S, 2010, IEEE T CIRC SYST VID, V20, P15, DOI 10.1109/TCSVT.2009.2026831
   Ke Zhang, 2009, 2009 IEEE 12th International Conference on Computer Vision Workshops, ICCV Workshops, P794, DOI 10.1109/ICCVW.2009.5457623
   Klaus A, 2006, INT C PATT RECOG, P15
   Minxi Jin, 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P507, DOI 10.1109/FPL.2012.6339266
   Scharstein D, 2002, INT J COMPUT VISION, V47, P7, DOI 10.1023/A:1014573219977
   Shan Y, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P29, DOI 10.1109/FPT.2012.6412106
   Veksler O, 2003, PROC CVPR IEEE, P556
   Veksler O, 2005, PROC CVPR IEEE, P384
   Wang L, 2007, THIRD INTERNATIONAL SYMPOSIUM ON 3D DATA PROCESSING, VISUALIZATION, AND TRANSMISSION, PROCEEDINGS, P798
   Yang Q., 2006, P 17 BRIT MACHINE VI, P989
   Zabih R., 1994, Computer Vision - ECCV '94. Third European Conference on Computer Vision. Proceedings. Vol.II, P151, DOI 10.1007/BFb0028345
   Zhang K, 2009, IEEE T CIRC SYST VID, V19, P1073, DOI 10.1109/TCSVT.2009.2020478
   Zhang L, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P55
NR 20
TC 29
Z9 32
U1 0
U2 23
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 132
DI 10.1145/2584659
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100015
DA 2024-07-18
ER

PT J
AU Chang, YM
   Hsiu, PC
   Chang, YH
   Chang, CW
AF Chang, Yu-Ming
   Hsiu, Pi-Cheng
   Chang, Yuan-Hao
   Chang, Che-Wei
TI A Resource-Driven DVFS Scheme for Smart Handheld Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Management; Measurement; Performance; Energy
   savings; dynamic voltage/frequency scaling; resource-driven state
   machines; smart handheld devices; Android
AB Reducing the energy consumption of the emerging genre of smart handheld devices while simultaneously maintaining mobile applications and services is a major challenge. This work is inspired by an observation on the resource usage patterns of mobile applications. In contrast to existing DVFS scheduling algorithms and history-based prediction techniques, we propose a resource-driven DVFS scheme in which resource state machines are designed to model the resource usage patterns in an online fashion to guide DVFS. We have implemented the proposed scheme on Android smartphones and conducted experiments based on real-world applications. The results are very encouraging and demonstrate the efficacy of the proposed scheme.
C1 [Chang, Yu-Ming] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
   [Hsiu, Pi-Cheng; Chang, Che-Wei] Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei 115, Taiwan.
   [Chang, Yuan-Hao] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
C3 National Taiwan University; Academia Sinica - Taiwan; Academia Sinica -
   Taiwan
RP Hsiu, PC (corresponding author), Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei 115, Taiwan.
EM r98944014@csie.ntu.edu.tw; pchsiu@citi.sinica.edu.tw;
   johnson@iis.sinica.edu.tw; chewei@citi.sinica.edu.tw
RI Hsiu, Pi-Cheng/ABC-3210-2020; Chang, Yuan-Hao/ABA-6935-2020; Hsiu,
   Pi-Cheng/GSJ-1102-2022
OI Hsiu, Pi-Cheng/0000-0001-8035-4033; Chang, Yuan-Hao/0000-0002-1282-2111;
   
FU National Science Council [101-2219-E-002-002, 100-2628-E-001-003-MY2]
FX This work was supported in part by the National Science Council under
   grants. 101-2219-E-002-002 and 100-2628-E-001-003-MY2.
CR Aydin H, 2001, EUROMICRO, P225, DOI 10.1109/EMRTS.2001.934038
   Chen J.-J., 2005, ACM Embedded Software, P247
   Choi KW, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P732, DOI 10.1109/ICCAD.2002.1167613
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Gu Y, 2008, DES AUT CON, P740
   Gu Y, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P3, DOI 10.1109/RTAS.2008.33
   Gurun S., 2005, EMSOFT '05: Proceedings of the 5th ACM international conference on Embedded software, P218
   Hamers J, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146419
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Lee B, 2005, J SYST ARCHITECT, V51, P633, DOI 10.1016/j.sysarc.2005.01.002
   Mejia-Alvarez Pedro., 2004, ACM Transactions in Embedded Computing Systems, V3, P284
   Mochocki BC, 2006, DES AUT CON, P592, DOI 10.1109/DAC.2006.229296
   Mohan S, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880061
   Nurvitadhi E, 2003, ESA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, P292
   Pallipadi V., 2006, Linux Symposium, P223
   Pouwelse J., 2001, P PICT COD S, P303
   Shye Alex, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P168, DOI 10.1145/1669112.1669135
   Shye A, 2010, PERF E R SI, V38, P375, DOI 10.1145/1811099.1811094
   Son D, 2001, PROCEEDINGS OF THE EIGHTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, P633, DOI 10.1109/ICPADS.2001.934877
   Yan L, 2005, DES AUT CON, P624, DOI 10.1109/DAC.2005.193886
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
NR 21
TC 19
Z9 19
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 53
DI 10.1145/2539036.2539049
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000013
DA 2024-07-18
ER

PT J
AU Lee, J
   Shrivastava, A
AF Lee, Jongeun
   Shrivastava, Aviral
TI Software-Based Register File Vulnerability Reduction for Embedded
   Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Reliability; Performance; Soft error; register file;
   vulnerability; static analysis; embedded system; compilation; link-time
   optimization
AB Register File (RF) is extremely vulnerable to soft errors, and traditional redundancy based schemes to protect the RF are prohibitive not only because RF is often in the timing critical path of the processor, but also since it is one of the hottest blocks on the chip. Software approaches would be ideal in this case, but previous approaches based on instruction scheduling are only moderately effective due to local scope. In this article we present a compiler approach, based on interprocedural program analysis, to reduce the vulnerability of registers by temporarily writing live variables to protected memory. We formulate the problem as an integer linear programming problem and also present a very efficient heuristic algorithm. Further we present an iterative optimization method based on Kernighan-Lin's graph partitioning algorithm. Our experiments demonstrate that our proposed techniques can reduce the vulnerability of a RF by 33 similar to 37% on average and up to 66%, with a small 2% increase in runtime. In addition, our overhead reduction optimization can effectively reduce the code size overhead, by more than 40% on average, to a mere 5 similar to 6%, compared to highly optimized binaries.
C1 [Lee, Jongeun] Ulsan Natl Inst Sci & Technol, Sch ECE, Ulsan 689798, South Korea.
   [Shrivastava, Aviral] Arizona State Univ, Dept CSE, Tempe, AZ 85281 USA.
C3 Ulsan National Institute of Science & Technology (UNIST); Arizona State
   University; Arizona State University-Tempe
RP Lee, J (corresponding author), Ulsan Natl Inst Sci & Technol, Sch ECE, Ulsan 689798, South Korea.
EM jlee@unist.ac.kr
OI Shrivastava, Aviral/0000-0002-1075-897X
FU National Science Foundation [CCF 1055094]; National Research Foundation
   of Korea (NRF); Ministry of Education, Science and Technology
   [2010-0011534]; Division of Computing and Communication Foundations;
   Direct For Computer & Info Scie & Enginr [1055094] Funding Source:
   National Science Foundation
FX This work was partially supported by funding from National Science
   Foundation grants CCF 1055094 (CAREER), and by Basic Science Research
   Program through the National Research Foundation of Korea (NRF) funded
   by the Ministry of Education, Science and Technology, under grant
   2010-0011534.
CR Blome J. A., 2006, CASES 06, P421
   Chen KY, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P39, DOI 10.1109/ISSS.2001.957910
   Dodd PE, 2003, IEEE T NUCL SCI, V50, P583, DOI 10.1109/TNS.2003.813129
   Fazeli M, 2008, IEEE HI ASS SYS ENGR, P109, DOI 10.1109/HASE.2008.46
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Harrold M. J., 1998, Software Engineering Notes, V23, P11, DOI 10.1145/271775.271780
   Kandala M., 2007, Proc. of the 21st International Conference on Advanced Information Networking and Applications Workshops, P798, DOI DOI 10.1109/AINAW.2007.78
   Kernighan B. W., 1970, Bell System Technical Journal, V49, P291
   Lee J, 2011, IEEE T COMPUT AID D, V30, P607, DOI 10.1109/TCAD.2010.2095630
   Lee J, 2010, IEEE T COMPUT AID D, V29, P1018, DOI 10.1109/TCAD.2010.2049050
   Lee J, 2009, LCTES'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P41
   Li XD, 2008, CONF PROC INT SYMP C, P341, DOI 10.1109/ISCA.2008.9
   MEMIK G, 2005, P INT C DEP SYST NET
   Mitra S, 2005, COMPUTER, V38, P43, DOI 10.1109/MC.2005.70
   Montesinos P, 2007, I C DEPEND SYS NETWO, P286, DOI 10.1109/DSN.2007.99
   Mukherjee S. S., 2003, P INT S MICR
   Naseer R, 2006, MIDWEST SYMP CIRCUIT, P515
   Oh N, 2002, IEEE T RELIAB, V51, P111, DOI 10.1109/24.994926
   Oh N, 2002, IEEE T RELIAB, V51, P63, DOI 10.1109/24.994913
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   Walcott KR, 2007, CONF PROC INT SYMP C, P516, DOI 10.1145/1273440.1250726
   Yan J., 2005, P 5 ACM INT C EMBEDD, P203, DOI [10.1145/1086228.1086266, DOI 10.1145/1086228.1086266]
   Yeager K. C., 1996, IEEE MICRO
   Youfeng Wu, 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P1, DOI 10.1109/MICRO.1994.717399
NR 24
TC 3
Z9 3
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 38
DI 10.1145/2536747.2536760
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500013
DA 2024-07-18
ER

PT J
AU Gu, J
   Guo, H
   Ishihara, T
AF Gu, Ji
   Guo, Hui
   Ishihara, Tohru
TI DLIC: Decoded Loop Instructions Caching for Energy-Aware Embedded
   Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Cache hierarchy; filter cache; instruction decode;
   low power; low energy; embedded systems
ID POWER; CONSUMPTION; REDUCTION; DESIGN; BTB
AB With the explosive proliferation of embedded systems, especially through countless portable devices and wireless equipment used, embedded systems have become indispensable to the modern society and people's life. Those devices are often battery driven. Therefore, low energy consumption in embedded processors is important and becomes critical in step with the system complexity. The on-chip instruction cache (I-cache) is usually the most energy-consuming component on the processor chip due to its large size and frequent access operations. To reduce such energy consumption, the existing loop cache approaches use a tiny decoded cache to filter the I-cache access and instruction decode activity for repeated loop iterations. However, such designs are effective for small and simple loops, and only suitable for DSP kernel-like applications. They are not effectual for many embedded applications where complex loops are common. In this article, we propose a decoded loop instruction cache (DLIC) that is small, hence energy efficient, yet can capture most loops, including large nested ones with branch executions, so that a significant amount of I-cache accesses and instruction decoding can be eradicated. The experiments on a set of embedded benchmarks show that our proposed DLIC scheme can reduce energy consumption by up to 87% as compared to normal cache-only design. On average, 66% energy can be saved on instruction fetching and decoding, while at a performance overhead of only 1.4%.
C1 [Gu, Ji; Ishihara, Tohru] Kyoto Univ, Dept Commun & Comp Engn, Grad Sch Informat, Sakyo Ku, Kyoto 6068501, Japan.
   [Guo, Hui] Univ New S Wales, Sch Comp Sci & Engn, Sydney, NSW 2052, Australia.
C3 Kyoto University; University of New South Wales Sydney
RP Gu, J (corresponding author), Kyoto Univ, Dept Commun & Comp Engn, Grad Sch Informat, Sakyo Ku, Kyoto 6068501, Japan.
EM jigu@ikyoto-u.ac.jp; huig@cs.unsw.edu.au; ishihara@ikyoto-u.ac.jp
OI Ishihara, Tohru/0000-0002-1650-9958
CR Anderson T, 2000, PR IEEE COMP DESIGN, P403, DOI 10.1109/ICCD.2000.878315
   [Anonymous], P 20 S GREAT LAK S V
   [Anonymous], P INT S HIGH PERF CO
   Bajwa RS, 1997, IEEE T VLSI SYST, V5, P417, DOI 10.1109/92.645068
   Bellas N, 2000, IEEE T VLSI SYST, V8, P317, DOI 10.1109/92.845897
   Bellas N., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P378, DOI 10.1109/ICCD.1999.808570
   Bellas NE, 2000, IEEE T VLSI SYST, V8, P693, DOI 10.1109/92.902264
   BURGER DC, 1997, CSTR19971342 U WISC
   CATTHOOR F., 2004, P 2004 AS S PAC DES, P824
   Chang YJ, 2006, ASIA S PACIF DES AUT, P917
   Chang YJ, 2003, IEEE T VLSI SYST, V11, P568, DOI 10.1109/TVLSI.2003.812292
   Dally WJ, 2008, COMPUTER, V41, P27, DOI 10.1109/MC.2008.224
   Ghose K., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P70, DOI 10.1109/LPE.1999.799412
   González R, 2004, CONF PROC INT SYMP C, P314
   Gordon-Ross A., 2003, P 2003 INT C COMP AR, P117
   Gu J, 2011, MICROPROCESS MICROSY, V35, P382, DOI 10.1016/j.micpro.2011.02.003
   Guan X, 2008, IEEE INT CONF ASAP, P269, DOI 10.1109/ASAP.2008.4580190
   GUTHAUS M.R., 2001, P IEEE 4 ANN WORKSHO, P83
   HU Z, 2000, P WORKSH COMPL EFF D
   Itoh M, 2000, PR IEEE COMP DESIGN, P430, DOI 10.1109/ICCD.2000.878319
   Kahn R, 2008, MICROPROCESS MICROSY, V32, P425, DOI 10.1016/j.micpro.2008.05.004
   Kim S, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P64, DOI 10.1109/LPE.2001.945374
   Kin J, 1997, INT SYMP MICROARCH, P184, DOI 10.1109/MICRO.1997.645809
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   Manne S, 1998, CONF PROC INT SYMP C, P132, DOI 10.1109/ISCA.1998.694769
   MIN R, 2004, P 17 INT C VLSI DES
   Montanaro J, 1996, IEEE J SOLID-ST CIRC, V31, P1703, DOI 10.1109/JSSC.1996.542315
   Nalluri R, 2007, I CONF VLSI DESIGN, P239, DOI 10.1109/VLSID.2007.58
   Panwar R., 1995, Proceedings. 1995 International Symposium on Low Power Design, P57, DOI 10.1145/224081.224092
   Ravindran RA, 2005, INT SYM CODE GENER, P179, DOI 10.1109/CGO.2005.13
   Scott J., 1998, International Symposium on Computer Architecture Power Driven Microarchitecture Workshop, P145
   Shuai Wang, 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P81, DOI 10.1109/ISVLSI.2008.35
   Solomon B, 2003, IEEE T VLSI SYST, V11, P801, DOI 10.1109/TVLSI.2003.814327
   Su Ching-Long., 1995, P 1995 INT S LOW POW, P63
   Tang WY, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P443, DOI 10.1109/DATE.2002.998311
   Thoziyoor S., 2008, HPL200820
   Villarreal Jason, 2002, UCRCSE0103
   Vivekanandarajah K, 2004, ASIA S PACIF DES AUT, P373, DOI 10.1109/ASPDAC.2004.1337602
   Zeng H, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P244, DOI 10.1109/LPE.2006.4271844
   Zhang C., 2005, ACM T ARCHIT CODE OP, V2, P34
   Zhang W, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1234675.1234678
NR 41
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 6
DI 10.1145/2512464
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900006
OA Bronze
DA 2024-07-18
ER

PT J
AU Uzelac, V
   Milenkovic, A
AF Uzelac, Vladimir
   Milenkovic, Aleksandar
TI Hardware-Based Load Value Trace Filtering for On-the-Fly Debugging
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Verification; Debugging; program tracing; trace
   compression; load value filtering; trace module; software debugger;
   variable encoding
ID COMPRESSION
AB Capturing program and data traces during program execution unobtrusively on-the-fly is crucial in debugging and testing of cyber-physical systems. However, tracing a complete program unobtrusively is often cost-prohibitive, requiring large on-chip trace buffers and wide trace ports. This article describes a new hardware-based load data value filtering technique called Cache First-access Tracking. Coupled with an effective variable encoding scheme, this technique achieves a significant reduction of load data value traces, from 5.86 to 56.39 times depending on the data cache size, thus enabling cost-effective, unobtrusive on-the-fly tracing and debugging.
C1 [Uzelac, Vladimir] Tensil Inc, Santa Clara, CA 95054 USA.
   [Milenkovic, Aleksandar] Univ Alabama, Dept Elect & Comp Engn, Huntsville, AL 35899 USA.
C3 University of Alabama System; University of Alabama Huntsville
RP Uzelac, V (corresponding author), Tensil Inc, 255-6 Scott Blvd, Santa Clara, CA 95054 USA.
EM milenka@ece.uah.edu
RI Milenkovic, Aleksandar/C-5593-2011
OI Milenkovic, Aleksandar/0000-0002-9359-4594
FU National Science Foundation [CNS-0855237, CNS-1217470]; Direct For
   Computer & Info Scie & Enginr; Division Of Computer and Network Systems
   [1217470] Funding Source: National Science Foundation
FX This work was supported in part by National Science Foundation grants
   CNS-0855237 and CNS-1217470.
CR Al-Zoubi H., 2004, Proceedings of the 42nd annual Southeast regional conference, P267, DOI DOI 10.1145/986537.986601
   [Anonymous], 2002, RTI PROJECT
   [Anonymous], 2001, 114911990 IEEE
   ARM, 2007, EMB TRAC MACR ARCH S
   ARM, 2005, ARCH IMPL ARM CORT A
   ARM, 2004, CORESIGHT ON CHIP DE
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Daoud EA, 2009, IEEE T COMPUT AID D, V28, P1387, DOI 10.1109/TCAD.2009.2023198
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   IEEE-ISTO, 2003, NEX 5001 FOR STAND G
   Intel, 2004, INT XSCALE COR DEV M
   Kao CF, 2007, IEEE T CIRCUITS-I, V54, P530, DOI 10.1109/TCSI.2006.887613
   McDonald-Maier K., 2004, Embedded System Engineering, V12, P32
   Milenkovic A, 2000, IEEE CONCURR, V8, P36, DOI 10.1109/4434.865891
   Milenkovic A, 2011, IEEE T COMPUT, V60, P992, DOI 10.1109/TC.2010.146
   Narayanasamy S, 2005, CONF PROC INT SYMP C, P284, DOI 10.1109/ISCA.2005.16
   Orme W., 2008, DEGUG TRACE MULTICOR
   Tensilica, 2009, NONINTR REAL TIM TRA
   Thoziyoor Shyamkumar, 2008, Technical Report. Technical Report HPL-2008-20
   Uzelac V, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P97, DOI 10.1145/1878921.1878938
   Uzelac V, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P117, DOI 10.1145/1878921.1878940
   Uzelac V, 2009, DES AUT CON, P738
NR 22
TC 4
Z9 8
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2013
VL 12
SU 2
AR 97
DI 10.1145/2465787.2465799
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FI
UT WOS:000321215900012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Berthier, N
   Maraninchi, F
   Mounier, L
AF Berthier, Nicolas
   Maraninchi, Florence
   Mounier, Laurent
TI Synchronous Programming of Device Drivers for Global Resource Control in
   Embedded Operating Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Automated control; power-aware implementation; synchronous
   paradigm; wireless sensor networks
ID DISCRETE; ENERGY
AB In embedded systems, controlling a shared resource like a bus, or improving a property like power consumption, may be hard to achieve when programming device drivers individually. In this article, we propose a global resource control approach, based on a centralized view of the devices' states. The solution we propose operates on the hardware/software interface. It involves a simple adaptation of the application level, to communicate with the hardware via a control layer. The control layer itself is built from a set of simple automata: the device drivers, whose states correspond to functional or power consumption modes, and a controller to enforce global properties. All these automata are programmed using a synchronous language, and compiled into a single piece of C code. We take as example the node of a sensor network. We explain the approach in details, demonstrate its use and benefits with an event-driven or multithreading operating system, and draw guidelines for its use in other contexts.
EM nicolas.berthier@inria.fr
OI Berthier, Nicolas/0000-0002-0933-8193; Maraninchi,
   Florence/0000-0003-0783-9178
FU French ANR project ARESA2 [ANR-09-VERS-017]
FX This work has been partially supported by the French ANR project ARESA2
   (ANR-09-VERS-017). Verimag is an academic research laboratory affiliated
   with the University Joseph Fourier Grenoble (UJF), the National Center
   for Scientific Research (CNRS), and Grenoble Polytechnic Institute
   (Grenoble INP).
CR Abdelzaher Tarek., 2008, PERFORMANCE MODELING, P185
   Altisen K, 2003, LECT NOTES COMPUT SC, V2618, P174
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Bhatti S, 2005, MOBILE NETW APPL, V10, P563, DOI 10.1007/s11036-005-1567-8
   Bouhadiba T., 2011, P 11 ACM INT C EMB S
   Buettner M., 2006, SenSys ?06, P307, DOI [DOI 10.1145/1182807.1182838, 10.1145/1182807.1182838]
   Caspi P., 1987, P 14 ACM SIGACT SIGP, P178, DOI DOI 10.1145/41625.41641
   Caspi P, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331339
   Cha H, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P148, DOI 10.1145/1236360.1236381
   Chandra V, 2003, IEEE T SYST MAN CY C, V33, P284, DOI 10.1109/TSMCC.2003.813152
   Chis A., 2009, P 6 INT C MOB TECHN, P47
   Choi H, 2008, LECT NOTES COMPUT SC, V4913, P354
   Delaval G, 2010, ACM SIGPLAN NOTICES, V45, P57, DOI 10.1145/1755951.1755898
   Dunkels A, 2004, CONF LOCAL COMPUT NE, P455
   Dunkels Adam, 2006, Proceedings of the 4th International Conference on Embedded Networked Sensor Systems. SenSys'06, P29, DOI DOI 10.1145/1182807.1182811
   Eswaran A, 2005, REAL TIM SYST SYMP P, P256
   Fraboulet A, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P176, DOI 10.1109/IPSN.2007.4379677
   Gay D, 2003, ACM SIGPLAN NOTICES, V38, P1, DOI 10.1145/780822.781133
   Girault A, 2009, FORM METHOD SYST DES, V35, P190, DOI 10.1007/s10703-009-0084-y
   HILL J, 2000, SIGPLAN NOTICES, V35, P93
   INRIA, 2008, SENSTOOLS
   Klues Kevin, 2007, Operating Systems Review, V41, P251, DOI 10.1145/1323293.1294286
   Lorincz K, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P211
   Maraninchi F, 2001, COMPUT LANG, V27, P61, DOI 10.1016/S0096-0551(01)00016-9
   Marchand H, 2000, DISCRETE EVENT DYN S, V10, P325, DOI 10.1023/A:1008311720696
   RAMADGE PJG, 1989, P IEEE, V77, P81, DOI 10.1109/5.21072
   Sorber J, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P161
   Wang Y, 2009, ACM SIGPLAN NOTICES, V44, P252, DOI 10.1145/1594834.1480913
   Whitaker A, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P195, DOI 10.1145/1060289.1060308
   Zeng H, 2002, ACM SIGPLAN NOTICES, V37, P123, DOI 10.1145/605432.605411
NR 30
TC 4
Z9 5
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 39
DI 10.1145/2435227.2435235
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Falk, J
   Zebelein, C
   Haubelt, C
   Teich, J
AF Falk, Joachim
   Zebelein, Christian
   Haubelt, Christian
   Teich, Juergen
TI A Rule-Based Quasi-Static Scheduling Approach for Static Islands in
   Dynamic Dataflow Graphs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Data flow analysis; actor-oriented design; clustering;
   scheduling
AB In this article, an efficient rule-based clustering algorithm for static dataflow subgraphs in a dynamic dataflow graph is presented. The clustered static dataflow actors are quasi-statically scheduled, in such a way that the global performance in terms of latency and throughput is improved compared to a dynamically scheduled execution, while avoiding the introduction of deadlocks as generated by naive static scheduling approaches. The presented clustering algorithm outperforms previously published approaches by a faster computation and more compact representation of the derived quasi-static schedule. This is achieved by a rule-based approach, which avoids an explicit enumeration of the state space. A formal proof of the correctness of the presented clustering approach is given. Experimental results show significant improvements in both, performance and code size, compared to a state-of-the-art clustering algorithm.
C1 [Falk, Joachim; Zebelein, Christian; Haubelt, Christian; Teich, Juergen] Univ Erlangen Nurnberg, Erlangen, Germany.
C3 University of Erlangen Nuremberg
RP Falk, J (corresponding author), Univ Erlangen Nurnberg, Erlangen, Germany.
EM falk@cs.fau.de
RI Falk, Joachim/AAE-1610-2021
OI Haubelt, Christian/0000-0002-1568-5423
FU German Science Foundation (DFG) [HA 4463/3-1]
FX This work has been partially supported by the German Science Foundation
   (DFG) under HA 4463/3-1.
CR Alur R, 2001, FORM METHOD SYST DES, V18, P97, DOI 10.1023/A:1008767206905
   [Anonymous], J DESIGN AUTOMATION
   [Anonymous], 2009, DAC
   [Anonymous], 1999, P 20 INT C APPL THEO
   [Anonymous], 1974, PROC IFIP C 74
   BHATTACHARYYA S. S., 1988, PHILOS SCI, V55, P614
   BHATTACHARYYA SS, 1993, J VLSI SIGNAL PROC, V6, P271, DOI 10.1007/BF01608539
   BHATTACHARYYA SS, 1995, IEEE T CIRCUITS-I, V42, P138, DOI 10.1109/81.376876
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Buck J.T., 1993, Ph. D. Dissertation
   CHOI C, 1997, P INT WORKSH RAP SYS
   Eker Johan., 2003, CAL Language Report: Specification of the CAL Actor Language
   FALK J., 2011, P DES AUT TEST EUR D
   FALK J., 2008, P 8 ACM INT C EMB SO
   Gerstlauer A, 2009, IEEE T COMPUT AID D, V28, P1517, DOI 10.1109/TCAD.2009.2026356
   Gu RR, 2011, J SIGNAL PROCESS SYS, V63, P129, DOI 10.1007/s11265-009-0445-1
   Ha S, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255461
   Haid W, 2009, IEEE SIGNAL PROC MAG, V26, P64, DOI 10.1109/MSP.2009.934111
   Haubelt C, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/47580
   Hsu C., 2007, STUDIES
   Kianzad V, 2006, IEEE T PARALL DISTR, V17, P667, DOI 10.1109/TPDS.2006.87
   Kwon S, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1367045.1367048
   Lee E.A., 1997, A denotational semantics for dataow with firing
   Lee EA, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.180
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Meijer S, 2010, DES AUT TEST EUROPE, P747
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Pino J., 1995, Signals, Systems and Computers, V1, P122
   Plishker W, 2009, DES AUT CON, P923
   Plishker W, 2009, DES AUT TEST EUROPE, P111
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Thompson Mark, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P9
   VENKATARAMANI G., 2004, P IEEE 13 INT WORKSH
NR 36
TC 6
Z9 7
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 74
DI 10.1145/2442116.2442124
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900008
DA 2024-07-18
ER

PT J
AU Waluyo, AB
   Taniar, D
   Srinivasan, B
   Rahayu, W
AF Waluyo, Agustinus Borgy
   Taniar, David
   Srinivasan, Bala
   Rahayu, Wenny
TI Mobile Query Services in a Participatory Embedded Sensing Environment
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Mobile sensing system; participatory embedded
   sensing; mobile query processing; participatory-based air-quality
   monitoring system; energy-efficient query processing
ID DATA DISSEMINATION; EFFICIENT INDEX; BROADCAST; SCHEMES
AB A participatory mobile sensing system is designed to enable clients to voluntarily collect environmental data using embedded sensors and a mobile device while going about their daily activities. Due to the spatio-temporal nature of the data, and the significant benefits of the data to the general public, it is necessary to employ an efficient and effective query processing model for the mobile clients to access the data that can be visualized via an interactive multimedia interface. This article introduces a unified on-demand and data broadcast model to serve queries in the context of a mobile sensing system. The contributions of this article include the following: (i) it presents a novel data structure and indexing method to support the system; (ii) it provides flexibility for the client to issue query using on-demand or broadcast channel according to the server load and broadcast schedule; (iii) it enables new data access and processing for the mobile client; and (iv) it is designed for a multiple channels/receivers environment in a 4G wireless network. The proposed model uses a holistic query processing approach for the mobile sensing system that offers substantial efficiency and autonomy for mobile clients when retrieving data. The results of the experiments undertaken affirm the effectiveness of its performance.
C1 [Waluyo, Agustinus Borgy; Taniar, David; Srinivasan, Bala] Monash Univ, Clayton Sch Informat Technol, Clayton, Vic 3800, Australia.
   [Rahayu, Wenny] La Trobe Univ, Dept Comp Sci & Comp Engn, Bundoora, Vic 3086, Australia.
C3 Monash University; La Trobe University
RP Waluyo, AB (corresponding author), Monash Univ, Clayton Sch Informat Technol, Clayton, Vic 3800, Australia.
EM Agustinus.Borgy.Waluyo@monash.edu; David.Taniar@monash.edu;
   Bala.Srinivasan@monash.edu; W.Rahayu@latrobe.edu.au
RI Rahayu, Wenny/ABA-5515-2020
OI Taniar, David/0000-0002-8862-3960
FU Australian Research Council (ARC) Discovery Project [DP0987687]
FX This research was partially funded by the Australian Research Council
   (ARC) Discovery Project (Project No: DP0987687).
CR [Anonymous], P ACM SAC
   Dept. of Environment, 2011, AIR QUAL IND
   Eisenman SB, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P87
   Greaves S, 2008, ATMOS ENVIRON, V42, P1665, DOI 10.1016/j.atmosenv.2007.11.043
   Hsu HH, 2010, MOB INF SYST, V6, P341, DOI 10.1155/2010/460103
   Hu QL, 1999, PROCEEDINGS OF THE EIGHTH INTERNATIONAL CONFERENCE ON INFORMATION KNOWLEDGE MANAGEMENT, CIKM'99, P351, DOI 10.1145/319950.320027
   Huang JL, 2002, GLOB TELECOMM CONF, P972
   Imielinski T, 1997, IEEE T KNOWL DATA EN, V9, P353, DOI 10.1109/69.599926
   Imielinski T., 1994, SIGMOD Record, V23, P25, DOI 10.1145/191843.191846
   Interdynamics, PLAN AN PLANN PLATF
   Jamil M., 2008, TENCON 2008-2008 IEEE Region 10 Conference, P1
   Jayaputera J, 2005, MOB INF SYST, V1, P91, DOI 10.1155/2005/917236
   Lee WC, 1996, DISTRIB PARALLEL DAT, V4, P205, DOI 10.1007/BF00140950
   Link MS, 2010, CURR OPIN CARDIOL, V25, P16, DOI 10.1097/HCO.0b013e32833358cd
   Lo SC, 2007, DATA KNOWL ENG, V60, P235, DOI 10.1016/j.datak.2006.02.002
   Mino G, 2009, MOB INF SYST, V5, P339, DOI 10.1155/2009/639230
   Park K, 2006, J SYST SOFTWARE, V79, P674, DOI 10.1016/j.jss.2005.08.005
   Prabhakara K., 2000, Proceedings of 16th International Conference on Data Engineering (Cat. No.00CB37073), P167, DOI 10.1109/ICDE.2000.839403
   Taniar D, 2004, INFORM SCIENCES, V165, P103, DOI 10.1016/j.ins.2003.09.019
   Taniar D, 2002, DISTRIB PARALLEL DAT, V12, P73, DOI 10.1023/A:1015682215394
   Tran QT, 2010, IEEE SYST J, V4, P230, DOI 10.1109/JSYST.2010.2047297
   Waluyo AB, 2005, COMPUT SYST SCI ENG, V20, P79
   Waluyo AB, 2004, 18TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOL 1 (LONG PAPERS), PROCEEDINGS, P213
   Waluyo AB, 2003, LECT NOTES COMPUT SC, V2834, P655
   Waluyo AB, 2005, MOB INF SYST, V1, P225, DOI 10.1155/2005/161239
   Waluyo AB, 2011, IEEE T IND ELECTRON, V58, P2173, DOI 10.1109/TIE.2009.2035457
   Waluyo AB, 2011, WORLD WIDE WEB, V14, P351, DOI 10.1007/s11280-011-0113-9
   World Health Organisation, 2011, AIR POLLUTION
   Xu JL, 2006, IEEE T KNOWL DATA EN, V18, P392, DOI 10.1109/TKDE.2006.37
   Xu JL, 2003, PROC INT CONF DATA, P239, DOI 10.1109/ICDE.2003.1260796
   Xuan KF, 2011, J COMPUT SYST SCI, V77, P637, DOI 10.1016/j.jcss.2010.02.005
   Xuan KF, 2008, PROCEEDINGS OF THE 2008 14TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, P361, DOI 10.1109/ICPADS.2008.69
   Zheng BH, 2004, WIREL NETW, V10, P723, DOI 10.1023/B:WINE.0000044031.03597.97
   Zou B, 2009, J ENVIRON MONITOR, V11, P475, DOI 10.1039/b813889c
NR 34
TC 8
Z9 8
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2013
VL 12
IS 2
SI SI
AR 31
DI 10.1145/2423636.2423649
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 258BH
UT WOS:000327432400013
DA 2024-07-18
ER

PT J
AU Hanson, MA
   Powell, HC
   Barth, AT
   Lach, J
AF Hanson, Mark A.
   Powell, Harry C., Jr.
   Barth, Adam T.
   Lach, John
TI Application-Focused Energy-Fidelity Scalability for Wireless
   Motion-Based Health Assessment
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Measurement; Energy-fidelity scalability;
   digital signal processing; wireless communications; health assessment
ID COMPRESSION; TRANSFORM
AB Energy-fidelity trade-offs are central to the performance of many technologies, but they are essential in wireless body area sensor networks (BASNs) due to severe energy and processing constraints and the critical nature of certain healthcare applications. On-node signal processing and compression techniques can save energy by greatly reducing the amount of data transmitted over the wireless channel, but lossy techniques, capable of high compression ratios, can incur a reduction in application fidelity. In order to maximize system performance, these trade-offs must be considered at runtime due to the dynamic nature of BASN applications, including sensed data, operating environments, user actuation, etc. BASNs therefore require energy-fidelity scalability, so automated and user-initiated trade-offs can be made dynamically. This article presents a data rate scalability framework within a motion-based health application context which demonstrates the design of efficient and efficacious wireless health systems.
C1 [Hanson, Mark A.; Powell, Harry C., Jr.; Barth, Adam T.; Lach, John] Univ Virginia, Charlottesville, VA 22903 USA.
C3 University of Virginia
RP Lach, J (corresponding author), Univ Virginia, Charlottesville, VA 22903 USA.
EM jlach@virginia.edu
RI Powell, Harry/JRX-8913-2023
FU Directorate For Engineering; Div Of Electrical, Commun & Cyber Sys
   [0901686] Funding Source: National Science Foundation
CR Ahmeda SM, 2001, MED ENG PHYS, V23, P117, DOI 10.1016/S1350-4533(01)00026-1
   Ang WT, 2003, IEEE INT CONF ROBOT, P1781
   [Anonymous], HDB TREMOR DISORDERS
   [Anonymous], 2006, BODY SENSOR NETWORKS
   Au LK, 2007, 2007 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE, P158, DOI 10.1109/BIOCAS.2007.4463333
   Barr KC, 2006, ACM T COMPUT SYST, V24, P250, DOI 10.1145/1151690.1151692
   Barth AT, 2009, SIXTH INTERNATIONAL WORKSHOP ON WEARABLE AND IMPLANTABLE BODY SENSOR NETWORKS, PROCEEDINGS, P71, DOI [10.1109/BSN.2009.39, 10.1109/P3644.38]
   Chan Y.T., 1995, WAVELET BASICS
   CHANDRAKASAN AP, 1995, P IEEE, V83, P498, DOI 10.1109/5.371964
   Chen SL, 2008, IEEE INT SYMP CIRC S, P2034, DOI 10.1109/ISCAS.2008.4541847
   Ganesan D, 2003, ACM SIGCOMM COMP COM, V33, P143, DOI 10.1145/774763.774786
   HANSON MA, 2007, P IEEE NIH LIF SCI S, P191
   Hanson MA, 2009, SIXTH INTERNATIONAL WORKSHOP ON WEARABLE AND IMPLANTABLE BODY SENSOR NETWORKS, PROCEEDINGS, P181, DOI [10.1109/BSN.2009.48, 10.1109/P3644.47]
   Hwang WJ, 2003, IEEE T INF TECHNOL B, V7, P54, DOI 10.1109/TITB.2003.808499
   Jain A., 2004, Proceedings of the 37th Annual Hawaii International Conference on System Sciences, DOI 10.1145/1052199.1052202
   Landsiedel O, 2005, Second IEEE Workshop on Embedded Networked Sensors, P37, DOI 10.1109/EMNETS.2005.1469097
   Lorincz K, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P211
   Pärkkä J, 2006, IEEE T INF TECHNOL B, V10, P119, DOI 10.1109/TITB.2005.856863
   Powell HC, 2009, IEEE T BIOMED CIRC S, V3, P108, DOI 10.1109/TBCAS.2008.2006622
   Raghunathan V, 2002, IEEE SIGNAL PROC MAG, V19, P40, DOI 10.1109/79.985679
   Sadler C.M., 2006, P 4 INT C EMB NETW S, P265, DOI [10.1145/1182807.1182834, DOI 10.1145/1182807.1182834]
   Shih E., 2001, PROC 7 ANN ACMIEEE I, P272
   Spyers-Ashby JM, 1998, J NEUROSCI METH, V83, P35, DOI 10.1016/S0165-0270(98)00064-8
   Tan WT, 1999, IEEE T MULTIMEDIA, V1, P172, DOI 10.1109/6046.766738
   Vahdatpour A, 2009, 21ST INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI-09), PROCEEDINGS, P1261
NR 25
TC 8
Z9 9
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 50
DI 10.1145/2331147.2331160
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300012
DA 2024-07-18
ER

PT J
AU Thatte, G
   Li, M
   Lee, S
   Emken, A
   Narayanan, S
   Mitra, U
   Spruijt-Metz, D
   Annavaram, M
AF Thatte, Gautam
   Li, Ming
   Lee, Sangwon
   Emken, Adar
   Narayanan, Shrikanth
   Mitra, Urbashi
   Spruijt-Metz, Donna
   Annavaram, Murali
TI KNOWME: An Energy-Efficient Multimodal Body Area Network for Physical
   Activity Monitoring
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Human Factors; Measurement; Performance; Mobile
   phones; people-centric sensing
ID ECOLOGICAL MOMENTARY ASSESSMENT; ACTIVITY RECOGNITION; ACCELEROMETER;
   CHILDREN; EXPENDITURE; VALIDATION; MOVEMENT; SMOKING; OBESITY; PHONES
AB The use of biometric sensors for monitoring an individual's health and related behaviors, continuously and in real time, promises to revolutionize healthcare in the near future. In an effort to better understand the complex interplay between one's medical condition and social, environmental, and metabolic parameters, this article presents the KNOWME platform, a complete, end-to-end, body area sensing system that integrates off-the-shelf biometric sensors with a Nokia N95 mobile phone to continuously monitor the metabolic signals of a subject. With a current focus on pediatric obesity, KNOWME employs metabolic signals to monitor and evaluate physical activity. KNOWME development and in-lab deployment studies have revealed three major challenges: (1) the need for robustness to highly varying operating environments due to subject-induced variability, such as mobility or sensor placement; (2) balancing the tension between achieving high fidelity data collection and minimizing network energy consumption; and (3) accurate physical activity detection using a modest number of sensors. The KNOWME platform described herein directly addresses these three challenges. Design robustness is achieved by creating a three-tiered sensor data collection architecture. The system architecture is designed to provide robust, continuous, multichannel data collection and scales without compromising normal mobile device operation. Novel physical activity detection methods which exploit new representations of sensor signals provide accurate and efficient physical activity detection. The physical activity detection method employs personalized training phases and accounts for intersession variability. Finally, exploiting the features of the hardware implementation, a low-complexity sensor sampling algorithm is developed, resulting in significant energy savings without loss of performance.
C1 [Thatte, Gautam; Li, Ming; Lee, Sangwon; Emken, Adar; Narayanan, Shrikanth; Mitra, Urbashi; Spruijt-Metz, Donna; Annavaram, Murali] Univ So Calif, Los Angeles, CA 90089 USA.
C3 University of Southern California
RP Thatte, G (corresponding author), Univ So Calif, Los Angeles, CA 90089 USA.
EM thatte@usc.edu
RI Narayanan, Shrikanth S/D-5676-2012
OI Annavaram, Murali/0000-0002-4633-6867
FU National Center on Minority Health and Health Disparities (NCMHD) [P60
   MD002254]; Nokia; Qualcomm
FX This research was funded in part by the National Center on Minority
   Health and Health Disparities (NCMHD) (supplement to P60 MD002254),
   Nokia, and Qualcomm.
CR ALIVETECHNOLOGIES, 2008, WIR HLTH MON AL TECH
   [Anonymous], 2008, PHYS ACT GUID ADV CO
   [Anonymous], P INT WORKSH URB COM
   [Anonymous], 2006, Handbook of Multibiometrics
   [Anonymous], P INT C DIET ACT MET
   Arfken GB., 2013, MATH METHODS PHYS CO
   Bao L, 2004, LECT NOTES COMPUT SC, V3001, P1, DOI 10.1007/978-3-540-24646-6_1
   Benbasat AY, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P219
   Bonomi AG, 2009, MED SCI SPORT EXER, V41, P1770, DOI 10.1249/MSS.0b013e3181a24536
   Caballero B, 2007, EPIDEMIOL REV, V29, P1, DOI 10.1093/epirev/mxm012
   Campbell WM, 2006, COMPUT SPEECH LANG, V20, P210, DOI 10.1016/j.csl.2005.06.003
   Chang CC, 2011, ACM T INTEL SYST TEC, V2, DOI 10.1145/1961189.1961199
   Chen KY, 1997, J APPL PHYSIOL, V83, P2112, DOI 10.1152/jappl.1997.83.6.2112
   Chen KY, 2005, MED SCI SPORT EXER, V37, pS490, DOI 10.1249/01.mss.0000185571.49104.82
   Clifford G. D., 2006, Advanced Methods and Tools for ECG Data Analysis, P55
   Collins LM, 2004, PREV SCI, V5, P185, DOI 10.1023/B:PREV.0000037641.26017.00
   Collins RL, 2003, EXP CLIN PSYCHOPHARM, V11, P73, DOI 10.1037/1064-1297.11.1.73
   Cristianini N., 2000, INTRO SUPPORT VECTOR
   Crouter SE, 2006, J APPL PHYSIOL, V100, P1324, DOI 10.1152/japplphysiol.00818.2005
   Ermes M, 2008, IEEE T INF TECHNOL B, V12, P20, DOI 10.1109/TITB.2007.899496
   Freedman MJ, 2006, J SUBST ABUSE TREAT, V30, P105, DOI 10.1016/j.jsat.2005.10.005
   Fu YQ, 2007, ADV INTEL SYS RES, DOI 10.2991/iske.2007.210
   Godfrey A, 2008, MED ENG PHYS, V30, P1364, DOI 10.1016/j.medengphy.2008.09.005
   HOH B, 2008, P ACM INT C MOB SYST
   HUYNH D., 2008, THESIS DARMSTADT U T
   Huynh T, 2007, LECT NOTES COMPUT SC, V4718, P50, DOI 10.1007/978-3-540-75160-1_4
   IPSEN I., 2006, NUMERICAL L IN PRESS
   JATOBA L. C., 2008, P 30 ANN INT C IEEE
   KANG S., 2008, P ACM INT C MOB SYST
   Krause A, 2005, NINTH IEEE INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, P20, DOI 10.1109/ISWC.2005.52
   LAINIOTIS DG, 1969, IEEE T INFORM THEORY, V15, P730, DOI 10.1109/TIT.1969.1054374
   Lester J, 2006, LECT NOTES COMPUT SC, V3968, P1
   Levine JA, 2000, AM J CLIN NUTR, V72, P1451
   Linh TH, 2003, IEEE T INSTRUM MEAS, V52, P1224, DOI 10.1109/TIM.2003.816841
   MAGUIRE D., 2009, P 9 INF TECHN TEL C
   Maurer U, 2006, LECT NOTES COMPUT SC, V3864, P86
   Miluzzo E, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P337
   MOHAMMADI G., 2006, P WORLD ACAD SCI ENG, V11, P5
   Ogden CL, 2008, JAMA-J AM MED ASSOC, V299, P2401, DOI 10.1001/jama.299.20.2401
   Pärkkä J, 2006, IEEE T INF TECHNOL B, V10, P119, DOI 10.1109/TITB.2005.856863
   Patrick K, 2008, AM J PREV MED, V35, P177, DOI 10.1016/j.amepre.2008.05.001
   Pawar T, 2007, IEEE T BIO-MED ENG, V54, P874, DOI 10.1109/TBME.2006.889186
   Pfeiffer KA, 2006, MED SCI SPORT EXER, V38, P152, DOI 10.1249/01.mss.0000183219.44127.e7
   RAVI N, 2005, P NAT C ART INT, V20, P1541
   Rodgers A, 2005, TOB CONTROL, V14, P255, DOI 10.1136/tc.2005.011577
   RYDER J., 2009, P IEEE INT C SOC COM
   SHIH E., 2002, P ACM INT C MOB COMP
   SHIN M., 2009, P 6 IEEE COMM SOC C
   SIEWIOREK D., 2003, P INT SEM WEB C ISWC
   Sirard JR, 2001, SPORTS MED, V31, P439, DOI 10.2165/00007256-200131060-00004
   Spruijt-Metz D., 2008, HDB ASSESSMENT METHO
   Sturm R, 2002, HEALTH AFFAIR, V21, P245, DOI 10.1377/hlthaff.21.2.245
   Sun DXQ, 2008, PEDIATR EXERC SCI, V20, P181, DOI 10.1123/pes.20.2.181
   Sun FW, 2003, IEEE T INFORM THEORY, V49, P180, DOI 10.1109/TIT.2002.806157
   THATTE G., 2009, P INT C DISTR COMP S
   Wilansky A., 1951, The American Mathemat- ical Monthly, V58, P614, DOI DOI 10.2307/2306354
   Yan L, 2007, P ICST 2 INT C BOD A
   ZHANG J., 2005, P IEEE INT C AC SPEE
NR 58
TC 10
Z9 10
U1 2
U2 22
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 48
DI 10.1145/2331147.2331158
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Social Science Citation Index (SSCI)
SC Computer Science
GA 004DC
UT WOS:000308659300010
DA 2024-07-18
ER

PT J
AU Ko, J
   Lim, JH
   Chen, Y
   Musaloiu, R
   Terzis, A
   Masson, GM
   Gao, T
   Destler, W
   Selavo, L
   Dutton, RP
AF Ko, Jeonggil
   Lim, Jong Hyun
   Chen, Yin
   Musaloiu-E, Razvan
   Terzis, Andreas
   Masson, Gerald M.
   Gao, Tia
   Destler, Walt
   Selavo, Leo
   Dutton, Richard P.
TI MEDiSN: Medical Emergency Detection in Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Medical sensor networks; wireless
   physiological monitoring
AB Staff shortages and an increasingly aging population are straining the ability of emergency departments to provide high quality care. At the same time, there is a growing concern about hospitals' ability to provide effective care during disaster events. For these reasons, tools that automate patient monitoring have the potential to greatly improve efficiency and quality of health care. Towards this goal, we have developed MEDiSN, a wireless sensor network for monitoring patients' physiological data in hospitals and during disaster events. MEDiSN comprises Physiological Monitors (PMs), which are custom-built, patient-worn motes that sample, encrypt, and sign physiological data and Relay Points (RPs) that self-organize into a multi-hop wireless backbone for carrying physiological data. Moreover, MEDiSN includes a back-end server that persistently stores medical data and presents them to authenticated GUI clients. The combination of MEDiSN's two-tier architecture and optimized rate control protocols allows it to address the compound challenge of reliably delivering large volumes of data while meeting the application's QoS requirements. Results from extensive simulations, testbed experiments, and multiple pilot hospital deployments show that MEDiSN can scale from tens to at least five hundred PMs, effectively protect application packets from congestive and corruptive losses, and deliver medically actionable data.
C1 [Ko, Jeonggil; Lim, Jong Hyun; Chen, Yin; Musaloiu-E, Razvan; Terzis, Andreas; Masson, Gerald M.] Johns Hopkins Univ, Dept Comp Sci, Baltimore, MD 21209 USA.
   [Gao, Tia; Destler, Walt] Aid Networks, Rockville, MD 20850 USA.
   [Selavo, Leo] Univ Latvia, Dept Comp Sci, LV-1586 Riga, Latvia.
   [Dutton, Richard P.] Univ Maryland, Med Ctr, College Pk, MD 20742 USA.
C3 Johns Hopkins University; University of Latvia; University System of
   Maryland; University of Maryland College Park
RP Ko, J (corresponding author), Johns Hopkins Univ, Dept Comp Sci, 3400 N Charles St, Baltimore, MD 21209 USA.
EM jgko@cs.jhu.edu
RI Ko, JeongGil/CAF-8134-2022; Terzis, Andreas/A-3348-2010; Selavo,
   Leo/S-5728-2016
OI Selavo, Leo/0000-0003-2858-7635
FU National Science Foundation [0855191]; Department of Homeland Security;
   Division Of Computer and Network Systems; Direct For Computer & Info
   Scie & Enginr [0855191] Funding Source: National Science Foundation
FX This material is based on work partially supported by the National
   Science Foundation under grant 0855191 ('miSense') and the Department of
   Homeland Security through a grant to the National Center for the study
   of Preparedness and Catastrophic Event Response (PACER).
CR ABATE JE, 1967, P IEEE, V55, P3
   *AM ASS COLL NURS, 2004, NURS SHORT FACT SHEE
   *AM HOSP ASS, 2005, STAT AM HOSP TAK PUL
   [Anonymous], 2008, ZIGBEE SPEC
   [Anonymous], P 7 IEEE INT S WEAR
   *CNN, 2006, DEATH 2 HOUR ER WAIT
   *COAL AM TRAUM CAR, 2006, ACT NEED BOLST NAT E
   Cuomo F, 2008, INT CONF PERVAS COMP, P276, DOI 10.1109/PERCOM.2008.26
   Curtis DW, 2008, J AM MED INFORM ASSN, V15, P44, DOI 10.1197/jamia.M2016
   DEVAUL JGR, 2003, P 7 IEEE INT S WEAR
   FLORESMANGAS F, 2005, MSRTR2005182
   Fonseca Rodrigo., 2007, P HOTNETS
   FULFORDJONES T, 2004, P IEEE EMBS ANN INT
   Gao T, 2007, IEEE T BIOMED CIRC S, V1, P203, DOI 10.1109/TBCAS.2007.910901
   *GEORG I TECHN, 2006, AW HOM
   GNAWALI O, 2009, P 7 ACM C EMB SENS S
   *HINRG, 2008, CC2420 SEC SUPP TINY
   *ISO, 2005, 99192005 ISO
   JAFARI R, 2005, P 2 ACM IEEE INT C M
   Jafari R, 2006, IEEE T PARALL DISTR, V17, P797, DOI 10.1109/TPDS.2006.96
   KO J, 2009, P INT C BOD AR NETWO
   Lee H., 2007, P 6 INT C INF PROC W
   LIN S, 2006, P 4 ACM SENSYS C
   Malan D.J., 2004, P MOBISYS WORKSH APP
   MARCULESCU PKD, 2002, P 39 ACM IEEE DES AU
   *MOTEIV CORP, 2007, TMOT MIN
   *NASA ASTR, 2004, LIF VIT SIGNS MON SY
   *NELLC PUR BENN IN, 2006, OXIMAX NELL 1 OEM PU
   NYGAARD R, 1998, P IEEE INT C AC SPEE
   Rappaport TS., 1996, WIRELESS COMMUNICATI
   RUZZELLI A, 2007, P 1 INT WORKSH SYST
   SELAVO L, 2006, P INT C BROADB COMM
   *SENS INC, 2007, SMARTSH SYST
   SHNAYDER V, 2005, TR0805
   Wood A., 2008, IEEE NETWORK
   2006, MSNBC NEWS
NR 36
TC 139
Z9 155
U1 0
U2 24
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2010
VL 10
IS 1
SI SI
AR 11
DI 10.1145/1814539.1814550
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WQ
UT WOS:000282763900011
DA 2024-07-18
ER

PT J
AU Schoeberl, M
   Puffitsch, W
AF Schoeberl, Martin
   Puffitsch, Wolfgang
TI Nonblocking Real-Time Garbage Collection
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Design; Garbage collection; real-time; root scanning;
   nonblocking copying
AB A real-time garbage collector has to fulfill two basic properties: ensure that programs with bounded allocation rates do not run out of memory and provide short blocking times. Even for incremental garbage collectors, two major sources of blocking exist, namely, root scanning and heap compaction. Finding root nodes of an object graph is an integral part of tracing garbage collectors and cannot be circumvented. Heap compaction is necessary to avoid probably unbounded heap fragmentation, which in turn would lead to unacceptably high memory consumption. In this article, we propose solutions to both issues.
   Thread stacks are local to a thread, and root scanning, therefore, only needs to be atomic with respect to the thread whose stack is scanned. This fact can be utilized by either blocking only the thread whose stack is scanned, or by delegating the responsibility for root scanning to the application threads. The latter solution eliminates blocking due to root scanning completely. The impact of this solution on the execution time of a garbage collector is shown for two different variants of such a root scanning algorithm.
   During heap compaction, objects are copied. Copying is usually performed atomically to avoid interference with application threads, which could render the state of an object inconsistent. Copying of large objects and especially large arrays introduces long blocking times that are unacceptable for real-time systems. In this article, an interruptible copy unit is presented that implements nonblocking object copy. The unit can be interrupted after a single word move.
   We evaluate a real-time garbage collector that uses the proposed techniques on a Java processor. With this garbage collector, it is possible to run high-priority hard real-time tasks at 10 kHz parallel to the garbage collection task on a 100 MHz system.
C1 [Schoeberl, Martin; Puffitsch, Wolfgang] Vienna Univ Technol, Inst Comp Engn, A-1040 Vienna, Austria.
C3 Technische Universitat Wien
RP Schoeberl, M (corresponding author), Vienna Univ Technol, Inst Comp Engn, Treitlstr 3, A-1040 Vienna, Austria.
EM mschoeberl@mail.tuwien.ac.at; wpuffitsch@mail.tuwien.ac.at
OI Schoeberl, Martin/0000-0003-2366-382X
FU European Community [216682]
FX The research leading to these results has received funding from the
   European Community's Seventh Framework Programme [FP7/2007-2013] under
   grant agreement number 216682 (JEOPARD).
CR Auerbach Joshua., 2007, Proceedings of the 7th ACM IEEE Int'l Conf. on Embedded software, P249, DOI DOI 10.1145/1289927.1289967
   AZATCHI H, 2003, P ACM C OBJ OR SYST
   BACON DF, 2003, P ACM SIGPLAN C LANG
   BAKER HG, 1978, COMMUN ACM, V21, P280, DOI 10.1145/359460.359470
   Bollella Greg., 2000, REAL TIME SPECIFICAT
   Brooks RodneyA., 1984, Proceedings of the 1984 ACM Symposium on LISP and Functional Programming, LFP '84, P256
   CHENG P, 1998, P SIGPLAN 8 C PROGR
   Click Cliff, 2005, P 1 ACMUSENIX INT C, P46, DOI [DOI 10.1145/1064979.1064988EVENT-PLACE:CHICAGO,IL,USA, 10.1145/1064979.1064988, DOI 10.1145/1064979.1064988]
   DIJKSTRA EW, 1978, COMMUN ACM, V21, P966, DOI 10.1145/359642.359655
   DOLIGEZ D, 1993, 20 ANN ACM S PRINC P, P113
   DOLIGEZ D, 1994, 21 ANN ACM S PRINC P
   Gosling James., 2005, The Java Series, V3rd
   Gruian F, 2005, LECT NOTES COMPUT SC, V3740, P281
   HUELSBERGEN L, 1993, P 4 ACM SIGPLAN S PR, P73
   Jones R.E., 1996, Garbage Collection: Algorithms for Automatic Dynamic Memory Management
   LEVANONI Y, 2001, P ACM C OBJ OR SYST
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Meyer M., 2006, PARENTING TWINS TRIP, P3, DOI DOI 10.1145/1133956.1133959
   NETTLES SM, 1993, P SIGPLAN C PROGR LA
   Nilsen K. D., 1992, ACM Letters on Programming Languages and Systems, V1, P338, DOI 10.1145/161494.161508
   NORTH SC, 1987, LECT NOTES COMPUT SC, V274, P113
   PITTER C, 2008, P 6 INT WORKSH JAV T, P115
   Pizlo F, 2007, ISMM'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT, P159
   Pizlo F, 2008, PLDI'08: PROCEEDINGS OF THE 2008 SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN & IMPLEMENTATION, P33, DOI 10.1145/1375581.1375587
   PUFFITSCH W, 2008, P 6 INT WORKSH JAV T
   Rajan V.T, 2003, 30 ANN ACM S PRINC P
   ROBERTZ SG, 2003, P ACM SILPLAN C LANG
   SCHMIDT WJ, 1994, P 6 INT C ARCH SUPP, P76
   Schoeberl M., 2006, P DESIGN AUTOMATION, P800
   Schoeberl M., 2006, JTRES 06, P202, DOI DOI 10.1145/1167999.1168033]
   SCHOEBERL M, 2007, P 5 INT WORKSH JAV T, P85
   SCHOEBERL M, 2007, P 5 INT WORKSH JAV T, P57
   SCHOEBERL M, 2008, P 6 INT WORKSH JAV T
   Schoeberl M, 2008, J SYST ARCHITECT, V54, P265, DOI 10.1016/j.sysarc.2007.06.001
   Schoeberl M, 2006, Ninth IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing, Proceedings, P424, DOI 10.1109/ISORC.2006.66
   SIEBERT F, 2000, P S COMP ARCH SYNTH
   SIEBERT F, 2001, P 10 INT C COMP CONS
   STEELE GL, 1975, COMMUN ACM, V18, P495, DOI 10.1145/361002.361005
   Wilson PaulR., 1994, Uniprocessor garbage collection techniques (Long Version)
   WILSON PR, 1993, P OOPSLA ECOOP 93 WO
   YUASA T, 1990, J SYST SOFTWARE, V11, P181, DOI 10.1016/0164-1212(90)90084-Y
   Yuasa T., 2002, P INT LISP C
   Zabel M, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P59, DOI 10.1109/DSD.2007.4341450
NR 43
TC 9
Z9 12
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2010
VL 10
IS 1
SI SI
AR 6
DI 10.1145/1814539.1814545
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WQ
UT WOS:000282763900006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chattopadhyay, A
   Ishebabi, H
   Chen, X
   Rakosi, Z
   Karuri, K
   Kammler, D
   Leupers, R
   Ascheid, G
   Meyr, H
AF Chattopadhyay, A.
   Ishebabi, H.
   Chen, X.
   Rakosi, Z.
   Karuri, K.
   Kammler, D.
   Leupers, R.
   Ascheid, G.
   Meyr, H.
TI Prefabrication and postfabrication architecture exploration for
   partially reconfigurable VLIW processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE ASIP; VLIW; coarse-grained FPGA
ID INSTRUCTION-SET PROCESSORS
AB Modern application-specific instruction-set processors (ASIPs) face the daunting task of delivering high performance for a wide range of applications. For enhancing the performance, architectural features, for example, pipelining, VLIW, are often employed in ASIPs, leading to high design complexity. Integrated ASIP design environments, like template-based approaches and language-driven approaches, provide an answer to this growing design complexity. At the same time, increasing hardware design costs have motivated the processor designers to introduce high flexibility in the processor. Flexibility, in its most effective form, can be introduced to the ASIP by coupling a reconfigurable unit to the base processor. Because of its obvious benefits, several reconfigurable ASIPs (rASIPs) have been designed for years. This design paradigm gained momentum with the advent of coarse-grained FPGAs, where the lack of domain-specific performance common in general-purpose FPGAs are largely overcome by choosing application-dependent basic functional units. These rASIP designs lack a generic flow from high-level specification, resulting in intuitive design decisions and hard-to-retarget processor design tools. Although partial, template-based approaches for rASIP design is existent, a clear design methodology especially for the prefabrication architecture exploration is not present. In order to address this issue, a high-level specification and design methodology for partially reconfigurable VLIW processors is proposed in this article. To show the benefit of this approach, a commercial VLIW processor is used as the base architecture and two domains of applications are studied for potential performance gain.
C1 [Chattopadhyay, A.; Ishebabi, H.; Chen, X.; Rakosi, Z.; Karuri, K.; Kammler, D.; Leupers, R.; Ascheid, G.; Meyr, H.] Rhein Westfal TH Aachen, Inst Integrated Signal Proc Syst, D-52056 Aachen, Germany.
C3 RWTH Aachen University
RP Chattopadhyay, A (corresponding author), Rhein Westfal TH Aachen, Inst Integrated Signal Proc Syst, SSS-611920,Templergraben 55, D-52056 Aachen, Germany.
EM karuri@iss.rwth-aachen.de
CR [Anonymous], DES COMP
   [Anonymous], P DES AUT TEST EUR D
   [Anonymous], Nexperia
   [Anonymous], P 19 IEEE INT PAR DI
   [Anonymous], MATHSTAR
   Atasu K, 2003, DES AUT CON, P256
   ATHANAS PM, 1993, COMPUTER, V26, P11, DOI 10.1109/2.204677
   BANSAL N, 2003, NETWORK TOPOLOGY EXP
   BANSAL N, 2003, WORKSH ARCH SPEC PRO
   Barat F, 2002, IEEE T SOFTWARE ENG, V28, P847, DOI 10.1109/TSE.2002.1033225
   BISWAS P, 2004, P 41 ANN C DES AUT D
   Biswas P, 2006, IEEE T VLSI SYST, V14, P754, DOI 10.1109/TVLSI.2006.878345
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   DEBEECK PO, 2001, P INT C FIELD PROGR, P296
   Dimitroulakos G., 2007, P 4 INT C COMP FRONT, P161
   Dupenloup G, 2006, DES AUT CON, P1069, DOI 10.1109/DAC.2006.229398
   FAUTH A, 1995, P EUR DES TEST C ED
   GRAHAM P, 1999, P 9 INT WORKSH FIELD, P1
   GRUN P, 1998, EXPRESSION ADL SYSTE
   Hartenstein R, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P642, DOI 10.1109/DATE.2001.915091
   Hoffmann A, 2001, IEEE T COMPUT AID D, V20, P1338, DOI 10.1109/43.959863
   Hoffmann A., 2002, Architecture Exploration for Embedded Proces- sors with LISA
   ISELI C, 1995, J SUPERCOMPUT, V9, P231, DOI 10.1007/BF01212870
   LAM MS, 1988, SIGPLAN NOTICES, V23, P244
   Lin JY, 2006, DES AUT CON, P472, DOI 10.1109/DAC.2006.229262
   Lodi A, 2003, IEEE J SOLID-ST CIRC, V38, P1876, DOI 10.1109/JSSC.2003.818292
   MCMURCHIE L., 1995, P FPGA, P111, DOI 10.1109/FPGA.1995.242049
   MEI B., 2002, P INT C FIELD PROGR
   MEI B, 2004, P C DES AUT TEST EUR
   Mei BF, 2005, IEEE DES TEST COMPUT, V22, P90, DOI 10.1109/MDT.2005.27
   *MEIST, ASIP MEIST
   MURGAI R, 1991, P IEEE INT C COMP AI, P6
   Razdan R., 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P172
   ROSA AL, 2001, P INT C COMP ARCH SY
   Sahni S., 1980, Proceedings of the 17th Design Automation Conference, P402, DOI 10.1145/800139.804562
   SCHLIEBUSCH O, 2005, P ASPDAC SHANG CHIN
   SHARMA A, 2005, P ACM SIGDA 13 INT S, P266
   Tessier R, 2001, J VLSI SIG PROC SYST, V28, P7, DOI 10.1023/A:1008155020711
   Vassiliadis S, 2004, IEEE T COMPUT, V53, P1363, DOI 10.1109/TC.2004.104
   von Sydow T, 2006, IEEE INT CONF ASAP, P125
   VONSYDOW T, 2006, P IEEE INT C REC COM, P1
NR 41
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2008
VL 7
IS 4
AR 40
DI 10.1145/1376804.1376808
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 351NZ
UT WOS:000259432400004
DA 2024-07-18
ER

PT J
AU Cho, YH
   Mangione-Smith, WH
AF Cho, Young H.
   Mangione-Smith, William H.
TI Deep network packet filter design for reconfigurable devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
DE security; design; firewall; network intrusion detection; string filter;
   virus; worm
AB Most network routers and switches provide some protection against the network attacks. However, the rapidly increasing amount of damages reported over the past few years indicates the urgent need for tougher security. Deep-packet inspection is one of the solutions to capture packets that can not be identified using the traditional methods. It uses a list of signatures to scan the entire content of the packet, providing the means to filter harmful packets out of the network. Since one signature does not depend on the other, the filtering process has a high degree of parallelism. Most software and hardware deep-packet filters that are in use today execute the tasks under Von Neuman architecture. Such architecture can not fully take advantage of the parallelism. For instance, one of the most widely used network intrusion-detection systems, Snort, configured with 845 patterns, running on a dual 1-GHz Pentium III system, can sustain a throughput of only 50 Mbps. The poor performance is because of the fact that the processor is programmed to execute several tasks sequentially instead of simultaneously. We designed scalable deep-packet filters on field-programmable gate arrays (FPGAs) to search for all data-independent patterns simultaneously. With FPGAs, we have the ability to reprogram the filter when there are any changes to the signature set. The smallest full-pattern matcher implementation for the latest Snort NIDS fits in a single 400k Xilinx FPGA (Spartan 3-XC3S400) with a sustained throughput of 1.6 Gbps. Given a larger FPGA, the design can scale linearly to support a greater number of patterns, as well as higher data throughput.
C1 [Cho, Young H.; Mangione-Smith, William H.] Univ Calif Los Angeles, Los Angeles, CA 90024 USA.
C3 University of California System; University of California Los Angeles
RP Cho, YH (corresponding author), Univ Calif Los Angeles, Los Angeles, CA 90024 USA.
EM young@ee.ucla.edu; billms@intven.com
RI Kim, Beomjoon/A-6043-2010
OI Kim, Beomjoon/0000-0001-9565-299X; Cho, Young/0000-0002-0184-8797
CR AHO AV, 1975, COMMUN ACM, V18, P333, DOI 10.1145/360825.360855
   Allen J., 2000, State of the practice of intrusion detection technologies
   ALLEN J, 2001, CODE RED WORM EXPLOI
   [Anonymous], 12 C FIELD PROGR LOG
   [Anonymous], IEEE S FIELD PROGR C
   [Anonymous], 13 C FIELD PROGR LOG
   [Anonymous], 1970, COMMUNICATIONS ACM
   BAKER ZK, 2004, IEEE S FIELD PROGR C
   Braun F, 2002, IEEE MICRO, V22, P66, DOI 10.1109/40.988691
   BRAUN F, 2001, 11 C FIELD PROGR LOG, P254
   *BROADC INC, 2001, STRAD SWITCH 2 BCM56
   CHO YH, 2000, P 34 AS C SIGN SYST
   CHO YH, 2005, IEEE ACM 42 DES AUT
   CLARK CR, 2004, IEEE S FIELD PROGR C
   CLARK CR, 2003, INT C FIELD PROGR LO, P956
   DESI N, 2002, INCREASING PERFORMAN
   DHARMAPURIKAR S, 2003, IEEE HOT INTERCONNEC, V12
   Dollas A, 2000, P IEEE RAP SYST PROT, P17
   DOWD PW, 1997, P IEEE S FPGAS CUST
   Dubrawsky I., 2003, INFOCUS
   FALLSIDE H, 2000, 10 C FIELD PROGR LOG, P48
   FRANKLIN R, 2002, P IEEE S FPGAS CUST
   GAUDIN S, 2003, CYBER ATLAS
   GOKHALE S, 2002, 12 C FIELD PROGR LOG, P404
   ILIOPOULOS M, 2000, 10 C FIELD PROGR LOG, P39
   Karagiannis M., 2001, CREATE STEALTH PACKE
   Lockwood J. W., 2003, MILITARY AEROSPACE P, P2003
   Lockwood JW, 2001, THIRD NASA/DOD WORKSHOP ON EVOLVABLE HARDWARE, PROCEEDINGS, P271, DOI 10.1109/EH.2001.937971
   McHugh J, 2000, IEEE SOFTWARE, V17, P42, DOI 10.1109/52.877859
   MOSCOLA J, 2003, IEEE S FIELD PROGR C
   PAPADOPOULOS G, 2005, INT C FIELD PROGR LO, P39
   *PMC SIERR INC, 2001, PM2329 CLASSIPI NETW
   ROESCH M, 1999, USENIX LISA 1999 C
   Sidhu R., 2001, FIELD PROGR CUST COM
   SINGARAJU J, 2005, IEEE S FIELD PROGR C
   SINNAPPAN R, 2001, 11 INT C FIELD PROGR
   SIVILOTTI R, 1998, IEEE S FIELD PROGR C
   SOURDIS I, 2005, INT C FIELD PROGR LO, P644
   Sourdis I, 2004, IEEE S FIELD PROGR C
   *VIAC INC, 2001, FIR QUEST ANSW
   YU F, 2004, 12 IEEE INT C NETW P
   YUSUF S, 2005, 10 C FIELD PROGR LOG
NR 42
TC 19
Z9 24
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 21
DI 10.1145/1331331.1331345
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800014
DA 2024-07-18
ER

PT J
AU Vera, X
   Lisper, B
   Xue, JL
AF Vera, Xavier
   Lisper, Bjorn
   Xue, Jingling
TI Data cache locking for tight timing calculations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE measurement; performance; worst-case execution time; data cache
   analysis; embedded systems; safety critical systems
ID FIXED PRIORITY SCHEDULERS; BEHAVIOR
AB Caches have become increasingly important with the widening gap between main memory and processor speeds. Small and fast cache memories are designed to bridge this discrepancy. However, they are only effective when programs exhibit sufficient data locality. In addition, caches are a source of unpredictability, resulting in programs sometimes behaving in a different way than expected. Detailed information about the number of cache misses and their causes allows us to predict cache behavior and to detect bottlenecks. Small modifications in the source code may change memory patterns, thereby altering the cache behavior. Code transformations, which take the cache behavior into account, might result in a high cache performance improvement. However, cache memory behavior is very hard to predict, thus making the task of optimizing and timing cache behavior very difficult. This article proposes and evaluates a new compiler framework that times cache behavior for multitasking systems. Our method explores the use of cache partitioning and dynamic cache locking to provide worst-case performance estimates in a safe and tight way for multitasking systems. We use cache partitioning, which divides the cache among tasks to eliminate intertask cache interferences. We combine static cache analysis and cache-locking mechanisms to ensure that all intratask conflicts, and consequently, memory access times, are exactly predictable. The results of our experiments demonstrate the capability of our framework to describe cache behavior at compile time. We compare our timing approach with a system equipped with a nonpartitioned, but statically, locked data cache. Our method outperforms static cache locking for all analyzed task sets under various cache architectures, demonstrating that our fully predictable scheme does not compromise the performance of the transformed programs.
C1 [Vera, Xavier; Lisper, Bjorn] Malardalens Univ, Dept Comp Sci & Elect, SE-72123 Vasteras, Sweden.
   [Xue, Jingling] Univ New S Wales, Programming Languages & Compilers Grp, Sch Engn & Comp Sci, Sydney, NSW 2052, Australia.
C3 Malardalen University; University of New South Wales Sydney
RP Vera, X (corresponding author), Malardalens Univ, Dept Comp Sci & Elect, POB 883, SE-72123 Vasteras, Sweden.
EM xavier.vera@intel.com; bjorn.lisper@mdh.se; jxue@cse.unsw.edu.au
RI Xue, Jingling/AAE-1991-2020
OI Xue, Jingling/0000-0003-0380-3506
CR ALT M, 1996, LNCS, V1145, P52
   [Anonymous], P 21 IEEE REAL TIM S
   [Anonymous], 2015, CHEM-US
   [Anonymous], 2000, Loop Tiling for Parallelism
   [Anonymous], P ACM SIGMETRICS INT
   ARNOLD R, 1994, REAL TIM SYST SYMP P, P172, DOI 10.1109/REAL.1994.342718
   BASUMALLICK S, 1994, P ACM WORKSH LANG CO
   BURNS A, 1995, IEEE T SOFTWARE ENG, V21, P475, DOI 10.1109/32.387477
   BURNS A, 1993, P 12 AD EUR INT C, P240
   BUSQUETSMATAIX JV, 1997, P 9 EUR WORKSH REAL
   BUSQUETSMATAIX JV, 1996, P 2 REAL TIM TECHN A
   Campoy M., 2001, P IEEE IEE REAL TIM
   ENGBLOM J, 1999, P 6 INT C REAL TIM C
   FEAUTRIER P, 1996, LECT NOTES COMPUTER, V1132, P79
   Ferdinand C, 1999, REAL-TIME SYST, V17, P131, DOI 10.1023/A:1008186323068
   GANNON D, 1988, J PARALLEL DISTR COM, V5, P587, DOI 10.1016/0743-7315(88)90014-7
   Ghosh S, 1999, ACM T PROGR LANG SYS, V21, P703, DOI 10.1145/325478.325479
   GUSTAFSSON J, 2000, THESIS UPPSAALA U
   Healy CA, 1995, IEEE REAL TIME, P288, DOI 10.1109/REAL.1995.495218
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   *IBM MICR DIV, 1999, POWERPC 440 COR
   *INT DEV TECHN, 2001, 79RC64574 RC64575 DA
   JEFFAY K, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P212, DOI 10.1109/REAL.1993.393497
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   KATCHER DI, 1993, IEEE T SOFTWARE ENG, V19, P920, DOI 10.1109/32.241774
   KIM SK, 1996, P IEEE REAL TIM TECH
   KIRK DB, 1989, P 10 REAL TIM SYST S
   Lam M. S., 1991, P 4 INT C ARCH SUPP
   LEE CG, 1998, IEEE T COMPUTERS, V47
   Li YTS, 1995, IEEE REAL TIME, P298, DOI 10.1109/REAL.1995.495219
   LI YTS, 1996, P 17 REAL TIM SYST S
   Liedtke J., 1997, P 3 IEEE REAL TIM TE
   LIM SS, 1994, P 15 IEEE REAL TIM S, P97
   Lundqvist T., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P255, DOI 10.1109/RTCSA.1999.811244
   LUNDQVIST T, 1999, P 20 REAL TIM SYST S
   LUNDQVIST T, 1998, P ACM SIGPLAN WORKSH, P1
   *MIPS TECHN, 2001, MIPS32 4KP EMB MIPS
   *MOT INC, 1996, POWERPC 604E RISC MI
   MUELLER F, 1995, P ACM WORKSH LANG CO
   PUAUT I, 2002, P 23 REAL TIM SYST S
   Rivera Gabriel., 1998, Proceedings of the ACM SIGPLAN 1998 conference on Programming language design and implementation - PLDI'98, DOI [10 . 1145 / 277650.277661, DOI 10.1145/277650.277661]
   SANCHEZ FJ, 1997, P INT C PAR ARCH COM
   SUN MICROELECTRONICS, 1997, MICROSPARC IIEP US M
   TINDELL KW, 1994, REAL-TIME SYST, V6, P133, DOI 10.1007/BF01088593
   VERA X, 2003, P 12 INT C PAR ARCH
   VERA X, 2004, ACM T PROGRAMMING LA, V26
   VERA X, 2003, P INT REAL TIM SYST
   VERA X, 2002, P INT S HIGH PERF CO
   White RT, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P192, DOI 10.1109/RTTAS.1997.601358
   Wilson Robert Paul, 1997, Ph.D. Dissertation
   Wolf M. E., 1991, SIGPLAN Notices, V26, P30, DOI 10.1145/113446.113449
   Wolfe A., 1993, INT WORKSHOP RESPONS, P174
   Xue JL, 1998, INT J PARALLEL PROG, V26, P671, DOI 10.1023/A:1018734612524
NR 53
TC 26
Z9 30
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 1
AR 4
DI 10.1145/1324969.1324973
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LE
UT WOS:000256880700004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Min, CH
   Mathur, A
   Acer, UG
   Montanari, A
   Kawsar, F
AF Min, Chulhong
   Mathur, Akhil
   Acer, Utku Gunay
   Montanari, Alessandro
   Kawsar, Fahim
TI SensiX plus plus : Bringing MLOps and Multi-tenant Model Serving to
   Sensory Edge Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE MLOps; multi-tenancy; model serving; edge
AB We present SensiX++, a multi-tenant runtime for adaptive model execution with integrated MLOps on edge devices, e.g., a camera, a microphone, or IoT sensors. SensiX++ operates on two fundamental principles: highly modular componentisation to externalise data operations with clear abstractions and document-centric manifestation for system-wide orchestration. First, a data coordinator manages the lifecycle of sensors and serves models with correct data through automated transformations. Next, a resource-aware model server executes multiple models in isolation through model abstraction, pipeline automation, and feature sharing. An adaptive scheduler then orchestrates the best-effort executions of multiple models across heterogeneous accelerators, balancing latency and throughput. Finally, microservices with REST APIs serve synthesised model predictions, system statistics, and continuous deployment. Collectively, these components enable SensiX++ to serve multiple models efficiently with fine-grained control on edge devices while minimising data operation redundancy, managing data and device heterogeneity, and reducing resource contention. We benchmark SensiX++ with 10 different vision and acoustics models across various multi-tenant configurations on different edge accelerators (Jetson AGX and Coral TPU) designed for sensory devices. We report on the overall throughput and quantified benefits of various automation components of SensiX++ and demonstrate its efficacy in significantly reducing operational complexity and lowering the effort to deploy, upgrade, reconfigure, and serve embedded models on edge devices.
C1 [Min, Chulhong; Mathur, Akhil; Acer, Utku Gunay; Montanari, Alessandro; Kawsar, Fahim] Nokia Bell Labs, 21 J J Thomson Ave, Cambridge CB3 0FA, England.
C3 Nokia Corporation
RP Min, CH (corresponding author), Nokia Bell Labs, 21 J J Thomson Ave, Cambridge CB3 0FA, England.
EM chulhong.min@nokia-bell-labs.com; akhil.mathur@nokia-bell-labs.com;
   utku_gunay.acer@nokia-bell-labs.com;
   alessandro.montanari@nokia-bell-labs.com;
   fahim.kawsar@nokia-bell-labs.com
OI Min, Chulhong/0000-0002-5197-9840; Montanari,
   Alessandro/0000-0003-4444-6242
CR Abu Bakar, 2022, P 20 C EMBEDDED NETW, DOI [10.1145/3560905.3568512, DOI 10.1145/3560905.3568512]
   Acer UG, 2022, PROC ACM INTERACT MO, V6, DOI 10.1145/3534573
   Akshay Naresh Modi, 2017, P KDD 2017
   [Anonymous], 2021, Coral Keyphrase Detector
   [Anonymous], 2015, P 7 BIENN C INN DAT
   [Anonymous], 2021, LevelDB
   [Anonymous], 2021, YAMNet
   [Anonymous], 2021, KubeFlow
   [Anonymous], 2021, SageMaker
   [Anonymous], 2021, Michelangelo
   [Anonymous], 2021, BentoML
   [Anonymous], 2021, Emotion Classification
   [Anonymous], 2021, ElectrifAI
   Antonini M, 2022, 2022 IEEE CONFERENCE ON EVOLVING AND ADAPTIVE INTELLIGENT SYSTEMS (IEEE EAIS 2022), DOI [10.1109/NSS/MIC44845.2022.10399205, 10.1109/EAIS51927.2022.9787703]
   Antonini M, 2019, PROCEEDINGS OF THE 2019 INTERNATIONAL WORKSHOP ON CHALLENGES IN ARTIFICIAL INTELLIGENCE AND MACHINE LEARNING FOR INTERNET OF THINGS (AICHALLENGEIOT '19), P49, DOI 10.1145/3363347.3363363
   Bahreini T, 2017, SEC 2017: 2017 THE SECOND ACM/IEEE SYMPOSIUM ON EDGE COMPUTING (SEC'17), DOI 10.1145/3132211.3134454
   Bakar A, 2022, PROCEEDINGS OF THE 2022 THE 23RD ANNUAL INTERNATIONAL WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS (HOTMOBILE '22), P22, DOI 10.1145/3508396.3512870
   Bhattacharya S., 2016, PROC 14 ACM C EMBEDD, P176
   Cao Q, 2018, IEEE INT CONF AUTOMA, P67, DOI 10.1109/FG.2018.00020
   Crankshaw D, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P613
   Dawei Liang, 2019, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V3, DOI 10.1145/3314404
   Fang BY, 2018, MOBICOM'18: PROCEEDINGS OF THE 24TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P115, DOI 10.1145/3241539.3241559
   Georgiev P, 2016, MOBICOM'16: PROCEEDINGS OF THE 22ND ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P320, DOI 10.1145/2973750.2973777
   Ha K, 2014, MOBISYS'14: PROCEEDINGS OF THE 12TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P68, DOI 10.1145/2594368.2594383
   Han S, 2016, Harvard Yenching Ins, V101, P123
   Han S, 2016, Arxiv, DOI [arXiv:1510.00149, DOI 10.48550/ARXIV.1510.00149]
   He KM, 2016, Arxiv, DOI arXiv:1603.05027
   Huang G, 2018, Arxiv, DOI [arXiv:1608.06993, DOI 10.48550/ARXIV.1608.06993]
   Hymel S, 2022, Arxiv, DOI arXiv:2212.03332
   Isola P, 2017, PROC CVPR IEEE, P5967, DOI 10.1109/CVPR.2017.632
   Jeong Joo Seong, 2022, MobiSys '22: Proceedings of the 20th Annual International Conference on Mobile Systems, Applications and Services, P235, DOI 10.1145/3498361.3538948
   Juheon Yi, 2021, SenSys '21: Proceedings of the 19th ACM Conference on Embedded Networked Sensor Systems, P474, DOI 10.1145/3485730.3493453
   Kang YP, 2017, ACM SIGPLAN NOTICES, V52, P615, DOI 10.1145/3093336.3037698
   Kawsar F, 2018, IEEE PERVAS COMPUT, V17, P83, DOI 10.1109/MPRV.2018.03367740
   Kjærgaard MB, 2013, INT CONF PERVAS COMP, P56, DOI 10.1109/PerCom.2013.6526714
   Ko JH, 2018, 2018 15TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED VIDEO AND SIGNAL BASED SURVEILLANCE (AVSS), P103
   Lane ND, 2016, 2016 15TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN)
   Lane ND, 2010, IEEE COMMUN MAG, V48, P140, DOI 10.1109/MCOM.2010.5560598
   Li H, 2017, Arxiv, DOI arXiv:1608.08710
   Liu SC, 2018, MOBISYS'18: PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P389, DOI 10.1145/3210240.3210337
   Liu Z, 2019, Arxiv, DOI arXiv:1810.05270
   Mathur A, 2019, IPSN '19: PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P169, DOI 10.1145/3302506.3310398
   Mathur A, 2018, 2018 17TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P200, DOI 10.1109/IPSN.2018.00048
   Mathur A, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P68, DOI 10.1145/3081333.3081359
   Min CL, 2023, IEEE T MOBILE COMPUT, V22, P5525, DOI 10.1109/TMC.2022.3173914
   Min C, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P271, DOI 10.1145/3356250.3360043
   Min CH, 2019, IEEE INT SYM WRBL CO, P166, DOI 10.1145/3341163.3347716
   Montanari Alessandro, 2020, SenSys '20: Proceedings of the 18th Conference on Embedded Networked Sensor Systems, P382, DOI 10.1145/3384419.3430782
   Montanari A, 2018, DRONET'18: PROCEEDINGS OF THE 2018 ACM INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS AND SERVICES, P27, DOI 10.1145/3213526.3213532
   Montanari A, 2019, UBICOMP/ISWC'19 ADJUNCT: PROCEEDINGS OF THE 2019 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING AND PROCEEDINGS OF THE 2019 ACM INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, P592, DOI 10.1145/3341162.3349337
   Montanari Alessandro, 2016, P 30 INT BCS HUM COM, V18, P1, DOI DOI 10.14236/EWIC/HCI2016.18
   Moss A, 2022, PROCEEDINGS OF THE TWENTIETH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, SENSYS 2022, P934, DOI 10.1145/3560905.3568300
   Narayanan Deepak, 2018, NEURIPS WORKSH SYST, P20
   Ordóñez FJ, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16010115
   Paleyes Andrei, 2020, Challenges in Deploying Machine Learning: A Survey of Case Studies"
   Raith P, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON SERVICES COMPUTING (SCC 2021), P252, DOI 10.1109/SCC53864.2021.00038
   Reagen B, 2016, CONF PROC INT SYMP C, P267, DOI 10.1109/ISCA.2016.32
   Redmon J., 2018, arXiv, DOI DOI 10.48550/ARXIV.1804.02767
   Sandler M, 2019, Arxiv, DOI arXiv:1801.04381
   Satyanarayanan M, 2017, COMPUTER, V50, P30, DOI 10.1109/MC.2017.9
   Sculley D, 2015, ADV NEUR IN, V28
   Szegedy C, 2015, Arxiv, DOI arXiv:1512.00567
   Teerapittayanon S, 2017, INT CON DISTR COMP S, P328, DOI 10.1109/ICDCS.2017.226
   Zhu MC, 2017, Arxiv, DOI arXiv:1710.01878
NR 64
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 98
DI 10.1145/3617507
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Colaço, JL
   Mendler, M
   Pauget, B
   Pouzet, M
AF Colaco, Jean-Louis
   Mendler, Michael
   Pauget, Baptiste
   Pouzet, Marc
TI A Constructive State-based Semantics and Interpreter for a Synchronous
   Data-flow Language with State Machines
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Programming language; dynamic semantics; synchronous programming;
   embedded software
ID PROGRAMMING LANGUAGE; CLOCKS
AB Scade is a domain-specific synchronous functional language used to implement safety-critical real-time software for more than twenty years. Two main approaches have been considered for its semantics: (i) an indirect collapsing semantics based on a source-to-source translation of high-level constructs into a data-flow core language whose semantics is precisely specified and is the entry for code generation; a relational synchronous semantics, akin to Esterel, that applies directly to the source. It defines what is a valid synchronous reaction but hides, on purpose, if a semantics exists, is unique and can be computed; hence, it is not executable.
   This paper presents, for the first time, an executable, state-based semantics for a language that has the key constructs of Scade all together, in particular the arbitrary combination of data-flow equations and hierarchical state machines. It can apply directly to the source language before static checks and compilation steps. It is constructive in the sense that the language in which the semantics is defined is a statically typed functional language with call-by-value and strong normalization, e.g., it is expressible in a proof-assistant where all functions terminate. It leads to a reference, purely functional, interpreter. This semantics is modular and can account for possible errors, allowing to establish what property is ensured by each static verification performed by the compiler. It also clarifies how causality is treated in Scade compared with Esterel.
   This semantics can serve as an oracle for compiler testing and validation; to prototype novel language constructs before they are implemented, to execute possibly unfinishedmodels or that are correct but rejected by the compiler; to prove the correctness of compilation steps.
   The semantics given in the paper is implemented as an interpreter in a purely functional style, in OCaml.
C1 [Colaco, Jean-Louis; Pauget, Baptiste] Ansys, SBU, Pk Ave Batiment Emeraude 1,9 Rue Michel Labrous, F-31100 Toulouse, France.
   [Mendler, Michael] Univ Bamberg, Fac Informat Syst & Appl Comp Sci, Gutenbergstr 13, D-96050 Bamberg, Germany.
   [Pauget, Baptiste; Pouzet, Marc] INRIA, 2 Rue Simone IFF, F-75012 Paris, France.
   [Pouzet, Marc] PSL, DIENS, ENS, 45 rue Ulm, F-75230 Paris, France.
C3 Ansys, Inc.; Ansys France; Otto Friedrich University Bamberg; Inria;
   Universite PSL; Ecole Normale Superieure (ENS)
RP Colaço, JL (corresponding author), Ansys, SBU, Pk Ave Batiment Emeraude 1,9 Rue Michel Labrous, F-31100 Toulouse, France.
EM Jean-Louis.Colaco@ansys.com; michael.mendler@uni-bamberg.de;
   Baptiste.Pauget@ansys.com; Marc.Pouzet@ens.fr
CR Aguado Joaquin, 2018, Programming Languages and Systems. 27th European Symposium on Programming, ESOP 2018, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2018. Proceedings: LNCS 10801, P86, DOI 10.1007/978-3-319-89884-1_4
   Aguado J, 2015, ACTA INFORM, V52, P393, DOI 10.1007/s00236-015-0238-x
   Andre Ch., 1996, CESA
   BENVENISTE A, 1991, SCI COMPUT PROGRAM, V16, P103, DOI 10.1016/0167-6423(91)90001-E
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Benveniste A., 2008, Technical Report
   Benveniste A., 2014, HSCC
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Berry G., 1993, Series F: Computer and System Sciences, V118
   Berry G., 1989, Information Processing
   Berry G, 2022, Arxiv, DOI arXiv:1909.12582
   Berry Gerard., 2002, The Constructive Semantics of Pure Esterel (Draft Version 3)
   Biernacki D., 2008, ACM LCTES
   Boulme S., 2001, LPAR, V2250
   Bourke T., 2020, POPL
   Bourke T., 2013, HSCC
   Bourke T., 2023, EMSOFT
   Bourke T, 2017, ACM SIGPLAN NOTICES, V52, P586, DOI [10.1145/3140587.3062358, 10.1145/3062341.3062358]
   Caspi P, 1996, ACM SIGPLAN NOTICES, V31, P226, DOI 10.1145/232629.232651
   CASPI P, 1992, THEOR COMPUT SCI, V94, P125, DOI 10.1016/0304-3975(92)90326-B
   Caspi P., 1998, CMCS'98
   Caspi P., 1987, POPL
   Colaco J. L., 2006, ACM EMSOFT
   Colaco J. L., 2005, ACM EMSOFT
   Colaço JL, 2017, PROCEEDINGS 11TH 2017 INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING (TASE), P4
   Colaço JL, 2003, LECT NOTES COMPUT SC, V2855, P134
   Edwards SA, 2003, SCI COMPUT PROGRAM, V48, P21, DOI 10.1016/S0167-6423(02)00096-5
   Gonthier G., 1988, Semantiques et modeles d'execution des langages reactifs synchrones
   HALBWACHS N, 1991, LECT NOTES COMPUT SC, V528, P207
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Halbwachs N., 1984, Ph. D. Dissertation
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   Hudak P, 2003, LECT NOTES COMPUT SC, V2638, P159
   Jacobs B., 1997, Bulletin of the European Association for Theoretical Computer Science, P222
   KAHN G, 1974, IFIP 74 C N HOLL AMS
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   Leroy Xavier, 2021, The Compcert Verified Compiler
   Malik S., 1994, IEEE Trans. on CAD of Integrated Circuits and Systems, V13, P7
   Maraninchi F, 2003, SCI COMPUT PROGRAM, V46, P219, DOI 10.1016/S0167-6423(02)00093-X
   Maraninchi F., 2000, AADEBUG 2000 4 INT W
   Maraninchi F., 1991, IEEE WORKSH VIS LANG
   MEALY GH, 1955, AT&T TECH J, V34, P1045, DOI 10.1002/j.1538-7305.1955.tb03788.x
   Paterson R, 2001, ACM SIGPLAN NOTICES, V36, P229, DOI 10.1145/507669.507664
   Paulin-Mohring C, 1996, LECT NOTES COMPUT SC, V1158, P216
   Paulin-Mohring Ch., 2009, From Semantics to Computer Science, P383
   Pouzet M., 2006, Lucid Synchrone, version 3. Tutorial and reference manual
   Reynolds J.C., 1998, Theories of Programming Languages
   Schneider K, 2005, ACSD2005: FIFTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, P106, DOI 10.1109/ACSD.2005.24
   Schneider Klaus, 2016, Handbook of Hardware/ Software Codesign
   Tardieu O., 2004, SOS WORKSH LOND UK
   von Hanxleden R, 2014, P ACM SIGPLAN C PROG
NR 51
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 152
DI 10.1145/3609131
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300055
OA Green Published
DA 2024-07-18
ER

PT J
AU Lin, SK
   Manerkar, YA
   Lohstroh, M
   Polgreen, E
   Yu, SJ
   Jerad, C
   Lee, EA
   Seshia, SA
AF Lin, Shaokai
   Manerkar, Yatin A.
   Lohstroh, Marten
   Polgreen, Elizabeth
   Yu, Sheng-Jung
   Jerad, Chadlia
   Lee, Edward A.
   Seshia, Sanjit A.
TI Towards Building Verifiable CPS using Lingua Franca
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cyber-physical systems; concurrency; safety MTL; axiomatic modeling;
   automated verification; model-based design
ID REAL-TIME SYSTEMS; MODEL CHECKING; SMT
AB Formal verification of cyber-physical systems (CPS) is challenging because it has to consider real-time and concurrency aspects that are often absent in ordinary software. Moreover, the software in CPS is often complex and low-level, making it hard to assure that a formal model of the system used for verification is a faithful representation of the actual implementation, which can undermine the value of a verification result. To address this problem, we propose a methodology for building verifiable CPS based on the principle that a formal model of the software can be derived automatically from its implementation. Our approach requires that the system implementation is specified in Lingua Franca (LF), a polyglot coordination language tailored for real-time, concurrent CPS, which we made amenable to the specification of safety properties via annotations in the code. The program structure and the deterministic semantics of LF enable automatic construction of formal axiomatic models directly from LF programs. The generated models are automatically checked using Bounded Model Checking (BMC) by the verification engine Uclid5 using the Z3 SMT solver. The proposed technique enables checking a well-defined fragment of Safety Metric Temporal Logic (Safety MTL) formulas. To ensure the completeness of BMC, we present a method to derive an upper bound on the completeness threshold of an axiomatic model based on the semantics of LF. We implement our approach in the LF Verifier and evaluate it using a benchmark suite with 22 programs sampled from real-life applications and benchmarks for Erlang, Lustre, actor-oriented languages, and RTOSes. The LF Verifier correctly checks 21 out of 22 programs automatically.
C1 [Lin, Shaokai; Lohstroh, Marten; Yu, Sheng-Jung; Lee, Edward A.; Seshia, Sanjit A.] Univ Calif Berkeley, Cory Hall, Berkeley, CA 94720 USA.
   [Manerkar, Yatin A.] Univ Michigan, 2260 Hayward St, Ann Arbor, MI 48109 USA.
   [Polgreen, Elizabeth] Univ Edinburgh, 10 Crichton St, Edinburgh EH8 9AB, Midlothian, Scotland.
   [Jerad, Chadlia] Univ Manouba, Campus Univ Manouba, Manouba 2010, Manouba Governo, Tunisia.
C3 University of California System; University of California Berkeley;
   University of Michigan System; University of Michigan; University of
   Edinburgh; Universite de la Manouba
RP Lin, SK (corresponding author), Univ Calif Berkeley, Cory Hall, Berkeley, CA 94720 USA.
EM shaokai@berkeley.edu; manerkar@umich.edu; marten@berkeley.edu;
   elizabeth.polgreen@ed.ac.uk; shengjungyu@berkeley.edu;
   chadlia.jerad@ensi-uma.tn; eal@berkeley.edu
RI Yu, Sheng-Jung/HMD-1216-2023; Jerad, Chadlia/KOZ-8314-2024
OI Jerad, Chadlia/0000-0002-5442-3098; Yu, Sheng-Jung/0000-0003-2585-9586;
   Lee, Edward/0000-0002-5663-0584; Manerkar, Yatin A./0000-0002-6954-2292;
   Lin, Shaokai/0000-0001-6885-5572
FU National Science Foundation (NSF) [CNS-1836601, CNS-2233769]; iCyPhy
   Research Center (Industrial Cyber-Physical Systems) - Denso; Siemens;
   Toyota; DARPA [FA8750-20-C-0156]; Intel
FX The work in this paper was supported in part by the National Science
   Foundation (NSF), awards #CNS-1836601 (Reconciling Safety with the
   Internet) and #CNS-2233769 (Consistency vs. Availability in
   Cyber-Physical Systems) and the iCyPhy Research Center (Industrial
   Cyber-Physical Systems), supported by Denso, Siemens, and Toyota. This
   work was also supported in part by DARPA grant FA8750-20-C-0156 and by
   Intel.
CR Alglave J, 2014, ACM T PROGR LANG SYS, V36, DOI 10.1145/2627752
   Alur R, 2015, PRINCIPLES OF CYBER-PHYSICAL SYSTEMS, P1
   [Anonymous], 2009, Res. Rep. RR-6925
   Armando Alessandro, 2009, International Journal on Software Tools for Technology Transfer, V11, P69, DOI 10.1007/s10009-008-0091-0
   Armoni R, 2005, ELECTRON NOTES THEOR, V119, P3, DOI 10.1016/j.entcs.2004.12.021
   Bae K, 2009, LECT NOTES COMPUT SC, V5885, P717
   Barrett C, 2021, FRONT ARTIF INTEL AP, P1267, DOI 10.3233/FAIA201017
   Bateni S, 2022, Arxiv, DOI [arXiv:2207.09555, 10.48550/ARXIV.2207.09555, DOI 10.48550/ARXIV.2207.09555]
   BENVENISTE A, 1991, P IEEE, V79, P1270, DOI 10.1109/5.97297
   Berard B., 2013, Systems and software verification: model-checking techniques and tools, DOI 10.1007/978-3-662-04558-9
   Bettini L., 2016, Implementing Domain Specific Languages with Xtext and Xtend
   Biere A, 1999, LECT NOTES COMPUT SC, V1579, P193
   Biere A, 2009, FRONT ARTIF INTEL AP, V185, P457, DOI 10.3233/978-1-58603-929-5-457
   Bryant R. E., 2002, Computer Aided Verification. 14th International Conference, CAV 2002. Proceedings (Lecture Notes in Computer Science Vol.2404), P78
   Cassandras C.G., 2008, INTRO DISCRETE EVENT, DOI DOI 10.1007/978-0-387-68612-7
   Champion A, 2016, LECT NOTES COMPUT SC, V9780, P510, DOI 10.1007/978-3-319-41540-6_29
   CHANG E, 1979, COMMUN ACM, V22, P281, DOI 10.1145/359104.359108
   D'Osualdo E, 2013, LECT NOTES COMPUT SC, V7935, P454, DOI 10.1007/978-3-642-38856-9_24
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Deantoni J., 2014, Research Report RR-8584
   Deantoni J, 2021, INT FORUM DES LANG, DOI 10.1109/FDL53530.2021.9568383
   Dennis Jack B., 1974, Report MAC TM61
   Esparza J, 2014, LECT NOTES COMPUT SC, V8559, P603, DOI 10.1007/978-3-319-08867-9_40
   Eysholdt M., 2010, P ACM INT C COMPANIO, P307, DOI DOI 10.1145/1869542.1869625
   FELDER M, 1994, IEEE T SOFTWARE ENG, V20, P127, DOI 10.1109/32.265634
   Franzén A, 2006, ELECTRON NOTES THEOR, V144, P19, DOI 10.1016/j.entcs.2005.07.017
   Gallagher B, 2006, IEEE VEH TECHNOL MAG, V1, P4, DOI 10.1109/MVT.2006.343641
   Garavel Hubert, 2013, International Journal on Software Tools for Technology Transfer, V15, P89, DOI 10.1007/s10009-012-0244-z
   Ghamarian A. H., 2006, P DES AUT TEST EUR D, P116, DOI [10.1109/DATE.2008.4484672, DOI 10.1109/DATE.2008.4484672]
   Godbole A, 2022, Form Comp Aid Design, V3, P331, DOI 10.34727/2022/isbn.978-3-85448-053-2_40
   Hagen G, 2008, 2008 FORMAL METHODS IN COMPUTER-AIDED DESIGN, P109
   HALBWACHS N, 1992, IEEE T SOFTWARE ENG, V18, P785, DOI 10.1109/32.159839
   Henzinger Thomas A., 2001, LNCS, V2211, P166
   Hewitt C., 1973, PROC 3 INT JOINT C A, P235, DOI 10.1145/359545.359563
   Imam S.M., 2014, P 4 INT WORKSH PROGR, P67, DOI [10.1145/2687357.2687368, DOI 10.1145/2687357.2687368]
   Inc. Express Logic, Measuring real-time performance of an RTOS
   Jaghoori M. M., 2006, Applied Computing 2006. 21st Annual ACM Symposium on Applied Computing, P1810, DOI 10.1145/1141277.1141704
   Jensen Jeff C., 2012, An introductory lab in embedded and cyber-physical systems
   KAHN G, 1974, IFIP 74 C N HOLL AMS
   Kobayashi N., 1995, Static Analysis. Second International Symposium, SAS'95. Proceedings, P225
   KOYMANS R, 1990, REAL-TIME SYST, V2, P255, DOI 10.1007/BF01995674
   Kroening Daniel, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P557, DOI 10.1007/978-3-642-22110-1_44
   Kroening D, 2003, LECT NOTES COMPUT SC, V2575, P298
   Kroening Daniel, 2014, TOOLS ALGORITHMS CON, P389, DOI [10.1007/978-3-642-54862-8_26, DOI 10.1007/978-3-642-54862-8_26]
   Lauterburg S, 2009, IEEE INT CONF AUTOM, P468, DOI 10.1109/ASE.2009.88
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Lee Edward A., 2021, arXiv
   Lee Edward Ashford, 2016, INTRO EMBEDDED SYSTE
   Lohstroh M, 2020, INT FORUM DES LANG, DOI 10.1109/fdl50818.2020.9232939
   Lohstroh M, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3448128
   Lohstroh M, 2020, LECT NOTES COMPUT SC, V11971, P59, DOI 10.1007/978-3-030-41131-2_4
   Lustig D, 2016, ACM SIGPLAN NOTICES, V51, P233, DOI 10.1145/2954679.2872399
   Manna Z., 1993, Hybrid Systems, P4
   Menard C, 2020, DES AUT TEST EUROPE, P822, DOI 10.23919/DATE48585.2020.9116430
   Milicevic A, 2011, LECT NOTES COMPUT SC, V6617, P282, DOI 10.1007/978-3-642-20398-5_21
   Naggar WA, 1999, PARALLEL COMPUT, V25, P1907, DOI 10.1016/S0167-8191(99)00070-8
   Ouaknine J, 2008, LECT NOTES COMPUT SC, V5215, P1, DOI 10.1007/978-3-540-85778-5_1
   Ouaknine J, 2006, LECT NOTES COMPUT SC, V3920, P411
   Ouaknine J, 2007, LOG METH COMPUT SCI, V3, DOI 10.2168/LMCS-3(1:8)2007
   Ouaknine Joel, 2007, arXiv
   Parr T, 2013, DEFINITIVE ANTLR 4 R, P1
   Polgreen E, 2022, LECT NOTES COMPUT SC, V13371, P538, DOI 10.1007/978-3-031-13185-1_27
   Pradella M, 2013, ACM T SOFTW ENG METH, V22, DOI 10.1145/2491509.2491514
   Rajkumar R, 2010, DES AUT CON, P731
   Reynisson AH, 2014, SCI COMPUT PROGRAM, V89, P41, DOI 10.1016/j.scico.2014.01.008
   Scalas A, 2019, SCALA'19: PROCEEDINGS OF THE 10TH ACM SIGPLAN INTERNATIONAL SYMPOSIUM ON SCALA, P27, DOI 10.1145/3337932.3338812
   Schulz-Rosengarten A., 2023, arXiv, DOI DOI 10.48550/ARXIV.2301.09597
   Seshia SA, 2018, PROCEEDINGS OF THE 2018 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), P1
   Sirjani M, 2020, MATHEMATICS-BASEL, V8, DOI 10.3390/math8071068
   Subramanyan Pramod, 2021, Getting started with Uclid5
   Wiik Jonatan, 2017, Software Engineering and Formal Methods. 15th International Conference, SEFM 2017. Proceedings: Lecture Notes in Computer Society (LNCS 10469), P136, DOI 10.1007/978-3-319-66197-1_9
   Yasutake Shohei, 2015, WORKSH PROGR BAS ACT
   Ziebinski A, 2017, AIP CONF PROC, V1906, DOI 10.1063/1.5012394
NR 74
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 155
DI 10.1145/3609134
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300058
OA Green Published, Green Accepted, Bronze
DA 2024-07-18
ER

PT J
AU Lei, DW
   He, DB
   Peng, C
   Luo, M
   Liu, Z
   Huang, XY
AF Lei, Douwei
   He, Debiao
   Peng, Cong
   Luo, Min
   Liu, Zhe
   Huang, Xinyi
TI Faster Implementation of Ideal Lattice-Based Cryptography Using AVX512
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Lattice-based cryptography(LBC); polynomial arithmetic; polynomial
   sampling
ID ERRORS
AB With the development of quantum computing, the existing cryptography schemes based on classical cryptographic primitives will no longer be secure. Hence, cryptographers are designing post-quantum cryptographic (PQC) schemes, and ideal lattice-based cryptography has emerged as a prime candidate. Today, as ideal lattice-based cryptography becomes more mature, its performance becomes an important optimization goal. In ideal lattice-based cryptography, polynomial arithmetic and polynomial sampling are the most timeconsuming operations and therefore need to be accelerated. In this article, taking advantage of the parallelism of new 512-bit advanced vector instructions (AVX512), we present parallel implementations of polynomial arithmetic and polynomial sampling, thus comprehensively improving their performance. We conduct experiments with the Dilithium scheme(one scheme of NIST PQC Standardization Process Round-4). Our implementation gets a nice performance boost compared to its pure C language and 256-bit advanced vector instructions (AVX2) implementation.
C1 [Lei, Douwei] Wuhan Univ, Sch Cyber Sci & Engn, Wuhan 430072, Peoples R China.
   [Lei, Douwei] Shenzhen Inst Informat Technol, Inst Informat Technol, Shenzhen 518172, Peoples R China.
   [He, Debiao] Qilu Univ Technol, Shandong Comp Sci Ctr, Key Lab Comp Power Network & Informat Secur, Minist Educ,Shandong Acad Sci, Jinan 250014, Peoples R China.
   [He, Debiao; Peng, Cong; Luo, Min] Wuhan Univ, Sch Cyber Sci & Engn, Wuhan 430072, Peoples R China.
   [Luo, Min] Mat Elements Technol, Shanghai Key Lab Privacy Preserving Computat, Shanghai 201204, Peoples R China.
   [Liu, Zhe] Zhejiang Lab, Hangzhou 311121, Peoples R China.
   [Huang, Xinyi] Hong Kong Univ Sci & Technol Guangzhou, Artificial Intelligence Thrust, Informat Hub, Hong Kong, Peoples R China.
C3 Wuhan University; Shenzhen Institute of Information Technology; Qilu
   University of Technology; Wuhan University; Zhejiang Laboratory
RP He, DB (corresponding author), Qilu Univ Technol, Shandong Comp Sci Ctr, Key Lab Comp Power Network & Informat Secur, Minist Educ,Shandong Acad Sci, Jinan 250014, Peoples R China.; He, DB; Luo, M (corresponding author), Wuhan Univ, Sch Cyber Sci & Engn, Wuhan 430072, Peoples R China.; Luo, M (corresponding author), Mat Elements Technol, Shanghai Key Lab Privacy Preserving Computat, Shanghai 201204, Peoples R China.
EM ldw@whu.edu.cn; hedebiao@163.com; cpeng@whu.edu.cn; mluo@whu.edu.cn;
   zhe.liu@nuaa.edu.cn; xinyi@ust.hk
RI Peng, Cong/R-5315-2019; He, Debiao/F-6355-2011; LIU, zhe/HGD-6875-2022;
   Huang, Xinyi XYH/A-2813-2016
OI Peng, Cong/0000-0002-9958-3255; He, Debiao/0000-0002-2446-7436; Liu,
   Zhe/0000-0001-8578-2635
FU National Natural Science Foundation of China [62272350, U21A20466,
   62172307, 62132008]; New 20 Project of Higher Education of Jinan
   [202228017]; Special Project on Science and Technology Program of Hubei
   Provience [2020AEA013, 2021BAA025]; Natural Science Foundation of
   Jiangsu Province, China [BK20220075]; Research Initiation Project of
   Zhejiang Lab [2022PD0AC02]
FX This work is supported by the National Natural Science Foundation of
   China (Nos. 62272350, U21A20466, 62172307, 62132008), the New 20 Project
   of Higher Education of Jinan (No. 202228017), the Special Project on
   Science and Technology Program of Hubei Provience (Nos. 2020AEA013,
   2021BAA025), the Natural Science Foundation of Jiangsu Province, China
   (No. BK20220075), and the Research Initiation Project of Zhejiang Lab
   (No. 2022PD0AC02).
CR Ajtai M., 1996, Proceedings of the Twenty-Eighth Annual ACM Symposium on the Theory of Computing, P99, DOI 10.1145/237814.237838
   Alkim E., 2020, IACR Trans. Cryptogr. Hardw. Embed. Syst, V2020, P219, DOI [10.13154/tches.v2020.i3.219-242, DOI 10.13154/TCHES.V2020.I3.219-242]
   Alkim E., 2020, IACR Trans. Cryptogr. Hardw. Embed. Syst., P336, DOI DOI 10.13154/TCHES.V2020.I3.336-357
   Alkim E, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P327
   Bernstein Daniel J., 2001, Advances in Applied Mathematics, P1
   Bertoni Guido, 2007, P ECRYPT HASH WORKSH, V2007
   Brakerski Zvika, 2014, ACM Transactions on Computation Theory, V6, DOI 10.1145/2633600
   Cabral R., 2018, P ANAIS 18 S BRASILE, P25
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Ducas L., 2018, IACR T CRYPTOGR HARD, P238, DOI [DOI 10.13154/TCHES.V2018.I1.238-268, DOI 10.46586/TCHES.V2018.I1.238-268]
   Dworkin M.J, 2015, Federal Information Processing Standards, DOI [DOI 10.6028/NIST.FIPS.202, 10.6028/NIST.FIPS.202]
   Fritzmann T., 2020, IACR Transactions on Cryptographic Hardware and Embedded Systems, P239, DOI [10.13154/tches.v2020.i4.239-280, DOI 10.13154/TCHES.V2020.I4.239-280]
   Gentleman W. M., 1966, P AFIPS FALL JOINT C, P563, DOI DOI 10.1145/1464291.1464352
   Gueron S, 2016, LECT NOTES COMPUT SC, V10014, P187, DOI 10.1007/978-3-319-47560-8_12
   Harvey D, 2017, J ACM, V63, DOI 10.1145/3005344
   Karmakar A., 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst., V2018, P243, DOI DOI 10.13154/TCHES.V2018.I3.243-266
   Langlois A, 2015, DESIGN CODE CRYPTOGR, V75, P565, DOI 10.1007/s10623-014-9938-4
   Longa P, 2016, LECT NOTES COMPUT SC, V10052, P124, DOI 10.1007/978-3-319-48965-0_8
   Lynbashevsky V, 2010, LECT NOTES COMPUT SC, V6110, P1, DOI 10.1145/2535925
   Moenck R.T., 1976, P 3 ACM S SYMBOLIC A, P136, DOI DOI 10.1145/800205.806332
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
   NIST, 2017, Report on postquantum cryptography
   Park JY, 2022, IEEE ACCESS, V10, P2546, DOI 10.1109/ACCESS.2021.3138807
   Peikert C, 2006, LECT NOTES COMPUT SC, V3876, P145
   POLLARD JM, 1971, MATH COMPUT, V25, P365
   Regev O, 2009, J ACM, V56, DOI 10.1145/1568318.1568324
   Ricci S, 2021, ARES 2021: 16TH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY, DOI 10.1145/3465481.3465756
   Roy SS, 2019, PR IEEE COMP DESIGN, P321, DOI 10.1109/ICCD46524.2019.00050
   Schneider Michael, 2013, Progress in Cryptology - AFRICACRYPT 2013. 6th International Conference on Crytology in Africa. Proceedings, P375, DOI 10.1007/978-3-642-38553-7_22
   Seiler G., 2018, CRYPTOLOGY EPRINT AR, V39, P1
   Shor PW, 1997, SIAM J COMPUT, V26, P1484, DOI 10.1137/S0036144598347011
   Soni D., 2019, Cryptol. ePrint Arch., P1
   Wong MM, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351649
   Zhou Z, 2021, ACM T RECONFIG TECHN, V14, DOI 10.1145/3447812
NR 34
TC 0
Z9 0
U1 3
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2023
VL 22
IS 5
AR 83
DI 10.1145/3609223
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM2
UT WOS:001074281500005
DA 2024-07-18
ER

PT J
AU Erata, F
   Yildiz, E
   Goknil, A
   Yildirim, KS
   Szefer, J
   Piskac, R
   Sezgin, G
AF Erata, Ferhat
   Yildiz, Eren
   Goknil, Arda
   Yildirim, Kasim Sinan
   Szefer, Jakub
   Piskac, Ruzica
   Sezgin, Gokcin
TI ETAP: Energy-aware Timing Analysis of Intermittent Programs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Intermittent computing; energy harvesting; symbolic execution; timing
   analysis
ID BATTERY-FREE; MODEL
AB Energy harvesting battery-free embedded devices rely only on ambient energy harvesting that enables standalone and sustainable IoT applications. These devices execute programs when the harvested ambient energy in their energy reservoir is sufficient to operate and stop execution abruptly (and start charging) otherwise. These intermittent programs have varying timing behavior under different energy conditions, hardware configurations, and program structures. This article presents Energy-aware Timing Analysis of intermittent Programs (ETAP), a probabilistic symbolic execution approach that analyzes the timing and energy behavior of intermittent programs at compile time. ETAP symbolically executes the given program while taking time and energy cost models for ambient energy and dynamic energy consumption into account. We evaluate ETAP by comparing the compile-time analysis results of our benchmark codes and real-world application with the results of their executions on real hardware. Our evaluation shows that ETAP's prediction error rate is between 0.0076% and 10.8%, and it speeds up the timing analysis by at least two orders of magnitude compared to manual testing.
C1 [Erata, Ferhat; Szefer, Jakub; Piskac, Ruzica] Yale Univ, 51 Prospect St,Off AKW 212, New Haven, CT 06511 USA.
   [Yildiz, Eren] Ege Univ, Dept Comp Engn, TR-35100 Izmir, Turkiye.
   [Goknil, Arda] SINTEF Digital, Forskningsveien 1, N-0373 Oslo, Norway.
   [Yildirim, Kasim Sinan] Univ Trento, Dept Informat Engn & Comp Sci, Via Sommar 9, I-38123 Trento, TN, Italy.
   [Sezgin, Gokcin] UNIT Informat Technol R&D Ltd, Izmir, Turkiye.
C3 Yale University; Ege University; SINTEF; University of Trento
RP Erata, F (corresponding author), Yale Univ, 51 Prospect St,Off AKW 212, New Haven, CT 06511 USA.
EM ferhat.erata@yale.edu; eren.yildiz@ege.edu.tr; arda.goknil@sintef.no;
   kasimsinan.yildirim@unitn.it; jakub.szefer@yale.edu;
   ruzica.piskac@yale.edu; gokcin.sezgin@unitbilisim.com
RI Yildirim, Kasim Sinan/D-5056-2018; Erata, Ferhat/IQR-9159-2023; Yildiz,
   Eren/F-8507-2015
OI Yildirim, Kasim Sinan/0000-0002-9528-6923; Erata,
   Ferhat/0000-0001-6305-4266; Piskac, Ruzica/0000-0002-3267-0776; GOKNIL,
   Arda/0000-0002-2170-2066; Yildiz, Eren/0000-0002-4631-7834
FU Italian Ministry for University and Research (MUR) under the program
   Dipartimenti di Eccellenza (2018-2022); NSF [1651945, 1813797]; SINTEF
   project G-IoT (Green Internet of Things) - Research Council of Norway;
   SINTEF project Sustainable IoT - Research Council of Norway; XIVT
   (eXcellence In Variant Testing) - Scientific and Technological Research
   Council of Turkey [9180066]; Direct For Computer & Info Scie & Enginr;
   Division Of Computer and Network Systems [1813797] Funding Source:
   National Science Foundation; Division Of Computer and Network Systems;
   Direct For Computer & Info Scie & Enginr [1651945] Funding Source:
   National Science Foundation
FX This work was supported in part by the Italian Ministry for University
   and Research (MUR) under the program Dipartimenti di Eccellenza
   (2018-2022), NSF grants #1651945 and #1813797, the SINTEF projects G-IoT
   (Green Internet of Things) and Sustainable IoT funded by the Research
   Council of Norway, and XIVT (eXcellence In Variant Testing) project
   funded by the Scientific and Technological Research Council of Turkey
   under project #9180066.
CR Abu Bakar Alexander G., 2021, PROC ACM INTERACT MO, V5, P1
   Ahmed S, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3391893
   Almeida M., 2019, The 3rd International Workshop on Deep Learning for Mobile Systems and Applications, P1, DOI DOI 10.1145/3325413.3329793
   [Anonymous], 2023, ACM T EMBED COMPUT S, V22
   [Anonymous], 2020, Statistics: Unlocking the Power of Data
   [Anonymous], 2014, 12 ACM C EMBEDDED NE
   Arduino, 2021, ARD REV 3
   Baghsorkhi SS, 2018, INT SYM CODE GENER, P38, DOI 10.1145/3168816
   Baldoni R, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3182657
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Bhatti NA, 2017, 2017 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P209, DOI 10.1145/3055031.3055082
   Blitzstein J. K., 2019, Introduction to probability
   Borges M, 2015, 2015 10TH JOINT MEETING OF THE EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND THE ACM SIGSOFT SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING (ESEC/FSE 2015) PROCEEDINGS, P866, DOI 10.1145/2786805.2786832
   Borzacchiello L, 2019, SOFTW TEST VERIF REL, V29, DOI 10.1002/stvr.1722
   Cadar Cristian, 2021, TOTAL QUAL MANAG BUS, V23, P1
   Chen BH, 2016, PROC INT CONF SOFTW, P49, DOI 10.1145/2884781.2884794
   Choi J, 2022, IEEE REAL TIME, P40, DOI 10.1109/RTAS54340.2022.00012
   Clang, 2021, Clang: a c language family frontend for LLVM
   Colin A, 2018, CC'18: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, P116, DOI 10.1145/3178372.3179525
   Colin A, 2017, IEEE MICRO, V37, P116, DOI 10.1109/MM.2017.48
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   de Winkel J, 2020, PROC ACM INTERACT MO, V4, DOI 10.1145/3411839
   Desai H, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3510850
   Durmaz Ç, 2022, IEEE INTERNET THINGS, V9, P20869, DOI 10.1109/JIOT.2022.3176587
   Dwyer M. B., 2015, LECT NOTES COMPUT SC, P1
   Filieri A, 2013, PROCEEDINGS OF THE 35TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2013), P622, DOI 10.1109/ICSE.2013.6606608
   Geissdoerfer K, 2019, IPSN '19: PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P109, DOI 10.1145/3302506.3310393
   Geldenhuys Jaco, 2012, P 2012 INT S SOFTWAR, P166, DOI DOI 10.1145/2338965.2336773
   GNU, 2021, PRAGM DIR
   Gobieski G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P199, DOI 10.1145/3297858.3304011
   Goknil A, 2022, IEEE SOFTWARE, V39, P92, DOI 10.1109/MS.2022.3184519
   Goldber D. E., 1988, Machine Learning, V3, P95, DOI 10.1023/A:1022602019183
   Gomes CP, 2009, FRONT ARTIF INTEL AP, V185, P633, DOI 10.3233/978-1-58603-929-5-633
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Gutruf P, 2018, NAT ELECTRON, V1, P652, DOI 10.1038/s41928-018-0175-0
   Harman M, 2001, INFORM SOFTWARE TECH, V43, P833, DOI 10.1016/S0950-5849(01)00189-6
   Harman M, 2010, LECT NOTES COMPUT SC, V6013, P1, DOI 10.1007/978-3-642-12029-9_1
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131673
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131674
   Hicks M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P228, DOI 10.1145/3079856.3080238
   Hoang T, 2018, SENSYS'18: PROCEEDINGS OF THE 16TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P54, DOI 10.1145/3274783.3274854
   Islam B, 2020, PROC ACM INTERACT MO, V4, DOI 10.1145/3411808
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Konstantopoulos C, 2016, IEEE T INSTRUM MEAS, V65, P388, DOI 10.1109/TIM.2015.2495718
   Kortbeek V, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P85, DOI 10.1145/3373376.3378476
   Laarhoven P. J. M., 1987, Simulated Annealing, DOI [10.1007/978-94-015-7744-1, DOI 10.1007/978-94-015-7744-1_2]
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   LLVM, 2021, LLVM LANG REF MAN
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Luckow Kasper, 2014, P 29 ACMIEEE INT C A, P575, DOI [10.1145/2642937.2643011, DOI 10.1145/2642937.2643011]
   Maeng K, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P129
   Maeng K, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P1005, DOI 10.1145/3385412.3385998
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Maioli Andrea, 2019, 20 ACM SIGPLANSIGBED, P203
   Majid AY, 2020, ACM T SENSOR NETWORK, V16, DOI 10.1145/3360285
   Mishra D, 2015, IEEE T CIRCUITS-II, V62, P362, DOI 10.1109/TCSII.2014.2387732
   Naderi MY, 2015, IEEE WCNC, P1494, DOI 10.1109/WCNC.2015.7127689
   Naderiparizi S, 2015, IEEE INT CONF RFID, P166, DOI 10.1109/RFID.2015.7113088
   Nardello M, 2019, PROCEEDINGS OF THE 7TH INTERNATIONAL WORKSHOP ON ENERGY HARVESTING & ENERGY-NEUTRAL SENSING SYSTEMS (ENSSYS'19), P8, DOI 10.1145/3362053.3363491
   Pasareanu Corina S., 2010, P 25 IEEE ACM INT C, P179, DOI [10.1145/1858996.1859035, DOI 10.1145/1858996.1859035]
   Pournelle G. H., 1953, Journal of Mammalogy, V34, P133, DOI 10.1890/0012-9658(2002)083[1421:SDEOLC]2.0.CO;2
   Powercast Corp, 2021, POW HARDW
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   RAWDAD, 2022, COL ENHANTS DAT
   Ruppel E, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1085, DOI 10.1145/3314221.3314583
   Saleae, 2021, SAL LOG PRO 16 AN
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Sang Tian, 2004, Theory and Applications of Satisfiability Testing
   Song WN, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101900
   Surbatovich M, 2021, PROCEEDINGS OF THE 42ND ACM SIGPLAN INTERNATIONAL CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '21), P851, DOI 10.1145/3453483.3454081
   Surbatovich M, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3360609
   Texas Instruments, 2021, MSP DAT
   Texas Instruments, 2021, MSP430FR5994
   Texas Instruments, 2021, ENERGYTRACE TECHN
   Texas Instruments Inc, 2021, FRAM FAQS
   Thurley M, 2006, LECT NOTES COMPUT SC, V4121, P424
   Van der Woude J, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P17
   Yildirim KS, 2018, SENSYS'18: PROCEEDINGS OF THE 16TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P41, DOI 10.1145/3274783.3274837
   Yildiz E, 2022, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, OSDI 2022, P339
   Zhao MY, 2017, IEEE T COMPUT AID D, V36, P1804, DOI 10.1109/TCAD.2017.2666606
NR 82
TC 4
Z9 4
U1 16
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 23
DI 10.1145/3563216
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600004
OA Green Submitted, Green Published
DA 2024-07-18
ER

PT J
AU Cai, XY
   Wang, Y
   Zhang, L
AF Cai, Xuyi
   Wang, Ying
   Zhang, Lei
TI Optimus: An Operator Fusion Framework for Deep Neural Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neural network; embedded processor; memory; layer fusion
AB The reduction of neural parameters and operations for the applications on embedded and IoT platforms in current deep neural network (DNN) architectures has received increasing attention. Relatively, the intermediate feature maps of such lightweight neural networks begin to grow and usually outsize the on-chip memory as the new bottleneck, which introduces considerable power-consuming off-chip memory accesses. To reduce the feature-induced memory accesses, operator fusion has been proposed to parallelize the execution of multiple convolutional layers and shown significant reduction of off-chip memory accesses. However, how to fuse the neural operators is still a challenging issue that heavily depends on both the neural network (NN) topology and the specific DNN accelerator configuration. In this work, we observed prior operator fusion approaches fail to guarantee memory-level optimality as they search in the constrained operator fusion design space. Considering the complexity of the NN topologies and the constrained resources of the DNN accelerators, we develop a novel operator fusion framework, Optimus. Optimus includes an accurate memory cost model dedicated to the scheduler to evaluate the potential operator-fusion schemes and a directed acyclic graph-based operator fusion algorithm for both off-line and on-line workload deployment scenarios, which altogether generates high-efficiency operator-fusion solutions for arbitrary networkmodels running on DNN accelerators. The experimental results show that Optimus reduces 17-75% off-chip memory accesses and obtains 1.86x-3.66x energy efficiency on state-of-the-art DNN workloads when compared to the baselines and brings significant power-efficiency boost to the DNN accelerators of different architectures and dataflows.
C1 [Cai, Xuyi; Zhang, Lei] Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China.
   [Cai, Xuyi] Univ Chinese Acad Sci, Beijing, Peoples R China.
   [Wang, Ying] Chinese Acad Sci, Zhejiang Lab, Beijing, Peoples R China.
   [Wang, Ying] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; Zhejiang Laboratory; Chinese Academy of Sciences; Chinese Academy
   of Sciences; Institute of Computing Technology, CAS
RP Wang, Y (corresponding author), Chinese Acad Sci, Zhejiang Lab, Beijing, Peoples R China.; Wang, Y (corresponding author), Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing, Peoples R China.
EM caixuyi20b@ict.ac.cn; wangying2009@ict.ac.cn; zlei@ict.ac.cn
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Alwani M, 2016, INT SYMP MICROARCH
   Balasubramonian R, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3085572
   Boehm M, 2018, Arxiv, DOI arXiv:1801.00829
   Cai XY, 2021, LCTES '21: PROCEEDINGS OF THE 22ND ACM SIGPLAN/SIGBED INTERNATIONAL CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P67, DOI 10.1145/3461648.3463848
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen XM, 2020, INT S HIGH PERF COMP, P529, DOI 10.1109/HPCA47549.2020.00050
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gao MY, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P807, DOI 10.1145/3297858.3304014
   Ghodrati S, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P681, DOI 10.1109/MICRO50266.2020.00062
   Gondimalla A, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P151, DOI 10.1145/3352460.3358291
   Han S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P75, DOI 10.1145/3020078.3021745
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Huang CT, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P182, DOI 10.1145/3352460.3358263
   Jangda A, 2018, ACM SIGPLAN NOTICES, V53, P261, DOI 10.1145/3200691.3178507
   Jia ZH, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P47, DOI 10.1145/3341301.3359630
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kwon H, 2020, IEEE MICRO, V40, P20, DOI 10.1109/MM.2020.2985963
   Larsen R.M., 2019, TENSORFLOW GRAPH OPT
   Leary Chris, 2017, XLA: TensorFlow
   Li G, 2022, IEEE T COMPUT AID D, V41, P1436, DOI 10.1109/TCAD.2021.3082868
   Li JJ, 2018, DES AUT TEST EUROPE, P343, DOI 10.23919/DATE.2018.8342033
   Moreira Orlando, 2017, arXiv, DOI 10.4230/LIPIcs.SEA.2017.30
   Mullapudi RT, 2016, ACM T GRAPHIC, V35, DOI 10.1145/2897824.2925952
   Mullapudi RT, 2015, ACM SIGPLAN NOTICES, V50, P429, DOI [10.1145/2775054.2694364, 10.1145/2694344.2694364]
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   Niu W, 2021, PROCEEDINGS OF THE 42ND ACM SIGPLAN INTERNATIONAL CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '21), P883, DOI 10.1145/3453483.3454083
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Paszke A, 2019, ADV NEUR IN, V32
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
   Venieris SI, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P291, DOI 10.1145/3020078.3021791
   Wang SQ, 2020, IEEE DES TEST, V37, P50, DOI 10.1109/MDAT.2020.2968258
   Wang Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898003
   Xiao QC, 2017, DES AUT CON, DOI 10.1145/3061639.3062244
   Xing Yu, 2019, P 2019 ACM SIGDA INT, P187, DOI 10.1145/3289602.3293972
   Yang X, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P369, DOI 10.1145/3373376.3378514
   Zeng SL, 2020, ANN IEEE SYM FIELD P, P102, DOI 10.1109/FCCM48280.2020.00023
   Zhang SJ, 2016, INT SYMP MICROARCH
   Zhang XF, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240801
   Zhao XD, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218534
   Zhao Xiandong, 2019, P INT C LEARNING REP
   Zheng SX, 2020, IEEE T COMPUT AID D, V39, P3408, DOI 10.1109/TCAD.2020.3012215
   Zhou Li, 2019, P 2 USENIX WORKSHOP
   Zhou YQ, 2014, ACM SIGPLAN NOTICES, V49, P559, DOI 10.1145/2541940.2541950
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
NR 53
TC 2
Z9 2
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3520142
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900001
OA Bronze
DA 2024-07-18
ER

PT J
AU Chen, KH
   Su, CH
   Hakert, C
   Buschjäger, S
   Lee, CL
   Lee, JK
   Morik, K
   Chen, JJ
AF Chen, Kuan-Hsun
   Su, Chiahui
   Hakert, Christian
   Buschjaeger, Sebastian
   Lee, Chao-Lin
   Lee, Jenq-Kuen
   Morik, Katharina
   Chen, Jian-Jia
TI Efficient Realization of Decision Trees for Real-Time Inference
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Architecture-Aware realization; optimized memory layout; random forest;
   cache-aware optimization; real-time inference
ID RANDOM FORESTS
AB For timing-sensitive edge applications, the demand for efficient lightweight machine learning solutions has increased recently. Tree ensembles are among the state-of-the-art in many machine learning applications. While single decision trees are comparably small, an ensemble of trees can have a significant memory footprint leading to cache locality issues, which are crucial to performance in terms of execution time. In this work, we analyze memory-locality issues of the two most common realizations of decision trees, i.e., native and if-else trees. We highlight that both realizations demand a more careful memory layout to improve caching behavior and maximize performance. We adopt a probabilistic model of decision tree inference to find the best memory layout for each tree at the application layer. Further, we present an efficient heuristic to take architecture-dependent information into account thereby optimizing the given ensemble for a target computer architecture. Our code-generation framework, which is freely available on an open-source repository, produces optimized code sessions while preserving the structure and accuracy of the trees. With several real-world data sets, we evaluate the elapsed time of various tree realizations on server hardware as well as embedded systems for Intel and ARM processors. Our optimized memory layout achieves a reduction in execution time up to 75 % execution for server-class systems, and up to 70 % for embedded systems, respectively.
C1 [Chen, Kuan-Hsun] Univ Twente, POB 217, NL-7500 AE Enschede, Netherlands.
   [Su, Chiahui; Lee, Chao-Lin; Lee, Jenq-Kuen] Natl Tsing Hua Univ, Dept Comp Sci, 101,Sect 2,Kuang Fu Rd, Hsinchu 30013, Taiwan.
   [Hakert, Christian; Chen, Jian-Jia] Tech Univ Dortmund, Fak Informat, Otto Hahn Str 16, D-44227 Dortmund, Germany.
   [Buschjaeger, Sebastian; Morik, Katharina] Tech Univ Dortmund, Fak Informat, Otto Hahn Str 12, D-44227 Dortmund, Germany.
C3 University of Twente; National Tsing Hua University; Dortmund University
   of Technology; Dortmund University of Technology
RP Chen, KH (corresponding author), Univ Twente, POB 217, NL-7500 AE Enschede, Netherlands.
RI Chen, Kuan-Hsun/AAI-6543-2020; Chen, Jian-Jia/ABJ-6763-2022; Hakert,
   Christian/KVC-1741-2024
OI Chen, Kuan-Hsun/0000-0002-7110-921X; Chen, Jian-Jia/0000-0001-8114-9760;
   Hakert, Christian/0000-0001-9992-9415
FU Federal Ministry of Education and Research of Germany [01IS18038A];
   Deutsche Forschungsgemeinschaft (DFG) [405422836, SFB876 A1, 124020371];
   Deutscher Akademischer Austauschdienst (DAAD) within the Programme for
   Project-Related Personal Exchange (PPP) [57559723]
FX This work has been partially funded by the Federal Ministry of Education
   and Research of Germany as part of the competence center for machine
   learning ML2R (project number 01IS18038A), supported by Deutsche
   Forschungsgemeinschaft (DFG) within the project OneMemory (project
   number 405422836), the SFB876 A1 (project number 124020371), and
   Deutscher Akademischer Austauschdienst (DAAD) within the Programme for
   Project-Related Personal Exchange (PPP) (project number 57559723).
CR [Anonymous], 2011, JOURNAL OF MACHINE LEARNING RESEARCH, DOI DOI 10.48550/ARXIV.1201.0490
   Asadi N, 2014, IEEE T KNOWL DATA EN, V26, P2281, DOI 10.1109/TKDE.2013.73
   Bache K, 2013, UCI machine learning repository
   Biau G, 2016, TEST-SPAIN, V25, P197, DOI 10.1007/s11749-016-0481-7
   Biau G, 2012, J MACH LEARN RES, V13, P1063
   Bradford JP, 2001, J PARALLEL DISTR COM, V61, P322, DOI 10.1006/jpdc.2000.1692
   Breiman L, 2001, MACH LEARN, V45, P5, DOI 10.1023/A:1010933404324
   Breiman L, 1996, MACH LEARN, V24, P123, DOI 10.1007/bf00058655
   Breiman L., 1996, Bias, variance, and arcing classifiers
   Breiman L., 2000, 579 UCB
   Buschjäger S, 2018, IEEE DATA MINING, P19, DOI 10.1109/ICDM.2018.00017
   Buschjäger S, 2018, IEEE T CIRCUITS-I, V65, P209, DOI 10.1109/TCSI.2017.2710627
   Buss Jens, 2016, 26 ASTRONOMICAL DATA
   Dato D, 2016, ACM T INFORM SYST, V35, DOI 10.1145/2987380
   Debray SK, 2000, ACM T PROGR LANG SYS, V22, P378, DOI 10.1145/349214.349233
   Denil M., 2014, PR MACH LEARN RES, P665
   Drepper Ulrich, 2007, What Every Programmer Should Know About Memory
   Dreweke A, 2007, INT SYM CODE GENER, P259
   Fanelli G, 2013, INT J COMPUT VISION, V101, P437, DOI 10.1007/s11263-012-0549-0
   Freund Y, 1997, J COMPUT SYST SCI, V55, P119, DOI 10.1006/jcss.1997.1504
   Geurts P, 2006, MACH LEARN, V63, P3, DOI 10.1007/s10994-006-6226-1
   Gleixner T., 2012, PERF LINUX PROFILING
   Hakert C, 2020, IEEE NON-VOLATILE ME, P30, DOI 10.1109/nvmsa51238.2020.9188136
   Hakert Christian, 2021, 58 ACMIEEE DESIGN AU
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Kim Changkyu, 2010, P 2010 ACM SIGMOD IN, P339
   Kowarschik M, 2003, LECT NOTES COMPUT SC, V2625, P213
   Libuschewski Pascal, 2017, THESIS TU DORTMUND G
   Louppe G, 2015, Arxiv, DOI [arXiv:1407.7502, DOI 10.48550/ARXIV.1407.7502]
   Lucchese C, 2017, LECT NOTES ARTIF INT, V10536, P383, DOI 10.1007/978-3-319-71273-4_36
   Lucchese C, 2016, SIGIR'16: PROCEEDINGS OF THE 39TH INTERNATIONAL ACM SIGIR CONFERENCE ON RESEARCH AND DEVELOPMENT IN INFORMATION RETRIEVAL, P833, DOI 10.1145/2911451.2914758
   Lucchese C, 2015, SIGIR 2015: PROCEEDINGS OF THE 38TH INTERNATIONAL ACM SIGIR CONFERENCE ON RESEARCH AND DEVELOPMENT IN INFORMATION RETRIEVAL, P73, DOI 10.1145/2766462.2767733
   Marín J, 2013, IEEE I CONF COMP VIS, P2592, DOI 10.1109/ICCV.2013.322
   Nakandala S, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P899
   NIJSSEN S, 2006, P WORKSH MIN LEARN G, P173
   Prenger R., 2013, FAST MAP SEARCH COMP
   Saki F, 2016, INT CONF ACOUST SPEE, P2204, DOI 10.1109/ICASSP.2016.7472068
   Stolpe Marco, 2016, ACM SIGKDD Explorations Newsletter, V18, P15, DOI 10.1145/2980765.2980768
   Van Essen B, 2012, ANN IEEE SYM FIELD P, P232, DOI 10.1109/FCCM.2012.47
   Yayla M, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19194138
   Ye T, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P941, DOI 10.1145/3219819.3219857
NR 41
TC 8
Z9 8
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 68
DI 10.1145/3508019
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900002
OA Bronze, Green Published
DA 2024-07-18
ER

PT J
AU Rrushi, JL
AF Rrushi, Julian L.
TI Physics-Driven Page Fault Handling for Customized Deception against CPS
   Malware
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cyber-physical systems; industrial malware; operating systems; machine
   learning; defensive cyber deception
AB Malware crafted to attack cyber-physical systems such as the electrical power grid have a physics-centric nucleus. Cyber-physical systemsmalware understand physics and hence use their knowledge to guide how they initiate physical damage on a compromised industrial computer. We develop a physics-driven page fault handler in the seL4 microkernel, which, in addition to reducing the page fault rate, differentiates active physics in main memory from passive physics in the backing store. We aid the identification of active physics via a CPU scheduler that tracks the evolution of active physics over time. We exploit the concept of active physics to develop deception that is customized to attack the physics-centric nucleus of malware. We evaluated this research against a variety of malware samples and techniques, including both numerous samples from publicly available repositories and custom-made academic code, and present our findings in the article. The physics data of reference pertain to an electrical substation, with a higher focus on a power transformer and related industrial computer algorithms.
C1 [Rrushi, Julian L.] Oakland Univ, Sch Engn & Comp Sci, 115 Lib Dr,Off EC 344, Rochester, MI 48309 USA.
C3 Oakland University
RP Rrushi, JL (corresponding author), Oakland Univ, Sch Engn & Comp Sci, 115 Lib Dr,Off EC 344, Rochester, MI 48309 USA.
EM rrushi@oakland.edu
OI Rrushi, Julian/0000-0002-8874-5554
FU U.S. Department of Energy (DoE); Idaho National Laboratory (INL),
   through the Grid Modernization Initiative [240997]
FX This work was supported by the U.S. Department of Energy (DoE) and the
   Idaho National Laboratory (INL), through the Grid Modernization
   Initiative, contract number 240997. The U.S. Government is authorized to
   reproduce and distribute reprints for Government purposes
   notwithstanding any copyright notation thereon. The views and
   conclusions contained herein are those of the authors and should not be
   interpreted as necessarily representing the official policies or
   endorsements, either expressed or implied, of the DoE, the INL, or the
   U.S. Government.
CR Adepu Sridhar, 2019, Computer Security. ESORICS 2018 International Workshops, CyberICPS 2018 and SECPRE 2018. Revised Selected Papers: Lecture Notes in Computer Science (LNCS 11387), P37, DOI 10.1007/978-3-030-12786-2_3
   [Anonymous], SEL4 ND SEL4 MICROKE
   [Anonymous], 2005, AREVA NETW PROT AUT
   [Anonymous], 2008, RETURN ORIENTED PROG
   Buza Daniel Istvan, 2014, Smart Grid Security. Second International Workshop, SmartGridSec 2014. Revised Selected Papers. LNCS: 8448, P181, DOI 10.1007/978-3-319-10329-7_12
   Cormen T.H., 2009, INTRO ALGORITHMS
   Cranford Edward A., 2020, P 17 ANN M INT C COG, P41
   DAmico Anita, 2005, Proceedings of the Human Factors and Ergonomics Society 49th Annual Meeting, V49, P229, DOI DOI 10.1177/154193120504900304
   DuncanGlover J., 2016, POWER SYSTEM ANAL DE, V6th
   Eccles W., 2011, Pragmatic Electrical Engineering: Fundamentals
   Ferguson-Walter Kimberly, 2018, GAME THEORY ADAPTIVE
   Garcia LA, 2017, 24TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2017), DOI 10.14722/ndss.2017.23313
   General Dynamics, OKL4 HYP
   GitHub, GRIDPOT SYMB CYB PHY
   Gonzalez C., 2020, P 53 HAW INT C SYST
   Guinn Jim, 2017, CRASHOVERRIDE INDUST
   Gutzwiller Robert S., 2016, P IEEE INT MULTIDISC
   Hardkernel, ODROID
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Idaho National Lab, 2007, AUR GEN TEST
   International Electrotechnical Commission, 2004, 61850 IEC 1
   Lee R., 2016, Electricity Inf. Sharing Anal. Center
   Manning C.D., 1999, FDN STAT NATURAL LAN
   MapuSoft, CROSS OS HYP
   McCarthy C., 2014, Characterization of potential security threats in modern automobiles: A composite modeling approach
   Miller S., 2019, TRITON Actor TTP Profile, Custom Attack Tools, Detections, and ATT&CK Mapping
   Moisan F, 2017, FRONT PSYCHOL, V8, P1, DOI 10.3389/fpsyg.2017.00982
   NCCIC/ICS-CERT, 2018, CYB ATT UKR CRIT INF
   Nisan N, 2007, ALGORITHMIC GAME THEORY, P1, DOI 10.1017/CBO9780511800481
   RABINER LR, 1989, P IEEE, V77, P257, DOI 10.1109/5.18626
   Rist L., CONPOT ICS SCADA HON
   Rrushi J, 2019, P 14 IEEE INT C MAL
   RTDS Technologies, REAL TIM DIG POW SIM
   Russell S., 2020, ARTIF INTELL
   Silberschatz Abraham., 2002, OPERATING SYSTEM CON, VSixth
   Star Lab Software, CRUC HYP
   Symantec, 2017, DRAG W EN SECT TARG
   Symantec Dragonfly, 2014, DRAG CYB ATT EN SUPP
   U.S. Department of Energy, 2006, US C PURSUANT SECTIO
   Vaughn RB., 2016, P 11 ANN CYBER INFOR
   Viterbi AJ, 2006, IEEE SIGNAL PROC MAG, V23, P120, DOI 10.1109/MSP.2006.1657823
   Vollmer T, 2014, IEEE T IND INFORM, V10, P1337, DOI 10.1109/TII.2014.2304633
NR 42
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2022
VL 21
IS 3
AR 23
DI 10.1145/3502742
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A7CR
UT WOS:000827414100003
DA 2024-07-18
ER

PT J
AU Ma, MZ
   Sakellariou, R
AF Ma, Mingze
   Sakellariou, Rizos
TI Code-size-aware Scheduling of Synchronous Dataflow Graphs on Multicore
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Synchronous dataflow graphs; scheduling; throughput; code size;
   multicore systems
ID SOFTWARE
AB Synchronous dataflow graphs are widely used to model digital signal processing and multimedia applications. Self-timed execution is an efficient methodology for the analysis and scheduling of synchronous dataflow graphs. In this article, we propose a communication-aware self-timed execution approach to solve the problem of scheduling synchronous dataflow graphs on multicore systems with communication delays. Based on this communication-aware self-timed execution approach, four communication-aware scheduling algorithms are proposed using different allocation rules. Furthermore, a code-size-aware mapping heuristic is proposed and jointly used with a proposed scheduling algorithm to reduce the code size of SDFGs on multicore systems. The proposed scheduling algorithms are experimentally evaluated and found to perform better than existing algorithms in terms of throughput and runtime for several applications. The experiments also show that the proposed code-size-aware mapping approach can achieve significant code size reduction with limited throughput degradation in most cases.
C1 [Ma, Mingze; Sakellariou, Rizos] Univ Manchester, Oxford Rd, Manchester M13 9PL, Lancs, England.
C3 University of Manchester
RP Ma, MZ (corresponding author), Univ Manchester, Oxford Rd, Manchester M13 9PL, Lancs, England.
EM mingze.ma@hotmail.com; rizos@manchester.ac.uk
RI Ma, Mingze/AAG-6815-2021; Sakellariou, Rizos/C-2336-2013
OI Ma, Mingze/0000-0003-1241-3147; 
CR Agullo Emmanuel, 2016, P IEEE INT PAR DISTR
   [Anonymous], 2018, STREAMIT
   [Anonymous], 2018, ELE TUE NL SDF3
   Beszédes A, 2003, ACM COMPUT SURV, V35, P223, DOI 10.1145/937503.937504
   Bhattacharyya SS, 1999, J VLSI SIG PROCESS S, V21, P151, DOI 10.1023/A:1008052406396
   Bodin Bruno, 2012, P INT C EMBEDDED COM
   Bonfietti A, 2013, J PARALLEL DISTR COM, V73, P1337, DOI 10.1016/j.jpdc.2013.05.004
   Canon LC, 2008, GRID COMPUTING: ACHIEVEMENTS AND PROSPECTS, P73, DOI 10.1007/978-0-387-09457-1_7
   Doughan D, 2006, WOBURN EDUC SER, P6
   Farhad SM, 2011, ACM SIGPLAN NOTICES, V46, P357, DOI 10.1145/1961296.1950406
   Ghamarian Amir Hossein, 2006, P INT C APPL CONCURR
   Gu Zonghua, 2007, P IEEE REAL TIME SYS
   Ko MY, 2007, IEEE T SIGNAL PROCES, V55, P3126, DOI 10.1109/TSP.2007.893964
   LEE CY, 1988, OPER RES LETT, V7, P141, DOI 10.1016/0167-6377(88)90080-6
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LEISERSON CE, 1991, ALGORITHMICA, V6, P5, DOI 10.1007/BF01759032
   LIAO S, 1995, SIGPLAN NOTICES, V30, P186, DOI 10.1145/223428.207139
   Lin J, 2012, J SIGNAL PROCESS SYS, V69, P279, DOI 10.1007/s11265-012-0674-6
   Liu WC, 2009, IEEE EMBED SYST LETT, V1, P69, DOI 10.1109/LES.2009.2039851
   Ma Mingze, 2016, P INT C ALG ARCH PAR
   Ma Mingze, 2018, P INT C EMB COMP SYS
   Ma Mingze, 2018, P WORKSH PAR PROGR R
   Malik A, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2512435
   Murthy PK, 1997, FORM METHOD SYST DES, V11, P41, DOI 10.1023/A:1008633809454
   Oh Hyunok, 2006, P AS S PAC DES AUT C
   SIH GC, 1993, IEEE T PARALL DISTR, V4, P175, DOI 10.1109/71.207593
   Stuijk S., 2006, P INT C APPL CONCURR
   Stuijk Sander, 2006, P DES AUT C DAC 06
   Stuijk Sander, 2007, P DES AUT C DAC 07
   Sung WY, 2000, IEEE T VLSI SYST, V8, P522, DOI 10.1109/92.894156
   Tang Q, 2017, J PARALLEL DISTR COM, V101, P79, DOI 10.1016/j.jpdc.2016.11.012
   Thies William., 2002, P INT C COMPILER CON
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Vogiatzis P, 2017, PROC ASME DES ENG TE
   Wang Yi, 2010, P IEEE REAL TIME EMB
   Zheng G, 2012, STAT BIOL HEALTH, P1, DOI 10.1007/978-1-4614-2245-7
   Zhu X, 2014, GREEN CHEM SUSTAIN T, P1, DOI 10.1007/978-3-642-54646-4_1
   Zhu XY, 2016, IEEE T COMPUT AID D, V35, P905, DOI 10.1109/TCAD.2015.2495167
   Zmily Ahmad, 2006, P DESIGN AUTOMATION
NR 39
TC 3
Z9 3
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2021
VL 20
IS 3
AR 20
DI 10.1145/3440034
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RT4SQ
UT WOS:000644451500004
DA 2024-07-18
ER

PT J
AU Sepúlveda, J
   Gross, M
   Zankl, A
   Sigl, G
AF Sepulveda, Johanna
   Gross, Mathieu
   Zankl, Andreas
   Sigl, Georg
TI Beyond Cache Attacks: Exploiting the Bus-based Communication Structure
   for Powerful On-Chip Microarchitectural Attacks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE MPSoC; bus; communication; cache attacks; microarchitecture; sidechannel
ID PROTECTED MPSOC; SECURE
AB System-on-Chips (SoCs) are a key enabling technology for the Internet-of-Things (IoT), a hyper-connected world where on- and inter-chip communication is ubiquitous. SoCs usually integrate cryptographic hardware cores for confidentiality and authentication services. However, these components are prone to implementation attacks. During the operation of a cryptographic core, the secret key may passively be inferred through cache observations. Access-driven attacks exploiting these observations are therefore a vital threat to SoCs operating in IoT environments. Previous works have shown the feasibility of these attacks in the SoC context. Yet, the SoC communication structure can be used to further improve access-based cache attacks. The communication attacks are not as well-understood as other micro-architectural attacks. It is important to raise the awareness of SoC designers of such a threat. To this end, we present four contributions. First, we demonstrate an improved Prime+Probe attack on four different AES-128 implementations (original transformation tables, T-0-Only, T2KB, and S-Box). As a novelty, this attack exploits the collisions of the bus-based SoC communication to further increase its efficiency. Second, we explore the impact of preloading on the efficiency of our communication-optimized attack. Third, we integrate three countermeasures (shuffling, mini-tables, and Time-Division Multiple Access (TDMA) bus arbitration) and evaluate their impact on the attack. Although shuffling and mini-tables countermeasures were proposed in previous work, their application as countermeasures against the bus-based attack was not studied before. In addition, TDMA as a countermeasure for bus-based attacks is an original contribution of this work. Fourth, we further discuss the implications of our work in the SoC design and its perspective with the new cryptographic primitives proposed in the ongoing National Institute of Standard and Technology Lightweight Cryptography competition. The results show that our improved communication-optimized attack is efficient, speeding up full key recovery by up to 400 times when compared to the traditional Prime+Probe technique. Moreover, the protection techniques are feasible and effectively mitigate the proposed improved attack.
C1 [Sepulveda, Johanna] Tech Univ Munich, Airbus Def & Space GmbH, Willy Messerschmitt Str 1, D-82024 Munich, Germany.
   [Gross, Mathieu] Tech Univ Munich, Theresienstr 90, D-80333 Munich, Germany.
   [Zankl, Andreas] Fraunhofer Inst AISEC, Lichtenbergstr 11, D-85748 Garching, Germany.
   [Sigl, Georg] Tech Univ Munich, Fraunhofer Inst AISEC, Theresienstr 90, D-80333 Munich, Germany.
C3 Technical University of Munich; Airbus; Technical University of Munich;
   Fraunhofer Gesellschaft; Fraunhofer Gesellschaft; Technical University
   of Munich
RP Sepúlveda, J (corresponding author), Tech Univ Munich, Airbus Def & Space GmbH, Willy Messerschmitt Str 1, D-82024 Munich, Germany.
EM johanna.sepulveda@airbus.com; mathieu.gross@tum.de;
   andreas.zankl@aisec.fraunhofer.de; sigl@tum.de
RI Zankl, Andreas/ABF-9532-2021
OI Zankl, Andreas/0000-0002-8076-7521
FU German Federal Ministry of Education and Research (BMBF) [01IS160253]
FX This work was partly funded by the German Federal Ministry of Education
   and Research (BMBF), Grant No. 01IS160253 (ARAMiS II).
CR Aagaard M., 2019, ACE: An Authenticated Encryption and Hash Algorithm Submission to the NIST LWC Competition
   [Anonymous], 2016, P 29 S INT CIRC SYST
   Beierle Christof, 2019, SKINNY FAMILY BLOCK
   Burgio P, 2010, PR IEEE COMP DESIGN, P187, DOI 10.1109/ICCD.2010.5647792
   Chaudhuri S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P295, DOI 10.1145/3020078.3021802
   Cotret P, 2016, MICROPROCESS MICROSY, V42, P127, DOI 10.1016/j.micpro.2016.01.013
   Daemen J, 2020, The design of rijndael: the advanced encryption standard (AES), V2nd, DOI DOI 10.1007/978-3-662-60769-53
   Dobraunig Christoph, 2019, ASCON LIGHTWEIGHT AU
   Dobraunig Christoph, 2019, ELEPHANT LIGHTWEIGHT
   Doud Bob, 2015, ACCELERATING DATA PL
   Fernandes R, 2020, IEEE ACM T NETWORK, V28, P1158, DOI 10.1109/TNET.2020.2979372
   Hatzivasilis G, 2018, J CRYPTOGR ENG, V8, P141, DOI 10.1007/s13389-017-0160-y
   Held J., 2010, INTRO SINGLE CHIP CL
   Indrusiak LS, 2019, MICROPROCESS MICROSY, V68, P34, DOI 10.1016/j.micpro.2019.04.004
   Irazoqui Gorka, 2015, P IEEE S SEC PRIV SP
   Jiang ZH, 2016, INT S HIGH PERF COMP, P394, DOI 10.1109/HPCA.2016.7446081
   Kalray, 2013, KALRAY MPPA NEW ER P
   Kim M, 2017, DES AUT TEST EUROPE, P157, DOI 10.23919/DATE.2017.7926975
   Kolbl Stefan, 2019, PYAJAMASK CIPHER
   Lipp M, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P549
   Luo ZL, 2008, MACROMOL BIOSCI, V8, P785, DOI 10.1002/mabi.200800003
   Minematsu Kazuhiko, 2019, ROMULUS AUTHENTICATE
   National Institute of Standards and Technology, 2016, ANN REQ NOM PUBL KEY
   National Institute of Standards and Technology, 2015, NIST LIGHTW CRYPT PR
   Neve M, 2007, LECT NOTES COMPUT SC, V4356, P147
   Niazmand B, 2019, 2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P672, DOI 10.1109/DSD.2019.00108
   Osvik D.A., 2006, Cache Attacks and Countermeasures: The Case of AES
   Rebeiro C, 2015, IEEE T COMPUT, V64, P778, DOI 10.1109/TC.2013.212
   Rebeiro C, 2009, LECT NOTES COMPUT SC, V5922, P104, DOI 10.1007/978-3-642-10628-6_7
   Reinbrecht C., 2016, 2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI), P1
   Reinbrecht C, 2020, PROC EUR TEST SYMP, DOI 10.1109/ets48528.2020.9131603
   Reinbrecht C, 2018, DES AUT TEST EUROPE, P648, DOI 10.23919/DATE.2018.8342090
   Reinbrecht Cezar, 2016, P IEEE COMP SOC ANN
   Rezvani B., 2019, IACR Cryptol. ePrint Arch., P824
   Sepulveda Johanna, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P284, DOI 10.1109/ISVLSI.2017.57
   Sepulveda Johanna, 2015, 2015 10th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC), P1, DOI 10.1109/ReCoSoC.2015.7238098
   Sepúlveda J, 2017, PROCEDIA COMPUT SCI, V108, P1103, DOI 10.1016/j.procs.2017.05.139
   Sepúlveda MJ, 2015, IEEE EMBED SYST LETT, V7, P7, DOI 10.1109/LES.2014.2384744
   Spreitzer Raphael, 2013, Constructive Side-Channel Analysis and Secure Design. 4th International Workshop, COSADE 2013. Revised Selected Papers. LNCS 7864, P200, DOI 10.1007/978-3-642-40026-1_13
   Wang ZH, 2007, CONF PROC INT SYMP C, P494, DOI 10.1145/1273440.1250723
   Yarom Y, 2017, J CRYPTOGR ENG, V7, P99, DOI 10.1007/s13389-017-0152-y
   Zhang XK, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P858, DOI 10.1145/2976749.2978360
   Zhao Xin jie, 2010, IMPROVED CACHE TRACE
NR 43
TC 5
Z9 5
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2021
VL 20
IS 2
AR 17
DI 10.1145/3433653
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RA0HJ
UT WOS:000631100100009
DA 2024-07-18
ER

PT J
AU Ibrahim, OA
   Sciancalepore, S
   Oligeri, G
   di Pietro, R
AF Ibrahim, Omar Adel
   Sciancalepore, Savio
   Oligeri, Gabriele
   di Pietro, Roberto
TI MAGNETO: Fingerprinting USB Flash Drives via Unintentional Magnetic
   Emissions
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE USB; magnetic emissions; hardware security; critical infrastructures
   protection
ID RF-DNA; DEVICES
AB Universal Serial Bus (USB) Flash Drives are nowadays one of the most convenient and diffused means to transfer files, especially when no Internet connection is available. However, USB flash drives are also one of the most common attack vectors used to gain unauthorized access to host devices. For instance, it is possible to replace a USB drive so that when the USB key is connected, it would install passwords stealing tools, rootkit software, and other disrupting malware. In such a way, an attacker can steal sensitive information via the USB-connected devices, as well as inject any kind of malicious software into the host.
   To thwart the above-cited raising threats, we propose MAGNETO, an efficient, non-interactive, and privacy-preserving framework to verify the authenticity of a USB flash drive, rooted in the analysis of its unintentional magnetic emissions. We show that the magnetic emissions radiated during boot operations on a specific host are unique for each device, and sufficient to uniquely fingerprint both the brand and the model of the USB flash drive, or the specific USB device, depending on the used equipment. Our investigation on 59 different USB flash drives-belonging to 17 brands, including the top brands purchased on Amazon in mid-2019-reveals a minimum classification accuracy of 98.2% in the identification of both brand and model, accompanied by a negligible time and computational overhead. MAGNETO can also identify the specific USB Flash drive, with a minimum classification accuracy of 91.2%. Overall, MAGNETO proves that unintentional magnetic emissions can be considered as a viable and reliable means to fingerprint read-only USB flash drives. Finally, future research directions in this domain are also discussed.
C1 [Ibrahim, Omar Adel; Sciancalepore, Savio; Oligeri, Gabriele; di Pietro, Roberto] Hamad Bin Khalifa Univ, Coll Sci & Engn, Doha, Qatar.
C3 Qatar Foundation (QF); Hamad Bin Khalifa University-Qatar
RP Ibrahim, OA (corresponding author), Hamad Bin Khalifa Univ, Coll Sci & Engn, Doha, Qatar.
EM oaibrahim@hbku.edu.qa; ssciancalepore@hbku.edu.qa; goligeri@hbku.edu.qa;
   rdipietro@hbku.edu.qa
RI Sciancalepore, Savio/J-9421-2016
OI Sciancalepore, Savio/0000-0003-0974-3639; Ibrahim,
   Omar/0000-0002-0171-8757
FU QNRFQatar National Research Fund, a member of Qatar Foundation
   [NPRP11S-0109-180242, GSRA6-1-0528-19046]
FX This publication was made possible by Awards No. NPRP11S-0109-180242 and
   No. GSRA6-1-0528-19046, from the QNRFQatar National Research Fund, a
   member of Qatar Foundation. The findings achieved herein are solely the
   responsibility of the authors.
CR Aaronia, 2020, PBS2 EMC PROB
   Acharya SP, 2013, WIREL TELECOMM SYMP
   Amazon, 2020, BEST SELL USB FLASH
   Angel S, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P397
   [Anonymous], 2020, RUBB DUCK
   [Anonymous], 2020, HP 64GB X900W
   Bates A, 2014, 21ST ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2014), DOI 10.14722/ndss.2014.23238
   Bihl TJ, 2016, IEEE T INF FOREN SEC, V11, P1862, DOI 10.1109/TIFS.2016.2561902
   Brown G, 2012, J MACH LEARN RES, V13, P27
   Byte Null, 2015, MAK YOUR OWN BAD USB
   Camurati G, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P163, DOI 10.1145/3243734.3243802
   Cheng YS, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P1149, DOI 10.1145/3319535.3339810
   Cimpanu C., 2019, SHIPS INFECTED RANSO
   Cobb WE, 2012, IEEE T INF FOREN SEC, V7, P14, DOI 10.1109/TIFS.2011.2160170
   Cobb WE, 2010, IEEE MILIT COMMUN C, P2168, DOI 10.1109/MILCOM.2010.5680487
   CRI-Lab, 2019, MAGNETO SOURC COD DA
   DeJean G, 2007, LECT NOTES COMPUT SC, V4727, P346
   Dubendorfer CK, 2012, IEEE MILIT COMMUN C
   Essencore, 2020, KLEVV NEO C20 16GB
   Federal Communications Commission (FCC), 2019, CODE FEDERAL REGULAT
   Griscioli Federico, 2016, 2016 14th Annual Conference on Privacy, Security and Trust (PST), P493, DOI 10.1109/PST.2016.7907004
   HP Intel Microsoft NEC ST-NXP Texas Instruments, 2018, UN SER BUS 3 0 SPEC
   JUANWE, 2020, JUANWE 32GB
   Kingston, 2020, KINGST DAT TRAV
   Liu, 2016, IEEE SENS J, P1, DOI [10.1109/JSEN.2016.2628240, DOI 10.1109/JSEN.2016.2628240]
   Lukacs MW, 2015, IEEE ANTENN WIREL PR, V14, P1455, DOI 10.1109/LAWP.2015.2411608
   Michele, 2012, WOOT, P105
   MOSDART, 2020, MOSDART 8GB
   Nissim N, 2017, COMPUT SECUR, V70, P675, DOI 10.1016/j.cose.2017.08.002
   Nohl Karsten., 2014, Black Hat USA
   Noyes D., 2016, P 2016 IEEE S TECHN, P1, DOI [10.1109/THS.2016.7568955, DOI 10.1109/THS.2016.7568955]
   Patriot, 2020, PATR 128GB SUP RAG S
   Phison, 2019, PHIS CONS SOL
   PNY, 2020, PNY TURB 128GB
   Przesmycki R, 2016, 2016 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS), P1019, DOI 10.1109/PIERS.2016.7734569
   Ramsey BW, 2012, IEEE GLOB COMM CONF, P795, DOI 10.1109/GLOCOM.2012.6503210
   Samsung, 2020, SAMS BAR
   SanDisk, 2020, SANDISK CRUZ GLID CZ
   SanDisk, 2020, SANDISK CRUZ
   SanDisk, 2020, SANDISK CRUZ GLID 16
   SanDisk, 2020, SANDISK 128GB ULTR
   SanDisk, 2020, SANDISK CRUZ 128GB
   SearchSecurity, 2019, USB ATT BIG THREATS
   Shabtai Asaf, 2009, Information Security Technical Report, V14, P16, DOI 10.1016/j.istr.2009.03.003
   Silicon Power, 2020, SIL POW BLAZ B30
   Strontium, 2020, STORNT POLL FLASH DR
   Suski  WC, 2008, INT J ELECTRON SECUR, V1, P301, DOI 10.1504/IJESDF.2008.020946
   Suzaki K, 2019, I C DEPEND SYS NETWO, P302, DOI 10.1109/DSN.2019.00041
   Tian D, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P415
   Tian Dave Jing, 2015, P 31 ANN COMP SEC AP, P261, DOI DOI 10.1145/2818000.2818040
   Toshiba, 2020, TOSH 64GB TRANSMEMOR
   Transparency Market Research, 2017, GLOB USB 3 0 FLASH D
   Van T., 2009, P ATM PROP 6, V7324
   Wright B., 2014, TECHNICAL REPORT
NR 54
TC 12
Z9 12
U1 3
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2021
VL 20
IS 1
AR 8
DI 10.1145/3422308
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PT6RO
UT WOS:000608740800008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Paul, S
   Chatterjee, N
   Ghosal, P
   Diguet, JP
AF Paul, Suraj
   Chatterjee, Navonil
   Ghosal, Prasun
   Diguet, Jean-Philippe
TI Adaptive Task Allocation and Scheduling on NoC-based Multicore Platforms
   with Multitasking Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Multicore systems; network-on-chip; dynamic resource allocation;
   communication energy; deadline
ID TIME RESOURCE-MANAGEMENT; CORE PLATFORMS; NETWORK; DESIGN; ALGORITHM
AB The application workloads in modern multicore platforms are becoming increasingly dynamic. It becomes challenging when multiple applications need to be executed in parallel in such systems. Mapping and scheduling of these applications are critical for system performance and energy consumption, especially in Network-on-Chip- (NoC) based multicore systems. These systems with multitasking processors offer a better opportunity for parallel application execution. Mapping solutions generated at design time may be inappropriate for dynamic workloads. To improve the utilization of the underlying multicore platform and cope with the dynamism of application workload, often task allocation is carried out dynamically. This article presents a hybrid task allocation and scheduling strategy that exploits the design-time results at runtime. By considering the multitasking capability of the processors, communication energy, and timing characteristics of the tasks, different allocation options are obtained at design time. During runtime, based on the availability of the platform resources and application requirements, the design-time allocations are adapted for mapping and scheduling of tasks, which result in improved runtime performance. Experimental results demonstrate that the proposed approach achieves an on average 11.5%, 22.3%, 28.6%, and 34.6% reduction in communication energy consumption as compared to CAM [18], DEAMS [4], TSMM [38], and CPNN [32], respectively, for NoC-based multicore platforms with multitasking processors. Also, the deadline satisfaction of the tasks of allocated applications improves on an average by 32.8% when compared with the state-of-the-art dynamic resource allocation approaches.
C1 [Paul, Suraj; Ghosal, Prasun] Indian Inst Engn Sci & Technol, PO Bot Garden, Howrah 711103, WB, India.
   [Chatterjee, Navonil] Univ Bretagne Sud, LAB STICC, BP 92116, F-56321 Lorient, France.
   [Diguet, Jean-Philippe] UBS Res Ctr, LAB STICC, CNRS, BP 92116, F-56321 Lorient, France.
C3 Indian Institute of Engineering Science Technology Shibpur (IIEST);
   Centre National de la Recherche Scientifique (CNRS)
RP Paul, S (corresponding author), Indian Inst Engn Sci & Technol, PO Bot Garden, Howrah 711103, WB, India.
EM csuraj.ece@gmail.com; chatterjee.navonil@univ-ubs.fr;
   p_ghosal@it.iiests.ac.in; jean-philippe.diguet@univ-ubs.fr
RI Diguet, Jean-Philippe/N-1728-2014; Ghosal, Prasun/AFM-9634-2022
OI Ghosal, Prasun/0000-0003-4226-9043
CR Al Faruque MA, 2008, DES AUT CON, P760
   [Anonymous], 2010, J COMMUN COMPUT
   Catania V, 2016, ACM T MODEL COMPUT S, V27, DOI 10.1145/2953878
   Chatterjee N, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3055512
   Chatterjee N, 2017, J SYST ARCHITECT, V74, P61, DOI 10.1016/j.sysarc.2017.01.008
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Chou CL, 2010, IEEE T COMPUT AID D, V29, P78, DOI 10.1109/TCAD.2009.2034348
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Carvalho ELD, 2010, IEEE DES TEST COMPUT, V27, P26, DOI 10.1109/MDT.2010.106
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Fattah M, 2012, PR IEEE COMP DESIGN, P364, DOI 10.1109/ICCD.2012.6378665
   Fattah M, 2013, DES AUT CON
   Fattah M, 2014, ASIA S PACIF DES AUT, P349, DOI 10.1109/ASPDAC.2014.6742914
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Inc. Xilinx, 2019, VERS 1 AD COMP ACC P
   Kahng AB, 2015, IEEE EMBED SYST LETT, V7, P41, DOI 10.1109/LES.2015.2402197
   Luo Y, 2008, INT CONF SYST SIGNAL, P89, DOI 10.1109/IWSSIP.2008.4604374
   Maqsood T, 2015, J SYST ARCHITECT, V61, P293, DOI 10.1016/j.sysarc.2015.06.001
   Mariani G, 2010, DES AUT TEST EUROPE, P196
   Mehran A, 2008, IEICE ELECTRON EXPR, V5, P464, DOI 10.1587/elex.5.464
   Mendis Hashan, 2017, LEIBNIZ T EMBED SYST, V4
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Ost L, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442125
   Quan W, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680542
   Quan Wei, 2013, P 2013 50 ACM EDAC I, P1
   Sahu PK, 2014, IEEE T VLSI SYST, V22, P300, DOI 10.1109/TVLSI.2013.2240708
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Sahu PK, 2011, IEEE COMP SOC ANN, P335, DOI 10.1109/ISVLSI.2011.21
   Singh AK, 2016, IEEE T COMPUT AID D, V35, P72, DOI 10.1109/TCAD.2015.2446938
   Singh AK, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390200
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Skalistis S, 2017, DES AUT TEST EUROPE, P752, DOI 10.23919/DATE.2017.7927090
   Soumya J, 2015, J SYST ARCHITECT, V61, P410, DOI 10.1016/j.sysarc.2015.07.014
   Soumya J, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2556944
   Ngo TD, 2017, J SIGNAL PROCESS SYS, V87, P63, DOI 10.1007/s11265-015-1088-z
   Wang KP, 2003, 2003 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-5, PROCEEDINGS, P1583, DOI 10.1109/ICMLC.2003.1259748
   Yang B, 2013, MICROPROCESS MICROSY, V37, P460, DOI 10.1016/j.micpro.2012.08.005
   Ykman-Couvreur C, 2011, IET COMPUT DIGIT TEC, V5, P123, DOI 10.1049/iet-cdt.2010.0030
NR 38
TC 6
Z9 6
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2021
VL 20
IS 1
AR 4
DI 10.1145/3408324
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PT6RO
UT WOS:000608740800004
OA Green Published
DA 2024-07-18
ER

PT J
AU Chuang, YJ
   Chen, SH
   Chang, YH
   Liang, YP
   Wei, HW
   Shih, WK
AF Chuang, Yi-Jing
   Chen, Shuo-Han
   Chang, Yuan-Hao
   Liang, Yu-Pei
   Wei, Hsin-Wen
   Shih, Wei-Kuan
TI DSTL: A Demand-Based Shingled Translation Layer for Enabling Adaptive
   Address Mapping on SMR Drives
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE SMR; STL; demand-based; shingled magnetic recording; shingled
   translation layer
AB Shingled magnetic recording (SMR) is regarded as a promising technology for resolving the areal density limitation of conventional magnetic recording hard disk drives. Among different types of SMR drives, drivemanaged SMR (DM-SMR) requires no changes on the host software and is widely used in today's consumer market. DM-SMR employs a shingled translation layer (STL) to hide its inherent sequential-write constraint from the host software and emulate the SMR drive as a block device via maintaining logical to physical block address mapping entries. However, because most existing STL designs do not simultaneously consider the access pattern and the data update frequency of incoming workloads, those mapping entries maintained within the STL cannot be effectively managed, thus inducing unnecessary performance overhead. To resolve the inefficiency of existing STL designs, this article proposes a demand-based STL (DSTL) to simultaneously consider the access pattern and update frequency of incoming data streams to enhance the access performance of DM-SMR. The proposed design was evaluated by a series of experiments, and the results show that the proposed DSTL can outperform other SMR management approach by up to 86.69% in terms of read/write performance.
C1 [Chuang, Yi-Jing; Shih, Wei-Kuan] Natl Tsing Hua Univ, Hsinchu 300, Taiwan.
   [Chen, Shuo-Han] Acad Sinica, Hsinchu 300, Taiwan.
   [Chang, Yuan-Hao; Liang, Yu-Pei] Acad Sinica, Taipei 115, Taiwan.
   [Wei, Hsin-Wen] Tamkang Univ, New Taipei 235, Taiwan.
C3 National Tsing Hua University; Academia Sinica - Taiwan; Academia Sinica
   - Taiwan; Tamkang University
RP Chuang, YJ (corresponding author), Natl Tsing Hua Univ, Hsinchu 300, Taiwan.
EM gamma36@gapp.nthu.edu.tw; qoolili@iis.sinica.edu.tw;
   johnson@iis.sinica.edu.tw; betty171320@iis.sinica.edu.tw;
   hwwei@mail.tku.edu.tw; wshih@cs.nthu.edu.tw
RI Chang, Yuan-Hao/ABA-6935-2020
OI Chang, Yuan-Hao/0000-0002-1282-2111; Chen, Shuo-Han/0000-0002-1619-4335
FU Academia Sinica [AS-CDA-107-M05]; Ministry of Science and Technology
   [107-2923-E-001-001-MY3, 108-2218-E-002-048, 108-2221-E-001-001-MY3,
   108-2221-E-001004-MY3]
FX This work was supported in part by Academia Sinica under grant no.
   AS-CDA-107-M05 and Ministry of Science and Technology under grant nos.
   107-2923-E-001-001-MY3, 108-2218-E-002-048, 108-2221-E-001-001-MY3, and
   108-2221-E-001004-MY3.
CR Aghayev Abutalib., 2015, P 13 USENIX C FILE S, P135
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Cassuto Y, 2010, 2010 IEEE INFORMATION THEORY WORKSHOP (ITW)
   Chang Li-Pin, 2008, P 2008 AS S PAC DES
   Chen RH, 2015, IEEE T COMPUT, V64, P1729, DOI 10.1109/TC.2014.2329680
   Chen S, 2019, INSECT SCI, V26, P945, DOI 10.1111/1744-7917.12601
   Chen Shuo-Han, 2019, P 34 ANN ACM S APPL
   Ganger Greg., DISKSIM
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Hall D, 2012, IEEE T MAGN, V48, P1777, DOI 10.1109/TMAG.2011.2179528
   He WP, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P121
   Jones S.K., 2015, More than just parents: The importance of siblings as supportive others during the transition to college, P1
   Kadekodi Saurabh, 2015, P 7 USENIX WORKSH HO
   Khan Jawad B., 2013, US Patent, Patent No. [US20130007346A1, 20130007346]
   Kuo TeiWei, 2015, P 2015 C RES AD CONV
   Li YH, 2012, COMPUT APPL ENG EDUC, V20, P321, DOI 10.1002/cae.20398
   Ma CY, 2019, IEEE INT SYMP CIRC S, DOI 10.1109/iscas.2019.8702499
   Ma CL, 2019, IEEE T COMPUT AID D, V38, P2243, DOI 10.1109/TCAD.2018.2878190
   Manzanares A., 2016, P 8 USENIX WORKSH HO
   Narayanan D., 2008, ACM T STORAGE, V4, P3
   Seagate, 2017, BARR DAT SHEET
   Seagate, ARCH HDD
   Seagate, CHEET 15K 5
   Seagate, BREAK CAP BARR SEAG
   Shafaei Mansour, 2017, P 9 USENIX WORKSH HO
   Thompson DA, 2000, IBM J RES DEV, V44, P311, DOI 10.1147/rd.443.0311
   Traeger A., 2008, Trans. Storage, V4, P1
   Wang Y, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2947658
   Western Digital, ULTR DC HC600 SMR SE
   Wu Fenggang, 2019, P 11 USENIX WORKSH H
   Xie XC, 2018, PROC INT CONF PARAL, DOI 10.1145/3225058.3225067
NR 31
TC 6
Z9 6
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2020
VL 19
IS 4
AR 25
DI 10.1145/3391892
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MQ
UT WOS:000582627400004
DA 2024-07-18
ER

PT J
AU Lee, Y
   Shin, KG
   Chwa, HS
AF Lee, Youngmoon
   Shin, Kang G.
   Chwa, Hoon Sung
TI Thermal-Aware Scheduling for Integrated CPUs-GPU Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Thermal management; embedded systems; GPU; real-time systems
AB As modern embedded systems like cars need high-power integrated CPUs-GPU SoCs for various real-time applications such as lane or pedestrian detection, they face greater thermal problems than before, which may, in turn, incur higher failure rate and cooling cost. We demonstrate, via experimentation on a representative CPUs-GPU platform, the importance of accounting for two distinct thermal characteristics-the platform's temperature imbalance and different power dissipations of different tasks-in real-time scheduling to avoid any burst of power dissipations while guaranteeing all timing constraints. To achieve this goal, we propose a new Real-Time Thermal-Aware Scheduling (RT-TAS) framework. We first capture different CPU cores' temperatures caused by different GPU power dissipations (i.e., CPUs-GPU thermal coupling) with core-specific thermal coupling coefficients. We then develop thermally-balanced task-to-core assignment and CPUs-GPU co-scheduling. The former addresses the platform's temperature imbalance by efficiently distributing the thermal load across cores while preserving scheduling feasibility. Building on the thermally-balanced task assignment, the latter cooperatively schedules CPU and GPU computations to avoid simultaneous peak power dissipations on both CPUs and GPU, thus mitigating excessive temperature rises while meeting task deadlines. We have implemented and evaluated RT-TAS on an automotive embedded platform to demonstrate its effectiveness in reducing the maximum temperature by 6-12.2 degrees C over existing approaches without violating any task deadline.
C1 [Lee, Youngmoon; Shin, Kang G.] Univ Michigan, 2260 Hayward St, Ann Arbor, MI 48109 USA.
   [Chwa, Hoon Sung] DGIST, 333 Techno Jungang Daero, Dalseong Gun 42988, Daegu, South Korea.
C3 University of Michigan System; University of Michigan; Daegu Gyeongbuk
   Institute of Science & Technology (DGIST)
RP Shin, KG (corresponding author), Univ Michigan, 2260 Hayward St, Ann Arbor, MI 48109 USA.; Chwa, HS (corresponding author), DGIST, 333 Techno Jungang Daero, Dalseong Gun 42988, Daegu, South Korea.
EM ymoonlee@umich.edu; kgshin@umich.edu; chwahs@dgist.ac.kr
RI Lee, Youngmoon/AAI-1930-2020
OI Lee, Youngmoon/0000-0002-6393-2994; Chwa, Hoon Sung/0000-0003-0355-5784
FU US Office of Naval Research (ONR) [N00014-18-1-2141]; Bio & Medical
   Technology Development Program of the National Research Foundation (NRF)
   - Korean government (MSIT) [2017M3A9G8084463]; DGIST Start-up Fund
   Program of the Ministry of Science, ICT and Future Planning [2019010064]
FX This work was supported in part by the US Office of Naval Research (ONR)
   under Grant No. N00014-18-1-2141, as well as the Bio & Medical
   Technology Development Program of the National Research Foundation (NRF)
   funded by the Korean government (MSIT) (No. 2017M3A9G8084463) and in
   part by the DGIST Start-up Fund Program of the Ministry of Science, ICT
   and Future Planning (2019010064).
CR Ahmed R, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126512
   AlEnawy Tarek A, 2005, RTAS
   [Anonymous], PAR DISTR PROC S
   [Anonymous], 2018, TDG08214001
   [Anonymous], RTSS
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   CHANTEM T, 2011, IEEE T VERY LARGE SC, V19, P10
   Cho Minki, 2012, SEMI THERM
   Coffman E. G., 1999, HDB COMBINATORIAL OP, P151, DOI DOI 10.1007/978-1-4757-3023-4_
   Defour David, 2013, INT C EMB COMP SYST
   Dev Kapil, 2016, ESTIMEDIA
   Gai P., 2003, RTAS
   Kodase Sharath, 2003, RTAS
   Kumar Pratyush, 2011, DAC
   Lampka Kai, 2016, DATE
   Lee Youngmoon, 2018, IEEE T COMPUT AID D, V37, P11
   Lin Sheng-Chih, 2008, IEEE T DEV, V55, P1
   Patel Pratyush, 2018, RTAS
   Paul I., 2013, ISCA
   Piggin Nick, LINUX CFS SCHEDULER
   Prakash A., 2016, DAC
   Prokhorov D, 2008, STUD COMPUT INTELL, V132, P101
   Sahin O., 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), P1
   Singla G., 2015, DATE
   Skadron K., 2003, ISCA
   Wang L, 2016, INORG CHEM COMMUN, V65, P9, DOI 10.1016/j.inoche.2016.01.004
   Yoon Man-Ki, 2016, RTAS
NR 27
TC 12
Z9 14
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 90
DI 10.1145/3358235
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700046
DA 2024-07-18
ER

PT J
AU Sheikh, SZ
   Pasha, MA
AF Sheikh, Saad Zia
   Pasha, Muhammad Adeel
TI Energy-Efficient Multicore Scheduling for Hard Real-Time Systems: A
   Survey
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded systems; real-time scheduling; energy-efficiency; homogeneous
   multicores; heterogeneous multicores
ID TASK MIGRATION; MINIMIZATION; MANAGEMENT
AB As real-time embedded systems are evolving in scale and complexity, the demand for a higher performance at a minimum energy consumption has become a necessity. Consequently, many embedded systems are now adopting multicore architectures into their design. However, scheduling on multicores is not a trivial task and scheduling to minimize the energy consumption further increases the complexity of the problem. This problem is especially aggravated for hard real-time systems where failure to meet a deadline can be catastrophic. Such scheduling algorithms yearn for a polynomial time complexity for the task-to-core assignment problem with an objective to minimize the overall energy consumption. There is now a trend toward heterogeneous multicores where cores differ in power, performance, and architectural capabilities. The desired performance and energy consumption is attained by assigning a task to the core that is best suited for it. In this article, we present a survey on energy-efficient multicore scheduling algorithms for hard real-time systems. We summarize various algorithms reported in the literature and classify them based on Partitioned, Semi-Partitioned, and Global scheduling techniques for both homogeneous and heterogeneous multicores. We also present a detailed discussion on various open issues within this domain.
C1 [Sheikh, Saad Zia; Pasha, Muhammad Adeel] Lahore Univ Management Sci, Dept Elect Engn, SBASSE, Lahore, Pakistan.
C3 Lahore University of Management Sciences
RP Sheikh, SZ (corresponding author), Lahore Univ Management Sci, Dept Elect Engn, SBASSE, Lahore, Pakistan.
EM 16060071@lums.edu.pk; adeel.pasha@lums.edu.pk
CR [Anonymous], P IEEE REAL TIME SYS
   [Anonymous], LEIBNIZ T EMBED SYST
   [Anonymous], ARXIV160707763
   [Anonymous], 2008, THESIS
   [Anonymous], P 2005 WORKSH POW AW
   [Anonymous], 2011, PROC 2011 ACM S APPL
   [Anonymous], MULTIPROCESSOR SCHED
   [Anonymous], LIPICS LEIBNIZ INT P
   [Anonymous], THESIS
   [Anonymous], P 2014 C RES AD CONV
   [Anonymous], 2013, P 21 INT C REAL TIM
   [Anonymous], 2014, 2014 IEEE 20 INT C E
   [Anonymous], 2014, ACM T EMBEDD COMPUT
   Awan MA, 2013, IEEE REAL TIME, P205, DOI 10.1109/RTAS.2013.6531093
   Aydin H, 2001, EUROMICRO, P225, DOI 10.1109/EMRTS.2001.934038
   Aydin H., 2003, P INT PAR DISTR PROC
   Bambagini M, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2808231
   Baruah SK, 2004, PROC INT CONF PARAL, P467
   Becchi M., 2006, CF, P29, DOI DOI 10.1145/1128022.1128029
   Bhatti K., 2010, Proceedings 2010 IEEE/IFIP 8th International Conference on Embedded and Ubiquitous Computing (EUC 2010), P184, DOI 10.1109/EUC.2010.35
   Bhatti Muhammad Khurram, 2010, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP 2010), P136, DOI 10.1109/DASIP.2010.5706257
   Bui BD, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P101, DOI 10.1109/RTCSA.2008.42
   Burns A, 2012, REAL-TIME SYST, V48, P3, DOI 10.1007/s11241-011-9126-9
   Chen JJ, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P408
   Chen JJ, 2005, PROC INT CONF PARAL, P13
   Chen JJ, 2004, EUROMICRO, P101, DOI 10.1109/EMRTS.2004.1311011
   Chwa HS, 2015, REAL TIM SYST SYMP P, P119, DOI 10.1109/RTSS.2015.19
   Colin A, 2016, J SIGNAL PROCESS SYS, V84, P91, DOI 10.1007/s11265-015-0987-3
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Dawei Li, 2012, 2012 41st International Conference on Parallel Processing (ICPP 2012), P430, DOI 10.1109/ICPP.2012.26
   Devadas V, 2012, IEEE T COMPUT, V61, P31, DOI 10.1109/TC.2010.248
   Elewi A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544391
   Fu X, 2011, EUROMICRO, P102, DOI 10.1109/ECRTS.2011.18
   Gerards MET, 2016, J SCHEDULING, V19, P3, DOI 10.1007/s10951-015-0463-8
   Gerards MET, 2015, IEEE T COMPUT, V64, P1742, DOI 10.1109/TC.2014.2345410
   Gerards MET, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400700
   Gracioli G, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2830555
   Guan Nan., 2009, P 7 ACM INT C EMBEDD, P245
   Han JJ, 2012, IEEE T COMPUT, V61, P1682, DOI 10.1109/TC.2012.136
   Hanumaiah V, 2012, IEEE T COMPUT, V61, P1484, DOI 10.1109/TC.2011.156
   Hua SX, 2005, ASIA S PACIF DES AUT, P830
   Huang K, 2009, IEEE DECIS CONTR P, P6224, DOI 10.1109/CDC.2009.5400034
   Huang Tai-Yi., 2007, Proceedings of the IEEEInternational Symposium on Parallel Distributed Processing 2007, P1
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Jeon H, 2010, IEEE T COMPUT, V59, P1434, DOI 10.1109/TC.2009.181
   Khan O., 2010, Proceedings of the 20th symposium on Great lakes symposium on VLSI, P397
   Kim H, 2013, EUROMICRO, P80, DOI 10.1109/ECRTS.2013.19
   Kong F., 2011, Proc. DATE11, P1
   Lee YH, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P105
   Liu D, 2015, IEEE SYM EMBED SYST, P9, DOI 10.1109/ESTIMedia.2015.7351764
   Liu D, 2016, IEEE INT CONF EMBED, P149, DOI 10.1109/RTCSA.2016.40
   March JL, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), P27, DOI 10.1109/HPCC.2014.11
   March JL, 2013, CONCURR COMP-PRACT E, V25, P1987, DOI 10.1002/cpe.2899
   Luo J, 2007, IEEE T COMPUT AID D, V26, P1161, DOI 10.1109/TCAD.2006.885736
   Luo YC, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P453, DOI 10.1145/1854273.1854329
   Mall R., 2009, REAL TIME SYSTEMS TH
   Melani A, 2017, IEEE T COMPUT, V66, P631, DOI 10.1109/TC.2016.2614819
   Mittal S, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2856125
   Mittal S, 2014, SUSTAIN COMPUT-INFOR, V4, P33, DOI 10.1016/j.suscom.2013.11.001
   Park SY, 2013, J ULTRAS MED, V32, P2013, DOI 10.7863/ultra.32.11.2013
   Petrucci V, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2566618
   Pricopi M., 2013, PROC CASES, P1
   Qi X, 2010, IEEE INT CONF EMBED, P183, DOI 10.1109/RTCSA.2010.44
   Schaller RR, 1997, IEEE SPECTRUM, V34, P52, DOI 10.1109/6.591665
   Schmitz MT, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P250, DOI 10.1109/ISSS.2001.957950
   Seo E, 2008, IEEE T PARALL DISTR, V19, P1540, DOI 10.1109/TPDS.2008.104
   Singh J, 2016, 2016 FOURTH INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND GRID COMPUTING (PDGC), P73, DOI 10.1109/PDGC.2016.7913118
   Spasic J, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2968474
   Tatematsu T., 2011, Proceedings of the 2011 IEEE 6th International Workshop on Electronic Design, Test and Application (DELTA 2011), P19, DOI 10.1109/DELTA.2011.13
   Wu XD, 2010, LECT NOTES COMPUT SC, V6289, P344, DOI 10.1007/978-3-642-15672-4_29
   Xian C, 2007, DES AUT CON, P664, DOI 10.1109/DAC.2007.375248
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Yun Han-Saem., 2003, ACM T EMBED COMPUT S, V2, P393, DOI DOI 10.1145/860176.860183
   Zeng G, 2009, IEEE INT CONF EMBED, P383, DOI 10.1109/RTCSA.2009.47
   Zhang YM, 2002, DES AUT CON, P183, DOI 10.1109/DAC.2002.1012617
   Zheng L, 2007, I C WIREL COMM NETW, P3055, DOI 10.1109/WICOM.2007.759
   Zhu DK, 2003, IEEE T PARALL DISTR, V14, P686, DOI 10.1109/TPDS.2003.1214320
NR 78
TC 29
Z9 29
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2019
VL 17
IS 6
AR 94
DI 10.1145/3291387
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4HQ
UT WOS:000457135500004
DA 2024-07-18
ER

PT J
AU Jin, X
   Guan, N
   Xia, CQ
   Wang, JT
   Zeng, P
AF Jin, Xi
   Guan, Nan
   Xia, Changqing
   Wang, Jintao
   Zeng, Peng
TI Packet Aggregation Real-Time Scheduling for Large-Scale WIA-PA
   Industrial Wireless Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Industrial wireless sensor networks; packet aggregation; real-time
   scheduling; multi-channel; TDMA
ID ROUTING PROTOCOLS; ENERGY EFFICIENCY
AB The IEC standard WIA-PA is a communication protocol for industrial wireless sensor networks. Its special features, including a hierarchical topology, hybrid centralized-distributed management and packet aggregation make it suitable for large-scale industrial wireless sensor networks. Industrial systems place large real-time requirements on wireless sensor networks. However, the WIA-PA standard does not specify the transmission methods, which are vital to the real-time performance of wireless networks, and little work has been done to address this problem.
   In this article, we propose a real-time aggregation scheduling method for WIA-PA networks. First, to satisfy the real-time constraints on dataflows, we propose a method that combines the real-time theory with the classical bin-packing method to aggregate original packets into the minimum number of aggregated packets. The simulation results indicate that our method outperforms the traditional bin-packing method, aggregating up to 35% fewer packets, and improves the real-time performance by up to 10%. Second, to make it possible to solve the scheduling problem of WIA-PA networks using the classical scheduling algorithms, we transform the ragged time slots of WIA-PA networks to a universal model. In the simulation, a large number of WIA-PA networks are randomly generated to evaluate the performances of several real-time scheduling algorithms. By comparing the results, we obtain that the earliest deadline first real-time scheduling algorithm is the preferred method for WIA-PA networks.
C1 [Jin, Xi; Xia, Changqing; Wang, Jintao; Zeng, Peng] Chinese Acad Sci, Shenyang Inst Automat, 114 Nanta St, Shenyang 110016, Liaoning, Peoples R China.
   [Jin, Xi; Xia, Changqing; Wang, Jintao; Zeng, Peng] Chinese Acad Sci, Key Lab Networked Control Syst, 114 Nanta St, Shenyang 110016, Liaoning, Peoples R China.
   [Guan, Nan] Hong Kong Polytech Univ, Hong Kong, Hong Kong, Peoples R China.
C3 Chinese Academy of Sciences; Shenyang Institute of Automation, CAS;
   Chinese Academy of Sciences; Hong Kong Polytechnic University
RP Jin, X (corresponding author), Chinese Acad Sci, Shenyang Inst Automat, 114 Nanta St, Shenyang 110016, Liaoning, Peoples R China.; Jin, X (corresponding author), Chinese Acad Sci, Key Lab Networked Control Syst, 114 Nanta St, Shenyang 110016, Liaoning, Peoples R China.
EM xijin@ieee.org; nan.guan@polyu.edu.hk; xiachangqing@sia.cn;
   wangjintao@sia.cn; zp@sia.cn
RI Zeng, Peng/ABD-4844-2021
OI ceng, peng/0000-0001-7863-3260; Guan, Nan/0000-0003-3775-911X; Jin,
   Xi/0000-0003-3570-7463
FU National Natural Science Foundation of China [61502474, 61533015]; Youth
   Innovation Promotion Association of the Chinese Academy of Sciences
FX This work was supported in part by the National Natural Science
   Foundation of China under Grants 61502474 and 61533015, in part by the
   Youth Innovation Promotion Association of the Chinese Academy of
   Sciences.
CR Abirami T, 2016, WIRELESS PERS COMMUN, V90, P537, DOI 10.1007/s11277-015-3092-9
   Al-Karaki JN, 2004, IEEE WIREL COMMUN, V11, P6, DOI 10.1109/MWC.2004.1368893
   [Anonymous], LIPICS LEIBN INT P I
   [Anonymous], 2014, IEC62734
   [Anonymous], MON CONTR SYST OIL F
   [Anonymous], 2016, IEC62591
   [Anonymous], TEMP MON SYST STEEL
   [Anonymous], IEC62601
   [Anonymous], J COMBIN OPTIM
   Aslam M, 2012, IEEE I C EMBED SOFTW, P1232, DOI 10.1109/HPCC.2012.181
   BRELAZ D, 1979, COMMUN ACM, V22, P251, DOI 10.1145/359094.359101
   Camilo T, 2007, LECT NOTES COMPUT SC, V4761, P436
   Chipara Octav, 2006, 2006 14th IEEE International Conference on Network Protocols, P321
   Choi H, 2009, WIREL NETW, V15, P127, DOI 10.1007/s11276-007-0050-9
   Dezfouli B, 2016, IEEE INFOCOM SER
   Gao QA, 2010, IEEE T VEH TECHNOL, V59, P3956, DOI 10.1109/TVT.2010.2063719
   Heiniger R. W., 2000, Proceedings of the 5th International Conference on Precision Agriculture, Bloomington, Minnesota, USA, 16-19 July, 2000, P1
   Holmstrom K., 2009, Tomlab Optimization
   Jin X, 2017, IEEE T IND ELECTRON, V64, P6591, DOI 10.1109/TIE.2017.2682005
   Jin X, 2019, WETLANDS, V39, pS63, DOI 10.1007/s13157-017-0909-1
   Jin XL, 2017, MATH PROBL ENG, V2017, P1, DOI 10.1155/2017/8952647
   LEIGHTON FT, 1979, J RES NAT BUR STAND, V84, P489, DOI 10.6028/jres.084.024
   Liang W, 2011, WIREL COMMUN MOB COM, V11, P1197, DOI 10.1002/wcm.976
   Liu J., 2000, Real-Time Systems
   Lohani D, 2016, WIRELESS PERS COMMUN, V89, P1165, DOI 10.1007/s11277-016-3310-0
   Lu CY, 2016, P IEEE, V104, P1013, DOI 10.1109/JPROC.2015.2497161
   Pantazis NA, 2013, IEEE COMMUN SURV TUT, V15, P551, DOI 10.1109/SURV.2012.062612.00084
   Rout RR, 2014, COMPUT COMMUN, V40, P65, DOI 10.1016/j.comcom.2013.11.003
   Saifullah A, 2010, REAL TIM SYST SYMP P, P150, DOI 10.1109/RTSS.2010.41
   So J, 2014, WIREL NETW, V20, P833, DOI 10.1007/s11276-013-0645-2
   Soldati Pablo, 2009, 2009 European Control Conference (ECC), P4320
   Zhang HB, 2015, IEEE T VEH TECHNOL, V64, P793, DOI 10.1109/TVT.2014.2322141
   Zhang K, 2009, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-88497-4_1
NR 33
TC 6
Z9 8
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2018
VL 17
IS 5
AR 88
DI 10.1145/3266228
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HC8PX
UT WOS:000452067400007
OA Bronze
DA 2024-07-18
ER

PT J
AU Weichslgartner, A
   Wildermann, S
   Gangadharan, D
   Glass, M
   Teich, J
AF Weichslgartner, Andreas
   Wildermann, Stefan
   Gangadharan, Deepak
   Glass, Michael
   Teich, Juergen
TI A Design-Time/Run-Time Application Mapping Methodology for Predictable
   Execution Time in MPSoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hybrid mapping; predictability; networks-on-chip; many-core; design
   space exploration
ID RESOURCE-MANAGEMENT; SPACE EXPLORATION; AWARE; CHIP
AB Executing multiple applications on a single MPSoC brings the major challenge of satisfying multiple quality requirements regarding real-time, energy, and so on. Hybrid application mapping denotes the combination of design-time analysis with run-time application mapping. In this article, we present such a methodology, which comprises a design space exploration coupled with a formal performance analysis. This results in several resource reservation configurations, optimized for multiple objectives, with verified real-time guarantees for each individual application. The Pareto-optimal configurations are handed over to run-time management, which searches for a suitable mapping according to this information. To provide any real-time guarantees, the performance analysis needs to be composable and the influence of the applications on each other has to be bounded. We achieve this either by spatial or a novel temporal isolation for tasks and by exploiting composable networks-on-chip (NoCs). With the proposed temporal isolation, tasks of different applications can be mapped to the same resource, while, with spatial isolation, one computing resource can be exclusively used by only one application. The experiments reveal that the success rate in finding feasible application mappings can be increased by the proposed temporal isolation by up to 30% and energy consumption can be reduced compared to spatial isolation.
C1 [Weichslgartner, Andreas; Gangadharan, Deepak; Glass, Michael] Friedrich Alexander Univ Erlangen Nurnberg FAU, Erlangen, Germany.
   [Weichslgartner, Andreas] Audi Elect Venture GmbH, Sachsstr 20, D-85080 Gaimersheim, Germany.
   [Wildermann, Stefan; Teich, Juergen] Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci, Hardware Software Codesign, Cauerstr 11, D-91058 Erlangen, Germany.
   [Gangadharan, Deepak] Univ Penn, Dept Comp & Informat Sci, 275 Levine Hall,3330 Walnut St, Philadelphia, PA 19104 USA.
   [Glass, Michael] Ulm Univ, Inst Embedded Syst Real Time Syst, Albert Einstein Allee 11, D-89081 Ulm, Germany.
C3 University of Erlangen Nuremberg; Volkswagen; Audi; University of
   Erlangen Nuremberg; University of Pennsylvania; Ulm University
RP Weichslgartner, A (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Erlangen, Germany.; Weichslgartner, A (corresponding author), Audi Elect Venture GmbH, Sachsstr 20, D-85080 Gaimersheim, Germany.
EM andreas.weichslgartner@audi.de; stefan.wildermann@fau.de;
   deepakg@seas.upenn.edu; michael.glass@uni-ulm.de; juergen.teich@fau.de
RI Gangadharan, Deepak/JYP-7689-2024; Glaß, Michael/AAY-4451-2020
OI Gangadharan, Deepak/0000-0001-6630-0012; Glaß,
   Michael/0000-0002-8006-8843
FU German Research Foundation (DFG) as part of the Transregional
   Collaborative Research Center "Invasive Computing" [SFB/TR 89]
FX This work was supported by the German Research Foundation (DFG) as part
   of the Transregional Collaborative Research Center "Invasive Computing"
   (SFB/TR 89).
CR Akesson B, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P25, DOI 10.1007/978-1-4419-6460-1_2
   [Anonymous], 2013, 50 ACM EDAC IEEE DES, DOI DOI 10.1145/2463209.2488734
   [Anonymous], 2010, EMBEDDED SYSTEM SYNT
   [Anonymous], 2013, P 50 ANN DESIGN AUTO, DOI DOI 10.1145/2463209.2488857
   [Anonymous], 2014, P ANN C DESIGN AUTOM
   [Anonymous], ARCS 2015 28 INT C P
   Blickle T, 1998, DES AUTOM EMBED SYST, V3, P23, DOI 10.1023/A:1008899229802
   Briao E., 2008, P C DES AUT TEST EUR, P1386, DOI DOI 10.1145/1403375.1403709
   Carara E, 2011, DES AUT TEST EUROPE, P401
   Carvalho E, 2007, P IEEE RAP SYST PROT, P34
   Che WJ, 2010, ICCAD-IEEE ACM INT, P205, DOI 10.1109/ICCAD.2010.5654150
   Choi J, 2012, DES AUT CON, P664
   Chou CL, 2008, IEEE T COMPUT AID D, V27, P1866, DOI 10.1109/TCAD.2008.2003301
   CORPORAAL H., 2006, P INT S SYST ON CHIP, P1, DOI DOI 10.1109/ISSOC.2006.321966
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Ferdinand C., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Graf S, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656102
   Heisswolf J, 2013, COMPUT ELECTR ENG, V39, P2603, DOI 10.1016/j.compeleceng.2013.06.005
   Hölzenspies PKF, 2008, DES AUT TEST EUROPE, P210
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Jung H, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584658
   Kang SH, 2012, IEEE SYM EMBED SYST, P28, DOI 10.1109/ESTIMedia.2012.6507026
   Kobbe S., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P119
   Li X, 2007, SCI COMPUT PROGRAM, V69, P56, DOI 10.1016/j.scico.2007.01.014
   Lukasiewycz M, 2008, ASIA S PACIF DES AUT, P661
   Mariani G, 2010, DES AUT TEST EUROPE, P196
   Mariani G, 2012, DES AUT TEST EUROPE, P1379
   Orsila H, 2007, J SYST ARCHITECT, V53, P795, DOI 10.1016/j.sysarc.2007.01.013
   Pourmohseni B, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P148, DOI 10.1145/3139258.3139278
   Quan W, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680542
   Roloff S, 2015, DES AUT CON, DOI 10.1145/2744769.2744840
   Shojaei H, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2541012.2541014
   Shojaei H, 2009, DES AUT CON, P917
   Singh AK, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390200
   van Stralen P, 2010, PR IEEE COMP DESIGN, P305, DOI 10.1109/ICCD.2010.5647727
   Weichslgartner A, 2018, COMPUT ARCHIT DES ME, P1, DOI 10.1007/978-981-10-7356-4
   Weichslgartner A., 2016, SCOPES, P153
   Weichslgartner A., 2011, P 5 ACM IEEE INT S, P201
   Weichslgartner A, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656083
   Wildermann S., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P129
   Wildermann S, 2015, 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING WORKSHOPS, P103, DOI 10.1109/ISORCW.2015.48
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wolkotte PT, 2005, 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P82, DOI 10.1109/ISSOC.2005.1595650
   Ykman-Couvreur C, 2011, IET COMPUT DIGIT TEC, V5, P123, DOI 10.1049/iet-cdt.2010.0030
NR 45
TC 11
Z9 11
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2018
VL 17
IS 5
AR 89
DI 10.1145/3274665
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HC8PX
UT WOS:000452067400008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Pan, W
   Xie, T
AF Pan, Wen
   Xie, Tao
TI A Mirroring-Assisted Channel-RAID5 SSD for Mobile Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE NAND flash; SSD; RAID; data reconstruction
ID RAID
AB Simply applying an existing redundant array of independent disks (RAID) technique to enhance data reliability within a single solid-state drive for safety-critical mobile applications significantly degrades performance. In this article, we first propose a new RAID5 architecture called channel-RAID5 with mirroring (CR5M) to alleviate the performance degradation problem. Next, an associated data reconstruction strategy called mirroring-assisted channel-level reconstruction (MCR) is developed to further shrink the window of vulnerability. Experimental results demonstrate that compared with channel-RAID5 (CR5), CR5M improves performance up to 40.2%. Compared with disk-oriented reconstruction, a traditional data reconstruction scheme, MCR on average improves data recovery speed by 7.5% while delivering a similar performance during reconstruction.
C1 [Pan, Wen; Xie, Tao] San Diego State Univ, 5500 Campanile Dr, San Diego, CA 92182 USA.
C3 California State University System; San Diego State University
RP Pan, W (corresponding author), San Diego State Univ, 5500 Campanile Dr, San Diego, CA 92182 USA.
EM wpan@mail.sdsu.edu; txie@sdsu.edu
RI Pan, Wen/JZT-1832-2024
FU U.S. National Science Foundation [CNS-1320738]; Division Of Computer and
   Network Systems; Direct For Computer & Info Scie & Enginr [1320738]
   Funding Source: National Science Foundation
FX This work is sponsored by the U.S. National Science Foundation under
   Grant No. CNS-1320738.
CR Alvarez GA, 1998, CONF PROC INT SYMP C, P109, DOI 10.1109/ISCA.1998.694767
   [Anonymous], 2014, P BRIT MACH VIS C
   [Anonymous], 2011, P 27 IEEE S MASS STO
   [Anonymous], 2015, P USENIX C FILE STOR
   [Anonymous], 2011, ACM 11 P INT C SUPER
   ATTO, 2017, DISK BENCHM
   Balakrishnan M, 2010, ACM T STORAGE, V6, DOI 10.1145/1807060.1807061
   Bates K., 2002, OLTP APPL I O
   Feng Liu, 2013, Algorithms and Architectures for Parallel Processing. 13th International Conference, ICA3PP 2013. Proceedings: LNCS 8285, P87, DOI 10.1007/978-3-319-03859-9_7
   Greenan Kevin M., 2009, P WORKSH HOT TOP DEP, V9
   Grupp Laura M., 2012, P 10 USENIX C FIL ST, P2
   Gupta Aayush., 2009, DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings, V44
   Holland M., 1993, Digest of Papers FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing, P422, DOI 10.1109/FTCS.1993.627345
   Holland M., 1994, THESIS
   Hu Yang., 2010, Mass Storage Systems and Technologies (MSST), 2010 IEEE 26th Symposium on, P1, DOI DOI 10.1109/INFCOM.2010.5462089
   Im S, 2011, IEEE T COMPUT, V60, P80, DOI 10.1109/TC.2010.197
   Im Soojun., 2010, Mass Storage Systems and Technologies (MSST), 2010 IEEE 26th Symposium on, P1, DOI [10.1109/msst.2010.5496997, DOI 10.1109/MSST.2010.5496997]
   Kim J, 2016, IEEE T COMPUT, V65, P1116, DOI 10.1109/TC.2014.2375179
   Knight JC, 2002, ICSE 2002: PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P547, DOI 10.1109/ICSE.2002.1007998
   Kwanghee Park, 2009, 2009 9th International Symposium on Communications and Information Technology. ISCIT 2009, P140, DOI 10.1109/ISCIT.2009.5341269
   Larrivee Steve., 2015, Solid state drive primer # 8 - controller architecture - channels and banks
   Lee S., 2011, Proceedings of the ACM Symposium on Applied Computing SAC '11, P374
   Lee Yangsup., 2009, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, P163
   MacFadden MS, 2015, IEEE ACM INT SYMP, P343, DOI 10.1109/CCGrid.2015.28
   Mearian Lucas., 2016, Ssd prices plummet again, close in on hdds
   Menon J., 1995, Proceedings of the Fourth IEEE International Symposium on High Performance Distributed Computing (Cat. No.95TB8075), P167, DOI 10.1109/HPDC.1995.518707
   Meza Justin, 2015, ACM SIGMETRICS Performance Evaluation Review, V43, P177, DOI 10.1145/2745844.2745848
   Micron, 2015, M500ITMSATANAND FLAS
   Muntz RichardR., 1990, PERFORMANCE ANAL DIS
   Pan W, 2013, 2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC), P9, DOI 10.1109/HPCC.and.EUC.2013.12
   Ramseyer Chris., 2016, Intel 600p series ssd review
   Rosen J, 2006, IEEE SPECTRUM, V43, P34, DOI 10.1109/MSPEC.2006.1705774
   Samsung on Amazon, 2018, MZ7TE500BW SSD SATA
   Schroeder B, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 5TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES ( FAST '07), P1
   Schroeder B, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P67
   Smith JM, 2011, IEEE SPECTRUM, V48, P56, DOI 10.1109/MSPEC.2011.6027250
   SNIA IOTTA, 2011, MICROSOFT PRODUCTION
   Techopedia, 2003, TECHOPEDIA
   Tian L, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 5TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES ( FAST '07), P277
   Trefis Team, 2014, HER WHY DRAM PRIC WI
   Wan JG, 2014, IEEE T PARALL DISTR, V25, P1638, DOI 10.1109/TPDS.2013.225
   Wang Wei, 2016, ACM T STORAGE, V12, P10
   Wu SZ, 2016, ACM T STORAGE, V12, DOI 10.1145/2892639
   Xie T, 2008, IEEE T COMPUT, V57, P1386, DOI 10.1109/TC.2008.76
NR 44
TC 7
Z9 7
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2018
VL 17
IS 4
AR 75
DI 10.1145/3209625
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GT7DX
UT WOS:000444682600003
DA 2024-07-18
ER

PT J
AU Gaglio, S
   Lo Re, G
   Martorella, G
   Peri, D
AF Gaglio, Salvatore
   Lo Re, Giuseppe
   Martorella, Gloria
   Peri, Daniele
TI DC4CD: A Platform for Distributed Computing on Constrained Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Distributed symbolic processing; Forth; high-level event handling;
   interpretation and compilation of symbolic code on resource-constrained
   devices; wireless programming of sensor network nodes
ID VIRTUAL MACHINE; SENSOR; FRAMEWORK; EFFICIENT
AB In this article, we present Distributed Computing for Constrained Devices (DC4CD), a novel software architecture that supports symbolic distributed computing on wireless sensor networks. DC4CD integrates the functionalities of a high-level symbolic interpreter, a compiler, and an operating system, and includes networking abstractions to exchange high-level symbolic code among peer devices. Contrarily to other architectures proposed in the literature, DC4CD allows for changes at runtime, even on deployed nodes of both application and system code. Experimental results show that DC4CD is more efficient in terms of memory usage than existing architectures, with which it also compares well in terms of execution efficiency.
C1 [Gaglio, Salvatore; Lo Re, Giuseppe; Martorella, Gloria; Peri, Daniele] Univ Palermo, Dipartimento Innovaz Ind & Digitale Ingn Chim, Gest, Informat,Meccan, Viale Sci,Edificio 6, I-90128 Palermo, Italy.
C3 University of Palermo
RP Gaglio, S (corresponding author), Univ Palermo, Dipartimento Innovaz Ind & Digitale Ingn Chim, Gest, Informat,Meccan, Viale Sci,Edificio 6, I-90128 Palermo, Italy.
EM salvatore.gaglio@unipa.it; giuseppe.lore@unipa.it;
   gloria.martorella@unipa.it; daniele.peri@unipa.it
RI Peri, Daniele/HLH-6495-2023
OI Lo Re, Giuseppe/0000-0002-8217-2230; PERI, Daniele/0000-0002-8763-7199
CR Alessandrelli D, 2013, 2013 9TH IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING IN SENSOR SYSTEMS (IEEE DCOSS 2013), P337, DOI 10.1109/DCOSS.2013.75
   Alippi C, 2011, IEEE SENSOR, P1193
   [Anonymous], 2011, TECHNICAL REPORT
   [Anonymous], INT J COMPUT TRENDS
   Antola A., 2014, 2014 IEEE International Symposium on Robotic and Sensors Environments (ROSE). Proceedings, P88, DOI 10.1109/ROSE.2014.6952989
   Aslam F, 2010, LECT NOTES COMPUT SC, V6131, P15, DOI 10.1007/978-3-642-13651-1_2
   Bocchino S, 2015, LECT NOTES COMPUT SC, V8965, P1, DOI 10.1007/978-3-319-15582-1_1
   Brouwers N, 2009, SENSYS 09: PROCEEDINGS OF THE 7TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P169
   Bucur D, 2014, GECCO'14: PROCEEDINGS OF THE 2014 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1071, DOI 10.1145/2576768.2598384
   Cecilio J, 2014, IEEE T IND INFORM, V10, P53, DOI 10.1109/TII.2013.2262944
   Chatzigiannakis I, 2016, COMPUT COMMUN, V89-90, P165, DOI 10.1016/j.comcom.2016.03.014
   Chu R, 2013, IEEE T COMPUT, V62, P137, DOI 10.1109/TC.2011.238
   Deng X, 2012, IEEE T COMPUT, V61, P1429, DOI 10.1109/TC.2011.174
   Dong W, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2560017
   Dong W, 2013, IEEE T COMPUT, V62, P1837, DOI 10.1109/TC.2012.161
   Dong W, 2011, IEEE T COMPUT, V60, P1788, DOI 10.1109/TC.2011.58
   Dunkels Adam, 2006, TECHNICAL REPORT
   Ertl Anton, 2013, P 29 EUROFORTH C EUR, P30
   Ertl Anton, 2011, P 27 EUROFORTH C EUR, P36
   Ertl M.A., 2001, EUROFORTH, P49
   Evangelatos O., 2012, IEEE 9th International Conference on Mobile Adhoc and Sensor Systems MASS, P1
   Evers L, 2007, IEEE INT C EMERG, P448
   Evers Leon, 2007, P MASS 2007, P1
   Farooq MO, 2011, SENSORS-BASEL, V11, P5900, DOI 10.3390/s110605900
   Fortuna C, 2015, ACM T SENSOR NETWORK, V11, DOI 10.1145/2678216
   Gaglio S., 2014, P 2014 IEEE EMERGING, P1
   Gnawali O, 2013, ACM T SENSOR NETWORK, V10, DOI 10.1145/2529988
   Kortuem G, 2010, IEEE INTERNET COMPUT, V14, P44, DOI 10.1109/MIC.2009.143
   Kovatsch M., 2012, 2012 Sixth International Conference on Innovative Mobile and Internet Services in Ubiquitous Computing (IMIS 2012), P751, DOI 10.1109/IMIS.2012.104
   Kovatsch M., 2011, 2011 IEEE 8th International Conference on Mobile Ad-Hoc and Sensor Systems, P855, DOI 10.1109/MASS.2011.100
   Levis P, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND SYMPOSIUM ON NETWORKED SYSTEMS DESIGN & IMPLEMENTATION (NSDI '05), P343
   Levis P, 2002, ACM SIGPLAN NOTICES, V37, P85, DOI 10.1145/605432.605407
   Marin-Perianu M, 2007, LECT NOTES COMPUT SC, V4836, P86
   Miller C, 2010, ACM T SENSOR NETWORK, V7, DOI 10.1145/1806895.1806901
   Mills KL, 2007, WIREL COMMUN MOB COM, V7, P823, DOI 10.1002/wcm.499
   Munawar W., 2010, 2010 IEEE International Conference on Communications, P1
   Oliver R., 2014, P 8 INT C SENS TECHN, P124, DOI [10.21307/ijssis-2019-07, DOI 10.21307/IJSSIS-2019-07]
   Rawat P, 2014, J SUPERCOMPUT, V68, P1, DOI 10.1007/s11227-013-1021-9
   Read Andrew, 2014, P 30 EUROFORTH C EUR, P5
   Stehr M.O., 2004, ELECT NOTES THEORETI, V71, P240, DOI DOI 10.1016/S1571-0661(05)82538-1
   Stoddart B., 2012, P 28 EUROFORTH C EUR, P45
   Trute Matthias, 2013, AMFORTH DOCUMENTATIO
   Wu Wen-Jong, 2014, INT J ELECT ELECT EN, V2, P138
   Xu LD, 2014, IEEE T IND INFORM, V10, P2233, DOI 10.1109/TII.2014.2300753
   Zuo Y, 2015, 2015 INTERNATIONAL CONFERENCE ON NETWORK AND INFORMATION SYSTEMS FOR COMPUTERS (ICNISC), P26, DOI 10.1109/ICNISC.2015.129
NR 45
TC 16
Z9 16
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 27
DI 10.1145/3105923
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100027
DA 2024-07-18
ER

PT J
AU Chaki, S
   de Niz, D
AF Chaki, Sagar
   de Niz, Dionisio
TI Formal Verification of a Timing Enforcer Implementation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Software verification; real-time scheduler; cyber-physical systems
AB A timing enforcer is a scheduler that not only allocates CPU cycles to threads, but also uses timers to enforce time budgets. An approach for verifying safety properties of timing enforcers at the source code level is presented. We assume that the enforcer is implemented as a set of "enforcer" functions that are executed atomically on critical system-level events, such as the arrival and departure of jobs, and triggering of timers. The key idea is to express the safety property as an invariant, and prove that it is inductive across all the enforcer functions. A formal semantics of timing enforcers is presented, including the semantics of functions used to read the system clock and set timers. Using this semantics, the verification approach is presented, and its soundness proved. Further, the approach also takes into consideration the periodicity of tasks. It is validated by proving the correctness of the enforcement of CPU cycle budgets for tasks by the Zero-Slack Rate Monotonic (ZSRM) scheduler, which is implemented in C as a Linux kernel module. The inductiveness of the necessary ZSRM invariants is proved by expressing them as function contracts using the ACSL specification language, and verifying the contracts using the FRAMA-C tool.
C1 [Chaki, Sagar; de Niz, Dionisio] Carnegie Mellon Univ, Software Engn Inst, 4500 Fifth Ave, Pittsburgh, PA 15213 USA.
C3 Software Engineering Institute; Carnegie Mellon University
RP Chaki, S (corresponding author), Carnegie Mellon Univ, Software Engn Inst, 4500 Fifth Ave, Pittsburgh, PA 15213 USA.
EM sagar.chaki@acm.org; dionisio@sei.cmu.edu
FU Department of Defense [FA8702-15-D-0002]; Carnegie Mellon University
   [DM17-0093]
FX This material is based upon work funded and supported by the Department
   of Defense under Contract No. FA8702-15-D-0002 with Carnegie Mellon
   University for the operation of the Software Engineering Institute, a
   federally funded research and development center. DM17-0093
CR ABADI M, 1994, ACM T PROGR LANG SYS, V16, P1543, DOI 10.1145/186025.186058
   Abdeddaïm Y, 2006, THEOR COMPUT SCI, V354, P272, DOI 10.1016/j.tcs.2005.11.018
   Blackham B., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P339, DOI 10.1109/RTSS.2011.38
   Blin A, 2016, PROC EUROMICR, P109, DOI 10.1109/ECRTS.2016.18
   Burns A., 2015, Mixed criticality systems: A review
   Chaki Sagar, 2016, P HILT
   Cohen E, 2009, LECT NOTES COMPUT SC, V5674, P23, DOI 10.1007/978-3-642-03359-9_2
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   de Niz D, 2014, IEEE REAL TIME, P111, DOI 10.1109/RTAS.2014.6925995
   de Niz D, 2009, REAL TIM SYST SYMP P, P291, DOI 10.1109/RTSS.2009.46
   Herman JL, 2012, IEEE REAL TIME, P197, DOI 10.1109/RTAS.2012.24
   Jhala R, 2009, ACM COMPUT SURV, V41, DOI 10.1145/1592434.1592438
   Klein G, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P207
   Kritikakou A, 2014, EUROMICRO, P119, DOI 10.1109/ECRTS.2014.14
   Lehoczky J. P., 1987, Proceedings of the Real-Time Systems Symposium (Cat. No.87CH2475-2), P261
   Mercer C. W., 1994, Proceedings of the International Conference on Multimedia Computing and Systems (Cat. No.94TH0631-2), P90, DOI 10.1109/MMCS.1994.292439
   Oikawa S, 1999, PROCEEDINGS OF THE FIFTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P111, DOI 10.1109/RTTAS.1999.777666
   Popova-Zeugmann L., 2013, Time and Petri Nets
   Samolej S, 2011, E-INFORMATICA, V5, P39, DOI 10.2478/v10233-011-0029-x
   Sewell Thomas, 2016, P 22 IEEE REAL TIM E, P185
   Sha L., 1986, Proceedings of the Real-Time Systems Symposium (Cat. No.86CH2351-5), P181
   Sprunt B., 1989, Real-Time Systems, V1, P27, DOI 10.1007/BF02341920
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   Tschannen Julian, 2015, Tools and Algorithms for the Construction and Analysis of Systems. 21st International Conference, TACAS 2015, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015. Proceedings: LNCS 9035, P566, DOI 10.1007/978-3-662-46681-0_53
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
NR 25
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 168
DI 10.1145/3126517
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800051
DA 2024-07-18
ER

PT J
AU Chen, X
   Mover, S
   Sankaranarayanan, S
AF Chen, Xin
   Mover, Sergio
   Sankaranarayanan, Sriram
TI Compositional Relational Abstraction for Nonlinear Hybrid Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hybrid systems; relational abstraction; nonlinear systems; SMT; bounded
   model checking
AB We propose techniques to construct abstractions for nonlinear dynamics in terms of relations expressed in linear arithmetic. Such relations are useful for translating the closed loop verification problem of control software with continuous-time, nonlinear plant models into discrete and linear models that can be handled by efficient software verification approaches for discrete-time systems. We construct relations using Taylor model based flowpipe construction and the systematic composition of relational abstractions for smaller components. We focus on developing efficient schemes for the special case of composing abstractions for linear and nonlinear components. We implement our ideas using a relational abstraction system, using the resulting abstraction inside the verification tool NuXMV, which implements numerous SAT/SMT solver-based verification techniques for discrete systems. Finally, we evaluate the application of relational abstractions for verifying properties of time triggered controllers, comparing with the Flow(star) tool. We conclude that relational abstractions are a promising approach towards nonlinear hybrid system verification, capable of proving properties that are beyond the reach of tools such as Flow(star). At the same time, we highlight the need for improvements to existing linear arithmetic SAT/SMT solvers to better support reasoning with large relational abstractions.
C1 [Chen, Xin; Mover, Sergio; Sankaranarayanan, Sriram] Univ Colorado, Dept Comp Sci, Boulder, CO 80309 USA.
C3 University of Colorado System; University of Colorado Boulder
RP Sankaranarayanan, S (corresponding author), Univ Colorado, Dept Comp Sci, Boulder, CO 80309 USA.
EM srirams@colorado.edu
FU US National Science Foundation (NSF) [CPS-1446900]; Air Force Research
   Laboratory (AFRL)
FX This work was supported in part by the US National Science Foundation
   (NSF) under award number CPS-1446900 and the Air Force Research
   Laboratory (AFRL). All opinions expressed are those of the authors and
   not necessarily of the NSF or AFRL.
CR Abbas H, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465797
   Althoff M., 2015, P WORKSH APPL VER CO, P120, DOI DOI 10.29007/ZBKV
   Alur R, 2003, LECT NOTES COMPUT SC, V2623, P4
   Alur R, 2003, LECT NOTES COMPUT SC, V2619, P208
   [Anonymous], 2006, YICES SMT SOLVER
   [Anonymous], 2010, LOGICAL ANAL HYBRID
   [Anonymous], 2015, LNCS, DOI [DOI 10.1007/978-3-662-46681-015, DOI 10.1007/978-3-662-46681-0]
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Berz M., 1998, Reliable Computing, V4, P361, DOI 10.1023/A:1024467732637
   Berz M., 1999, ADV IMAG ELECT PHYS, V108
   Bradley AR, 2011, LECT NOTES COMPUT SC, V6538, P70, DOI 10.1007/978-3-642-18275-4_7
   Cameron F, 2015, LECT NOTES COMPUT SC, V9333, P3, DOI 10.1007/978-3-319-23820-3_1
   Cavada R, 2014, LECT NOTES COMPUT SC, V8559, P334, DOI 10.1007/978-3-319-08867-9_22
   Chen X., 2015, Ph.D. dissertation
   Chen X, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P13, DOI [10.1109/RTSS.2016.011, 10.1109/RTSS.2016.33]
   Chen X, 2012, REAL TIM SYST SYMP P, P183, DOI 10.1109/RTSS.2012.70
   Cimatti Alessandro, 2015, Tools and Algorithms for the Construction and Analysis of Systems. 21st International Conference, TACAS 2015, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015. Proceedings: LNCS 9035, P52, DOI 10.1007/978-3-662-46681-0_4
   Cimatti A, 2016, FORM METHOD SYST DES, V49, P190, DOI 10.1007/s10703-016-0257-4
   Dalla Man C, 2006, IEEE T BIO-MED ENG, V53, P2472, DOI 10.1109/TBME.2006.883792
   Dang T, 2009, LECT N BIOINFORMAT, V5688, P126, DOI 10.1007/978-3-642-03845-7_9
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Donze A., 2010, CAV LECT NOTES COMP, V6174
   Dragomir Iulia, 2016, Model-Checking Software. 23rd International Symposium, SPIN 2016, co-located with ETAPS 2016. Proceedings: LNCS 9641, P38, DOI 10.1007/978-3-319-32582-8_3
   Eggers A, 2011, LECT NOTES COMPUT SC, V7041, P172, DOI 10.1007/978-3-642-24690-6_13
   Franzle M., 2007, J. Satisf. Boolean Model. Comput., V1, P209
   Frehse G., 2011, COMPUTER AIDED VERIF, P379, DOI [DOI 10.1007/978-3-642-22110-1, 10.1007/978-3-642-22110-1_30]
   Gao SC, 2013, 2013 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), P105
   Huang Z., 2014, Proceedings of the 17th International Conference on Hybrid Systems: Computation and Control, HSCC '14, P183
   Le Guernic C., 2009, THESIS
   Makino K., 2003, International Journal of Pure and Applied Mathematics, V6, P239
   Man CD, 2007, IEEE T BIO-MED ENG, V54, P1740, DOI 10.1109/TBME.2007.893506
   Mitchell I, 2000, LECT NOTES COMPUT SC, V1790, P310
   Mover Sergio., 2013, EMBEDDED SOFTWARE EM, P1
   Neher M, 2007, SIAM J NUMER ANAL, V45, P236, DOI 10.1137/050638448
   Platzer A, 2009, FORM METHOD SYST DES, V35, P98, DOI 10.1007/s10703-009-0079-8
   Podelski A, 2007, LECT NOTES COMPUT SC, V4416, P750
   Ramdani N, 2011, NONLINEAR ANAL-HYBRI, V5, P149, DOI 10.1016/j.nahs.2010.05.010
   Rungger Matthias., 2015, P 18 INT C HYBRID SY, P68
   Sankaranarayanan Sriram, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P686, DOI 10.1007/978-3-642-22110-1_56
   Sicun Gao, 2013, Automated Deduction - CADE-24. 24th International Conference on Automated Deduction. Proceedings: LNCS 7898, P208, DOI 10.1007/978-3-642-38574-2_14
   Siljak D.D., 1978, Large-scale Dynamic Systems: Stability and Structure
   Testylier Romain, 2013, Automated Technology for Verification and Analysis. 11th International Symposium, ATVA 2013. Proceedings: LNCS 8172, P469, DOI 10.1007/978-3-319-02444-8_37
   Weinzimer SA, 2008, DIABETES CARE, V31, P934, DOI 10.2337/dc07-1967
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
   Zutshi Aditya, 2012, Computer Aided Verification. Proceedings 24th International Conference, CAV 2012, P343, DOI 10.1007/978-3-642-31424-7_27
   Zutshi A., 2013, IEEE C DEC CONTR CDC
NR 46
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 187
DI 10.1145/3126522
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800070
DA 2024-07-18
ER

PT J
AU Gupta, U
   Patil, CA
   Bhat, G
   Mishra, P
   Ogras, UY
AF Gupta, Ujjwal
   Patil, Chetan Arvind
   Bhat, Ganapati
   Mishra, Prabhat
   Ogras, Umit Y.
TI DyPO: Dynamic Pareto-Optimal Configuration Selection for Heterogeneous
   MpSoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Pareto optimization; Energy; Performance per watt; Power; Mobile
   platforms; Multi-cores; DVFS; DPM; LLVM; Clang; Basic blocks; PAPI;
   Logistic regression
AB Modern multiprocessor systems-on-chip (MpSoCs) offer tremendous power and performance optimization opportunities by tuning thousands of potential voltage, frequency and core configurations. As the workload phases change at runtime, different configurations may become optimal with respect to power, performance or other metrics. Identifying the optimal configuration at runtime is infeasible due to the large number of workloads and configurations. This paper proposes a novel methodology that can find the Pareto-optimal configurations at runtime as a function of the workload. To achieve this, we perform an extensive offline characterization to find classifiers that map performance counters to optimal configurations. Then, we use these classifiers and performance counters at runtime to choose Pareto-optimal configurations. We evaluate the proposed methodology by maximizing the performance per watt for 18 single-and multi-threaded applications. Our experiments demonstrate an average increase of 93%, 81% and 6% in performance per watt compared to the interactive, ondemand and powersave governors, respectively.
C1 [Gupta, Ujjwal; Patil, Chetan Arvind; Bhat, Ganapati; Ogras, Umit Y.] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
   [Mishra, Prabhat] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA.
C3 Arizona State University; Arizona State University-Tempe; State
   University System of Florida; University of Florida
RP Gupta, U (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
EM ujjwal@asu.edu; chetanpatil@asu.edu; gmbhat@asu.edu; prabhat@ufl.edu;
   umit@asu.edu
RI Bhat, Ganapati/AAF-5081-2021; Ogras, Umit/JQX-1586-2023; Patil,
   Chetan/JXL-8146-2024; Patil, Chetan Arvind/Q-8394-2018
OI Bhat, Ganapati/0000-0003-1085-2189; Ogras, Umit/0000-0002-5045-5535;
   Patil, Chetan Arvind/0000-0003-0992-0332; Mishra,
   Prabhat/0000-0003-3653-6221
FU National Science Foundation (NSF) [CNS-1526562, CNS-1526687];
   Semiconductor Research Corporation (SRC) [2721.001]; Direct For Computer
   & Info Scie & Enginr; Division Of Computer and Network Systems [1526562]
   Funding Source: National Science Foundation; Division Of Computer and
   Network Systems; Direct For Computer & Info Scie & Enginr [1526687]
   Funding Source: National Science Foundation
FX This work was supported partially by National Science Foundation (NSF)
   grants CNS-1526562 and CNS-1526687, and Semiconductor Research
   Corporation (SRC) task 2721.001.
CR Aalsaud A, 2016, I SYMPOS LOW POWER E, P368, DOI 10.1145/2934583.2934612
   [Anonymous], 2005, Journal of Embedded Computing
   [Anonymous], 2013, INTRO STAT LEARNING
   [Anonymous], 2012, IEEE COMM SURV TUTOR
   [Anonymous], 1999, P DEP DEF HPCMP US G
   [Anonymous], 2000, IEEE T VLSI SYST
   [Anonymous], 2008, BSD C
   [Anonymous], P INT S COD GEN OPT
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bogdan P, 2012, ACM IEEE INT CONF CY, P23, DOI 10.1109/ICCPS.2012.11
   Chen X., 2013, P DES AUT C, V114
   Cochran R, 2011, INT SYMP MICROARCH, P175
   Cortex A., 2013, ARM Holdings PLC, V24
   Coskun AK, 2007, DES AUT TEST EUROPE, P1659
   De Melo AC, 2010, LIN K, V18
   Del Sozzo E, 2016, DES AUT TEST EUROPE, P531
   Dhiman G, 2009, IEEE T COMPUT AID D, V28, P676, DOI 10.1109/TCAD.2009.2015740
   Donyanavard B., 2016, P INT C HARDW SOFTW, V27
   Friedman J., 2001, The Elements of Statistical Learning, V10, DOI 10.1007/978-0-387-21606-5
   Gupta U., 2017, IEEE Trans. on Multi-Scale Computing Systems
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Henkel J., 2015, P INT S NETW ON CHIP, V23
   Herbert S, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P38, DOI 10.1145/1283780.1283790
   Isci C, 2006, INT SYMP MICROARCH, P359
   Kim RG, 2016, IEEE T VLSI SYST, V24, P2488, DOI 10.1109/TVLSI.2015.2512611
   Li J, 2006, INT S HIGH PERF COMP, P77
   Mochel P., 2005, P LIN S
   Muthukaruppan TS, 2013, DES AUT CON
   ODROID, PLATF ODROID XU3
   Ogras U.Y., 2013, Modeling, Analysis and Optimization of Network-OnChip Communication Architectures, V184
   Palesi M, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P67, DOI 10.1109/CODES.2002.1003603
   PALLIPADI V, 2006, P LIN S, V2
   Pallipadi Venkatesh., 2007, P LIN S CIT, V2, P119
   Sherwood T, 2003, IEEE MICRO, V23, P84, DOI 10.1109/MM.2003.1261391
   Singla G, 2015, DES AUT TEST EUROPE, P960
   Thomas S, 2014, I S WORKL CHAR PROC, P76, DOI 10.1109/IISWC.2014.6983043
   Wang W., 2012, DYNAMIC RECONFIGURAT
   Wang XH, 2016, MICROPROCESS MICROSY, V46, P136, DOI 10.1016/j.micpro.2016.03.006
   Zheng X., 2016, P DES AUT C, V4
   Zhu Yuhao, 2013, INT S HIGH PERF COMP
NR 40
TC 40
Z9 48
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 123
DI 10.1145/3126530
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800006
DA 2024-07-18
ER

PT J
AU Ji, C
   Chang, LP
   Shi, L
   Gao, CM
   Wu, C
   Wang, YG
   Xue, CJ
AF Ji, Cheng
   Chang, Li-Pin
   Shi, Liang
   Gao, Congming
   Wu, Chao
   Wang, Yuangang
   Xue, Chun Jason
TI Lightweight Data Compression for Mobile Flash Storage
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Flash memory; mobile device; compressibility; data compression
AB Data compression is beneficial to flash storage lifespan. However, because the design of mobile flash storage is highly cost-sensitive, hardware compression becomes a less attractive option. This study investigates the feasibility of data compression on mobile flash storage. It first characterizes data compressibility based on mobile apps, and the analysis shows that write traffic bound for mobile storage volumes is highly compressible. Based on this finding, a lightweight approach is introduced for firmware-based data compression in mobile flash storage. The controller and flash module work in a pipelined fashion to hide the data compression overhead. Together with this pipelined design, the proposed approach selectively compresses incoming data of high compressibility, while leaving data of low compressibility to a compression-aware garbage collector. Experimental results show that our approach greatly reduced the frequency of block erase by 50.5% compared to uncompressed flash storage. Compared to unconditional data compression, our approach improved the write latency by 10.4% at a marginal cost of 4% more block erase operations.
C1 [Ji, Cheng; Wu, Chao; Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
   [Chang, Li-Pin] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan.
   [Shi, Liang; Gao, Congming] Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
   [Wang, Yuangang] Huawei Technol Co Ltd, Shenzhen, Peoples R China.
C3 City University of Hong Kong; National Yang Ming Chiao Tung University;
   Chongqing University; Huawei Technologies
RP Shi, L (corresponding author), Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
EM chengji4-c@cityu.edu.hk; lpchang@cs.nctu.edu.tw; shiliang@cqu.edu.cn;
   albertgaocm@gmail.com; chaowu6-c@cityu.edu.hk; wangyuangang@huawei.com;
   jasonxue@cityu.edu.hk
RI Lv, Yuanjie/AER-0767-2022; wangwangwang, yuanyaunyuan/HHN-6432-2022;
   Gao, Congming/W-1757-2019; Wang, Yuan/GRF-3621-2022; WANG,
   YUANYUAN/IQR-4295-2023; Wang, Yuan/HHC-1520-2022
FU National 863 Program [2015AA015304]; Ministry of Science and Technology
   of Taiwan (MOST) [104-2221-E-009-011-MY3]; Fundamental Research Funds
   for the Central Universities [106112016CDJZR185512]; NSFC [61402059,
   61572411]; Huawei Innovation Research Program(HIRP)
FX This work is partially supported by National 863 Program 2015AA015304
   and Ministry of Science and Technology of Taiwan (MOST
   104-2221-E-009-011-MY3), the Fundamental Research Funds for the Central
   Universities(106112016CDJZR185512), NSFC(61402059 and 61572411), and
   Huawei Innovation Research Program(HIRP).
CR Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   Chang Hsin-Yu, 2016, P CODES ISSS
   Chang Li-Pin, 2016, ACM T EMBED COMPUT S
   Hansel G., 1992, P STACS 92 9 ANN S T, P513
   Jen-Wei Hsieh, 2006, ACM Transaction on Storage, V2, P22, DOI 10.1145/1138041.1138043
   Jeong S., 2013, P ATC
   Ji Cheng, 2016, P HOTSTORAGE
   Kang J.-U., 2014, P HOTSTORAGE, P1
   Kim H, 2012, ACM T STORAGE, V8, DOI 10.1145/2385603.2385607
   Lee K, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P23
   Park Y, 2011, IEEE T CONSUM ELECTR, V57, P1148, DOI 10.1109/TCE.2011.6018868
   Rodeh O, 2013, ACM T STORAGE, V9, DOI 10.1145/2501620.2501623
   Sagahyroon Assim, 2006, P APCCAS
   Schindler J, 2008, DISKSIM 4 0
   Son Mungyu, 2015, P CODES ISSS
   Tsirogiannis Dimitris, 2010, P SIGMOD
   Wu Guanying, 2012, P EUROSYS
   Zhang Xuebin, 2016, P FAST
   Zhou Deng, 2015, P IISWC
   Zuck Aviad, 2014, P INFLOW
NR 20
TC 16
Z9 17
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 183
DI 10.1145/3126511
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800066
DA 2024-07-18
ER

PT J
AU Schulze, C
   Cleaveland, R
AF Schulze, Christoph
   Cleaveland, Rance
TI Improving Invariant Mining via Static Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Invariant mining; automated test generation; model-based development;
   verification and validation
ID GENERATION
AB This paper proposes the use of static analysis to improve the generation of invariants from test data extracted from Simulink models. Previous work has shown the utility of such automatically generated invariants as a means for updating and completing system specifications; they also are useful as a means of understanding model behavior. This work shows how the scalability and accuracy of the data mining process can be dramatically improved by using information from data/control flow analysis to reduce the search space of the invariant mining and to eliminate false positives. Comparative evaluations of the process show that the improvements significantly reduce execution time and memory consumption, thereby supporting the analysis of more complex models, while also improving the accuracy of the generated invariants.
C1 [Schulze, Christoph; Cleaveland, Rance] Univ Maryland, 8223 Paint Branch Dr, College Pk, MD 20740 USA.
C3 University System of Maryland; University of Maryland College Park
RP Schulze, C (corresponding author), Univ Maryland, 8223 Paint Branch Dr, College Pk, MD 20740 USA.
EM cschulze@umd.edu; rance@cs.umd.edu
FU NSF [1446583, 1446365, 1446665]; Fraunhofer Center for Experimental
   Software Engineering; Direct For Computer & Info Scie & Enginr; Division
   Of Computer and Network Systems [1446665] Funding Source: National
   Science Foundation; Direct For Computer & Info Scie & Enginr; Division
   Of Computer and Network Systems [1446583, 1446365] Funding Source:
   National Science Foundation
FX Research supported by NSF Grants #1446583, #1446365, #1446665, as well
   as the Fraunhofer Center for Experimental Software Engineering.
CR Ackermann C, 2010, LECT NOTES COMPUT SC, V6418, P1, DOI 10.1007/978-3-642-16612-9_1
   Agrawal A., 2004, ELECTRON NOTES THEOR, V109, P43
   Agrawal R., 1993, SIGMOD Record, V22, P207, DOI 10.1145/170036.170072
   Beschastnikh Ivan, 2011, MANAGING LARGE SCALE
   CHENG X, 2008, P DATE, P682
   Dragomir I., 2016, COMPOSITIONAL SEMANT, P38, DOI DOI 10.1007/978-3-319-32582-83
   Ernst MD, 2007, SCI COMPUT PROGRAM, V69, P35, DOI 10.1016/j.scico.2007.01.015
   Fontana Patricio, 2015, THESIS
   Fournier-Viger P, 2016, LECT NOTES ARTIF INT, V9853, P36, DOI 10.1007/978-3-319-46131-1_8
   Gerlitz Thomas, TAG DAGST WORKSH, P13
   HAMERS L, 1989, INFORM PROCESS MANAG, V25, P315, DOI 10.1016/0306-4573(89)90048-4
   Han JW, 2000, SIGMOD RECORD, V29, P1
   Jiang Z, 2010, EUROMICRO, P239, DOI 10.1109/ECRTS.2010.36
   LUBLINERMAN R, 2009, P 36 ACM SIGPL SIG, V44, P78
   Lublinerman R, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P147, DOI 10.1109/RTAS.2008.12
   Lublinerman Roberto., 2008, P C DESIGN AUTOMATIO, P1504, DOI DOI 10.1145/1403375.1403736
   Meenakshi B, 2006, LECT NOTES COMPUT SC, V4260, P606
   Ng R. T., 1998, SIGMOD Record, V27, P13, DOI 10.1145/276305.276307
   Pantelic Vera, 2015, 2015 3rd International Conference on Model-Driven Engineering and Software Development (MODELSWARD), P1
   Pei J, 2001, PROC INT CONF DATA, P433, DOI 10.1109/ICDE.2001.914856
   Vasudevan S, 2010, DES AUT TEST EUROPE, P626
   Wohlin C., 2000, EXPT SOFTWARE ENG IN
NR 22
TC 3
Z9 4
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 167
DI 10.1145/3126504
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800050
DA 2024-07-18
ER

PT J
AU Chatterjee, N
   Paul, S
   Chattopadhyay, S
AF Chatterjee, Navonil
   Paul, Suraj
   Chattopadhyay, Santanu
TI Fault-Tolerant Dynamic Task Mapping and Scheduling for
   Network-on-Chip-Based Multicore Platform
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Network-on-chip; dynamic mapping and scheduling; task replication;
   communication energy; deadline; fault tolerance
ID RELIABILITY; SYSTEMS; DESIGN; CHALLENGES; POWER
AB In Network-on-Chip (NoC)-based multicore systems, task allocation and scheduling are known to be important problems, as they affect the performance of applications in terms of energy consumption and timing. Advancement of deep submicron technology has made it possible to scale the transistor feature size to the nanometer range, which has enabled multiple processing elements to be integrated onto a single chip. On the flipside, it has made the integrated entities on the chip more susceptible to different faults. Although a significant amount of work has been done in the domain of fault-tolerant mapping and scheduling, existing algorithms either precompute reconfigured mapping solutions at design time while anticipating fault(s) scenarios or adopt a hybrid approach wherein a part of the fault mitigation strategy relies on the design-time solution. The complexity of the problem rises further for real-time dynamic systems where new applications can arrive in the multicore platform at any time instant. For real-time systems, the validity of computation depends both on the correctness of results and on temporal constraint satisfaction. This article presents an improved fault-tolerant dynamic solution to the integrated problem of application mapping and scheduling for NoC-based multicore platforms. The developed algorithm provides a unified mapping and scheduling method for real-time systems focusing on meeting application deadlines and minimizing communication energy. A predictive model has been used to determine the failure-prone cores in the system for which a fault-tolerant resource allocation with task redundancy has been performed. By selectively using a task replication policy, the reliability of the application, executing on a given NoC platform, is improved. A detailed evaluation of the performance of the proposed algorithm has been conducted for both real and synthetic applications. When compared with other fault-tolerant algorithms reported in the literature, performance of the proposed algorithm shows an average reduction of 56.95% in task re-execution time overhead and an average improvement of 31% in communication energy. Further, for time-constrained tasks, deadline satisfaction has also been achieved for most of the test cases by the developed algorithm, whereas the techniques reported in the literature failed to meet deadline in about 45% test cases.
C1 [Chatterjee, Navonil; Paul, Suraj; Chattopadhyay, Santanu] Indian Inst Technol Kharagpur, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Chatterjee, N (corresponding author), Indian Inst Technol Kharagpur, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
EM navonil@iitkgp.ac.in; Suraj.Paul@alumnimail.iitkgp.ac.in;
   santanu@ece.iitkgp.ernet.in
RI Chatterjee, Navonil/T-7658-2019
OI Chatterjee, Navonil/0000-0002-8402-8195
CR Ahmed R, 2014, EUROMICRO, P243, DOI 10.1109/ECRTS.2014.15
   Ahn KD, 1997, PACIFIC RIM INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT SYSTEMS, PROCEEDINGS, P98, DOI 10.1109/PRFTS.1997.640132
   [Anonymous], 2011, Design, Automation Test in Europe Confer- ence Exhibition (DATE), 2011, DOI DOI 10.1109/ICC.2011.5963033
   [Anonymous], 2007, WILEY SERIES PARALLE
   [Anonymous], P INT S SYST CHIP 20
   [Anonymous], QUAD COR INT XEON PR
   [Anonymous], 2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), DOI DOI 10.1109/CASES.2013.6662505
   [Anonymous], P IEEE INT TEST C 20
   [Anonymous], 2011 SEM C DRESD
   [Anonymous], P 2011 IEEE 54 INT M
   [Anonymous], 2018, NETWORK ON CHIP NEXT
   [Anonymous], 2014, 18 INT S VLSI DESIGN, DOI DOI 10.1109/ISVDAT.2014.6881036
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bolanos F, 2013, J SYST ARCHITECT, V59, P429, DOI 10.1016/j.sysarc.2013.04.009
   Borkar S, 2004, DES AUT CON, P75
   Chanhee Lee, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P307
   Chao HL, 2016, ACM T RECONFIG TECHN, V10, DOI 10.1145/2892633
   Chengmo Yang, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P15
   Constantinescu C, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P205, DOI 10.1109/DSN.2002.1028901
   Constantinescu C, 2003, IEEE MICRO, V23, P14, DOI 10.1109/MM.2003.1225959
   Das A., 2012, 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP 2012), P149, DOI 10.1109/RSP.2012.6380704
   Das A, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2665071
   Das A, 2013, DES AUT TEST EUROPE, P689
   Das A, 2014, FUTURE GENER COMP SY, V30, P216, DOI 10.1016/j.future.2013.06.016
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Eles Petru., 2008, Proceedings of the conference on Design, automation and test in Europe, P1117
   Fick D, 2009, DES AUT TEST EUROPE, P21
   Floyd MS, 2007, IBM J RES DEV, V51, P733, DOI 10.1147/rd.516.0733
   Jia Huang, 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P247
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Khalili F, 2013, IET COMPUT DIGIT TEC, V7, P238, DOI 10.1049/iet-cdt.2013.0032
   Kohler A, 2010, IEEE T COMPUT AID D, V29, P883, DOI 10.1109/TCAD.2010.2048399
   Liberato F, 2000, IEEE T COMPUT, V49, P906, DOI 10.1109/12.869322
   Maqsood T, 2015, J SYST ARCHITECT, V61, P293, DOI 10.1016/j.sysarc.2015.06.001
   Ren Y, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2700417
   Schuchman E, 2005, CONF PROC INT SYMP C, P160, DOI 10.1109/ISCA.2005.44
   Shamshiri S, 2011, IEEE T COMPUT, V60, P1246, DOI 10.1109/TC.2011.32
   Shivakumar P, 2012, PR IEEE COMP DESIGN, P35, DOI 10.1109/ICCD.2012.6378613
   Wang C, 2013, 2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC), P873, DOI 10.1109/HPCC.and.EUC.2013.125
   Yao CH, 2011, J ELECTRON TEST, V27, P711, DOI 10.1007/s10836-011-5253-4
   Yung-Chang Chang, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P431, DOI 10.1109/ASPDAC.2011.5722228
   Zhang L, 2008, DES AUT TEST EUROPE, P770
   Zhang L, 2009, IEEE T VLSI SYST, V17, P1173, DOI 10.1109/TVLSI.2008.2002108
NR 43
TC 30
Z9 30
U1 1
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 108
DI 10.1145/3055512
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000018
DA 2024-07-18
ER

PT J
AU Esposito, S
   Violante, M
   Sozzi, M
   Terrone, M
   Traversone, M
AF Esposito, Stefano
   Violante, Massimo
   Sozzi, Marco
   Terrone, Marco
   Traversone, Massimo
TI A Novel Method for Online Detection of Faults Affecting Execution-Time
   in Multicore-Based Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Software implemented hardware fault tolerance; mixed-criticality
   applications; safety-critical systems; hard real-time applications;
   multicore-based systems
AB This article proposes a bounded interference method, based on statistical evaluations, for online detection and tolerance of any fault capable of causing a deadline miss. The proposed method requires data that can be gathered during the profiling and worst-case execution time (WCET) analysis phase. This article describes the method, its application, and then it presents an avionic mixed-criticality use case for experimental evaluation, considering both dual-core and quad-core platforms. Results show that faults that can cause a timing violation are correctly identified while other faults that do not introduce a significant temporal interference can be tolerated to avoid high recovery overheads.
C1 [Esposito, Stefano; Violante, Massimo] Politecn Torino, Dipartimento Automat & Informat, Cso Duca Abruzzi 24, I-10124 Turin, Italy.
   [Sozzi, Marco; Terrone, Marco; Traversone, Massimo] Leonardo Finmeccan, Nerviano, MI, Italy.
   [Sozzi, Marco; Traversone, Massimo] Leonardo Finmeccan Spa, Viale Europa Snc, I-20014 Nerviano, MI, Italy.
   [Terrone, Marco] Leonardo Finmeccan Spa, Cso Marche 41, I-10146 Nerviano, MI, Italy.
C3 Polytechnic University of Turin
RP Esposito, S (corresponding author), Politecn Torino, Dipartimento Automat & Informat, Cso Duca Abruzzi 24, I-10124 Turin, Italy.
RI Sozzi, Marco/W-1166-2019
OI Sozzi, Marco/0000-0001-8941-1903
FU ECSEL Joint Undertaking project in the Innovation Pilot Programme
   "Computing platforms for embedded systems" (AIPP5) [621429]
FX This research was partially supported by the ECSEL Joint Undertaking
   project in the Innovation Pilot Programme "Computing platforms for
   embedded systems" (AIPP5) under grant agreement n. 621429 (project
   EMC<SUP>2</SUP>).
CR Anderson J.H., 2009, P WORKSH MIX CRIT RO
   [Anonymous], 2014, NONPARAMETRIC STAT S
   [Anonymous], 2014, P DES AUT TEST EUR C
   [Anonymous], 2015, ZYNQ 7000 ALL PROGR
   [Anonymous], 2009, Introduction to Algorithms
   [Anonymous], CR1999209347 NASA LA
   ARM, 2014, 0406CC ARM DDI
   ARM, 2012, DDI0388I ARM
   ARM, 2012, DDI0407I ARM
   Avramenko S, 2015, IEEE INT ON LINE, P26, DOI 10.1109/IOLTS.2015.7229823
   Baruah S, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P147, DOI 10.1109/ECRTS.2008.26
   Boniol Frederic, 2012, Architecture of Computing Systems - ARCS 2012. Proceedings 25th International Conference, P98, DOI 10.1007/978-3-642-28293-5_9
   Burns Alan., 2016, MIXED CRITICALITY SY
   Certification Authorities and Software Team, 2014, CAST32 FED AV ADM EU
   Esposito S, 2016, IEEE INT ON LINE, P213, DOI 10.1109/IOLTS.2016.7604704
   Giannopoulou Georgia, 2013, 2013 P INT C EMB SOF
   Gibbons JD, 2010, STAT TXB MONOGRAPHS, V15th, DOI DOI 10.5005/JP/BOOKS/10313_14
   Krishna CM, 2014, ACM COMPUT SURV, V46, DOI 10.1145/2534028
   Luise M, 2009, TEORIA DEI SEGNALI
   Nowotsch J., 2014, 2014 Design, Automation Test in Europe Conference Exhibition (DATE), P1
   Nowotsch J, 2014, EUROMICRO, P109, DOI 10.1109/ECRTS.2014.20
   Nowotsch J, 2012, 2012 NINTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2012), P132, DOI 10.1109/EDCC.2012.27
   NXP, 2014, E6500 COR REF MAN RE
   NXP, 2015, MX 6DUAL 6QUAD APPL
   Pathan RM, 2014, REAL-TIME SYST, V50, P509, DOI 10.1007/s11241-014-9202-z
   Paulitsch M, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P453, DOI 10.1109/DSD.2015.100
   Pellizzoni R, 2011, IEEE REAL TIME, P269, DOI 10.1109/RTAS.2011.33
   SCHOLZ FW, 1987, J AM STAT ASSOC, V82, P918, DOI 10.2307/2288805
   Schranzhofer A., 2009, EMBEDDED SYSTEMS WEE, P87
   STEPHENS MA, 1974, J AM STAT ASSOC, V69, P730, DOI 10.2307/2286009
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
NR 31
TC 10
Z9 10
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 94
DI 10.1145/3063313
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000004
OA Green Published
DA 2024-07-18
ER

PT J
AU Wang, TY
   Homsi, S
   Niu, LW
   Ren, SL
   Bai, O
   Quan, G
   Qiu, MK
AF Wang, Tianyi
   Homsi, Soamar
   Niu, Linwei
   Ren, Shaolei
   Bai, Ou
   Quan, Gang
   Qiu, Meikang
TI Harmonicity-Aware Task Partitioning for Fixed Priority Scheduling of
   Probabilistic Real-Time Tasks on Multi-Core Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Probabilistic; multi-core; task
   partitions; harmonic; real-time systems
ID SCHEDULABILITY TESTS; SYSTEMS; PERFORMANCE
AB The uncertainty due to performance variations of IC chips and resource sharing on multi-core platforms have significantly degraded the predictability of real-time systems. Traditional deterministic approaches based on the worst-case assumptions become extremely pessimistic and thus unpractical. In this article, we address the problem of scheduling a set of fixed-priority periodic real-time tasks on multi-core platforms in a probabilistic manner. Specifically, we consider task execution time as a probabilistic distribution and study how to schedule these tasks on multi-core platforms with guaranteed Quality of Service (QoS) requirements in terms of deadline-missing probabilities. Moreover, it is a well-known fact that the relationship among task periods, if exploited appropriately, can significantly improve the processor utilization. To this end, we present a novel approach to partition real-time tasks that can take both task execution time distributions and their period relationships into consideration. From our extensive experiment results, our proposed methods can greatly improve the schedulability of real-time tasks when compared with existing approaches.
C1 [Wang, Tianyi] Florida Int Univ, Miami, FL 33199 USA.
   [Homsi, Soamar; Bai, Ou; Quan, Gang] Florida Int Univ, Dept Elect & Comp Engn, Miami, FL 33174 USA.
   [Niu, Linwei] West Virginia State Univ, Dept Math & Comp Sci, 5000 Fairlawn Ave, Institute, WV 25112 USA.
   [Ren, Shaolei] Univ Calif Riverside, Dept Elect & Comp Engn, 900 Univ Ave, Riverside, CA 92521 USA.
   [Qiu, Meikang] Pace Univ, New York, NY 10038 USA.
   [Wang, Tianyi] 3 Apple Hill Dr, Natick, MA 01760 USA.
   [Qiu, Meikang] Columbia Univ, 1322 Mudd Bldg,500 West 120th St, New York, NY 10027 USA.
C3 State University System of Florida; Florida International University;
   State University System of Florida; Florida International University;
   West Virginia State University; University of California System;
   University of California Riverside; Pace University; Columbia University
RP Wang, TY (corresponding author), Florida Int Univ, Miami, FL 33199 USA.; Wang, TY (corresponding author), 3 Apple Hill Dr, Natick, MA 01760 USA.
EM tianyi0001@gmail.com; shoms001@fiu.edu; lniu@wvstateu.edu;
   sren@ece.ucr.edu; ou.bai@fiu.edu; gang.quan@fiu.edu; mq2203@columbia.edu
RI Ren, Shaolei/K-6526-2013; Quan, Gang/JVZ-6756-2024
OI Quan, Gang/0000-0002-1007-4850; Bai, Ou/0000-0002-0040-6807; Ren,
   Shaolei/0000-0001-9003-4324
FU National Science Foundation [CNS-1423137, CNS-1457506, CNS-1565474,
   ECCS-1610471]; Direct For Computer & Info Scie & Enginr [1565474]
   Funding Source: National Science Foundation; Division Of Computer and
   Network Systems [1565474] Funding Source: National Science Foundation
FX This work is supported by the National Science Foundation, under grant
   CNS-1423137, CNS-1457506, CNS-1565474, and ECCS-1610471.
CR [Anonymous], 1990, COMPUT INTRACTABILIT
   [Anonymous], P 20 INT C REAL TIM
   ARINC, 2008, WIND RIVER SYSTEMS
   Atlas A, 1998, REAL TIM SYST SYMP P, P123, DOI 10.1109/REAL.1998.739737
   Axer P., 2013, P 2013 50 ACM EDAC I, P1
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bini E, 2001, EUROMICRO, P59, DOI 10.1109/EMRTS.2001.934000
   Bonifaci V, 2013, REAL TIM SYST SYMP P, P236, DOI 10.1109/RTSS.2013.31
   de Oliveira RS, 2000, J SYST ARCHITECT, V46, P991, DOI 10.1016/S1383-7621(00)00004-7
   Edgar S, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P215, DOI 10.1109/REAL.2001.990614
   Fan M, 2015, J SYST SOFTWARE, V99, P85, DOI 10.1016/j.jss.2014.09.010
   Fan M, 2014, IEEE T PARALL DISTR, V25, P1476, DOI 10.1109/TPDS.2013.71
   Fan M, 2012, DES AUT TEST EUROPE, P503
   Guan N, 2012, INT PARALL DISTRIB P, P261, DOI 10.1109/IPDPS.2012.33
   Han CC, 1997, REAL TIM SYST SYMP P, P36, DOI 10.1109/REAL.1997.641267
   Han CC, 1996, IEEE T COMPUT, V45, P814, DOI 10.1109/12.508320
   Johnson D. S., 1974, SIAM Journal on Computing, V3, P299, DOI 10.1137/0203025
   Kandhalu A, 2012, IEEE REAL TIME, P307, DOI 10.1109/RTAS.2012.18
   Kim K, 2005, IEEE T COMPUT, V54, P1460, DOI 10.1109/TC.2005.174
   KUO TW, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P160, DOI 10.1109/REAL.1991.160369
   Lauzac S, 2003, IEEE T COMPUT, V52, P337, DOI 10.1109/TC.2003.1183948
   Lauzac S, 1998, FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, P511, DOI 10.1109/IPPS.1998.669964
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   Li KL, 2015, IEEE T COMPUT, V64, P191, DOI 10.1109/TC.2013.205
   Li KL, 2014, IEEE T PARALL DISTR, V25, P2867, DOI 10.1109/TPDS.2013.270
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lu WC, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P3
   Lu Y, 2012, REAL TIM SYST SYMP P, P351, DOI 10.1109/RTSS.2012.85
   Marouf M., 2011, Proceedings of the 16th Conference on Emerging Technologies Factory Automation ETFA, P1
   Maxim D., 2011, RTNS, P129
   Maxim D, 2013, REAL TIM SYST SYMP P, P224, DOI 10.1109/RTSS.2013.30
   Nasri M, 2014, EUROMICRO, P211, DOI 10.1109/ECRTS.2014.31
   Nassif S, 2007, INT EL DEVICES MEET, P569, DOI 10.1109/IEDM.2007.4419002
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Tia T.-S., 1995, Proceedings. Real-Time Technology and Applications Symposium (Cat. No.95TH8055), P164, DOI 10.1109/RTTAS.1995.516213
   Wang TY, 2015, DES AUT TEST EUROPE, P1335
   Wang Tianyi, 2016, P 53 ANN DES AUT C, P131
NR 38
TC 10
Z9 10
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 101
DI 10.1145/3064813
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000011
DA 2024-07-18
ER

PT J
AU Bujtor, F
   Sorokin, L
   Vogler, W
AF Bujtor, Ferenc
   Sorokin, Lev
   Vogler, Walter
TI Testing Preorders for dMTS: Deadlock- and the New
   Deadlock-/DivergenceTesting
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 15th International Conference on Application of Concurrency to System
   Design (ACSD)
CY JUN 21-26, 2015
CL Brussels, BELGIUM
SP IEEE Comp Soc
DE Testing preorder; deadlock; divergence; failure-divergence semantics;
   disjunctive modal transition systems
ID EQUIVALENCES
AB Testing preorders on component specifications ensure that replacing a specification by a refined one does not introduce unwanted behavior in an overall system. Considering deadlocks as unwanted, the preorder can be characterized by a failure semantics on Labeled Transition Systems (LTSs). In previous work, we have generalized this to Modal Transition Systems (MTSs) with a new, MTS-specific testing idea. In the present article, we generalize this idea further to DMTS, a subclass of disjunctive MTSs. On the one hand, the testing preorder can be characterized by the same failure semantics, and dMTS have no additional expressivity in our setting. On the other hand, the technical treatment is significantly harder and, surprisingly, the preorder is not compositional.
   Furthermore, we regard deadlocks and divergence (infinite unobservable runs) as unwanted and characterize the testing preorder with an unusual failure-divergence semantics. This preorder is already on LTSs strictly coarser-and hence arguably better-than the traditional failure-divergence preorder. It is a precongruence on dMTS, also for hiding, and much easier to handle than the deadlock-based preorder. It arises as well from a new variant of De Nicola's and Hennessy's must-testing.
C1 [Bujtor, Ferenc; Sorokin, Lev; Vogler, Walter] Univ Augsburg, Inst Informat, Univstr 6a, D-86135 Augsburg, Germany.
C3 University of Augsburg
RP Bujtor, F (corresponding author), Univ Augsburg, Inst Informat, Univstr 6a, D-86135 Augsburg, Germany.
FU DFG project "Foundations of Heterogenous Specifications Using State
   Machines and Temporal Logic" [VO 615/12-1]
FX This research was supported by DFG project "Foundations of Heterogenous
   Specifications Using State Machines and Temporal Logic," VO 615/12-1.
CR BAUMGARTEN B, 1988, LECT NOTES COMPUT SC, V340, P44
   Ben-David Shoham, 2013, CONCUR 2013 - Concurrency Theory. 24th International Conference, CONCUR 2013. Proceedings: LNCS 8052, P91, DOI 10.1007/978-3-642-40184-8_8
   Benes Nikola, 2013, CONCUR 2013 - Concurrency Theory. 24th International Conference, CONCUR 2013. Proceedings: LNCS 8052, P76, DOI 10.1007/978-3-642-40184-8_7
   Benes N, 2011, LECT NOTES COMPUT SC, V6996, P228, DOI 10.1007/978-3-642-24372-1_17
   Bergstra J. A., 1987, Formal Description of Programming Concepts - III. Proceedings of the IFIP TC 2/WG 2.2 Working Conference, P77
   BROOKES SD, 1984, J ACM, V31, P560, DOI 10.1145/828.833
   Bujtor F, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2746336
   Bujtor F, 2015, THEOR COMPUT SCI, V597, P18, DOI 10.1016/j.tcs.2015.06.047
   DENICOLA R, 1984, THEOR COMPUT SCI, V34, P83, DOI 10.1016/0304-3975(84)90113-0
   DENICOLA R, 1987, ACTA INFORM, V24, P211, DOI 10.1007/BF00264365
   Fecher H, 2008, J LOGIC ALGEBR PROGR, V77, P20, DOI 10.1016/j.jlap.2008.05.003
   Hennessy M., 1988, An algebraic theory of processes
   HUTTEL H, 1989, LECT NOTES COMPUT SC, V363, P163
   Larsen K. G., 1990, Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science (90CH2897-7), P108, DOI 10.1109/LICS.1990.113738
   Larsen KG, 2007, LECT NOTES COMPUT SC, V4703, P105
   Lüttgen G, 2013, LOG METH COMPUT SCI, V9, DOI 10.2168/LMCS-9(3:4)2013
   Luttgen Gerald, 2013, ELECT COMPUT EASST, V66
   Milner R., 1989, COMMUNICATION CONCUR, VI-XI, P1
   Sorokin Lev, 2014, THESIS
   VALMARI A, 1995, INFORM PROCESS LETT, V53, P341, DOI 10.1016/0020-0190(94)00214-J
   Valmari A, 1995, WORK COMP, P326
   VOGLER W, 1989, ACTA INFORM, V26, P333
   Vogler W., 1992, LECT NOTES COMPUTER, V625, DOI [10.1007/3-540-55767-9, DOI 10.1007/3-540-55767-9]
NR 23
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 41
DI 10.1145/2984641
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA ES7SL
UT WOS:000399750900014
DA 2024-07-18
ER

PT J
AU Liu, QR
   Jung, C
   Lee, D
   Tiwari, D
AF Liu, Qingrui
   Jung, Changhee
   Lee, Dongyoon
   Tiwari, Devesh
TI Compiler-Directed Soft Error Detection and Recovery to Avoid DUE and SDC
   via Tail-DMR
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Soft error resilience; compilers; tail-DMR frontier; idempotent
   processing; acoustic wave detectors
ID LOW-COST; APPLICATION RESILIENCY; FAULT-TOLERANCE; RELIABILITY;
   EFFICIENT; VULNERABILITY; GENE
AB This article presents Clover, a compiler-directed soft error detection and recovery scheme for lightweight soft error resilience. The compiler carefully generates soft-error-tolerant code based on idempotent processing without explicit checkpoints. During program execution, Clover relies on a small number of acoustic wave detectors deployed in the processor to identify soft errors by sensing the wave made by a particle strike. To cope with DUEs (detected unrecoverable errors) caused by the sensing latency of error detection, Clover leverages a novel selective instruction duplication technique called tail-DMR (dual modular redundancy) that provides a region-level error containment. Once a soft error is detected by either the sensors or the tail-DMR, Clover takes care of the error as in the case of exception handling. To recover from the error, Clover simply redirects program control to the beginning of the code region where the error is detected. The experimental results demonstrate that the average runtime overhead is only 26%, which is a 75% reduction compared to that of the state-of-the-art soft error resilience technique. In addition, this article evaluates an alternative technique called tail- wait, comparing it to Clover. According to the evaluation with the different processor configurations and the various error detection latencies, Clover turns out to be a superior technique, achieving 1.06 to 3.49x speedup over the tail-wait.
C1 [Liu, Qingrui; Jung, Changhee; Lee, Dongyoon] Virginia Tech, 2202 Kraft Dr, Blacksburg, VA 24060 USA.
   [Tiwari, Devesh] Oak Ridge Natl Lab, 1 Bethel Valley Rd, Oak Ridge, TN 37831 USA.
C3 Virginia Polytechnic Institute & State University; United States
   Department of Energy (DOE); Oak Ridge National Laboratory
RP Liu, QR (corresponding author), Virginia Tech, 2202 Kraft Dr, Blacksburg, VA 24060 USA.
EM lqingrui@vt.edu
OI Lee, Dongyoon/0000-0002-2240-3316
FU National Science Foundation [CCF-1527463]; US DOE [DE-AC05-00OR22725];
   Direct For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [1527463] Funding Source: National Science
   Foundation
FX This work was partly supported by the National Science Foundation under
   the grant CCF-1527463, and by the Oak Ridge Leadership Computing
   Facility at the Oak Ridge National Laboratory, which is managed by UT
   Battelle, LLC for the US DOE under the contract No. DE-AC05-00OR22725.
CR [Anonymous], 2012, Proceedings of the 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks
   [Anonymous], THESIS
   [Anonymous], 2013, P 50 ANN DESIGN AUTO, DOI DOI 10.1145/2463209.2488857
   ARM, 2015, CORTEX A57 TECHN REF
   Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Carretero J, 2009, CONF PROC INT SYMP C, P105, DOI 10.1145/1555815.1555770
   Chung J, 2013, SCI PROGRAMMING-NETH, V21, P197, DOI [10.3233/SPR-130374, 10.1155/2013/473915]
   Cong J, 2011, ICCAD-IEEE ACM INT, P150, DOI 10.1109/ICCAD.2011.6105319
   Constantinescu Cristian, 2003, P 36 ANN INT S MICR, V23
   de Kruijf M., 2013, CGO, P1
   de Kruijf M, 2012, ACM SIGPLAN NOTICES, V47, P475, DOI 10.1145/2345156.2254120
   Feng SG, 2011, INT SYMP MICROARCH, P398
   Feng SG, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P385
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hao Chen, 2013, P 14 ACM SIGPLAN SIG
   Haque Imran S., 2010, Proceedings 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing (CCGrid), P691, DOI 10.1109/CCGRID.2010.84
   Hari Siva Kumar Sastry, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P122
   Hari SKS, 2012, ACM SIGPLAN NOTICES, V47, P123, DOI 10.1145/2189750.2150990
   Hari SKS, 2013, IEEE MICRO, V33, P58, DOI 10.1109/MM.2013.30
   Jeyapaul R, 2014, IEEE T PARALL DISTR, V25, P254, DOI 10.1109/TPDS.2013.14
   JUNG C., 2005, Proceedings of the tenth ACM SIGPLAN symposium on Principles and Practice of Parallel Programming, P236, DOI DOI 10.1145/1065944.1065976
   Jung Chang Hee, 2009, US Patent, Patent No. [7,526,637, 7526637]
   Kaul H, 2012, DES AUT CON, P1149
   Khudia DS, 2014, INT SYMP MICROARCH, P319, DOI 10.1109/MICRO.2014.33
   Khudia DS, 2012, ACM SIGPLAN NOTICES, V47, P99, DOI 10.1145/2345141.2248433
   Khudia Daya Shanker, 2013, P 14 ACM SIGPLAN SIG
   Kim DW, 2015, INT S HIGH PERF COMP, P439, DOI 10.1109/HPCA.2015.7056053
   Kim J, 2015, INT S HIGH PERF COMP, P101
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee J, 2010, J PARALLEL DISTR COM, V70, P467, DOI 10.1016/j.jpdc.2009.10.008
   Lee S., 2014, P 36 INT C SOFTW ENG
   Li JL, 2013, J SYST ARCHITECT, V59, P1383, DOI 10.1016/j.sysarc.2013.06.003
   Li X., 2010, P 2010 USENIX C USEN
   Li XD, 2008, CONF PROC INT SYMP C, P341, DOI 10.1109/ISCA.2008.9
   Liu QR, 2015, ACM SIGPLAN NOTICES, V50, DOI 10.1145/2670529.2754959
   Liu Qingrui, 2016, P IEEE NONV MEM SYST
   Liu Qingrui, 2016, P INT C HIGH PERF CO
   Liu QN, 2016, FISH SHELLFISH IMMUN, V49, P16, DOI 10.1016/j.fsi.2015.12.026
   Luo YX, 2014, I C DEPEND SYS NETWO, P467, DOI 10.1109/DSN.2014.50
   LYONS RE, 1962, IBM J RES DEV, V6, P200, DOI 10.1147/rd.62.0200
   Meixner A, 2007, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2007.18
   Mukherjee SS, 2005, INT S HIGH PERF COMP, P243, DOI 10.1109/HPCA.2005.37
   Racunas P, 2007, INT S HIGH PERF COMP, P169
   Rehman S., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P237
   Rehman S, 2016, IEEE T COMPUT, V65, P80, DOI 10.1109/TC.2015.2417554
   Rehman S, 2014, DES AUT CON, DOI 10.1145/2593069.2593127
   Rehman S, 2014, IEEE T COMPUT AID D, V33, P1597, DOI 10.1109/TCAD.2014.2341894
   Reis GA, 2005, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2005.21
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   Reis GA, 2007, IEEE MICRO, V27, P36, DOI 10.1109/MM.2007.4
   Rotenberg E, 1999, DIG PAP INT SYMP FAU, P84, DOI 10.1109/FTCS.1999.781037
   Saggese GP, 2005, IEEE MICRO, V25, P30, DOI 10.1109/MM.2005.104
   Sahoo SK, 2008, I C DEPEND SYS NETWO, P70, DOI 10.1109/DSN.2008.4630072
   Shafiq M. Zubair, 2013, Performance Evaluation Review, V41, P17
   Shafique M., 2014, IEEE ACM DAC
   Taylor MB, 2012, DES AUT CON, P1131
   Upasani G, 2012, CONF PROC INT SYMP C, P333, DOI 10.1109/ISCA.2012.6237029
   Upasani G, 2016, IEEE T COMPUT, V65, P5, DOI 10.1109/TC.2015.2419652
   Upasani G, 2014, IEEE INT ON LINE, P146, DOI 10.1109/IOLTS.2014.6873687
   Upasani G, 2014, CONF PROC INT SYMP C, P37, DOI 10.1109/ISCA.2014.6853200
   Upasani G, 2013, IEEE INT ON LINE, P85, DOI 10.1109/IOLTS.2013.6604056
   Wang LM, 2013, EURASIP J BIOINFORM, DOI 10.1186/1687-4153-2013-5
   Wang NJ, 2006, IEEE T DEPEND SECURE, V3, P188, DOI 10.1109/TDSC.2006.40
   Wullenkord M, 2014, PROCEEDINGS OF THE ASME 8TH INTERNATIONAL CONFERENCE ON ENERGY SUSTAINABILITY, 2014, VOL 1
   Yoon D. H., 2010, ACM SIGARCH COMPUT A, V38, P397
   Zhou MZ, 2014, ACM SIGPLAN NOTICES, V49, P763, DOI [10.1145/2714064.2660229, 10.1145/2660193.2660229]
NR 68
TC 11
Z9 11
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 32
DI 10.1145/2930667
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900005
OA Bronze
DA 2024-07-18
ER

PT J
AU Saarikivi, O
   Ponce-De-León, H
   Kähkönen, K
   Heljanko, K
   Esparza, J
AF Saarikivi, Olli
   Ponce-De-Leon, Hernan
   Kahkonen, Kari
   Heljanko, Keijo
   Esparza, Javier
TI Minimizing Test Suites with Unfoldings of Multithreaded Programs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 15th International Conference on Application of Concurrency to System
   Design (ACSD)
CY JUN 21-26, 2015
CL Brussels, BELGIUM
SP IEEE Comp Soc
DE Testing; unfolding; event structure; SMT-encoding
ID EVENT STRUCTURES; PETRI NETS
AB This article focuses on computing minimal test suites for multithreaded programs. Based on previous work on test case generation for multithreaded programs using unfoldings, this article shows how this unfolding can be used to generate minimal test suites covering all local states of the program. Generating such minimal test suites is shown to be NP-complete in the size of the unfolding. We propose an SMT encoding for this problem and two methods based on heuristics which only approximate the solution, but scale better in practice. Finally, we apply our methods to compute the minimal test suites for several benchmarks.
C1 [Saarikivi, Olli; Ponce-De-Leon, Hernan; Kahkonen, Kari; Heljanko, Keijo] Aalto Univ, Dept Comp Sci, POB 15400, FI-00076 Espoo, Finland.
   [Saarikivi, Olli; Ponce-De-Leon, Hernan; Kahkonen, Kari; Heljanko, Keijo] Helsinki Inst Informat Technol, Espoo, Finland.
   [Esparza, Javier] Tech Univ Munich, Fak Informat, Boltzmannstr 3, D-85748 Munich, Germany.
C3 Aalto University; Aalto University; University of Helsinki; Technical
   University of Munich
RP Saarikivi, O (corresponding author), Aalto Univ, Dept Comp Sci, POB 15400, FI-00076 Espoo, Finland.; Saarikivi, O (corresponding author), Helsinki Inst Informat Technol, Espoo, Finland.
EM olli.saarikivi@aalto.fi; hernan.poncedeleon@aalto.fi;
   kari.kahkonen@aalto.fi; keijo.heljanko@aalto.fi; esparza@in.tum.de
RI Heljanko, Keijo/C-7603-2011
OI Heljanko, Keijo/0000-0002-4547-2701; Esparza,
   Javier/0000-0001-9862-4919; Saarikivi, Olli/0000-0001-7596-4734
FU Academy of Finland [277522]; Research Training Group PUMA of the German
   Research Council; Academy of Finland (AKA) [277522] Funding Source:
   Academy of Finland (AKA)
FX This work is supported by the Academy of Finland project 277522 and the
   Research Training Group PUMA of the German Research Council.
CR Abdulla Parosh Aziz, 2015, Tools and Algorithms for the Construction and Analysis of Systems. 21st International Conference, TACAS 2015, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015. Proceedings: LNCS 9035, P353, DOI 10.1007/978-3-662-46681-0_28
   Abdulla P, 2014, ACM SIGPLAN NOTICES, V49, P373, DOI 10.1145/2535838.2535845
   Abdulla PA, 2016, LECT NOTES COMPUT SC, V9780, P134, DOI 10.1007/978-3-319-41540-6_8
   [Anonymous], 2015, 26 INT C CONC THEOR, DOI DOI 10.4230/LIPICS.CONCUR.2015.456
   Baldan P, 2001, INFORM COMPUT, V171, P1, DOI 10.1006/inco.2001.3060
   Bornot S, 2002, LECT NOTES COMPUT SC, V2280, P386
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Diekert V., 1995, BOOK TRACES
   Esparza J., 2008, UNFOLDINGS PARTIAL O, V1
   Farzan A., 2013, Proceedings of the 2013 9th Joint Meeting on Foundations of Software Engineering, P37
   Farzan A, 2006, LECT NOTES COMPUT SC, V4144, P315, DOI 10.1007/11817963_30
   Flanagan C, 2005, ACM SIGPLAN NOTICES, V40, P110, DOI 10.1145/1047659.1040315
   Godefroid P, 2005, ACM SIGPLAN NOTICES, V40, P213, DOI 10.1145/1064978.1065036
   Godefroid P., 1996, Lecture Notes in Computer Science, V1032
   Kahkonen Kari, 2014, 2014 14th International Conference on Application of Concurrency to System Design, P142, DOI 10.1109/ACSD.2014.20
   Kahkonen Kari, 2014, Tests and Proofs. 8th International Conference (TAP 2014). Held as Part of STAF 2014. Proceedings: LNCS 8570, P187, DOI 10.1007/978-3-319-09099-3_15
   Kahkonen K., 2015, THESIS
   Kähkönen K, 2012, IEEE INT CONF AUTOM, P150, DOI 10.1145/2351676.2351698
   Khomenko V, 2006, ACTA INFORM, V43, P307, DOI 10.1007/s00236-006-0023-y
   MCMILLAN KL, 1995, FORM METHOD SYST DES, V6, P45, DOI 10.1007/BF01384314
   MONTANARI U, 1995, ACTA INFORM, V32, P545, DOI 10.1007/BF01178907
   Niebert P., 2001, CONCUR 2001 - Concurrency Theory. 12th International Conference. Proceedings (Lecture Notes in Computer Science Vol.2154), P396
   NIELSEN M, 1981, THEOR COMPUT SCI, V13, P85, DOI 10.1016/0304-3975(81)90112-2
   Niskanen Sampo, 2002, CLIQUER ROUTINES CLI
   Östergård PRJ, 2002, DISCRETE APPL MATH, V120, P197, DOI 10.1016/S0166-218X(01)00290-6
   Ponce-de-Leon Hernan, 2015, Language and Automata Theory and Applications. 9th International Conference, LATA 2015. Proceedings: LNCS 8977, P145, DOI 10.1007/978-3-319-15579-1_11
   Ponce-de-León H, 2015, 2015 15TH INTERNATIONAL CONFERENCE ON APPLICATIONS OF CONCURRENCY TO SYSTEM DESIGN (ACSD), P40, DOI 10.1109/ACSD.2015.12
   Rodriguez C. S., 2013, THESIS
   Sen K., 2006, THESIS
   Valmari A., 1998, Lectures on Petri Nets I: Basic Models. Advances in Petri Nets, P429
NR 30
TC 7
Z9 7
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 45
DI 10.1145/3012281
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA ES7SL
UT WOS:000399750900018
DA 2024-07-18
ER

PT J
AU An, X
   Rutten, E
   Diguet, JP
   Gamatié, A
AF An, Xin
   Rutten, Eric
   Diguet, Jean-Philippe
   Gamatie, Abdoulaye
TI Model-Based Design of Correct Controllers for Dynamically Reconfigurable
   Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Dynamical partial reconfiguration; automata models
ID UML
AB Dynamically reconfigurable hardware has been identified as a promising solution for the design of energy-efficient embedded systems. However, its adoption is limited by costly design effort, including verification and validation, which is even more complex than for nondynamically reconfigurable systems. In this article, we propose a tool-supported formal method to automatically design a correct-by-construction control of the reconfiguration. By representing system behaviors with automata, we exploit automated algorithms to synthesize controllers that safely enforce reconfiguration strategies formulated as properties to be satisfied by control. We design generic modeling patterns for a class of reconfigurable architectures, taking into account both hardware architecture and applications, as well as relevant control objectives. We validate our approach on two case studies implemented on FPGAs.
C1 [An, Xin] Hefei Univ Technol, Hefei, Peoples R China.
   [Rutten, Eric] INRIA, Ctrl A Team, Grenoble, France.
   [Diguet, Jean-Philippe] CNRS, Lab STICC, Lorient, France.
   [Gamatie, Abdoulaye] CNRS, LIRMM, Montpellier, France.
C3 Hefei University of Technology; Inria; Centre National de la Recherche
   Scientifique (CNRS); Centre National de la Recherche Scientifique
   (CNRS); Universite Paul-Valery; Universite Perpignan Via Domitia;
   Universite de Montpellier
RP An, X (corresponding author), Hefei Univ Technol, Hefei, Peoples R China.
EM xin.an.fr@gmail.com; eric.rutten@inria.fr;
   jean-philippe.diguet@univ-ubs.fr; abdoulaye.gamatie@lirmm.fr
RI Diguet, Jean-Philippe/N-1728-2014
FU French ANR project Famous; Chinese NSFC [61502140]
FX This work is supported by the French ANR project Famous and the Chinese
   NSFC under grant 61502140.
CR Altisen K, 2003, LECT NOTES COMPUT SC, V2618, P174
   An X., 2013, P 10 INT C AUT COMP, P59
   An X, 2013, THESIS
   An Xin., 2013, IFAC Proceedings Volumes, V46, P151, DOI DOI 10.3182/20130904-3-UK-4041.00017
   [Anonymous], WORKSH DIS CRET EV S
   Aylward J., 2011, Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2011), P351, DOI 10.1109/ReConFig.2011.78
   Bevan R, 2011, ISC'2011: 9TH INTERNATIONAL INDUSTRIAL SIMULATION CONFERENCE, P11
   Dahmoune O., 2010, Proceedings 2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2010), P73, DOI 10.1109/ReConFig.2010.66
   Delaval G, 2010, LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, P57
   Eustache Yvan., 2008, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, P67
   Gamatié A, 2009, IEEE I C EMBED SOFTW, P75, DOI 10.1109/ICESS.2009.12
   Ghaffari F, 2007, LECT NOTES COMPUT SC, V4050, P179, DOI 10.1007/978-3-540-71528-3_12
   Gohringer D., 2008, INT S PAR DISTR PROC, P1
   Gong LK, 2011, ANN IEEE SYM FIELD P, P9, DOI 10.1109/FCCM.2011.18
   Guillet S, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2629628
   Guillet Sebastien., 2012, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), P1
   Hinkelmann H, 2009, I C FIELD PROG LOGIC, P359, DOI 10.1109/FPL.2009.5272268
   Jovanovic S, 2008, LECT NOTES COMPUT SC, V4943, P160, DOI 10.1007/978-3-540-78610-8_17
   Linfeng Ye, 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P285, DOI 10.1109/FPL.2010.65
   Lu CY, 2002, REAL-TIME SYST, V23, P85, DOI 10.1023/A:1015398403337
   Madlener F., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P33
   Maggio M, 2012, ACM T AUTON ADAP SYS, V7, DOI 10.1145/2382570.2382572
   Majer M, 2007, J VLSI SIG PROC SYST, V47, P15, DOI 10.1007/s11265-006-0017-6
   Marchand H, 2000, IEEE T SOFTWARE ENG, V26, P729, DOI 10.1109/32.879811
   Martin Grant., 2010, ESL design and verification: a prescription for electronic system level methodology
   Maxfield Clive., 2004, DESIGN WARRIORS GUID
   Noguera J., 2004, Trans. Embed. Comput. Syst, V3, P385, DOI [10.1145/993396.993404, DOI 10.1145/993396.993404]
   Nollet V, 2008, IEEE T VLSI SYST, V16, P24, DOI 10.1109/TVLSI.2007.912097
   Object Management Group, 2013, UML PROF MARTE
   Paulsson K, 2006, AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P288
   Quadri IR, 2010, INT J EMBED SYST, V4, P204, DOI 10.1504/IJES.2010.039025
   RAMADGE PJG, 1989, P IEEE, V77, P81, DOI 10.1109/5.21072
   Singh S., 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375), P25, DOI 10.1109/FPGA.1999.803664
   Sironi F., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P187, DOI 10.1109/FPL.2010.43
   Suzuki D., 2013, IEICE ELECTRON EXPR, V10
   Vallerio KS, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P480, DOI 10.1109/ICVD.2003.1183180
   Vidal J, 2009, DES AUT TEST EUROPE, P226
NR 37
TC 10
Z9 11
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 51
DI 10.1145/2873056
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Khalid, A
   Paul, G
   Chattopadhyay, A
   Abediostad, F
   Din, SIU
   Hassan, M
   Biswas, B
   Ravi, P
AF Khalid, Ayesha
   Paul, Goutam
   Chattopadhyay, Anupam
   Abediostad, Faezeh
   Din, Syed Imad Ud
   Hassan, Muhammad
   Biswas, Baishik
   Ravi, Prasanna
TI RunStream: A High-Level Rapid Prototyping Framework for Stream Ciphers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Hardware generation; high-level
   synthesis; rapid prototyping; eSTREAM; stream cipher
AB We present RunStream, a rapid prototyping framework for realizing stream cipher implementations based on algorithmic specifications and architectural customizations desired by the users. In the dynamic world of cryptography where newer recommendations are frequently proposed, the need of such tools is imperative. It carries out design validation and generates an optimized software implementation and a synthesizable Register Transfer Level Verilog description. Our framework enables speedy benchmarking against critical resources like area, throughput, power, and latency and allows exploration of alternatives. Using RunStream, we successfully implemented various stream ciphers and benchmarked the quality of results to be at par with published hand-optimized implementations.
C1 [Khalid, Ayesha] Queens Univ Belfast, Inst Elect Commun & Informat Technol ECIT, Belfast, Antrim, North Ireland.
   [Paul, Goutam] Indian Stat Inst, RC Bose Ctr Cryptol & Secur, CSRU, Kolkata 700108, India.
   [Chattopadhyay, Anupam] Nanyang Technol Univ, Sch Comp Engn, Singapore, Singapore.
   [Abediostad, Faezeh; Din, Syed Imad Ud] Rhein Westfal TH Aachen, Aachen, Germany.
   [Hassan, Muhammad] Univ Bremen, Fac Math & Comp Sci, D-28359 Bremen, Germany.
   [Biswas, Baishik] Indian Inst Technol Kharagpur, Kharagpur, W Bengal, India.
   [Ravi, Prasanna] Ctr Dev Telemat, Bangalore, Karnataka, India.
   [Abediostad, Faezeh; Din, Syed Imad Ud] RWTH Univ, D-52074 Aachen, Germany.
C3 Queens University Belfast; Indian Statistical Institute; Indian
   Statistical Institute Kolkata; Nanyang Technological University; RWTH
   Aachen University; University of Bremen; Indian Institute of Technology
   System (IIT System); Indian Institute of Technology (IIT) - Kharagpur;
   RWTH Aachen University
RP Paul, G (corresponding author), Indian Stat Inst, RC Bose Ctr Cryptol & Secur, CSRU, Kolkata 700108, India.
EM a.khlaid@qub.ac.uk; goutam.paul@isical.ac.in; anupam@ntu.edu.sg;
   abedi.o.f@gmail.com; syed.imad@rwth-aachen.de; hassan@uni-bremen.de;
   boishik@gmail.com; prasannar@cdot.in
RI RAVI, PRASANNA/D-4614-2019
OI RAVI, PRASANNA/0000-0003-0201-3705
CR 3GPP, 1999, GEN REP DES SPEC EV
   Agren Martin, 2011, International Journal of Wireless and Mobile Computing, V5, P48, DOI 10.1504/IJWMC.2011.044106
   Ajax, 2009, HERCULES HIGH LEV SY
   [Anonymous], 2011, CLP
   [Anonymous], SPEC BLUET SYST VERS
   [Anonymous], 2012, SHA 3 CRYPT SEC HASH
   [Anonymous], 2011, SNOW 3G ENCR COR
   [Anonymous], 2005, TRIVIUM SPECIFICATIO
   [Anonymous], 2013, OPENCORES RC4 PSEUD
   Babbage S., 2006, The Stream Cipher MICKEY 2.0
   Babbage S, 2008, LECT NOTES COMPUT SC, V4986, P191
   Barkan E, 2003, LECT NOTES COMPUT SC, V2729, P600
   Basu R, 2009, LECT NOTES COMPUT SC, V5527, P137, DOI 10.1007/978-3-642-02181-7_15
   Berbain C, 2006, LECT NOTES COMPUT SC, V4047, P15
   Bjorstad T.E., 2008, CRYPTANALYSIS GRAIN
   Briceno M., 1999, A pedagogical implementation of a5/1
   Cadence, 2009, CAD C TO SIL COMP NE
   CAESAR, 2012, CAESAR COMP AUTH ENC
   De Cannière C, 2009, LECT NOTES COMPUT SC, V5747, P272
   Dinur I, 2011, LECT NOTES COMPUT SC, V7073, P327, DOI 10.1007/978-3-642-25385-0_18
   Dinur I, 2009, LECT NOTES COMPUT SC, V5479, P278, DOI 10.1007/978-3-642-01001-9_16
   eSTREAM, 2008, ESTREAM ECRYPT STREA
   Gaj K., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P414, DOI 10.1109/FPL.2010.86
   Gaj Kris, 2007, STAT ART STREAM CIPH, V26
   Galanis MD, 2004, ICECS 2004: 11TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, P571
   GAUT, 2007, GAUT HIGH LEV SYNTH
   Goldberg Ian, 1999, RUMP SESSION CRYPTO, V99, P239
   Good T., 2008, P WORKSH STAT ART ST, P163
   Good T., 2007, STREAM CIPHERS 2007, P191
   Good T., 2006, P SASC 2006 STREAM C, VVolume 125
   Good T, 2008, LECT NOTES COMPUT SC, V4986, P267
   Hell Martin, 2007, International Journal of Wireless and Mobile Computing, V2, P86, DOI 10.1504/IJWMC.2007.013798
   Hell M., 2006, P IEEE INT S INF THE
   Helleseth Tor, 2006, POMARANCH DESIGN ANA
   Homsirikamol Ekawat, 2014, 2014 International Conference on Reconfigurable Computing and FPGAs (ReConFig14), P1, DOI 10.1109/ReConFig.2014.7032504
   Jansen C.J.A.:., 2004, STREAM CIPHER DESIGN, P94
   Khalid A, 2016, J CRYPTOGR ENG, V6, P299, DOI 10.1007/s13389-016-0116-7
   Khalid A, 2014, LECT NOTES COMPUT SC, V8885, P283, DOI 10.1007/978-3-319-13039-2_17
   Lu Y, 2005, LECT NOTES COMPUT SC, V3621, P97
   Maitra S, 2008, LECT NOTES COMPUT SC, V5365, P27, DOI 10.1007/978-3-540-89754-5_3
   Maximov A, 2008, LECT NOTES COMPUT SC, V5157, P297, DOI 10.1007/978-3-540-85174-5_17
   Maximov Alexander, 2007, 2007021 CRYPT EPRINT
   Menezes A. J., 1996, HDB APPL CRYPTOGRAPH, V1st
   Mentor Graphics, 1996, HAND C SYNTH METH
   Mihaljevic MJ, 2012, PERIOD MATH HUNG, V65, P205, DOI 10.1007/s10998-012-4631-8
   NESSIE, 2000, NESSIE NEW EUR SCHEM
   *NIST, 2001, STAT TEST SUIT VAL R
   Rivest Ronald L, 2014, CRYPTO 2014 RUMP SES
   Schneier Bruce, 1996, OTHER STREAM CIPHERS, P397
   Shamir A, 2004, LECT NOTES COMPUT SC, V3329, P78
   SNOW 3G, 2006, 2 SNOW 3G ETSISAGE
   Synphony, 2009, HIGH LEV SYNTH SYNPH
   Traboulsi S., 2012, P AM SOC AGR BIOL EN, P1
   Vivado, 2012, VIV DES SUIT
   Wu HJ, 2008, LECT NOTES COMPUT SC, V4986, P39
   Zoltak B, 2004, LECT NOTES COMPUT SC, V3017, P210
   ZUC, 2011, 2 ZUC ETSISAGE
NR 57
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 61
DI 10.1145/2891412
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700022
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Chang, LP
   Liu, YS
   Lin, WH
AF Chang, Li-Pin
   Liu, Yu-Syun
   Lin, Wen-Huei
TI Stable Greedy: Adaptive Garbage Collection for Durable Page-Mapping
   Multichannel SSDs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithm; Garbage collection; solid state disks;
   flash translation layers
ID FLASH TRANSLATION; ARCHITECTURE; PERFORMANCE
AB Commodity solid state drives (SSDs) have recently begun involving the adoption of powerful controllers for multichannel flash management at the page level. However, many of these models still use primitive garbage collection algorithms, because previous approaches are subject to poor scalability with high-capacity flash memory. This study presents Stable Greedy for garbage collection in page-mapping multichannel SSDs. Stable Greedy identifies page-accurate data hotness using block-level information, and jointly considers block space utilization and block stability for victim selection. Its design considers flash wear leveling for SSD lifetime enhancement at the block level as well as at the channel level. Stable Greedy runs at a constant time, and requires limited RAM space. The simulation results revealed that Stable Greedy outperformed previous methods considerably under various workloads and multichannel architectures. Stable Greedy was successfully implemented on the OpenSSD platform, and the actual performance measurements were consistent with the simulation results.
C1 [Chang, Li-Pin; Liu, Yu-Syun; Lin, Wen-Huei] Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 300, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Chang, LP; Liu, YS; Lin, WH (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 300, Taiwan.
EM lpchang@cs.nctu.edu.tw; yusyun1013@gmail.com; linwh.tw@gmail.com
FU Ministry of Science and Technology, Taiwan [101-2628-E-009-023-MY3]
FX This work is supported in part by a research grant no.
   101-2628-E-009-023-MY3 from the Ministry of Science and Technology,
   Taiwan.
CR Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   [Anonymous], PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE
   [Anonymous], 2011, P ACM S APPL COMP SA
   [Anonymous], [No title captured]
   Chang LP, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544383
   Chang LP, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2539036.2539051
   Chang LP, 2010, IEEE T COMPUT, V59, P1337, DOI 10.1109/TC.2010.14
   Chang Yu-Ming, 2014, P 51 ANN DES AUT C D
   Chiang ML, 1999, SOFTWARE PRACT EXPER, V29, P267, DOI 10.1002/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T
   Desnoyers Peter., 2012, P INT SYSTEMS STORAG, P12
   Dirik C, 2009, CONF PROC INT SYMP C, P279, DOI 10.1145/1555815.1555790
   Gao C., 2014, 2014 30 S MASS STOR, P1
   Global Unichip Corporation, 2009, GUC ANN MASS PROD LE
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Hsieh J., 2013, IEEE T COMPUT, p[1, 99]
   Hu X.-Y., 2009, System and Storage Conference (SYSTOR), DOI DOI 10.1145/1534530.1534544
   Im S, 2010, J SYST ARCHITECT, V56, P641, DOI 10.1016/j.sysarc.2010.09.005
   Jasmine OpenSSD, 2011, OP PROJ
   Jung D, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721706
   Jung M, 2012, CONF PROC INT SYMP C, P404
   Jung S., 2013, Proceedings of the 28th Annual ACM Symposium on Applied Computing, P1478, DOI DOI 10.1145/2480362.2480639
   Kwon O, 2011, J SYST SOFTWARE, V84, P1507, DOI 10.1016/j.jss.2011.02.042
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Lin WH, 2012, DES AUT TEST EUROPE, P117
   Micron Technology Inc., 2009, MT29F64G08CBAAA MLC
   Microsoft Research, 2009, SSD EXT DISKSIM SIM
   Pan Yangyang, 2011, P 9 USENIX C FIL STR, V11, P18
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   Park Dongchul, 2011, P IEEE 27 S MASS STO, P1
   Park SH, 2012, IEEE T COMPUT, V61, P134, DOI 10.1109/TC.2010.212
   Qin ZW, 2011, IEEE REAL TIME, P157, DOI 10.1109/RTAS.2011.23
   Seong YJ, 2010, IEEE T COMPUT, V59, P905, DOI 10.1109/TC.2010.63
   Tsao C.-W., 2013, P DES AUT C, P1
NR 33
TC 8
Z9 9
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 13
DI 10.1145/2820613
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000013
DA 2024-07-18
ER

PT J
AU Gebotys, CH
   White, BA
   Mateos, E
AF Gebotys, Catherine H.
   White, Brian A.
   Mateos, Edgar
TI Preaveraging and Carry Propagate Approaches to Side-Channel Analysis of
   HMAC-SHA256
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Physical Security; Side channel analysis; EM attack; cache attack
ID LEAKAGE
AB Although HMAC-SHA has been standardized for over a decade, few published attacks on the single-cycle round implementation exist. In this research, new attack techniques are provided, for the first time, (1) to help to discriminate between values of secret intermediate variables within HMAC and (2) to reduce the large word size complexity. Preaveraging and carry propagate techniques are proposed using chosen plaintexts and shown to significantly reduce the complexity and runtimes for side-channel analysis of an Altera FPGA platform. This research is important for advancing side channel analysis of complex embedded ASICs and ensuring secure implementations in future embedded ubiquitous devices.
C1 [Gebotys, Catherine H.; White, Brian A.; Mateos, Edgar] Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo
RP Gebotys, CH (corresponding author), Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
FU Blackberry; NSERC; OCE
FX This research was supported in part by grants from Blackberry, NSERC and
   OCE.
CR [Anonymous], INFORM SECURITY APPL
   [Anonymous], 2012, 1804 FIPS
   Batina L, 2008, LECT NOTES COMPUT SC, V5222, P341, DOI 10.1007/978-3-540-85886-7_24
   Belaïd S, 2013, PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON SECURITY AND CRYPTOGRAPHY (SECRYPT 2013), P230
   Bellare M., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P1
   Brier E, 2004, LECT NOTES COMPUT SC, V3156, P16, DOI 10.1007/978-3-540-28632-5_2
   Carlier V., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P433
   Federal Information Processing Standard Publication, 2008, FIPS PUB
   FIPS, 2014, FIPS PUB IN PRESS, V202
   *FIPS, 2008, 1803 FIPS
   *FIPS, 2002, 1802 FIPS
   Fouque PA, 2008, LECT NOTES COMPUT SC, V5154, P198
   Fouque PA, 2009, LECT NOTES COMPUT SC, V5747, P66
   Juliato M., 2011, 201110 CACR U WAT
   Koblitz N, 2013, J MATH CRYPTOL, V7, P225, DOI 10.1515/jmc-2013-5004
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Krawczyk H., 1997, Internet Engineering Task Force (IETF)
   Mane S., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P20, DOI 10.1109/FPL.2012.6339236
   Moradi Amir., 2013, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, 2013, P91, DOI DOI 10.1145/2435264.2435282
   Rohatgi Pankaj, 2013, RSA C 2013 SESS CLAS
   Tunstall M., 2007, PROC IETIRISH SIGNAL, P145
   Wang Xiaoyun, 2005, LECT NOTES COMPUTER, V3621, P27
NR 22
TC 6
Z9 8
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 4
DI 10.1145/2794093
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000004
DA 2024-07-18
ER

PT J
AU Germanos, V
   Haar, S
   Khomenko, V
   Schwoon, S
AF Germanos, Vasileios
   Haar, Stefan
   Khomenko, Victor
   Schwoon, Stefan
TI Diagnosability under Weak Fairness
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; Verification; Diagnosability; weak fairness; model
   checking; LTL-X; formal verification; Petri nets
AB In partially observed Petri nets, diagnosis is the task of detecting whether the given sequence of observed labels indicates that some unobservable fault has occurred. Diagnosability is an associated property of the Petri net, stating that in any possible execution, an occurrence of a fault can eventually be diagnosed.
   In this article, we consider diagnosability under the weak fairness (WF) assumption, which intuitively states that no transition from a given set can stay enabled forever it must eventually either fire or be disabled. We show that a previous approach to WF-diagnosability in the literature has a major flaw and present a corrected notion. Moreover, we present an efficient method for verifying WF-diagnosability based on a reduction to LTL-X model checking. An important advantage of this method is that the LTL-X formula is fixed-in particular, the WF assumption does not have to be expressed as a part of it (which would make the formula length proportional to the size of the specification), but rather the ability of existing model checkers to handle weak fairness directly is exploited.
C1 [Germanos, Vasileios; Khomenko, Victor] Newcastle Univ, Sch Comp Sci, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England.
   [Haar, Stefan; Schwoon, Stefan] INRIA, Paris, France.
   [Haar, Stefan; Schwoon, Stefan] ENS Cachan, LSV, F-94230 Cachan, France.
   [Haar, Stefan; Schwoon, Stefan] CNRS, F-75700 Paris, France.
C3 Newcastle University - UK; Inria; Universite Paris Saclay; Centre
   National de la Recherche Scientifique (CNRS)
RP Germanos, V (corresponding author), Newcastle Univ, Sch Comp Sci, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England.
EM fv.germanos@newcastle.ac.uk; stefan.haar@inria.fr;
   victor.khomenko@newcastle.ac.uk; schwoon@lsv.ens-cachan.fr
FU EPSRC [EP/K001698/1, EP/L025507/1]; project IMPRO [ANR-2010-BLAN-0317];
   EPSRC [EP/K001698/1, EP/L025507/1] Funding Source: UKRI
FX This research was supported by the EPSRC grants EP/K001698/1 (UNCOVER)
   and EP/L025507/1 (A4A), and by the project IMPRO ANR-2010-BLAN-0317.
CR Agarwal A., 2012, P SAFEPROCESS 12 IFA, DOI [http://dx.doi.org/10.3182/20120829-3-MX-2028.00083, DOI 10.3182/20120829-3-MX-2028.00083]
   Biswas S., 2013, P ICCA, P378
   Biswas S, 2013, IEEE SYS MAN CYBERN, P378, DOI 10.1109/SMC.2013.71
   Biswas S, 2010, DISCRETE EVENT DYN S, V20, P349, DOI 10.1007/s10626-009-0077-4
   Cabasino MP, 2012, IEEE T AUTOMAT CONTR, V57, P3104, DOI 10.1109/TAC.2012.2200372
   Germanos Vasileios, 2014, 2014 14th International Conference on Application of Concurrency to System Design, P132, DOI 10.1109/ACSD.2014.9
   Haar S, 2013, INT CONF APPL CONCUR, P120, DOI 10.1109/ACSD.2013.15
   Jiang SB, 2001, IEEE T AUTOMAT CONTR, V46, P1318, DOI 10.1109/9.940942
   Lamport L., 1983, Information Processing 83. Proceedings of the IFIP 9th World Computer Congress, P657
   Madalinski A, 2010, INT J KNOWL-BASED IN, V14, P49, DOI 10.3233/KES-2010-0191
   Madalinski A, 2010, CONF CONTR FAULT-TOL, P398, DOI 10.1109/SYSTOL.2010.5676089
   Makela M., 2005, MARIA MODULAR REACHA
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   SAMPATH M, 1995, IEEE T AUTOMAT CONTR, V40, P1555, DOI 10.1109/9.412626
   Schumann A, 2007, 20TH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P575
   Thorsley D, 2005, IEEE T AUTOMAT CONTR, V50, P476, DOI 10.1109/TAC.2005.844722
   VOGLER W, 1995, INFORM PROCESS LETT, V55, P33, DOI 10.1016/0020-0190(95)00049-I
   Yoo TS, 2002, IEEE T AUTOMAT CONTR, V47, P1491, DOI 10.1109/TAC.2002.802763
NR 18
TC 9
Z9 9
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 69
DI 10.1145/2832910
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600009
OA Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Jezequel, L
   Fabre, E
   Khomenko, V
AF Jezequel, Loig
   Fabre, Eric
   Khomenko, Victor
TI Factored Planning: From Automata to Petri Nets
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Factored planning; weighted Petri nets
ID REPRESENTATION
AB Factored planning mitigates the state explosion problem by avoiding the construction of the state space of the whole system and instead working with the system's components. Traditionally, finite automata have been used to represent the components, with the overall system being represented as their product. In this article, we change the representation of components to safe Petri nets. This allows one to use cheap structural operations like transition contractions to reduce the size of the Petri net before its state space is generated, which often leads to substantial savings compared with automata. The proposed approach has been implemented and proved efficient on several factored planning benchmarks. This article is an extended version of our ACSD 2013 paper [Jezequel et al. 2013], with the addition of the proofs and the experimental results of Sections 6 and 7.
C1 [Jezequel, Loig] Univ Nantes, IRCCyN, CNRS, UMR 6597, F-44321 Nantes 3, France.
   [Fabre, Eric] IRISA, F-35042 Rennes, France.
   [Khomenko, Victor] Newcastle Univ, Sch Comp Sci, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England.
C3 Centre National de la Recherche Scientifique (CNRS); Nantes Universite;
   Ecole Centrale de Nantes; Universite de Rennes; Newcastle University -
   UK
RP Jezequel, L (corresponding author), Univ Nantes, IRCCyN, CNRS, UMR 6597, 1 Rue Noe BP 92101, F-44321 Nantes 3, France.
EM loig.jezequel@irccyn.ec-nantes.fr; eric.fabre@inria.fr;
   victor.khomenko@ncl.ac.uk
OI Jezequel, Loig/0000-0001-5113-9668
FU EPSRC [EP/K001698/1]; EPSRC [EP/K001698/1] Funding Source: UKRI
FX This research was supported by the EPSRC grant EP/K001698/1 (UNCOVER).
CR Amir Eyal., 2003, IJCAI, P929
   Andre Charles, 1982, P 3 EUR WORKSH APPL, P14
   Blum Avrim, 1995, ARTIF INTELL, V90, P281
   Bodlaender HL, 1996, SIAM J COMPUT, V25, P1305, DOI 10.1137/S0097539793251219
   Bonet B, 2008, LECT NOTES COMPUT SC, V5100, P172
   Brafman R. I., 2008, ICAPS, P28
   CHU TA, 1987, THESIS MIT
   Corbett JC, 1996, IEEE T SOFTWARE ENG, V22, P161, DOI 10.1109/32.489078
   Esparza Javier, 1996, LNCS, V20, P285
   Esparza Javier, 2008, UNFOLDING PARTIAL OR
   Fabre E, 2007, BAYESIAN NETWORKS DY
   Fabre E, 2007, DISCRETE EVENT DYN S, V17, P267, DOI 10.1007/s10626-006-0001-0
   Fabre E, 2009, IEEE DECIS CONTR P, P211, DOI 10.1109/CDC.2009.5400084
   HART PE, 1968, IEEE T SYST SCI CYB, VSSC4, P100, DOI 10.1109/TSSC.1968.300136
   Hickmott S, 2007, 20TH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P1904
   Jezequel L, 2013, INT CONF APPL CONCUR, P130, DOI 10.1109/ACSD.2013.16
   Jezequel Loig, 2012, THESIS ENS CACHAN
   Khomenko V, 2006, ACTA INFORM, V43, P307, DOI 10.1007/s00236-006-0023-y
   Khomenko V, 2009, ACTA INFORM, V46, P433, DOI 10.1007/s00236-009-0102-y
   Khomenko V, 2008, FUND INFORM, V88, P541
   Vogler W, 2007, FUND INFORM, V78, P161
NR 21
TC 5
Z9 6
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 26
DI 10.1145/2656215
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800007
DA 2024-07-18
ER

PT J
AU Peón-Quiros, M
   Bartzas, A
   Mamagkakis, S
   Catthoor, F
   Mendías, JM
   Soudris, D
AF Peon-Quiros, Miguel
   Bartzas, Alexandros
   Mamagkakis, Stylianos
   Catthoor, Francky
   Manuel Mendias, Jose
   Soudris, Dimitrios
TI Placement of Linked Dynamic Data Structures over Heterogeneous Memories
   in Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Management; Performance; Reliability; Design; memory management;
   embedded; memory organization; efficiency
ID OPTIMIZATION; METHODOLOGY; ALLOCATION; PERFORMANCE; MANAGEMENT; SOFTWARE
AB Software applications use dynamic memory (allocated and deallocated in the system's heap) to handle dynamism in their working conditions. Embedded systems tend to include complex memory organizations but most techniques for dynamic memory management do not deal with the placement of data objects in physical memory modules. Additionally, the performance of hardware-controlled cache memories may be severely hindered when used with linked data structures. We therefore present a methodology to map dynamic data on the multilevel memory subsystem of embedded systems, taking advantage of any available memories (e.g., on-chip SRAMs) and avoiding interference with the cache memories. The resulting data placement uses an exclusive memory model and is compatible with existing techniques for managing static data. Our methodology helps the designer achieve reductions in energy consumption and execution time that can be obtained by an expert in an automated way while keeping control over the process through multiple configuration knobs.
C1 [Peon-Quiros, Miguel; Manuel Mendias, Jose] Univ Complutense Madrid, Comp Architecture & Automat Dept, E-28040 Madrid, Spain.
   [Bartzas, Alexandros; Soudris, Dimitrios] Natl Tech Univ Athens, ECE Sch, GR-10682 Athens, Greece.
   [Mamagkakis, Stylianos] Samsung Semicond Europe GmbH, Eschborn, Germany.
   [Catthoor, Francky] IMEC Vzw, Leuven, Belgium.
C3 Complutense University of Madrid; National Technical University of
   Athens; IMEC
RP Peón-Quiros, M (corresponding author), Univ Complutense Madrid, Comp Architecture & Automat Dept, E-28040 Madrid, Spain.
EM mikepeon@gmail.com; alexis@microlab.ntua.gr; s.mamagkakis@samsung.com;
   catthoor@imec.be; mendias@dacya.ucm.es; dsoudris@microlab.ntua.gr
RI Peón Quirós, Miguel/IVV-7666-2023; Soudris, Dimitrios/I-5252-2014;
   Soudris, Dimitrios/O-8843-2019
OI Soudris, Dimitrios/0000-0002-6930-6847
FU E. C. Marie Curie Fellowship [MEST-CT-2004-504767]
FX This work has been partially supported by E. C. Marie Curie Fellowship
   contract MEST-CT-2004-504767.
CR Absar Mohammed Javed, 2004, P PACS
   AHMED N, 2000, P 2000 ACM IEEE C SU
   Anagnostopoulos I, 2011, IEEE EMBED SYST LETT, V3, P66, DOI 10.1109/LES.2011.2146228
   ARM, 2011, CORT A15 TECHN REF M
   Atienza D, 2006, ACM T DES AUTOMAT EL, V11, P465, DOI 10.1145/1142155.1142165
   Avissar Oren., 2001, CASES 01 P 2001 INT, P34
   Baloukas C, 2009, J SYST SOFTWARE, V82, P590, DOI 10.1016/j.jss.2008.08.032
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Bartzas A, 2010, J SYST SOFTWARE, V83, P1051, DOI 10.1016/j.jss.2010.01.001
   Benini L, 2000, ACM T DES AUTOMAT EL, V5, P115, DOI 10.1145/335043.335044
   Berger ED, 2001, ACM SIGPLAN NOTICES, V36, P114, DOI 10.1145/381694.378821
   Berger ED, 2000, ACM SIGPLAN NOTICES, V35, P117, DOI 10.1145/384264.379232
   Brassard Gilles, 1996, FUNDAMENTALS ALGORIT, P227
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Chilimbi TM, 1999, ACM SIGPLAN NOTICES, V34, P13, DOI 10.1145/301631.301635
   Dasygenis M, 2006, IEEE T VLSI SYST, V14, P279, DOI 10.1109/TVLSI.2006.871759
   Daylight EG, 2004, IEEE T VLSI SYST, V12, P269, DOI 10.1109/TVLSI.2004.824303
   De Man Hugo, 2004, P PATMOS
   Dominguez Angel., 2005, J EMBEDDED COMPUTING, V1, P521
   Eeckhout L., 2003, J INSTRUCTION LEVEL, V5, P1
   Francesco P, 2004, DES AUT CON, P238, DOI 10.1145/996566.996634
   FREDKIN E, 1960, COMMUN ACM, V3, P490, DOI 10.1145/367390.367400
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Geelen Bert, 2005, P SPS DARTS, P143
   Gheorghita SV, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455232
   Gonzalez-Alberquilla R, 2010, J SYST ARCHITECT, V56, P685, DOI 10.1016/j.sysarc.2010.10.002
   Henderson T, 2008, COMPUT NETW, V52, P2690, DOI 10.1016/j.comnet.2008.05.003
   HP Labs, 2008, CACTI 5 3
   Ingelrest F, 2010, ACM T SENSOR NETWORK, V6, DOI 10.1145/1689239.1689247
   JEDEC, 2011, LOW POW DOUBL DAT RA
   Jouppi N. P., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P34, DOI 10.1109/ISCA.1994.288163
   Kandemir M, 2004, IEEE T VLSI SYST, V12, P281, DOI 10.1109/TVLSI.2004.824299
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   Lattner C, 2005, ACM SIGPLAN NOTICES, V40, P129, DOI 10.1145/1064978.1065027
   Lea Doug, 1996, A MEMORY ALLOCATOR
   Li Wentong, 2006, IEEE Computer Architecture Letters, V5, P13
   Lim AW, 2001, ACM SIGPLAN NOTICES, V36, P103, DOI 10.1145/568014.379586
   MAMAGKAKIS S, 2006, P 6 ACM IEEE INT C E, P215, DOI DOI 10.1145/1176887.1176919
   Marchal P, 2004, IEEE DES TEST COMPUT, V21, P378, DOI 10.1109/MDT.2004.66
   MARGOLIN BH, 1971, IBM SYST J, V10, P283, DOI 10.1147/sj.104.0283
   Mcllroy R, 2008, ISMM'08: PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT, P31
   MICRON, 2012, MOB LPDDR2 SDRAM MT4
   MICRON, 2010, MOB LPSDR SDRAM MT48
   Panda PR, 2000, ACM T DES AUTOMAT EL, V5, P682, DOI 10.1145/348019.348570
   Poucet C, 2006, 2006 IEEE International Conference on Multimedia and Expo - ICME 2006, Vols 1-5, Proceedings, P1061, DOI 10.1109/ICME.2006.262717
   Shreedhar M, 1996, IEEE ACM T NETWORK, V4, P375, DOI 10.1109/90.502236
   Soto M, 2012, J HEURISTICS, V18, P149, DOI 10.1007/s10732-011-9165-3
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   Subha S, 2009, PROCEEDINGS OF THE 2009 SIXTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, VOLS 1-3, P1715, DOI 10.1109/ITNG.2009.89
   Udayakumaran Sumesh, 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P472
   Verma M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1264, DOI 10.1109/DATE.2004.1269069
   Verma M, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P77, DOI 10.1109/ASPDAC.2003.1194997
   Wilson PR, 1995, LECT NOTES COMPUT SC, V986, P1
   Wuytack S, 1998, IEEE T VLSI SYST, V6, P529, DOI 10.1109/92.736124
   Zheng Y, 2004, INT SYM PERFORM ANAL, P89
NR 55
TC 1
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 37
DI 10.1145/2656208
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800018
DA 2024-07-18
ER

PT J
AU Tsai, CJ
   Kuo, HW
   Lin, ZG
   Guo, ZJ
   Wang, JF
AF Tsai, Chun-Jen
   Kuo, Han-Wen
   Lin, Zigang
   Guo, Zi-Jing
   Wang, Jun-Fu
TI A Java Processor IP Design for Embedded SoC
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Java accelerator; application
   processor SoC; dynamic class loading; embedded systems
ID ARCHITECTURE
AB In this article, we present a reusable Java processor IP for application processors of embedded systems. For the Java microarchitecture, we propose a low-cost stack memory design that supports a two-fold instruction folding pipeline and a low-complexity Java exception handling hardware. We also propose a mapping between the Java dynamic class loading model and the SoC platform-based design principle so that the Java core can be encapsulated as a reusable IP. To achieve this goal, a two-level method area with two on-chip circular buffers is proposed as an interface between the RISC core and the Java core. The proposed architecture is implemented on a Xilinx Virtex-5 FPGA device. Experimental results show that its performance has some advantages over other Java processors and a Java VM with JIT acceleration on a PowerPC platform.
C1 [Tsai, Chun-Jen] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan.
   [Kuo, Han-Wen] Mediatek, Hsinchu, Taiwan.
   [Lin, Zigang; Guo, Zi-Jing] MStar Semicond Inc, Hsinchu, Taiwan.
   [Wang, Jun-Fu] Infortrend Technol Inc, New Taipei City, Taiwan.
C3 National Yang Ming Chiao Tung University; Mediatek Incorporated
RP Tsai, CJ (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan.
EM cjtsai@cs.nctu.edu.tw; jeff.kuo@mediatek.com;
   vincent-zg.lin@mstarsemi.com; James.9517218@nctu.edu.tw;
   Jeff.Wang@infortrend.com
RI Kuo, HanWen/HII-5564-2022
FU National Science Council of Taiwan [NSC 100-2221-E-009-052-MY3]
FX This research is funded by the National Science Council of Taiwan under
   grant NSC 100-2221-E-009-052-MY3.
CR Alpern B, 2001, ACM SIGPLAN NOTICES, V36, P108, DOI 10.1145/504311.504291
   Beeler M., 1972, AIM239
   Brinkschulte U., 1999, 1999 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00425), P34, DOI 10.1109/PACT.1999.807403
   Chang LC, 1998, IEE P-COMPUT DIG T, V145, P333, DOI 10.1049/ip-cdt:19982200
   Debbabi Mourad., 2004, PPPJ '04, P100
   Duesterwald E, 2005, P IEEE, V93, P436, DOI 10.1109/JPROC.2004.840302
   El-Kharashi MW, 2003, 2003 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS, AND SIGNAL PROCESSING, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, P159
   Hardin DS, 2001, FOURTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P53, DOI 10.1109/ISORC.2001.922817
   Hwang CF, 2010, IEEE INT SYMP CIRC S, P3753, DOI 10.1109/ISCAS.2010.5537744
   Isen Ciji, 2008, 2008 IEEE International Symposium on Workload Characterization (IISWC), P153, DOI 10.1109/IISWC.2008.4636100
   Ishizaki K, 2000, ACM SIGPLAN NOTICES, V35, P294, DOI 10.1145/354222.353191
   Ito SA, 2001, IEEE DES TEST COMPUT, V18, P100, DOI 10.1109/54.953277
   JCP, 2005, JSR 184
   JCP, 2006, JSR 135
   JOP Project, 2010, JOP PROJECT WEB PAGE
   Kent K. B., 2002, P EUR S DIG SYST DES, V20
   Kimura M., 2002, P 4 INT C MASS PAR
   Ko HJ, 2007, IEEE INT SYMP CIRC S, P3502, DOI 10.1109/ISCAS.2007.378382
   Krall A, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P205, DOI 10.1109/PACT.1998.727250
   Lin Z. - G., 2012, P IEEE INT S CIRC SY, P3326
   Lindholm Tim., 1999, JAVA VIRTUAL MACHINE, V2nd
   McGhan H, 1998, COMPUTER, V31, P22, DOI 10.1109/2.722273
   Montague BR, 1997, IEEE MICRO, V17, P54, DOI 10.1109/40.591656
   Oracle, 2013, PHON PROJ WEB PAG
   Pitter C, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814548
   Porthouse C., 2005, HIGH PERFORMANCE JAV
   Preusser T. B., 2007, PROC 5TH INTL WORKSH, P196
   Puffitsch Wolfgang., 2007, P 5 INT WORKSHOP JAV, P213
   Radhakrishnan R, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P294, DOI [10.1109/ISCA.2000.854399, 10.1145/342001.339702]
   Radhakrishnan R., 2001, INT C SUP, P427, DOI DOI 10.1145/377792.377901
   Ritchie S, 1997, IEEE MICRO, V17, P30, DOI 10.1109/40.591652
   Santti T., 2008, THESIS
   Schoeberl M., 2010, P 8 INT WORKSH JAV T, P120, DOI DOI 10.1145/1850771.1850789
   Schoeberl M, 2008, J SYST ARCHITECT, V54, P265, DOI 10.1016/j.sysarc.2007.06.001
   Schoeberl M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814545
   Schoeberl Martin., 2005, Parallel and Distributed Processing Symposium, p159b
   Su HC, 2014, IEEE INT SYMP CIRC S, P2201, DOI 10.1109/ISCAS.2014.6865606
   Sun Microsystems, 1999, PIC 2 MICR GUID
   Tyystjarvi Joonas, 2010, 2010 Proceedings of 12th Biennial Baltic Electronics Conference (BEC 2010), P173, DOI 10.1109/BEC.2010.5631144
   Venner B., 2000, INSIDE JAVA 2 CIRTUA
   Vijaykrishnan N., 1998, ECOOP'98 - Object-Oriented Programming. 12th European Conference. Proceedings, P330, DOI 10.1007/BFb0054098
   Wang Z, 2010, J COMPUT, V5, P471, DOI 10.4304/jcp.5.3.471-478
   Watheq El-Kharashi M., 2001, Computer Architecture News, V29, P1, DOI 10.1145/563647.563649
   Yan L, 2009, COMPUT ELECTR ENG, V35, P904, DOI 10.1016/j.compeleceng.2008.11.021
NR 44
TC 6
Z9 6
U1 7
U2 25
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 35
DI 10.1145/2629649
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800016
DA 2024-07-18
ER

PT J
AU Schumacher, C
   Weinstock, JH
   Leupers, R
   Ascheid, G
   Tosoratto, L
   Lonardo, A
   Petras, D
   Hoffmann, A
AF Schumacher, Christoph
   Weinstock, Jan Henrik
   Leupers, Rainer
   Ascheid, Gerd
   Tosoratto, Laura
   Lonardo, Alessandro
   Petras, Dietmar
   Hoffmann, Andreas
TI legaSCi: Legacy SystemC Model Integration into Parallel Simulators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Design; Experimentation; Parallel simulation; SystemC;
   legacy code; integration; programming model; thread safety; determinism
ID DESIGN
AB Architects and developers use virtual prototypes of computer systems to receive early feedback on hardware design decisions as well as to develop and debug system software. This is facilitated by the comprehensive inspection capabilities virtual prototypes offer. For virtual prototypes, execution speed is crucial to support the users' productivity. Parallel simulation techniques are employed to offset the speed impact of the increasing number of cores that need to be simulated in virtual prototypes of parallel and embedded systems.
   SystemC is the de facto industry standard library for virtual platform modeling. Since currently no parallel SystemC library is commonly available, typical SystemC models are coded for execution in sequential simulation environments. Simply putting such models into parallel simulators may lead to thread-safety issues and may additionally cause nondeterministic simulator behavior.
   This article proposes a methodology to support simulation creators to face the challenge of integrating such legacy models into parallel SystemC environments. The feasibility of the proposed method is evaluated by parallelizing the latest instance of the EU FP7 project EURETILE embedded platform simulator. Using legaSCi, on four host processor cores a speedup of 2.13x is demonstrated, without having to change the individual models of the simulator.
C1 [Schumacher, Christoph; Weinstock, Jan Henrik; Leupers, Rainer; Ascheid, Gerd] Rhein Westfal TH Aachen, Inst Commun Technol & Embedded Syst, Aachen, Germany.
   [Tosoratto, Laura; Lonardo, Alessandro] Ist Nazl Fis Nucl, Sez Roma, Rome, Italy.
   [Petras, Dietmar; Hoffmann, Andreas] Synopsys GmbH, Herzogenrath, Germany.
C3 RWTH Aachen University; Istituto Nazionale di Fisica Nucleare (INFN);
   Synopsys Inc
RP Schumacher, C (corresponding author), Rhein Westfal TH Aachen, Inst Commun Technol & Embedded Syst, Aachen, Germany.
EM christoph.schumacher@ice.rwth-aachen.de
RI Lonardo, Alessandro/G-9758-2011
OI Lonardo, Alessandro/0000-0002-5909-6508
FU European FP7 project EURETILE; German excellence cluster UMIC
FX This work has been supported by the European FP7 project EURETILE and
   the German excellence cluster UMIC.
CR Accellera Systems Initiative, 2013, OSCI SYSTEMC 2 2
   Ammendola R, 2012, J PHYS CONF SER, V396, DOI 10.1088/1742-6596/396/4/042059
   [Anonymous], 2009, OSCI TLM 2 0 LANG RE
   CHANDY KM, 1979, IEEE T SOFTWARE ENG, V5, P440, DOI 10.1109/TSE.1979.230182
   Chen WW, 2012, DES AUT TEST EUROPE, P141
   Guerin X, 2009, IEEE INT CONF ASAP, P153, DOI 10.1109/ASAP.2009.9
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Netzer R. H. B., 1992, ACM Letters on Programming Languages and Systems, V1, P74, DOI 10.1145/130616.130623
   Nicol D., 1996, ACM Transactions on Modeling and Computer Simulation, V6, P210, DOI 10.1145/235025.235031
   Open SystemC Initiative, 2006, IEEE STAND SYSTEMC L
   Paolucci Pier Stanislao, 2013, EURETILE 2010 2012 S
   Roth Christoph., 2011, Proceedings of the 4th International ICST Conference on Simulation Tools and Techniques, SIMUTools'11, P108
   Schumacher C., 2012, 2012 Forum on Specification & Design Languages (FDL), P112
   Schumacher C., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P241
   Schumacher Christoph, 2012, P IEEE INT HIGH LEV
   Schumacher Christoph, 2013, P 1 WORKSH VIRT PROT
   Sinha R, 2012, ASIA S PACIF DES AUT, P455, DOI 10.1109/ASPDAC.2012.6164991
   Synopsys, 2012, SYN PROC DES
   Synopsys, 2013, SCML SOURC COD KITS
   Wolkotte Pascal T., 2007, P IEEE PAR DISTR PRO
NR 20
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 165
DI 10.1145/2678018
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300021
DA 2024-07-18
ER

PT J
AU Seiculescu, C
   Rahmati, D
   Murali, S
   Sarbazi-Azad, H
   Benini, L
   De Micheli, G
AF Seiculescu, Ciprian
   Rahmati, Dara
   Murali, Srinivasan
   Sarbazi-Azad, Hamid
   Benini, Luca
   De Micheli, Giovanni
TI Designing Best Effort Networks-on-Chip to Meet Hard Latency Constraints
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; NoC; topology; worst case latency; topology
   synthesis
ID TOPOLOGY; ARCHITECTURES; GENERATION; SYSTEMS; TOOL
AB Many classes of applications require Quality of Service (QoS) guarantees from the system interconnect. In Networks-on-Chip (NoC) QoS guarantees usually translate into bandwidth and latency constraints for the traffic flows and require hardware support in the NoC fabric and its interfaces. In this article we present a novel NoC synthesis framework to automatically build networks that meet hard latency constraints of end-to-end traffic streams without requiring specialized hardware for the network components. The hard latency constraints are met by carefully designing the NoC topology and selecting the appropriate routes for flow using lean best-effort network components. We perform experiments on several System on Chip (SoC) benchmarks. We compared against a topology synthesis method with no support for real-time constraints and we show that the proposed method can produce topologies that can meet significantly tighter worst case latency constraints (on average 44%). We also show that the tightest worst case latency can be provided with little overhead on power consumption (on average 8.5%).
C1 [Seiculescu, Ciprian; De Micheli, Giovanni] Ecole Polytech Fed Lausanne, LSI, Lausanne, Switzerland.
   [Rahmati, Dara; Sarbazi-Azad, Hamid] Sharif Univ Technol, HPCAN, Tehran, Iran.
   [Murali, Srinivasan] iNoCs Sarl, Lausanne, Switzerland.
   [Benini, Luca] Univ Bologna, DEIS, Bologna, Italy.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; Sharif University of Technology; University of
   Bologna
RP Seiculescu, C (corresponding author), Ecole Polytech Fed Lausanne, LSI, Lausanne, Switzerland.
EM ciprian.seiculescu@epfl.ch; drahmati@ce.sharif.edu; murali@inocs.com;
   azad@sharif.edu; luca.benini@unibo.it; giovanni.demichli@epfl.ch
RI De Micheli, Giovanni/E-1634-2011; Murali, Srinivasan/AAU-8883-2020
OI BENINI, LUCA/0000-0001-8068-3806; Rahmati, Dara/0000-0003-0104-4016
FU European Research Council [AdG-246810-NANOSYS, AdG-291125-MULTITHERMAN]
FX The authors would like to acknowledge the financial contribution of
   European Research Council under project AdG-246810-NANOSYS and project
   AdG-291125-MULTITHERMAN.
CR Ahonen T., 2004, Proceedings of the 2004 International Workshop on System Level Interconnect Prediction, P53
   [Anonymous], 2010, DESIGNING NETWORK ON
   [Anonymous], P INT S SYST ON CHIP
   Benini Luca, 2006, Networks on Chips: Technology and Tools (Systems on Silicon)
   Bjerregaard T, 2005, DES AUT TEST EUROPE, P1226, DOI 10.1109/DATE.2005.36
   Bolotin E, 2004, J SYST ARCHITECT, V50, P105, DOI 10.1016/j.sysarc.2003.07.004
   Bouhraoua A., 2006, System-on-Chip, P1
   Felicijan T, 2004, IEEE INT SOC CONF, P274, DOI 10.1109/SOCC.2004.1362432
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Hansson A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P75
   HENDRICKSON B., 1994, SAND942692 SAND
   Ho WH, 2006, IEEE T PARALL DISTR, V17, P174, DOI 10.1109/TPDS.2006.15
   Hu JC, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P688
   Kavaldjiev N, 2004, IEEE INT SOC CONF, P289, DOI 10.1109/SOCC.2004.1362438
   KOPETZ H, 1989, IEEE MICRO, V9, P25, DOI 10.1109/40.16792
   Lee S, 2003, J PARALLEL DISTR COM, V63, P299, DOI 10.1016/S0743-7315(02)00055-2
   Leroy A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P81
   Marescaux T, 2007, DES AUT CON, P116, DOI 10.1109/DAC.2007.375136
   Millberg M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P890, DOI 10.1109/DATE.2004.1269001
   Mondinelli F., 2004, Proceedings. IEEE International SOC Conference (IEEE Cat. No.04TH8744), P141
   Mullins R, 2006, ASIA S PACIF DES AUT, P164, DOI 10.1109/ASPDAC.2006.1594676
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Murali S, 2004, DES AUT CON, P914, DOI 10.1145/996566.996809
   Murali S, 2005, ASIA S PACIF DES AUT, P27, DOI 10.1145/1120725.1120737
   Murali Srinivasan., 2006, P INT C COMPUTER AID, P355
   PALERMO G., 2011, LOW POWER NETWORKS O
   Paukovits C, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P120, DOI 10.1109/RTCSA.2008.18
   PHILIPS, 2004, PHIL NEXP HIGHL INT
   Pinto A, 2003, PR IEEE COMP DESIGN, P146, DOI 10.1109/ICCD.2003.1240887
   Radulescu A, 2005, IEEE T COMPUT AID D, V24, P4, DOI 10.1109/TCAD.2004.839493
   Rahmati Dara, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P579, DOI 10.1145/1687399.1687507
   Rijpkema E, 2003, IEE P-COMPUT DIG T, V150, P294, DOI 10.1049/ip-cdt:20030830
   SALMINEN ET AL., 2008, Survey of network-on-chip proposals
   Seiculescu C, 2010, IEEE T COMPUT AID D, V29, P1987, DOI 10.1109/TCAD.2010.2061610
   Shi Z, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P161, DOI 10.1109/NOCS.2008.11
   Srinivasan K, 2005, IEEE IC CAD, P231, DOI 10.1109/ICCAD.2005.1560070
   Stergiou S, 2005, DES AUT TEST EUROPE, P1188, DOI 10.1109/DATE.2005.1
   STMICROELECTRONICS, 2004, ST NOM MULT PROC
   TI INSTRUMENTS, 2004, TIS OM PLATF
   Xu J., 2006, ACM Transactions on Embedded Computing Systems, V5, P263, DOI [10.1145/1151074.1151076., DOI 10.1145/1151074.1151076]
   Zhu XP, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P663
NR 41
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2013
VL 12
IS 4
AR 108
DI 10.1145/2485984.2485996
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175GC
UT WOS:000321217900011
DA 2024-07-18
ER

PT J
AU Noshadi, H
   Dabiri, F
   Ahmadian, S
   Amini, N
   Sarrafzadeh, M
AF Noshadi, Hyduke
   Dabiri, Foad
   Ahmadian, Shaun
   Amini, Navid
   Sarrafzadeh, Majid
TI HERMES: Mobile System for Instability Analysis and Balance Assessment
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Human Factors; Measurement; Instability
   modeling and analysis; Plantar Pressure Sensing; Sensor Selection;
   Wireless Health; Balance and Instability assessment
ID GAIT DYNAMICS; OLDER-ADULTS; FALLS; COSTS; VARIABILITY; PRESSURES;
   WALKING; MODEL; FOOT; RISK
AB We introduce Hermes, a lightweight smart shoe and its supporting infrastructure aimed at extending gait and instability analysis and human instability/balance monitoring outside of a laboratory environment. We aimed to create a scientific tool capable of high-level measures, by combining embedded sensing, signal processing and modeling techniques. Hermes monitors walking behavior and uses an instability assessment model to generate quantitative value with episodes of activity identified by physician, researchers or investigators as important. The underlying instability assessment model incorporates variability and correlation of features extracted during ambulation that have been identified by geriatric motion study experts as precursor to instability, balance abnormality and possible fall risk. Hermes provides a mobile, affordable and long-term instability analysis and detection system that is customizable to individual users, and is context-aware, with the capability of being guided by experts. Our experiments demonstrate the feasibility of our model and the complimentary role our system can play by providing long-term monitoring of patients outside a hospital or clinical setting at a reduced cost, with greater user convenience, compliance and inference capabilities that meet the physician's or investigator's needs.
C1 [Noshadi, Hyduke; Dabiri, Foad; Ahmadian, Shaun; Amini, Navid; Sarrafzadeh, Majid] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
C3 University of California System; University of California Los Angeles
RP Noshadi, H (corresponding author), Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
EM hyduke@cs.ucla.edu
CR Analog, 2010, AN DEV ADXRS150 YAW
   Analog, 2010, AN DEV ADXL330 ACC
   ASTHO, 2006, INJ PREV FACT SHEET
   Au L. K., 2007, P BIOM CIRC SYST BIO, P24
   Bamberg SJM, 2008, IEEE T INF TECHNOL B, V12, P413, DOI 10.1109/TITB.2007.899493
   Behrman AL, 2002, ARCH PHYS MED REHAB, V83, P538, DOI 10.1053/apmr.2002.30934
   Bertec, 2008, FORC PLAT
   Carroll NV, 2008, GERONTOLOGIST, V48, P213, DOI 10.1093/geront/48.2.213
   Commodore D I, 1995, Rehabil Nurs, V20, P84
   Cutlip RG, 2000, GAIT POSTURE, V12, P134, DOI 10.1016/S0966-6362(00)00062-X
   Dabiri F., 2008, P 2 INT WORKSH SYST, P1
   Davis JW, 2003, IMAGE VISION COMPUT, V21, P1001, DOI 10.1016/S0262-8856(03)00138-0
   Englander F, 1996, J FORENSIC SCI, V41, P733
   GaitRite, 2008, GAITR SYST
   Hausdorff J.M., 1995, J BIOMECH, V28, P354
   Hausdorff JM, 2007, HUM MOVEMENT SCI, V26, P555, DOI 10.1016/j.humov.2007.05.003
   Hausdorff JM, 2001, ARCH PHYS MED REHAB, V82, P1050, DOI 10.1053/apmr.2001.24893
   Hausdorff JM, 1999, J APPL PHYSIOL, V86, P1040, DOI 10.1152/jappl.1999.86.3.1040
   HP, 2008, HP IPAQ SPEC
   Johnson A., 2003, PREDICTING LARGE POP, P821
   Liebovitch LS, 1996, J APPL PHYSIOL, V80, P1446, DOI 10.1152/jappl.1996.80.5.1446
   Maki BE, 1997, J AM GERIATR SOC, V45, P313, DOI 10.1111/j.1532-5415.1997.tb00946.x
   Maluf KS, 2001, ARCH PHYS MED REHAB, V82, P1119, DOI 10.1053/apmr.2001.24223
   Monsell EM, 1997, OTOLARYNG HEAD NECK, V117, P394, DOI 10.1016/S0194-5998(97)70132-3
   Morley RE, 2001, IEEE T BIO-MED ENG, V48, P815, DOI 10.1109/10.930906
   Niyogi S. A., 1994, Proceedings of the 1994 IEEE Workshop on Motion of Non-Rigid and Articulated Objects (Cat. No.94TH0671-8), P64, DOI 10.1109/MNRAO.1994.346253
   Novel, 2008, COST OF PED
   Novel, 2008, PEDAR
   PODSIADLO D, 1991, J AM GERIATR SOC, V39, P142, DOI 10.1111/j.1532-5415.1991.tb01616.x
   Roudsari BS, 2005, INJURY, V36, P1316, DOI 10.1016/j.injury.2005.05.024
   SOROCK GS, 1988, AM J PREV MED, V4, P282, DOI 10.1016/S0749-3797(18)31162-0
   Stevens JA, 2006, INJURY PREV, V12, P290, DOI 10.1136/ip.2005.011015
   Tekscan, 2008, FLEX FORC SENS
   Thorbahn LDB, 1996, PHYS THER, V76, P576, DOI 10.1093/ptj/76.6.576
   Whittle M., 2007, Gait Analysis: an Introduction
   Yam CY, 2004, PATTERN RECOGN, V37, P1057, DOI 10.1016/j.patcog.2003.09.012
   Yenets J., 2007, CLIN KINESIOLOGY, V61, P1
   ZHU HS, 1990, IEEE T BIO-MED ENG, V37, P908, DOI 10.1109/10.58601
   ZHU HS, 1993, ARCH PHYS MED REHAB, V74, P1362, DOI 10.1016/0003-9993(93)90094-Q
   ZHU HS, 1991, ARCH PHYS MED REHAB, V72, P390
NR 40
TC 22
Z9 25
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 57
DI 10.1145/2435227.2435253
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400006
DA 2024-07-18
ER

PT J
AU Leyva-del-Foyo, LE
   Mejia-Alvarez, P
   de Niz, D
AF Leyva-del-Foyo, Luis E.
   Mejia-Alvarez, Pedro
   de Niz, Dionisio
TI Integrated Task and Interrupt Management for Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Performance; Predictability;
   interrupt scheduling; programmable interrupt controller
AB Real-time scheduling algorithms like RMA or EDF and their corresponding schedulability test have proven to be powerful tools for developing predictable real-time systems. However, the traditional interrupt management model presents multiple inconsistencies that break the assumptions of many of the real-time scheduling tests, diminishing its utility. In this article, we analyze these inconsistencies and present a model that resolves them by integrating interrupts and tasks in a single scheduling model. We then use the RMA theory to calculate the cost of the model and analyze the circumstances under which it can provide the most value. This model was implemented in a kernel module. The portability of the design of our module is discussed in terms of its independence from both the hardware and the kernel. We also discuss the implementation issues of the model over conventional PC hardware, along with its cost and novel optimizations for reducing the overhead. Finally, we present our experimental evaluation to show evidence of its temporal determinism and overhead.
C1 [Leyva-del-Foyo, Luis E.] Univ Autonoma Metropolitana, Unidad Cuajimalpa, Dept Tecnol Informac, Mexico City 11950, DF, Mexico.
   [Mejia-Alvarez, Pedro] CINVESTAV IPN, Dept Computac, Mexico City 07360, DF, Mexico.
   [de Niz, Dionisio] Carnegie Mellon Univ, Inst Software Engn, Pittsburgh, PA 15213 USA.
C3 Universidad Autonoma Metropolitana - Mexico; CINVESTAV - Centro de
   Investigacion y de Estudios Avanzados del Instituto Politecnico
   Nacional; Software Engineering Institute; Carnegie Mellon University
RP Leyva-del-Foyo, LE (corresponding author), Univ Autonoma Metropolitana, Unidad Cuajimalpa, Dept Tecnol Informac, Ave Constituyentes 1054, Mexico City 11950, DF, Mexico.
EM lleyva@correo.cua.uam.mx; pmalvarez@delta.cs.cinvestav.mx
RI Mejia Alvarez, Pedro/AFM-0827-2022; Mejia Alvarez, Pedro/AAH-3337-2022
OI Mejia Alvarez, Pedro/0000-0003-4465-6266; 
FU NSF; CONACYT; PROMEP [NSF-CONACYT 42449, UAM-PTC-141]
FX This research was supported in part by a grant from NSF, CONACYT, and
   PROMEP from project NSF-CONACYT 42449 and project UAM-PTC-141.
CR Abeni Luca, 2009, P 11 REAL TIM LIN WO, P179
   Baker T., 1990, Ada Letters, V10, P17
   CARLSSON M, 2002, P 2 INT WORKSH REAL
   DANNOWSKI U., 2001, P 2 WORKSH MICR BAS
   FACCHINETTI T., 2005, P EUR REAL TIM SYST
   Hills T., 1993, Operating Systems Review, V27, P51, DOI 10.1145/160551.160556
   Hofer W, 2009, REAL TIM SYST SYMP P, P204, DOI 10.1109/RTSS.2009.18
   JEFFAY K, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P212, DOI 10.1109/REAL.1993.393497
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kleiman S., 1995, Operating Systems Review, V29, P21, DOI 10.1145/202213.202217
   KLEIN M. H., 1989, PRACTITIONERS HDB RE
   KOPETZ H, 1989, IEEE MICRO, V9, P25, DOI 10.1109/40.16792
   Lee M., 2010, SIGBED REV, V7, P1
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   LEWANDOWSKI M., 2007, P 13 IEEE REAL TIM E, P57
   Leyva-Del-Foyo L. E., 2004, P EMB REAL TIM SYST
   Leyva-del-Foyo LE, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P14
   Leyva-Del-Foyo LE, 2006, SEVENTH MEXICAN INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE, PROCEEDINGS, P81
   Leyva-del-Foyo AE, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P385
   Liedtke J, 1996, COMMUN ACM, V39, P70, DOI 10.1145/234215.234473
   Parmer G, 2008, REAL TIM SYST SYMP P, P232, DOI 10.1109/RTSS.2008.13
   Regnier Paul, 2008, Operating Systems Review, V42, P52, DOI 10.1145/1453775.1453787
   Rostedt Steven., 2007, proc. of the Linux Symposium OLS'07, P161
   RUOCCO S., 2006, P WORKSH OP SYST PLA
   Scheler Fabian., 2009, CASES 09, P167
   SPRUNT B, 1990, THESIS CARNEGIE MELL
   Stewart DB, 2003, IEEE T SOFTWARE ENG, V29, P311, DOI 10.1109/TSE.2003.1191796
   STEWART DB, 1999, P EMB SYST C
   STODOLSKY D, 1993, PROCEEDINGS OF THE USENIX SYMPOSIUM ON MICROKERNELS AND OTHER KERNEL ARCHITECTURES, P105
   TINDELL K. W., 1999, EMBED SYST PROG EUR
   WANG Y., 2010, IEEE T COMP IN PRESS
   ZHANG Y., 2009, P 30 IEEE INT REAL T
   Zhang YT, 2006, REAL TIM SYST SYMP P, P191, DOI 10.1109/RTSS.2006.37
NR 33
TC 10
Z9 11
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2012
VL 11
IS 2
AR 32
DI 10.1145/2220336.2220344
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NT
UT WOS:000307052900007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Touati, SAA
   Brault, F
   Deschinkel, K
   de Dinechin, BD
AF Touati, Sid-Ahmed-Ali
   Brault, Frederic
   Deschinkel, Karine
   de Dinechin, Benoit Dupont
TI Efficient Spilling Reduction for Software Pipelined Loops in Presence of
   Multiple Register Types in Embedded VLIW Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Languages; Performance; Algorithms; Software pipelining; register
   allocation; backend compilation; code optimization; instruction-level
   parallelism
ID ALLOCATION
AB Integrating register allocation and software pipelining of loops is an active research area. We focus on techniques that precondition the dependence graph before software pipelining in order to ensure that no register spill instructions are inserted by the register allocator in the software pipelined loop. If spilling is not necessary for the input code, preconditioning techniques insert dependence arcs so that the maximum register pressure MAXLIVE achieved by any loop schedule is below the number of available registers, without hurting the initiation interval if possible. When a solution exists, a spill-free software pipeline is guaranteed to exist.
   Existing preconditioning techniques consider one register type (register class) at a time [Deschinkel and Touati 2008]. In this article, we extend preconditioning techniques so that multiple register types are considered simultaneously. First, we generalize the existing theory of register pressure minimization for cyclic scheduling. Second, we implement our method inside the production compiler of the ST2xx VLIW family, and we demonstrate its efficiency on industry benchmarks (FFMPEG, MEDIABENCH, SPEC2000, SPEC2006). We demonstrate a high spill reduction rate without a significant initiation interval loss.
C1 [Touati, Sid-Ahmed-Ali; Deschinkel, Karine] Univ Versailles St Quentin En Yvelines, Guyancourt, France.
C3 Universite Paris Saclay
RP Touati, SAA (corresponding author), Univ Versailles St Quentin En Yvelines, Guyancourt, France.
EM sid.touati@uvsq.fr
RI Deschinkel, Karine/AAZ-6093-2021
OI Deschinkel, Karine/0000-0001-8572-7302; Dupont de Dinechin,
   Benoit/0000-0002-3164-2765
FU ANR MOPUCE [05-JCJC-0039]; DIGITEO foundation [2007-10D]
FX This research has been supported by the ANR MOPUCE project (contract
   number 05-JCJC-0039) and the DIGITEO foundation (contract number
   2007-10D).
CR [Anonymous], PARALLEL PROCESS LET
   [Anonymous], 1991, The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling
   BRIAIS S, 2009, INRIAHAL00436348
   BRIGGS P, 1994, ACM T PROGR LANG SYS, V16, P428, DOI 10.1145/177492.177575
   Chaitin G, 2004, ACM SIGPLAN NOTICES, V39, P66, DOI 10.1145/989393.989403
   de Werra D, 1999, DISCRETE APPL MATH, V93, P191, DOI 10.1016/S0166-218X(99)00105-5
   Deschinkel K, 2008, LECT NOTES COMPUT SC, V5165, P438
   DUPONTDEDINECHI.B, 1997, P 9 INT WORKSH LANG, P231
   Eichenberger AE, 1997, ACM SIGPLAN NOTICES, V32, P194, DOI 10.1145/258916.258933
   EISENBEIS C, 2003, P IFIP WG 10 3 WORK, P264
   Faraboschi P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P203, DOI [10.1145/342001.339682, 10.1109/ISCA.2000.854391]
   Fisher J.A., 2005, Embedded Computing: A VLIW Approach to Architecture, Compilers, and Tools
   GUILLON C, 2005, J EMBEDDED COMPUTING, V1, P437
   HENDREN LJ, 1992, P 4 INT C COMP CONST, P176
   Lam M., 1988, P ACM SIGPLAN 1988 C, P318, DOI [10.1145/53990.54022, DOI 10.1145/53990.54022]
   Nagarakatte SG, 2007, LECT NOTES COMPUT SC, V4420, P126
   Nicolau A., 1992, P 4 INT WORKSH LANG, P218
   RAMAKRISHNA RB, 1992, SIGMICRO NEWSLETT, V23, P158
   RAMAKRISHNA RB, 1994, P 27 ANN INT S MICR, P63
   RAMAKRISHNA RB, 1992, P ACM SIGPLAN C PROG, P283
   RAVINDRA KA, 1991, NETWORK FLOWS THEORY
   Ruttenberg J., 1996, PLDI '96, P1
   Schrijver A., 1998, THEORY LINEAR INTEGE
   TOUATI SAA, 2006, P ACM INT C COMP FRO
   Touati SAA, 2007, IEEE T COMPUT, V56, P1493, DOI 10.1109/TC.2007.70752
   WANG J, 1994, INT J PARALLEL PROG, V22, P351, DOI 10.1007/BF02577737
NR 26
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2011
VL 10
IS 4
DI 10.1145/2043662.2043671
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 856JO
UT WOS:000297636300009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU McLoughlin, IV
   Bretschneider, TR
AF McLoughlin, Ian Vince
   Bretschneider, Timo Rolf
TI Reliability Through Redundant Parallelism for Micro-Satellite Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Reliability; Performance; Fault tolerance; parallel processing;
   COTS components; onboard computer; micro-satellite; hardware redundancy;
   FPGA
ID DESIGN
AB Spacecraft typically employ rare and expensive radiation-tolerant, radiation-hardened, or at least military qualified parts for computational and other mission critical subsystems. Reasons include reliability in the harsh environment of space, and systems compatibility or heritage with previous missions. The overriding reliability concern leads most satellite computing systems to be rather conservative in design, avoiding novel or commercial-off-the-shelf components. This article describes an alternative approach: an FPGA-arbitrated parallel architecture that allows unqualified commercial devices to be incorporated into a computational device with aggregate reliability figures similar to those of traditional space-qualified alternatives. Apart from the obvious cost benefits in moving to commercial-off-the-shelf devices, these are attractive in situations where lower power consumption and/or higher processing performance are required. The latter argument is particularly of major importance at a time when the gap between required and available processing capability in satellites is widening. An analysis compares the proposed architecture to typical alternatives, maintaining risk of failure to within required levels, and discusses key applications for the parallel architecture.
C1 [McLoughlin, Ian Vince] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore.
   [Bretschneider, Timo Rolf] European Aeronaut Def & Space Co, EADS Innovat Works Singapore, Gemini 117610, Science Park, Singapore.
C3 Nanyang Technological University; Airbus; EADS Construcciones
   Aeronauticas SA
RP McLoughlin, IV (corresponding author), Nanyang Technol Univ, Sch Comp Engn, Block N4,Nanyang Ave, Singapore 639798, Singapore.
EM mcloughlin@ntu.edu.sg
RI McLoughlin, Ian/AAS-9081-2020; McLoughlin, Ian V/A-3674-2011
OI McLoughlin, Ian/0000-0001-7111-2008; McLoughlin, Ian
   V/0000-0001-7111-2008
CR Abbott LW, 2001, IEEE AERO EL SYS MAG, V16, P7, DOI 10.1109/62.918017
   *ACT CORP, 2007, RTAX S SL RAD TOL FP
   Aloisio G, 2003, PARALLEL COMPUT, V29, P1357, DOI 10.1016/j.parco.2003.04.002
   Baghaie M, 2004, PROCEEDINGS OF THE IEEE 6TH CIRCUITS AND SYSTEMS SYMPOSIUM ON EMERGING TECHNOLOGIES: FRONTIERS OF MOBILE AND WIRELESS COMMUNICATION, VOLS 1 AND 2, P591, DOI 10.1109/CASSET.2004.1321957
   Baumann R, 2005, IEEE DES TEST COMPUT, V22, P258, DOI 10.1109/MDT.2005.69
   Black R, 2005, IEEE AERO EL SYS MAG, V20, P9, DOI 10.1109/MAES.2005.1576097
   Breit H, 2007, INT GEOSCI REMOTE SE, P3936
   BRETSCHNEIDER T, 2008, P NEW CHALL AER TECH
   Bretschneider T., 2005, PROC SMALL SATELL EA, P145
   Briess K, 2005, ACTA ASTRONAUT, V56, P57, DOI 10.1016/j.actaastro.2004.09.041
   BURCIN A, 2002, P MICR REL QUAL WORK
   Cardarilli GC, 2005, IEEE T AERO ELEC SYS, V41, P1353, DOI 10.1109/TAES.2005.1561889
   Cardarilli GC, 2003, IEEE T RELIAB, V52, P476, DOI 10.1109/TR.2003.821938
   Chau SN, 1999, IEEE T RELIAB, V48, P351, DOI 10.1109/24.814517
   Dawood AS, 2002, DSP 2002: 14TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2, P845, DOI 10.1109/ICDSP.2002.1028222
   DiGregorio BE, 2003, IEEE SPECTRUM, V40, P36, DOI 10.1109/MSPEC.2003.1197478
   Elias M, 2000, AEROSP CONF PROC, P251, DOI 10.1109/AERO.2000.878497
   *ESA, 2003, EUR SPAC AG TABL RAD
   Goller A, 2000, AEROSP CONF PROC, P281, DOI 10.1109/AERO.2000.879856
   Graf J, 2002, AEROSP CONF PROC, P171
   Halle W, 2001, P SOC PHOTO-OPT INS, V4540, P412, DOI 10.1117/12.450683
   Hatton L, 2004, INFORM SOFTWARE TECH, V46, P465, DOI 10.1016/j.infsof.2003.09.016
   HITACHI, 2000, SUPERH FAMILY BRIEF
   ISMAILOGLU N, 2002, P AIAA USU C SMALL S
   Kramer HerbertJ., 2002, OBSERVATION EARTH IT
   LAMMERS D, 1998, EE TIMES ONLINE
   LIU B, 2003, P IEEE INT GEOSC REM, P3413
   Lovellette MN, 2003, AEROSP CONF PROC, P2481
   Lovellette MN, 2002, AEROSP CONF PROC, P2109
   MCLOUGHLIN I, 2005, LINUX J, V137, P34
   MCLOUGHLIN IV, 2001, P INT C INF COMM SIG
   MCLOUGHLIN IV, 2003, P INT C INF COMM SIG
   MILLER J, 2001, P EARTH SCI TECHN C
   Nedeau J, 1998, 1998 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOL 2, P241, DOI 10.1109/AERO.1998.687913
   OBRYAN MV, 1999, P IEEE RAD EFF DAT W, P1
   ORTEGA G, 1999, LINUX J, V59
   Pearlman JS, 2003, IEEE T GEOSCI REMOTE, V41, P1160, DOI 10.1109/TGRS.2003.815018
   Perschy JK, 2000, IEEE AERO EL SYS MAG, V15, P15, DOI 10.1109/62.888321
   PERSYN SC, 2001, P IEEE DIGITAL AVION, V2, P1
   Ramesh B., 2004, P REAL TIM WORKSH SI, P39
   Sampson S, 2002, AEROSP CONF PROC, P2355
   Shirvani PP, 2000, IEEE T RELIAB, V49, P273, DOI 10.1109/24.914544
   Swift GM, 2001, IEEE T NUCL SCI, V48, P1822, DOI 10.1109/23.983136
   Trenschel T, 2003, INT GEOSCI REMOTE SE, P2033
   Tylka AJ, 1997, IEEE T NUCL SCI, V44, P2140, DOI 10.1109/23.659029
   WANG JJ, 2003, P WORKSH EL LHC EXP
   Wertz J.R., 1999, Space mission analysis and design, V3rd
NR 47
TC 5
Z9 5
U1 1
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 26
DI 10.1145/1698772.1698784
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lee, EA
   Liu, XJ
   Neuendorffer, S
AF Lee, Edward A.
   Liu, Xiaojun
   Neuendorffer, Stephen
TI Classes and Inheritance in Actor-Oriented Design
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 13-15, 2007
CL San Diego, CA
SP ACM SIGPLAN, ACM SIGBED, ACM SIGDA, ACM SIGMICRO, ACM SIGARCH
DE Algorithms; Design; Languages; Actors; components; generalized
   ultrametric; inheritance; interfaces; overriding; type systems
AB Actor-oriented components emphasize concurrency and temporal semantics and are used for modeling and designing embedded software and hardware. Actors interact with one another through ports via a messaging schema that can follow any of several concurrent semantics. Domain-specific actor-oriented languages and frameworks are common (Simulink, LabVIEW, SystemC, etc.). However, they lack many modularity and abstraction mechanisms that programmers have become accustomed to in object-oriented components, such as classes, inheritance, interfaces, and polymorphism, except as inherited from the host language. This article shows a form that such mechanisms can take in actor-oriented components, gives a formal structure, and describes a prototype implementation. The mechanisms support actor-oriented class definitions, subclassing, inheritance, and overriding. The formal structure imposes structural constraints on a model (mainly the "derivation invariant") that lead to a policy to govern inheritance. In particular, the structural constraints permit a disciplined form of multiple inheritance with unambiguous inheritance and overriding behavior. The policy is based formally on a generalized ultrametric space with some remarkable properties. In this space, inheritance is favored when actors are "closer" (in the generalized ultrametric), and we show that when inheritance can occur from multiple sources, one source is always unambiguously closer than the other.
C1 [Lee, Edward A.] Univ Calif Berkeley, Berkeley, CA 94720 USA.
   [Liu, Xiaojun] Sun Microsyst Inc, Santa Clara, CA USA.
C3 University of California System; University of California Berkeley; Sun
   Microsystems, Inc.
RP Lee, EA (corresponding author), Univ Calif Berkeley, Berkeley, CA 94720 USA.
EM eal@eecs.berkeley.edu
RI Lee, Edward/AAU-4604-2021
OI Lee, Edward/0000-0002-5663-0584
CR AGHA G, 1990, COMMUN ACM, V33, P125, DOI 10.1145/83880.84528
   Agha G., 1993, IEEE Parallel & Distributed Technology: Systems & Applications, V1, P3, DOI 10.1109/88.218170
   Agha Gul A., 1986, MIT PRESS SERIES ART
   Agha GulA., 1997, J FUNCT PROGRAM, V7, P1
   [Anonymous], 2003, M0348 UCBERL
   ARVIND NRS, 2004, P INT C COMP AID DES
   Baccelli F., 1992, SYNCHRONIZATION LINE
   Bjesse P., 1998, ICFP '98
   BROOKS C, 2004, M0427 UCBERL
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   CRAIG I, 2001, INTERPRETATION OBJEC
   DAVIS J, 2000, M0047 UCBERL EECS DE
   Dennis Jack B., 1974, Report MAC TM61
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Esser R., 2001, P WORKSH DOM SPEC VI
   ESSER R, 1996, THESIS
   Fritzson P., 2003, Principles of object-oriented modeling and simulation with modelica 2.1
   Gamma Erich., 1994, DESIGN PATTERNS
   GOESSLER G, 2002, P 2 INT WORKSH EMB S
   Goessler Gregor., 2005, Science of Computer Programming, V55
   HERRERA F, 2006, P DES AUT C DAC ACM
   HEWITT C, 1977, ARTIF INTELL, V8, P323, DOI 10.1016/0004-3702(77)90033-9
   Jackson Ethan K., 2006, Proceedings of the 6th ACM / IEEE Int. Conf. on Embedded Software, P53
   Jantsch A, 2005, IEE P-COMPUT DIG T, V152, P114, DOI 10.1049/ip-cdt:20045098
   JOHNSON SC, 1994, P USENIX WINT TECHN
   KARSAI G, 1995, IEEE COMPUT, P36
   KARSAI G, 2003, IEEE T CONTROL SYST
   KEUTZER K, 2000, IEEE T COMPUT AID D, V19, P12
   Lédeczi A, 2001, COMPUTER, V34, P44, DOI 10.1109/2.963443
   Lee E, 2000, M0012 UCBERL
   Lee EA, 2003, J CIRCUIT SYST COMP, V12, P231, DOI 10.1142/S0218126603000751
   Lee E, 2006, COMPUTER, V39, P5
   LIAO S, 1997, P DES AUT C DAC ACM
   Lynch N. A., 1996, DISTRIBUTED ALGORITH
   Lynch NancyA., 1995, HYBRID SYSTEMS 3 VER, V1066, P496
   MATHAIKUTTY DA, 2004, P FOR DES SPEC LANG
   Patel H.D., 2004, SYSTEMC KERNEL EXTEN
   PriessCrampe S, 1996, ABH MATH SEM HAMBURG, V66, P55, DOI 10.1007/BF02940794
   REPPY JH, 1991, SIGPLAN NOTICES, V26, P293, DOI 10.1145/113446.113470
   Sander I, 2004, IEEE T COMPUT AID D, V23, P17, DOI 10.1109/TCAD.2003.819898
   Selic B., 1994, REAL TIME OBJECT ORI
   Stewart DB, 1997, IEEE T SOFTWARE ENG, V23, P759, DOI 10.1109/32.637390
   Strehl K, 2001, IEEE T VLSI SYST, V9, P524, DOI 10.1109/92.931229
   Sutherland I.E, 1963, 296 MIT LINC LAB
   Sutherland W.R., 1966, Ph.D. thesis
   Thies W, 2002, P 11 INT C COMP CONS
   Wan ZY, 2001, ACM SIGPLAN NOTICES, V36, P146, DOI 10.1145/507669.507654
NR 47
TC 10
Z9 14
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2009
VL 8
IS 4
AR 29
DI 10.1145/1550987.1550992
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 487KU
UT WOS:000269273800005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhou, XR
   Petrov, P
AF Zhou, Xiangrong
   Petrov, Peter
TI Cross-Layer Customization for Rapid and Low-Cost Task Preemption in
   Multitasked Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; design; experimentation; performance
AB Preemptive multitasking is widely used in many low-cost and real-time embedded applications for its superior hardware utilization. The frequent and asynchronous context switches, however, require the preservation and restoration of the task state, thus resulting in a large number of memory transfer instructions. As a consequence, task responsiveness and application throughput can be significantly deteriorated. To address this problem we propose a cross-layer customization framework which through the close cooperation of compiler, OS, and hardware architecture achieves rapid and low-cost task switch. Application information extracted during compile-time regarding state liveness is exploited in order to preserve a minimal amount of task state on task preemption. We introduce two complementary techniques to implement the application-aware state preservation. The first technique utilizes compiler-generated custom routines which preserve/restore an extremely small live context at judiciously selected points in the application code. The second technique requires more sophisticated hardware support. It employs an OS-controlled register file mapping to achieve a rapid context switch. By mapping a small fraction of the register file in a single clock cycle, a context switch is achieved requiring no memory transfers for the majority of cases to preserve/restore the live state. The effect of aggressively replicated register files, where each task is given its own replica, is achieved with the hardware cost of only adding from 25% to 50% extra physical registers. Through the utilization of these novel mechanisms, a significant improvement on task response time is achieved as the context-switch cost is minimized.
C1 [Zhou, Xiangrong; Petrov, Peter] Univ Maryland, ECE, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Zhou, XR (corresponding author), Univ Maryland, ECE, College Pk, MD 20742 USA.
EM ppetrov@ece.umd.edu
RI Petrov, Peter/HGT-9584-2022
CR Aho A.V., 1986, COMPILERS PRINCIPLES
   Albrecht C, 2004, 12TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, P300, DOI 10.1109/EMPDP.2004.1271459
   [Anonymous], VXWORKS
   *ARM LTD, ARM920T TECHN REF MA
   BAKER T, 1995, MICROPROCESS MICROSY, P35
   BARTHELMANN V, 2002, P JOINT C LANG COMP, P149
   Bhatti S, 2005, MOBILE NETW APPL, V10, P563, DOI 10.1007/s11036-005-1567-8
   Bovet D.P., 2002, UNDERSTANDING LINUX, V2nd
   BYRD G, 2000, P S OP SYST DES IMPL, P45
   Dean AG, 2005, DES AUT TEST EUROPE, P68, DOI 10.1109/DATE.2005.275
   Faraboschi P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P203, DOI [10.1145/342001.339682, 10.1109/ISCA.2000.854391]
   Fisher J.A., 2005, Embedded Computing: A VLIW Approach to Architecture, Compilers, and Tools
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hansson H, 1997, IEEE T COMPUT, V46, P1016, DOI 10.1109/12.620482
   Hill J., 2001, A Wireless Embedded Sensor Architecture for System-level Optimization
   HINTON G, 2001, INTEL TECH J
   *INT CORP, INT XSCALE MICR
   KESSLER R, 1999, ALPHA 21264 MICROPRO, V19, P254
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Levis P, 2005, AMBIENT INTELLIGENCE, P115
   Merten MC, 2001, IEEE T COMPUT, V50, P567, DOI 10.1109/12.931894
   Nieh J, 2003, ACM T COMPUT SYST, V21, P117, DOI 10.1145/762483.762484
   Oehmke DW, 2005, INT SYMP MICROARCH, P7
   Redstone J, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P19, DOI 10.1109/HPCA.2003.1183521
   SASTRY DC, 1995, COMPUTER, V28, P75
   Sherwood T, 2003, IEEE MICRO, V23, P84, DOI 10.1109/MM.2003.1261391
   Shivshankar S, 2005, P 2005 INT C COMP AR, P286
NR 27
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2009
VL 8
IS 2
AR 14
DI 10.1145/1457255.1457261
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CW
UT WOS:000266818400006
DA 2024-07-18
ER

PT J
AU Fei, YS
   Ravi, S
   Raghunathan, A
   Jha, NK
AF Fei, Yunsi
   Ravi, Srivaths
   Raghunathan, Anand
   Jha, Niraj K.
TI Energy-optimizing source code transformations for operating
   system-driven embedded software
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE performance; management; Linux; energy consumption; source code
   transformations
ID POWER; OPTIMIZATION; CONSUMPTION
AB This paper proposes four types of source code transformations for operating system (OS)-driven embedded software programs to reduce their energy consumption. Their key features include spanning of process boundaries and minimization of the energy consumed in the execution of OS services opportunities which are beyond the reach of conventional compiler optimizations and source code transformations. We have applied the proposed transformations to several multiprocess benchmark programs in the context of an embedded Linux OS running on an Intel StrongARM processor. They achieve up to 37.9% (23.8%, on average) energy reduction compared to highly compiler-optimized implementations.
C1 [Fei, Yunsi] Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA.
   [Jha, Niraj K.] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
C3 University of Connecticut; Princeton University
RP Fei, YS (corresponding author), Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA.
EM yfei@engr.uconn.edu; sravi@nec-labs.com; anand@nec-labs.com;
   jha@princeton.edu
RI Raghunathan, Anand/HLQ-2491-2023; Jha, Nandan Kumar/AAX-9516-2020
OI Fei, Yunsi/0000-0002-9930-0868; Raghunathan, Anand/0000-0002-4624-564X
CR [Anonymous], P 17 ACM S OP SYST P
   Benini L, 2000, ACM T DES AUTOMAT EL, V5, P115, DOI 10.1145/335043.335044
   Brandolese C, 2002, J CIRCUIT SYST COMP, V11, P477, DOI 10.1142/S0218126602000586
   Chandrakasan A., 1995, Low Power Digital CMOS Design
   CHANG PP, 1991, P 18 INT S COMP ARCH, P266
   Cortadella J, 2000, DES AUT CON, P489, DOI 10.1145/337292.337553
   De Micheli G., 1997, DESIGN TECHNIQUES CA
   Dick RP, 2003, IEEE T COMPUT AID D, V22, P615, DOI 10.1109/TCAD.2003.810745
   HALL W, 1996, CONT ISS CRIME JUSTI, V29, P1
   Lee MTC, 1997, IEEE T VLSI SYST, V5, P123, DOI 10.1109/92.555992
   Mehta H, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P72, DOI 10.1109/LPE.1997.621242
   Narayanan D, 2003, PROCEEDINGS OF MOBISYS 2003, P113, DOI 10.1145/1066116.1189041
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   Prayati A, 2000, 2000 INTERNATIONAL WORKSHOPS ON PARALLEL PROCESSING, PROCEEDINGS, P453, DOI 10.1109/ICPPW.2000.869150
   Rabaey J.M., 1996, LOW POWER DESIGN MET
   Raghunathan A., 1998, High-level power analysis and optimization
   Sgroi M., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P805, DOI 10.1109/DAC.1999.782140
   Simunic T, 2000, PROC INT SYMP SYST, P193, DOI 10.1109/ISSS.2000.874049
   Stenman Erik., 2002, ERLANG '02 : Proceedings of the 2002 ACM SIGPLAN workshop on Erlang, P58, DOI DOI 10.1145/592849.592857
   SU CL, 1994, P IEEE COMPCON, P489
   Tan T.K., 2005, ACM T EMBED COMPUT S, V4, P231, DOI DOI 10.1145/1053271.1053281
   Tan TK, 2003, IEEE T COMPUT AID D, V22, P1284, DOI 10.1109/TCAD.2003.816207
   Thoen F., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P48, DOI 10.1109/ISSS.1995.520612
   Thoen F, 1997, EUR CONF DESIG AUTOM, P476, DOI 10.1109/EDTC.1997.582403
   Tiwari V, 1996, J VLSI SIG PROCESS S, V13, P223, DOI 10.1007/BF01130407
   Vahdat Amin, 2000, P 9 WORKSH ACM SIGOP, P31
   Wolf Wayne., 2001, Computers As Components: Principles of Embedded Computing System Design
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 38
TC 13
Z9 16
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 1
AR 2
DI 10.1145/1324969.1324971
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LE
UT WOS:000256880700002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Farahmand, E
   Mahani, A
   Hanif, MA
   Shafique, M
AF Farahmand, Ebrahim
   Mahani, Ali
   Hanif, Muhammad Abdullah
   Shafique, Muhammad
TI Design and Analysis of High Performance Heterogeneous Block-based
   Approximate Adders
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Approximate computing; approximate adders; error analysis; performance
   estimation; low power; low latency; quality; accuracy; efficiency;
   tradeoff
ID CIRCUITS
AB Approximate computing is an emerging paradigm to improve the power and performance efficiency of error-resilient applications. As adders are one of the key components in almost all processing systems, a significant amount of research has been carried out toward designing approximate adders that can offer better efficiency than conventional designs; however, at the cost of some accuracy loss. In this article, we highlight a new class of energy-efficient approximate adders, namely, Heterogeneous Block-based Approximate Adders (HBAAs), and propose a generic configurable adder model that can be configured to represent a particular HBAA configuration. An HBAA, in general, is composed of heterogeneous sub-adder blocks of equal length, where each sub-adder can be an approximate sub-adder and have a different configuration. The sub-adders are mainly approximated through inexact logic and carry truncation. Compared to the existing design space, HBAAs provide additional design points that fall on the Pareto-front and offer a better quality-efficiency tradeoff in certain scenarios. Furthermore, to enable efficient design space exploration based on user-defined constraints, we propose an analytical model to efficiently evaluate the Probability Mass Function (PMF) of approximation error and other error metrics, such as Mean Error Distance (MED), Normalized Mean Error Distance (NMED), and Error Rate (ER) of HBAAs. The results show that HBAA configurations can provide around 15% reduction in area and up to 17% reduction in energy compared to state-of-the-art approximate adders.
C1 [Farahmand, Ebrahim; Mahani, Ali] Shahid Bahonar Univ Kerman, Dept Elect Engn, Pajoohesh Blvd, Kerman 7616913439, Iran.
   [Hanif, Muhammad Abdullah; Shafique, Muhammad] New York Univ NYU, Div Engn, EBrain Lab, POB 129188, Abu Dhabi, U Arab Emirates.
C3 Shahid Bahonar University of Kerman (SBUK)
RP Farahmand, E (corresponding author), Shahid Bahonar Univ Kerman, Dept Elect Engn, Pajoohesh Blvd, Kerman 7616913439, Iran.
EM ebrahim.farahmand@eng.uk.ac.ir; amahani@uk.ac.ir; mh6117@nyu.edu;
   muhammad.shafique@nyu.edu
RI Sadiq, Muhammad/HMP-3877-2023
OI Shafique, Muhammad/0000-0002-2607-8135; Mahani, Ali/0000-0003-4916-202X;
   Farahmand, Ebrahim/0000-0002-3215-3402
CR Akbari O, 2018, IEEE T CIRCUITS-II, V65, P1089, DOI 10.1109/TCSII.2016.2633307
   Almurib HAF, 2016, DES AUT TEST EUROPE, P660
   Ayub MK, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3405430
   Ayub MK, 2017, DES AUT CON, DOI 10.1145/3061639.3062319
   Camus V, 2018, IEEE J EM SEL TOP C, V8, P746, DOI 10.1109/JETCAS.2018.2851749
   Celia D, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351273
   Dutt S, 2019, IEEE T COMPUT, V68, P314, DOI 10.1109/TC.2018.2871096
   Ebrahimi-Azandaryani F, 2020, IEEE T CIRCUITS-II, V67, P137, DOI 10.1109/TCSII.2019.2901060
   Gupta V., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P409, DOI 10.1109/ISLPED.2011.5993675
   Gupta V, 2013, IEEE T COMPUT AID D, V32, P124, DOI 10.1109/TCAD.2012.2217962
   Han J, 2013, PROC EUR TEST SYMP
   Hanif MA, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218678
   Hanif MA, 2017, DES AUT CON, DOI 10.1145/3061639.3062306
   Jiang H., 2015, P GREAT LAK S VLS, P343
   Jiang HL, 2020, P IEEE, V108, P2108, DOI 10.1109/JPROC.2020.3006451
   Karakonstantis G., 2011, 2011 European Conference on Circuit Theory and Design (ECCTD 2011), P548, DOI 10.1109/ECCTD.2011.6043592
   Kim Y, 2013, ICCAD-IEEE ACM INT, P130, DOI 10.1109/ICCAD.2013.6691108
   Kim Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898005
   Krause PK, 2011, DES AUT TEST EUROPE, P944
   Liang JH, 2013, IEEE T COMPUT, V62, P1760, DOI 10.1109/TC.2012.146
   Liu C, 2015, IEEE T COMPUT, V64, P1268, DOI 10.1109/TC.2014.2317180
   Mazahir S, 2017, IEEE T COMPUT, V66, P515, DOI 10.1109/TC.2016.2605382
   Ning Zhu, 2011, 2011 International SoC Design Conference (ISOCC 2011), P393, DOI 10.1109/ISOCC.2011.6138614
   Ning Zhu, 2010, Proceedings 2010 International SoC Design Conference (ISOCC 2010), P323, DOI 10.1109/SOCDC.2010.5682905
   Pashaeifar M, 2018, IEEE T VLSI SYST, V26, P2530, DOI 10.1109/TVLSI.2018.2859939
   Prabakaran BS, 2018, DES AUT TEST EUROPE, P917, DOI 10.23919/DATE.2018.8342140
   Roy AS, 2020, IEEE T VLSI SYST, V28, P876, DOI 10.1109/TVLSI.2020.2967149
   Shafique M, 2015, DES AUT CON, DOI 10.1145/2744769.2744778
   Verma AK, 2008, DES AUT TEST EUROPE, P1092
   Weste N., 2010, CMOS VLSI DESIGN CIR
   Wu Y, 2019, IEEE T COMPUT, V68, P21, DOI 10.1109/TC.2018.2859960
   Xu Q, 2016, IEEE DES TEST, V33, P8, DOI 10.1109/MDAT.2015.2505723
   Xu WB, 2018, IEEE T VLSI SYST, V26, P1112, DOI 10.1109/TVLSI.2018.2803081
   Yang ZX, 2013, 2013 13TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), P690, DOI 10.1109/NANO.2013.6720793
   Ye R, 2013, ICCAD-IEEE ACM INT, P48, DOI 10.1109/ICCAD.2013.6691096
   Zhu N, 2010, IEEE T VLSI SYST, V18, P1225, DOI 10.1109/TVLSI.2009.2020591
NR 36
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 106
DI 10.1145/3625686
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600018
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Papaioannou, A
   Kouzinopoulos, CS
   Ioannidis, D
   Tzovaras, D
AF Papaioannou, Alexios
   Kouzinopoulos, Charalampos S.
   Ioannidis, Dimosthenis
   Tzovaras, Dimitrios
TI An Ultra-low-power Embedded AI Fire Detection and Crowd Counting System
   for Indoor Areas
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Fire detection; crowd counting; embedded system; ultra-low-power system;
   machine learning for low-power systems; computer vision; Multilayer
   perceptron (MLP); YOLOv5; LW-YOLOv5
AB Fire incidents in residential and industrial areas are often the cause of human casualties and property damage. Although there are existing systems that detect fire and monitor the presence of people in indoor areas, research on their implementation in embedded platforms is limited. This article introduces an ultra-low-power embedded system for fire detection and crowd counting using efficient deep learning methods. For the prediction of fire occurrences, environmental and gas sensor along with multilayer perceptron nodes are used. For crowd counting, a custom lightweight version of YOLOv5 is introduced, using an architecture based on ShuffleNetV2, resulting in a model with low memory requirements, high accuracy predictions, and fast inference on an embedded platform. The accuracy, power consumption, and memory requirements of the proposed system are evaluated using public datasets and datasets acquired by the environmental and image sensors, and its performance is compared to that of existing approaches.
C1 [Papaioannou, Alexios; Kouzinopoulos, Charalampos S.; Ioannidis, Dimosthenis; Tzovaras, Dimitrios] Informat Technol Inst ITI, 6th Km Charilaou Thermi Rd, Thessaloniki, Greece.
RP Papaioannou, A (corresponding author), Informat Technol Inst ITI, 6th Km Charilaou Thermi Rd, Thessaloniki, Greece.
EM alexiopa@iti.gr; kouzinopoulos@iti.gr; djoannid@iti.gr;
   Dimitrios.Tzovaras@iti.gr
OI Papaioannou, Alexios/0000-0002-9849-7187; Kouzinopoulos,
   Charalampos/0000-0001-8829-504X; Ioannidis,
   Dimosthenis/0000-0002-5747-2186
FU European Regional Development Fund and Greece [KMP6-0082241]
FX This research was carried out as part of the project "AE3vAO" (Project
   code: KMP6-0082241) under the framework of the Action "Investment Plans
   of Innovation" of the Operational Program "Central Macedonia 2014 2020",
   which is co-funded by the European Regional Development Fund and Greece
CR Ahmad I, 2019, INT CONF KNOWL SMART, P148, DOI [10.1109/kst.2019.8687568, 10.1109/KST.2019.8687568]
   Al-Zaydi Zeyad, 2018, International Journal of Machine Learning and Computing, V8, P268, DOI 10.18178/ijmlc.2018.8.3.698
   [Anonymous], 2014, PEOPLE DETECTION TRA
   Luis JA, 2015, SENSORS-BASEL, V15, P20717, DOI 10.3390/s150820717
   Banner R, 2019, Arxiv, DOI arXiv:1810.05723
   Birajdar GS, 2021, SUSTAINABILITY-BASEL, V13, DOI 10.3390/su131911082
   Choi JW, 2018, IEEE INTERNET THINGS, V5, P512, DOI 10.1109/JIOT.2017.2714181
   Conti F, 2014, IEEE COMPUT SOC CONF, P624, DOI 10.1109/CVPRW.2014.95
   David R., 2021, P MACHINE LEARNING S, V3, P800
   Díaz-Ramírez A, 2012, PROC TECH, V3, P69, DOI 10.1016/j.protcy.2012.03.008
   Elbehiery H., 2012, JAMSCI, V8, P1016
   Erickson V. L., 2011, Proceedings 2011 10th International Conference on Information Processing in Sensor Networks (IPSN 2010), P258
   European Fire Safety Alliance, 2022, EU WID DAT RES FIR
   Fonollosa J, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18020553
   Ghayvat H, 2015, SENSORS-BASEL, V15, P10350, DOI 10.3390/s150510350
   Gomez A, 2018, 2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P326, DOI 10.1145/3203217.3204465
   Hewitt Fiona, 2016, CHEMOSPHERE, V173, P001, DOI [10.1016/j.chemosphere:2016.12.079, DOI 10.1016/J.CHEMOSPHERE:2016.12.079]
   Hua BS, 2018, Arxiv, DOI arXiv:1712.05245
   Huang G, 2018, Arxiv, DOI [arXiv:1608.06993, DOI 10.48550/ARXIV.1608.06993]
   Hyodo Katsuya, 2013, OPENVINO2TENSORFLOW
   Ibrahim OT, 2019, IEEE SENS J, V19, P9921, DOI 10.1109/JSEN.2019.2928502
   JACKSON MA, 1994, FIRE SAFETY J, V22, P181, DOI 10.1016/0379-7112(94)90072-8
   Jocher G., 2020, YOLOv5
   Krishnamoorthi R, 2018, Arxiv, DOI arXiv:1806.08342
   Lalchandani Ashish, 2021, INT C ARTIFICIAL INT, P1
   Ma NN, 2018, Arxiv, DOI [arXiv:1807.11164, 10.48550/arXiv.1807.11164, DOI 10.48550/ARXIV.1807.11164]
   Ma NN, 2018, LECT NOTES COMPUT SC, V11218, P122, DOI 10.1007/978-3-030-01264-9_8
   Madden K, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21062038
   Mingyi Zhu, 2011, 2011 3rd International Conference on Computer Research and Development (ICCRD 2011), P139, DOI 10.1109/ICCRD.2011.5764264
   Nagel Markus, 2021, WHITE PAPER NEURAL N, DOI 10.48x50/ARXIV:2106.08295
   Nazir A, 2022, FIRE-BASEL, V5, DOI 10.3390/fire5010011
   Novac PE, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21092984
   Papaioannou A, 2021, 2021 IEEE SENSORS APPLICATIONS SYMPOSIUM (SAS 2021), DOI 10.1109/SAS51076.2021.9530090
   Rahmaniar W, 2021, SENSOR REV, V41, P341, DOI 10.1108/SR-12-2020-0301
   Redmon J, 2016, Arxiv, DOI arXiv:1506.02640
   RIGOL. Technologies Inc., 2014, DS 1000Z SER DIG OSC
   Roth Wolfgang, 2020, ARXIV
   Saeed F, 2018, J SENS ACTUAR NETW, V7, DOI 10.3390/jsan7010011
   Sarwar B, 2018, SYMMETRY-BASEL, V10, DOI 10.3390/sym10110615
   Sowah RA, 2020, J SENSORS, V2020, DOI 10.1155/2020/8868602
   Sruthi M. S., 2019, EMERG TECHNOL INNOV, V5, P2
   STMicroelectronics, 2021, ULTR POW FPU ARM COR
   STMicroelectronics, 2021, ULTR POW ARMCORTEX M
   STMicroelectronics, 2019, STM32 POW MOD EX APP
   Teixeira T, 2007, 2007 FIRST ACM/IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS, P32
   Tse R, 2020, PROC SPIE, V11519, DOI 10.1117/12.2572949
   Vijayalakshmi SR, 2016, PROC TECH, V24, P1113, DOI 10.1016/j.protcy.2016.05.244
   Yaacob Norsuzila, 2022, J POSIT SCH PSYCHOL, V6, P8359
   Yadav Rishika, 2020, P INT C ADV CHEM ENG, VD01, DOI [10.2139/ssrm:3724291, DOI 10.2139/SSRM:3724291]
   Yaik OB., 2016, J TELECOMMUN ELECT C, V8, P79
   Yang XZ, 2019, IEEE GEOSCI REMOTE S, V16, P30, DOI 10.1109/LGRS.2018.2869287
   Zhang XY, 2017, Arxiv, DOI [arXiv:1707.01083, 10.48550/arXiv.1707.01083]
   Zou H, 2018, ENERG BUILDINGS, V174, P309, DOI 10.1016/j.enbuild.2018.06.040
NR 53
TC 2
Z9 2
U1 2
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 61
DI 10.1145/3582433
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300002
DA 2024-07-18
ER

PT J
AU Alam, SA
   Anderson, A
   Barabasz, B
   Gregg, D
AF Alam, Syed Asad
   Anderson, Andrew
   Barabasz, Barbara
   Gregg, David
TI Winograd Convolution for Deep Neural Networks: Efficient Point Selection
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Winograd convolution; Toom-Cook algorithm; deep neural networks
ID MULTIPLICATION; COMPLEXITY
AB Convolutional neural networks (CNNs) have dramatically improved the accuracy of image, video, and audio processing for tasks such as object recognition, image segmentation, and interactive speech systems. CNNs require large amounts of computing resources for both training and inference, primarily because the convolution layers are computationally intensive. Fast convolution algorithms such as Winograd convolution can greatly reduce the computational cost of these layers. However, Winograd convolution has poor numeric properties, such that greater savings in computation cause exponentially increasing floating point errors.
   A defining feature of each Winograd convolution algorithm is a set of real-value points where polynomials are sampled. The choice of points impacts the numeric accuracy of the algorithm, but the optimal set of points for small convolutions remains unknown. Existing work considers only small integers and simple fractions as candidate points. In this work, we propose a novel approach to point selection using points of the form {-1/c, -c, c, 1/c} using the full range of real-valued numbers for c. We show that groups of this form cause cancellations in the Winograd transform matrices that reduce numeric error. We find empirically that the error for different values of c forms a rough curve across the range of real-value numbers. It is therefore possible to localize the values of c that lead to lower error. We show that it is not necessary to choose integers or simple fractions as evaluation points, and that lower errors can be achieved with non-obvious real-valued points. We study a range of sizes for small convolutions and achieve reduction in error ranging from 2% to around 59% for both 1D and 2D convolution, when compared to state of the art. Furthermore, we identify patterns in cases when we select a subset of our proposed points that will always lead to a lower error. Finally, we implement a complete Winograd convolution layer and use it to run state-of-the-art deep convolution neural networks on real datasets and show that our proposed points achieve reduction in error, ranging from 22% to 63%, while also showing how an increased Winograd output size can result in execution speed-up for some cases.
C1 [Alam, Syed Asad; Anderson, Andrew; Barabasz, Barbara; Gregg, David] Univ Dublin, Trinity Coll Dublin, Coll Green, Dublin 2, Ireland.
C3 Trinity College Dublin
RP Alam, SA (corresponding author), Univ Dublin, Trinity Coll Dublin, Coll Green, Dublin 2, Ireland.
EM syed.asad.alam@tcd.ie; andersan@tcd.ie; barabasb@tcd.ie;
   david.gregg@tcd.ie
RI Alam, Syed Asad/AAZ-5938-2021
OI Alam, Syed Asad/0000-0002-1509-9678; Gregg, David/0000-0003-3782-4612
FU Science Foundation Ireland [13/RC/2094_P2]; European Union [754489]
FX This material is based upon work supported, in part, by Science
   Foundation Ireland under Grant No. 13/RC/2094_P2 and, in part, by the
   European Union's Horizon 2020 research and innovation programme under
   the Marie Sklodowska-Curie grant agreement and Grant No. 754489. Any
   opinions, findings, and conclusions or recommendations expressed in this
   material are those of the author and do not necessarily reflect the
   views of the Science Foundation Ireland and European Union's Horizon
   2020 programme.
CR [Anonymous], 1966, THESIS
   [Anonymous], 1980, ARITHMETIC COMPLEXIT, DOI DOI 10.1137/1.9781611970364
   Barabasz B, 2020, ACM T MATH SOFTWARE, V46, DOI 10.1145/3412380
   Barabasz B, 2019, LECT NOTES COMPUT SC, V11946, P307, DOI 10.1007/978-3-030-35166-3_22
   Blahut Richard E., 2010, FAST ALGORITHMS SIGN
   Bodrato M, 2007, LECT NOTES COMPUT SC, V4547, P116
   Chen JS, 2019, P IEEE, V107, P1655, DOI 10.1109/JPROC.2019.2921977
   Fernandez-Marques J, 2020, Arxiv, DOI arXiv:2002.10711
   GAUTSCHI W, 1975, NUMER MATH, V23, P337, DOI 10.1007/BF01438260
   Gautschi W., 1990, Lecture Notes in Pure and Appl. Math., P193
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Higham N.J., 2002, ACCURACY STABILITY N, V2nd ed.
   Huang D, 2020, AAAI CONF ARTIF INTE, V34, P4174
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Johnson JR, 2004, J SYMB COMPUT, V37, P261, DOI 10.1016/j.jsc.2002.06.001
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Lavin A, 2016, PROC CVPR IEEE, P4013, DOI 10.1109/CVPR.2016.435
   Lin S, 2018, DES AUT TEST EUROPE, P1045, DOI 10.23919/DATE.2018.8342166
   Maji P, 2019, 2019 2ND WORKSHOP ON ENERGY EFFICIENT MACHINE LEARNING AND COGNITIVE COMPUTING FOR EMBEDDED APPLICATIONS (EMC2 2019), P1, DOI 10.1109/EMC249363.2019.00008
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   Nussbaumer H. J., 1981, Fast Fourier transform and convolution algorithms
   PARHI KK, 1989, IEEE T ACOUST SPEECH, V37, P1099, DOI 10.1109/29.32286
   Podili A, 2017, IEEE INT CONF ASAP, P11, DOI 10.1109/ASAP.2017.7995253
   Satyanarayanan M, 2017, COMPUTER, V50, P30, DOI 10.1109/MC.2017.9
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
   Tolimieri R., 1997, Algorithms for Discrete Fourier Transforms and Convolution
   TOOM AL, 1963, DOKL AKAD NAUK SSSR+, V150, P496
   Van Loan CF, 2000, J COMPUT APPL MATH, V123, P85, DOI 10.1016/S0377-0427(00)00393-9
   Vincent Kevin, 2017, PROC INT C LEARNING
   Winograd S., 1980, ICASSP 80 Proceedings. IEEE International Conference on Acoustics, Speech and Signal Processing, P94
   Xiao QC, 2017, DES AUT CON, DOI 10.1145/3061639.3062244
   Xygkis A, 2018, DES AUT CON, DOI 10.1145/3195970.3196041
   Zhao YL, 2018, ALGORITHMS, V11, DOI 10.3390/a11100159
NR 37
TC 7
Z9 8
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 80
DI 10.1145/3524069
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Jokic, P
   Azarkhish, E
   Bonetti, A
   Pons, M
   Emery, S
   Benini, L
AF Jokic, Petar
   Azarkhish, Erfan
   Bonetti, Andrea
   Pons, Marc
   Emery, Stephane
   Benini, Luca
TI A Construction Kit for Efficient Low Power Neural Network Accelerator
   Designs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Edge processing; hardware accelerator; design optimization
ID ARITHMETIC CIRCUITS; NEXT-GENERATION; DEEP; MEMORY; PROCESSOR; HARDWARE;
   MODEL; OPTIMIZATIONS; ARCHITECTURE; CHALLENGES
AB Implementing embedded neural network processing at the edge requires efficient hardware acceleration that combines high computational throughput with low power consumption. Driven by the rapid evolution of network architectures and their algorithmic features, accelerator designs are constantly being adapted to support the improved functionalities. Hardware designers can refer to a myriad of accelerator implementations in the literature to evaluate and compare hardware design choices. However, the sheer number of publications and their diverse optimization directions hinder an effective assessment. Existing surveys provide an overview of these works but are often limited to system-level and benchmark-specific performance metrics, making it difficult to quantitatively compare the individual effects of each utilized optimization technique. This complicates the evaluation of optimizations for new accelerator designs, slowing-down the research progress.
   In contrast to previous surveys, this work provides a quantitative overview of neural network accelerator optimization approaches that have been used in recent works and reports their individual effects on edge processing performance. The list of optimizations and their quantitative effects are presented as a construction kit, allowing to assess the design choices for each building block individually. Reported optimizations range from up to 10,000x memory savings to 33x energy reductions, providing chip designers with an overview of design choices for implementing efficient low power neural network accelerators.
C1 [Jokic, Petar; Azarkhish, Erfan; Bonetti, Andrea; Pons, Marc; Emery, Stephane] CSEM, Technopk Str 1, CH-8005 Zurich, ZH, Switzerland.
   [Benini, Luca] Swiss Fed Inst Technol, Gloriastr 35, CH-8092 Zurich, ZH, Switzerland.
   [Benini, Luca] Univ Bologna, Viale Risorgimento 2, I-40136 Bologna, Italy.
C3 Swiss Center for Electronics & Microtechnology (CSEM); Swiss Federal
   Institutes of Technology Domain; ETH Zurich; University of Bologna
RP Jokic, P (corresponding author), CSEM, Technopk Str 1, CH-8005 Zurich, ZH, Switzerland.
EM petar.jokic@csem.ch; erfan.azarkhish@csem.ch; andrea.bonetti@csem.ch;
   marc.pons@csem.ch; stephane.emery@csem.ch; lbenini@iis.ee.ethz.ch
OI Jokic, Petar/0000-0001-8846-4413
FU Electronic Components and Systems for European Leadership Joint
   Undertaking ANDANTE [876925]; Swiss National Science Foundation (SNSF)
   BRIDGE [40B20_181010]
FX This work was supported in part by the Electronic Components and Systems
   for European Leadership Joint Undertaking ANDANTE under Grant 876925 and
   in part by the Swiss National Science Foundation (SNSF) BRIDGE under
   Grant 40B20_181010.
CR Aimar A, 2019, IEEE T NEUR NET LEAR, V30, P644, DOI 10.1109/TNNLS.2018.2852335
   Akopyan F, 2015, IEEE T COMPUT AID D, V34, P1537, DOI 10.1109/TCAD.2015.2474396
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Alioto M, 2018, IEEE J EM SEL TOP C, V8, P653, DOI 10.1109/JETCAS.2018.2881461
   Alvarez A, 2020, IEEE ACCESS, V8, P18951, DOI 10.1109/ACCESS.2020.2968576
   Alwani M, 2016, INT SYMP MICROARCH
   Alyamkin S, 2019, IEEE J EM SEL TOP C, V9, P411, DOI 10.1109/JETCAS.2019.2911899
   Andri R, 2019, IEEE J EM SEL TOP C, V9, P309, DOI 10.1109/JETCAS.2019.2905654
   Andri R, 2018, IEEE T COMPUT AID D, V37, P48, DOI 10.1109/TCAD.2017.2682138
   [Anonymous], 2012, S VLSI TECHNOLOGY
   [Anonymous], 2016, ARXIV160207360
   [Anonymous], 2016, CORR
   [Anonymous], 2007, Solid-State Circuits Society Newsletter, IEEE, DOI [DOI 10.1109/N-SSC.2007.4785534, 10.1109/N-SSC.2007.4785534]
   [Anonymous], 1989, NIPS
   [Anonymous], 2016, CoRR
   Anwar S, 2015, INT CONF ACOUST SPEE, P1131, DOI 10.1109/ICASSP.2015.7178146
   Banbury C. R., 2020, arXiv
   Bang S, 2017, IEEE INT SOLID STATE
   Bankman D, 2019, IEEE J SOLID-ST CIRC, V54, P158, DOI 10.1109/JSSC.2018.2869150
   Bankman D, 2016, IEEE ASIAN SOLID STA, P21, DOI 10.1109/ASSCC.2016.7844125
   Bernardo PP, 2020, IEEE T COMPUT AID D, V39, P4240, DOI 10.1109/TCAD.2020.3012320
   Beyer S, 2020, IEEE INT MEM WORKSH, P55, DOI 10.1109/imw48823.2020.9108150
   Bodiwala S., 2020, INT C INVENTIVE SYST
   Bong K, 2018, IEEE J SOLID-ST CIRC, V53, P115, DOI 10.1109/JSSC.2017.2767705
   Bong K, 2017, ISSCC DIG TECH PAP I, P248, DOI 10.1109/ISSCC.2017.7870354
   Bose Pradip., 2011, Encyclopedia of Parallel Computing, P1593
   Burd TD, 1996, J VLSI SIG PROC SYST, V13, P203, DOI 10.1007/BF01130406
   Cai FX, 2019, NAT ELECTRON, V2, P290, DOI 10.1038/s41928-019-0270-x
   Cai Han, 2020, P INT C LEARN REPR
   Camusy V, 2019, IEEE J EM SEL TOP C, V9, P697, DOI 10.1109/JETCAS.2019.2950386
   Capra M, 2020, IEEE ACCESS, V8, P225134, DOI 10.1109/ACCESS.2020.3039858
   Carter R, 2016, INT EL DEVICES MEET
   Cavigelli L, 2017, Arxiv, DOI arXiv:1704.04313
   Chen A, 2016, SOLID STATE ELECTRON, V125, P25, DOI 10.1016/j.sse.2016.07.006
   Chen H., 2016, ASP vision: optically computing the first layer of convolutional neural networks using angle sensitive pixels
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YR, 2020, ENGINEERING-PRC, V6, P264, DOI 10.1016/j.eng.2020.01.007
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Cho S, 2020, IEEE ACCESS, V8, P135223, DOI 10.1109/ACCESS.2020.3011265
   Chou CC, 2018, ISSCC DIG TECH PAP I, P478
   Colleman S, 2021, IEEE T VLSI SYST, V29, P461, DOI 10.1109/TVLSI.2020.3046125
   Cong Jason, 2014, Artificial Neural Networks and Machine Learning - ICANN 2014. 24th International Conference on Artificial Neural Networks. Proceedings: LNCS 8681, P281, DOI 10.1007/978-3-319-11179-7_36
   Conti F., 2018, ARXIV
   Courbariaux M, 2016, Arxiv, DOI [arXiv:1602.02830, 10.48550/arXiv.1602.02830]
   Cypress, 2019, SONOS FLASH TECHNOLO
   Schuman CD, 2017, Arxiv, DOI [arXiv:1705.06963, DOI 10.48550/ARXIV.1705.06963, 10.48550/arXiv.1705.06963]
   Davies M, 2018, IEEE MICRO, V38, P82, DOI 10.1109/MM.2018.112130359
   De Giovanni E, 2020, IEEE T COMPUT AID D, V39, P3821, DOI 10.1109/TCAD.2020.3012652
   Deng L, 2020, P IEEE, V108, P485, DOI 10.1109/JPROC.2020.2976475
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   EEMBC, 2009, EXPL COREMARK BENCHM
   Elsken T, 2019, J MACH LEARN RES, V20
   Gadepally V, 2019, Arxiv, DOI arXiv:1905.03592
   Gao M., 2017, ASIA S PACIFIC DESIG
   Gao MY, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P751, DOI 10.1145/3037697.3037702
   Gao MZ, 2017, COMPUTER, V50, P27, DOI 10.1109/MC.2017.176
   Gholami Amir, 2021, ARXIV210313630, DOI DOI 10.1201/9781003162810-13
   Giraldo J. S. P., 2019, S VLSI CIRCUITS
   Giterman R., 2018, IEEE SOI3DSUBTHRESHO
   Giterman R, 2018, IEEE T CIRCUITS-I, V65, P1245, DOI 10.1109/TCSI.2017.2747087
   Goetschalckx K, 2019, IEEE J EM SEL TOP C, V9, P323, DOI 10.1109/JETCAS.2019.2905361
   Gokhale V, 2014, IEEE COMPUT SOC CONF, P696, DOI 10.1109/CVPRW.2014.106
   Google, 2017, GOOGL CLIPS SPEC
   Gorden M, 1965, Electronics, V38, P114, DOI [DOI 10.1109/N-SSC.2006.4785860, DOI 10.1109/JPROC.1998.658762]
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   Guo Kaiyuan, 2020, NEURAL NETWORK ACCEL
   Haensch W, 2019, P IEEE, V107, P108, DOI 10.1109/JPROC.2018.2871057
   Han S., 2016, ARXIV151000149
   Han S, 2015, ADV NEUR IN, V28
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He Kaiming, 2016, P INT C COMP VIS PAT, DOI 10.1109/CVPR.2016.90
   Hoefler T, 2021, J MACH LEARN RES, V23
   Hong I, 2016, IEEE J SOLID-ST CIRC, V51, P45, DOI 10.1109/JSSC.2015.2476786
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Howard A. G., 2017, PREPRINT
   Huang G, 2018, Arxiv, DOI [arXiv:1608.06993, DOI 10.48550/ARXIV.1608.06993]
   Ignatov A, 2019, IEEE INT CONF COMP V, P3617, DOI 10.1109/ICCVW.2019.00447
   Ilas M. E., 2020, INT S DESIGN TECHNOL
   IRDS, 2021, International Roadmap for devices and systems 2021 edition (IEEE, 2021)
   Jain P, 2019, IEEE INT SOLIDSTATE
   Reddi VJ, 2020, Arxiv, DOI arXiv:1911.02549
   Jang H, 2019, IEEE SIGNAL PROC MAG, V36, P64, DOI 10.1109/MSP.2019.2935234
   Jeddeloh J., 2012, 2012 IEEE Symposium on VLSI Technology, P87, DOI 10.1109/VLSIT.2012.6242474
   Jia Z, 2019, Arxiv, DOI [arXiv:1912.03413, DOI 10.48550/ARXIV.1912.03413]
   Jiang HL, 2020, P IEEE, V108, P2108, DOI 10.1109/JPROC.2020.3006451
   Jinwook Oh, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P130, DOI 10.1109/ISSCC.2011.5746250
   Jokic P., 2020, IEEE EMBED SYST LETT, P1
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Judd P, 2017, IEEE COMPUT ARCHIT L, V16, P80, DOI 10.1109/LCA.2016.2597140
   Kanerva P, 2009, COGN COMPUT, V1, P139, DOI 10.1007/s12559-009-9009-8
   Kang MG, 2018, IEEE J EM SEL TOP C, V8, P494, DOI 10.1109/JETCAS.2018.2829522
   Kim J.-H., 2019, IEEE INT SYMP CIRC S, DOI DOI 10.1109/iscas.2019.8702698
   Koomey JG, 2011, IEEE ANN HIST COMPUT, V33, P46, DOI 10.1109/MAHC.2010.28
   Krizhevsky Alex., 2012, u International Conference on Neural Information Processing Systems - Volume, V1
   Lai LZ, 2018, Arxiv, DOI arXiv:1801.06601
   Lavin A, 2016, PROC CVPR IEEE, P4013, DOI 10.1109/CVPR.2016.435
   Lee J.-H., 2009, ECS Trans., V19, P101, DOI 10.1149/1.3117397
   Lee J, 2020, IEEE ASIAN SOLID STA, DOI 10.1109/A-SSCC48613.2020.9336116
   Lee J, 2019, IEEE J SOLID-ST CIRC, V54, P173, DOI 10.1109/JSSC.2018.2865489
   Lee K, 2019, INT EL DEVICES MEET, DOI 10.1109/iedm19573.2019.8993551
   Lee KJ, 2020, IEEE T CIRCUITS-I, V67, P4719, DOI 10.1109/TCSI.2020.2996625
   Lee Y, 2013, IEEE J SOLID-ST CIRC, V48, P229, DOI 10.1109/JSSC.2012.2221233
   Liang Y, 2020, IEEE T COMPUT AID D, V39, P857, DOI 10.1109/TCAD.2019.2897701
   LikamWa R, 2016, CONF PROC INT SYMP C, P255, DOI 10.1109/ISCA.2016.31
   LiKamWa Robert, 2014, 5 ASIA PACIFIC WORKS
   Lin DD, 2016, PR MACH LEARN RES, V48
   Liu LL, 2018, Arxiv, DOI arXiv:1701.00299
   Liu SC, 2018, MOBISYS'18: PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P389, DOI 10.1145/3210240.3210337
   Liu T, 2013, IEEE INT SOLIDSTATE
   Liu ZG, 2020, IEEE COMPUT ARCHIT L, V19, P34, DOI 10.1109/LCA.2020.2979965
   Lu A., 2021, IEEE T COMPUT AID D, P1
   Marinella MJ, 2018, IEEE J EM SEL TOP C, V8, P86, DOI 10.1109/JETCAS.2018.2796379
   Mathieu Michael, 2013, ARXIV13125851
   McKee S.A, 2004, P 1 C COMPUTING FRON
   Miro-Panades I, 2020, SYMP VLSI CIRCUITS
   Mishra A, 2017, Arxiv, DOI arXiv:1711.05852
   Mittal S, 2020, NEURAL COMPUT APPL, V32, P1109, DOI 10.1007/s00521-018-3761-1
   Molchanov Dmitry, 2017, P 34 INT C MACH LEAR, P2498
   Moons B, 2018, IEEE CUST INTEGR CIR
   Moons B, 2017, ISSCC DIG TECH PAP I, P246, DOI 10.1109/ISSCC.2017.7870353
   Moons B, 2015, I SYMPOS LOW POWER E, P237, DOI 10.1109/ISLPED.2015.7273520
   Müller TC, 2017, IEEE SOI3DSUB MICRO
   Murali G, 2021, IEEE T VLSI SYST, V29, P386, DOI 10.1109/TVLSI.2020.3042411
   Murmann B, 2021, IEEE T VLSI SYST, V29, P3, DOI 10.1109/TVLSI.2020.3020286
   Natarajan S, 2014, INT EL DEVICES MEET
   Norrie T, 2021, IEEE MICRO, V41, P56, DOI 10.1109/MM.2021.3058217
   Oh S, 2019, DES AUT TEST EUROPE, P686, DOI 10.23919/DATE.2019.8715201
   Orcam, 2020, ORC MYEYE 2 SPEC
   Pad P, 2020, C COMP VISION PATTER
   Panda P, 2016, DES AUT TEST EUROPE, P475
   Park J, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9091414
   Park S., 2016, INT SOLID STATE CIRC
   Patel HN, 2016, PROC EUR S-STATE DEV, P37
   Paugam-Moisy H., 2012, Handbook of natural computing, P335, DOI [10.1007/978-3-540-92910-9_10, DOI 10.1007/978-3-540-92910-9_10]
   Pavan P, 1997, P IEEE, V85, P1248, DOI 10.1109/5.622505
   Peng XC, 2019, INT EL DEVICES MEET
   Plummer BA, 2022, Arxiv, DOI arXiv:2006.10598
   Pons M, 2015, IEEE SOI 3D SUBTHR M
   Pons M, 2019, IEEE CUST INTEGR CIR, DOI 10.1109/CICC.2019.8780199
   Pons M, 2016, PROC EUR SOLID-STATE, P41
   Pons M, 2013, INT WORKS POW TIM, P9, DOI 10.1109/PATMOS.2013.6662149
   Popoff Y, 2016, DES AUT TEST EUROPE, P1387
   Pramanik PKD, 2019, IEEE ACCESS, V7, P182113, DOI 10.1109/ACCESS.2019.2958684
   Reis D, 2019, IEEE J EXPLOR SOLID-, V5, P103, DOI 10.1109/JXCDC.2019.2930284
   Reuther A., 2019, IEEE HIGH PERF EXTR, DOI [DOI 10.1109/hpec.2019.8916327, 10.1109/HPEC.2019.8916327]
   Reuther A, 2020, IEEE HIGH PERF EXTR, DOI 10.1109/hpec43674.2020.9286149
   Roy K, 2019, NATURE, V575, P607, DOI 10.1038/s41586-019-1677-2
   Sainath TN, 2013, INT CONF ACOUST SPEE, P6655, DOI 10.1109/ICASSP.2013.6638949
   Samajdar A., 2018, COMPUTING RES REPOSI
   Scherer M., 2021, IEEE T COMPUT AID D, P1
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Shin D, 2018, IEEE MICRO, V38, P85, DOI 10.1109/MM.2018.053631145
   Si X, 2019, ISSCC DIG TECH PAP I, V62, P396, DOI 10.1109/ISSCC.2019.8662392
   Silc J., 1999, PROCESSOR ARCHITECTU, P123
   Sinz FH, 2019, NEURON, V103, P967, DOI 10.1016/j.neuron.2019.08.034
   Siu K, 2018, I S WORKL CHAR PROC, P111, DOI 10.1109/IISWC.2018.8573527
   Song YJ, 2018, INT EL DEVICES MEET
   Sousa L, 2021, IEEE CIRC SYST MAG, V21, P6, DOI 10.1109/MCAS.2020.3027425
   Stoutchinin A, 2019, Arxiv, DOI arXiv:1902.01492
   Su J.-W, 2021, ISSCC 21
   Sung W., 2015, CoRR, Vabs/1511.06488
   Sze V., 2020, EFFICIENT PROCESSING
   Sze V, 2017, IEEE CUST INTEGR CIR
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Tajasob S, 2018, I SYMPOS LOW POWER E, P73, DOI 10.1145/3218603.3218638
   Tang JS, 2019, ADV MATER, V31, DOI 10.1002/adma.201902761
   Teerapittayanon S, 2017, Arxiv, DOI arXiv:1709.01686
   Teerapittayanon S, 2017, INT CON DISTR COMP S, P328, DOI 10.1109/ICDCS.2017.226
   Teman A, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2890498
   Teo JH, 2020, IEEE T CIRCUITS-I, V67, P1378, DOI 10.1109/TCSI.2019.2960843
   Ueyoshi K, 2018, ISSCC DIG TECH PAP I, P216, DOI 10.1109/ISSCC.2018.8310261
   Venkataramani S., 2015, DESIGN AUTOMATION C
   Venkataramani S, 2015, DES AUT CON, DOI 10.1145/2744769.2744904
   von Neumann J., 1993, IEEE Annals of the History of Computing, V15, P27, DOI 10.1109/85.238389
   Wang Z, 2015, IEEE T BIOMED CIRC S, V9, P825, DOI 10.1109/TBCAS.2015.2500101
   Weber O, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT)
   Wei LQ, 2019, ISSCC DIG TECH PAP I, V62, P214, DOI 10.1109/ISSCC.2019.8662444
   WEISER M, 1994, OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI), P13
   Williams RS, 2017, COMPUT SCI ENG, V19, P7, DOI 10.1109/MCSE.2017.31
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
   Wu JY, 2018, INT EL DEVICES MEET
   Xiaomi, 2019, XIAOM AI DOOR BELL O
   Xu DL, 2020, Arxiv, DOI arXiv:2003.12172
   Xue C, 2019, IEEE INT SOLIDSTATE
   Yang J, 2021, IEEE INT SOLIDSTATE
   Yang LT, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351255
   Yang TJ, 2019, INT EL DEVICES MEET, DOI 10.1109/iedm19573.2019.8993662
   Yang TJ, 2017, PROC CVPR IEEE, P6071, DOI 10.1109/CVPR.2017.643
   Yin PH, 2019, Arxiv, DOI arXiv:1903.05662
   Yin SH, 2019, IEEE MICRO, V39, P54, DOI 10.1109/MM.2019.2943047
   Yu SM, 2020, IEEE CUST INTEGR CIR, DOI 10.1109/cicc48029.2020.9075887
   Yu SM, 2018, P IEEE, V106, P260, DOI 10.1109/JPROC.2018.2790840
   Yuan Z., 2017, IEEE ISLPED
   Zhang JT, 2017, IEEE J SOLID-ST CIRC, V52, P915, DOI 10.1109/JSSC.2016.2642198
   Zhang Y., 2020, INT C PARALLEL ARCHI
   Zhang YD, 2018, Arxiv, DOI arXiv:1711.07128
   Zhao ZQ, 2019, IEEE T NEUR NET LEAR, V30, P3212, DOI 10.1109/TNNLS.2018.2876865
   Zhao ZR, 2018, IEEE T COMPUT AID D, V37, P2348, DOI 10.1109/TCAD.2018.2858384
   Zheng SX, 2020, IEEE T COMPUT AID D, V39, P3408, DOI 10.1109/TCAD.2020.3012215
   Zhou Z, 2019, P IEEE, V107, P1738, DOI 10.1109/JPROC.2019.2918951
NR 202
TC 0
Z9 0
U1 2
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 56
DI 10.1145/3520127
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200009
OA Green Submitted, Green Published
DA 2024-07-18
ER

PT J
AU Mishra, T
   Chantem, T
   Gerdes, R
AF Mishra, Tanmaya
   Chantem, Thidapat
   Gerdes, Ryan
TI Survey of Control-flow Integrity Techniques for Real-time Embedded
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Survey; control-flow integrity; real-time systems; embedded systems
ID CODE-INJECTION; ARCHITECTURE; ALGORITHM; CHECKING; TASKS
AB Computing systems, including real-time embedded systems, are becoming increasingly connected to allow for more advanced and safer operation. Such embedded systems are also often resource-constrained, for example, with lower processing capabilities compared to general-purpose computing systems like desktops or servers. With the advent of paradigms such as internet-of-things (IoT), embedded systems in both commercial and industrial contexts are being increasingly interconnected and exposed to the external networks to improve automation and efficiency of operation. However, allowing external interfaces to such embedded systems increases their exposure to attackers. With an increase in attacks against embedded systems ranging from home appliances to industrial control systems operating critical equipment that have real-time requirements, it is imperative that defense mechanisms be created that explicitly consider such resource and real-time constraints. Control-flow integrity (CFI) is a family of defense mechanisms that prevent attackers from modifying the flow of execution. We survey CFI techniques, ranging from the basic to state of the art, that are built for embedded systems and real-time embedded systems and find that there is a dearth, especially for real-time embedded systems, of CFI mechanisms. We then present open challenges to the community to help drive future research in this domain.
C1 [Mishra, Tanmaya; Chantem, Thidapat; Gerdes, Ryan] Virginia Polytech Inst & State Univ, Blacksburg, VA 22311 USA.
C3 Virginia Polytechnic Institute & State University
RP Mishra, T (corresponding author), Virginia Polytech Inst & State Univ, Blacksburg, VA 22311 USA.
EM tanmayam@vt.edu; tchantem@vt.edu; rgerdes@vt.edu
OI Chantem, Thidapat/0000-0002-5688-5720; Mishra,
   Tanmaya/0000-0002-9956-2956
FU National Science Foundation [2038726]; Commonwealth Cyber Initiative
   CCI; Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [2038726] Funding Source: National Science Foundation
FX This work is supported by the National Science Foundation under grant
   no.: 2038726, and by the Commonwealth Cyber Initiative CCI is an
   investment in the advancement of cyber R&D, innovation and workforce
   development in Virginia. For more information about CCI, visit
   cyberinitiative.org.
CR Abad FAT, 2013, 2013 IEEE 1ST INTERNATIONAL CONFERENCE ON CYBER-PHYSICAL SYSTEMS, NETWORKS, AND APPLICATIONS (CPSNA), P26, DOI 10.1109/CPSNA.2013.6614242
   Abadi M, 2009, ACM T INFORM SYST SE, V13, DOI 10.1145/1609956.1609960
   Abbasi A, 2017, ANN COMPUT SECURITY, P437, DOI 10.1145/3134600.3134618
   Almakhdhub NS, 2020, 27TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2020), DOI 10.14722/ndss.2020.24016
   [Anonymous], 1993, P 14 ACM SYM OP SYST
   [Anonymous], 2020, CLANG 12 DOCUMENTATI
   Anwar Fatima M., 2019, 2019 IEEE REAL TIME
   ARM Holdings, 2014, ARMV7 M ARCH REF MAN
   Arm Ltd, 2020, ARM CORT R
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Aweke ZB, 2018, DES AUT TEST EUROPE, P1015, DOI 10.23919/DATE.2018.8342161
   Barry R, 2008, FreeRTOS
   Bellec N., 2020, P ECRTS 32 EUR C REA, p1~22, DOI DOI 10.4230/LIPICS.ECRTS.2020.8
   Bletsch T, 2011, 27TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2011), P353, DOI 10.1145/2076732.2076783
   Burow N, 2019, P IEEE S SECUR PRIV, P985, DOI 10.1109/SP.2019.00076
   Burow N, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3054924
   Carlini N, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P385
   Carlini N, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P161
   Checkoway S, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P559, DOI 10.1145/1866307.1866370
   Checkoway Stephen, 2011, USENIX SEC S
   Cheng YQ, 2014, 21ST ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2014), DOI 10.14722/ndss.2014.23156
   Christoulakis N, 2016, CODASPY'16: PROCEEDINGS OF THE SIXTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY, P38, DOI 10.1145/2857705.2857735
   Clements AA, 2017, P IEEE S SECUR PRIV, P289, DOI 10.1109/SP.2017.37
   Cowan C, 1998, PROCEEDINGS OF THE SEVENTH USENIX SECURITY SYMPOSIUM, P63
   Crane S, 2015, P IEEE S SECUR PRIV, P763, DOI 10.1109/SP.2015.52
   DALESIO LR, 1994, NUCL INSTRUM METH A, V352, P179, DOI 10.1016/0168-9002(94)91493-1
   Dang Thurston H.Y., 2015, P 10 ACM S INF COMP, P555, DOI [10.1145/2714576.2714635, DOI 10.1145/2714576.2714635]
   Das S, 2016, IEEE T VLSI SYST, V24, P3193, DOI 10.1109/TVLSI.2016.2548561
   Davi L., 2010, HGITR2010002 RUHR U
   Davi L, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P401
   de Clercq R, 2017, Arxiv, DOI arXiv:1706.07257
   Du Yufei, 2021, HOLISTIC CONTROL FLO
   Earnshaw R., 2005, ARM PROCEDURE CALL S
   Edwards Andrew., 2001, VULCAN BINARY TRANSF
   EEMBC The Embedded Microprocessor Benchmark Consortium, 2015, COREMARK PRO
   El-Sarraf MA, 2013, ANN NUCL ENERGY, V60, P362, DOI 10.1016/j.anucene.2013.05.016
   Evans I, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P901, DOI 10.1145/2810103.2813646
   Falliere N., 2011, White Paper, Symantec Corp., Security Response, V5, P6
   Foruhandeh M, 2019, 35TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSA), P229, DOI 10.1145/3359789.3359834
   Francillon A, 2008, CCS'08: PROCEEDINGS OF THE 15TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P15
   Frassetto T, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P2405, DOI 10.1145/3133956.3134037
   Gaisler Jiri, 2001, GAISLER RES
   Gal-On Shay, 2012, Exploring coremark a benchmark maximizing simplicity and efficacy
   Giannetsos T, 2010, COMPUT J, V53, P1576, DOI 10.1093/comjnl/bxq009
   Gu ZH, 2014, IEEE T IND ELECTRON, V61, P5652, DOI 10.1109/TIE.2014.2301752
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hao XC, 2019, PR IEEE COMP DESIGN, P237, DOI 10.1109/ICCD46524.2019.00037
   Hasan M, 2018, DES AUT TEST EUROPE, P225, DOI 10.23919/DATE.2018.8342007
   Hasan Monowar, 2017, 29 EUROMICRO C REAL
   He WJ, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3371151
   Hu H, 2016, P IEEE S SECUR PRIV, P969, DOI 10.1109/SP.2016.62
   Intel, TECHN LOOK INT CONTR
   Jinfeng Li, 2020, Computer Security - ESORICS 2020 25th European Symposium on Research in Computer Security, ESORICS 2020. Proceedings. Lecture Notes in Computer Science (LNCS 12308), P338, DOI 10.1007/978-3-030-58951-6_17
   Kawada T, 2020, INT PSYCHOGERIATR, V32, P661, DOI 10.1017/S1041610220000083
   Kim J, 2012, ACM IEEE INT CONF CY, P55, DOI 10.1109/ICCPS.2012.14
   Krishnadas S., 2016, CONCEPT IMPLEMENTATI
   Kwon D, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P231
   Lee RB, 2004, LECT NOTES COMPUT SC, V2802, P237
   Liljestr H, 2020, Arxiv, DOI arXiv:1905.10242
   Lyu MZ, 2017, PROCEEDINGS OF THE 10TH ACM CONFERENCE ON SECURITY AND PRIVACY IN WIRELESS AND MOBILE NETWORKS (WISEC 2017), P46, DOI 10.1145/3098243.3098264
   McCamant Stephen, 2005, EFFICIENT VERIFIABLE
   Microsoft Ltd, CONTR FLOW GUARD WIN
   Nasri M, 2019, IEEE REAL TIME, P103, DOI 10.1109/RTAS.2019.00017
   Nasser AMK, 2020, VEH COMMUN, V21, DOI 10.1016/j.vehcom.2019.100201
   Nyman T, 2017, LECT NOTES COMPUT SC, V10453, P259, DOI 10.1007/978-3-319-66332-6_12
   Oh N, 2002, IEEE T RELIAB, V51, P111, DOI 10.1109/24.994926
   Pallister J., 2013, ARXIV
   Pinto S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3291047
   Proy J, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3141234
   Ray D, 2012, ACM SIGPLAN NOTICES, V47, P179, DOI 10.1145/2103621.2103678
   Rhisheekesan A, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3301311
   Richarte G., 2002, 4 DIFFERENT TRICKS B
   Roemer R, 2012, ACM T INFORM SYST SE, V15, DOI 10.1145/2133375.2133377
   Safari M, 2018, J SUPERCOMPUT, V74, P5578, DOI 10.1007/s11227-018-2498-z
   Saha S., 2012, IEEE Sarnoff Symposium, P1
   Saifullah A, 2013, REAL-TIME SYST, V49, P404, DOI 10.1007/s11241-012-9166-9
   Sayeed S, 2019, APPL SCI-BASEL, V9, DOI 10.3390/app9204229
   Schuster S, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126503
   Shacham H, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P552
   Shao Z, 2003, 19TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P352
   SHIN KG, 1995, IEEE T COMPUT, V44, P1405, DOI 10.1109/12.477246
   Standard performance evaluation corporation, 2020, US
   Tang Bowen, 2017, 2016 7 INT C ED MANA
   van der Veen V, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P927, DOI 10.1145/2810103.2813673
   Vera Xavier., 2020, PROC IEEE HCS, V32, P1, DOI [10.1109/HCS49909.2020.9220443, DOI 10.1109/HCS49909.2020.9220443]
   Volckaert S, 2016, IEEE T DEPEND SECURE, V13, P437, DOI 10.1109/TDSC.2015.2411254
   Walls Robert J., 2019, 31 EUROMICRO C REAL
   Wang TL, 2010, P IEEE S SECUR PRIV, P495, DOI 10.1109/SP.2010.37
   Wei Hu, 2006, VEE 2006. Proceedings of the Second International Conference on Virtual Execution Environments, P2
   Weidler NR, 2019, SUSTAIN COMPUT-INFOR, V22, P244, DOI 10.1016/j.suscom.2018.10.002
   Yang PL, 2018, IET INFORM SECUR, V12, P438, DOI 10.1049/iet-ifs.2017.0459
   Yoon MK, 2016, IEEE REAL TIME
   Zhang M., 2013, 22 USENIX SEC S USEN
   Zhang M, 2018, IEEE ACCESS, V6, P42394, DOI 10.1109/ACCESS.2018.2852805
   Zhijun Huang, 2012, 2012 International Conference on Systems and Informatics (ICSAI 2012), P1072, DOI 10.1109/ICSAI.2012.6223219
   Zhou J, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P1219
   Zlatanov Nikola, 2016, ARM ARCHITECTURE RIS
NR 97
TC 5
Z9 5
U1 11
U2 24
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2022
VL 21
IS 4
AR 41
DI 10.1145/3538275
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5E8PF
UT WOS:000865883500007
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Hong, ZY
   Yue, CP
AF Hong, Ziyang
   Yue, C. Patrick
TI Efficient-Grad: Efficient Training Deep Convolutional Neural Networks on
   Edge Devices with Gradient Optimizations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deep neural networks; model training; gradient pruning; hardware
   acceleration; edge computing
ID ACCELERATOR; PROCESSOR
AB With the prospering of mobile devices, the distributed learning approach, enabling model training with decentralized data, has attracted great interest from researchers. However, the lack of training capability for edge devices significantly limits the energy efficiency of distributed learning in real life. This article describes Efficient-Grad, an algorithm-hardware co-design approach for training deep convolutional neural networks, which improves both throughput and energy saving during model training, with negligible validation accuracy loss.
   The key to Efficient-Grad is its exploitation of two observations. Firstly, the sparsity has potential for not only activation and weight, but gradients and the asymmetry residing in the gradients for the conventional back propagation (BP). Secondly, a dedicated hardware architecture for sparsity utilization and efficient data movement can be optimized to support the Efficient-Grad algorithm in a scalable manner. To the best of our knowledge, Efficient-Grad is the first approach that successfully adopts a feedback-alignment (FA)-based gradient optimization scheme for deep convolutional neural network training, which leads to its superiority in terms of energy efficiency. We present case studies to demonstrate that the Efficient-Grad design outperforms the prior arts by 3.72x in terms of energy efficiency.
C1 [Hong, Ziyang; Yue, C. Patrick] Hong Kong Univ Sci & Technol, HKUST Qualcomm Joint Innovat & Res Lab, Hong Kong, Peoples R China.
   [Hong, Ziyang; Yue, C. Patrick] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Kowloon, Clear Water Bay, Hong Kong, Peoples R China.
C3 Hong Kong University of Science & Technology; Hong Kong University of
   Science & Technology
RP Hong, ZY (corresponding author), Hong Kong Univ Sci & Technol, HKUST Qualcomm Joint Innovat & Res Lab, Hong Kong, Peoples R China.; Hong, ZY (corresponding author), Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Kowloon, Clear Water Bay, Hong Kong, Peoples R China.
EM zhongad@connect.ust.hk; eepatrick@ust.hk
RI Yue, Patrick/GPX-3857-2022
OI Hong, Frederick Ziyang/0000-0001-9096-1750
FU Hong Kong Research Grants Council under General Research Fund (GRF)
   [16215620]; HKUST-Qualcomm Joint Innovation and Research Laboratory
FX This work is supported by the Hong Kong Research Grants Council under
   General Research Fund (GRF) project no. 16215620 and the HKUST-Qualcomm
   Joint Innovation and Research Laboratory.
CR Amid A, 2020, IEEE MICRO, V40, P10, DOI 10.1109/MM.2020.2996616
   [Anonymous], 2019, P ADV NEUR INF PROC
   Asanovic K., 2016, The Rocket Chip Generator
   Bachrach J, 2012, DES AUT CON, P1212
   Baldi P, 2019, PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P6348
   Bonawitz K., 2019, ARXIV190201046, V1, P374
   Bong K, 2018, IEEE J SOLID-ST CIRC, V53, P115, DOI 10.1109/JSSC.2017.2767705
   Chandrasekar K, 2013, DES AUT CON
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen X, 2017, IEEE IJCNN, P2494, DOI 10.1109/IJCNN.2017.7966159
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Cheng Y, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3381805
   Choi S, 2020, IEEE J SOLID-ST CIRC, V55, P2691, DOI 10.1109/JSSC.2020.3005786
   Choi S, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317769
   Coussy P, 2009, IEEE DES TEST COMPUT, V26, P8, DOI 10.1109/MDT.2009.69
   Dai PC, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218710
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Fleischer B, 2018, SYMP VLSI CIRCUITS, P35, DOI 10.1109/VLSIC.2018.8502276
   Frenkel C, 2020, IEEE INT SYMP CIRC S, DOI [10.1109/ISCAS45731.2020.9180440, 10.1109/iscas45731.2020.9180440]
   Frenkel C, 2021, FRONT NEUROSCI-SWITZ, V15, DOI 10.3389/fnins.2021.629892
   Han D, 2021, IEEE J SOLID-ST CIRC, V56, P1630, DOI 10.1109/JSSC.2020.3042978
   Han D, 2019, IEEE T CIRCUITS-I, V66, P1794, DOI 10.1109/TCSI.2018.2880363
   HasanGenc Seah Kim, P 58 ANN DES AUT C, P1
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hong ZY, 2019, IEEE T ELECTROMAGN C, V61, P1811, DOI 10.1109/TEMC.2018.2890026
   Hong Ziyang, 2021, ARXIVCSLG210302889
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Huo ZY, 2018, ADV NEUR IN, V31
   Ioffe S, 2015, PR MACH LEARN RES, V37, P448
   Jaderberg M, 2017, PR MACH LEARN RES, V70
   Jeongwoo Park, 2021, 2021 IEEE International Solid- State Circuits Conference (ISSCC), P1, DOI 10.1109/ISSCC42613.2021.9366031
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Krizhevsky A., 2009, LEARNING MULTIPLE LA, DOI DOI 10.1145/3065386
   Kukreja N, 2019, IEEE SYM PARA DISTR, P899, DOI 10.1109/IPDPSW.2019.00148
   LeCun Y, 1998, LECT NOTES COMPUT SC, V1524, P9, DOI 10.1007/3-540-49430-8_2
   Lee G, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI [10.1145/3316781.3317755, 10.1109/globalsip45357.2019.8969105]
   Lee J, 2019, ISSCC DIG TECH PAP I, V62, P142, DOI 10.1109/ISSCC.2019.8662302
   Li S, 2020, IEEE COMPUT ARCHIT L, V19, P106, DOI 10.1109/LCA.2020.2973991
   Li S, 2011, ICCAD-IEEE ACM INT, P694, DOI 10.1109/ICCAD.2011.6105405
   Lillicrap TP, 2016, NAT COMMUN, V7, DOI 10.1038/ncomms13276
   Lu CH, 2019, IEEE ASIAN SOLID STA, P65, DOI [10.1109/a-sscc47793.2019.9056967, 10.1109/A-SSCC47793.2019.9056967]
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Nokland A, 2016, ADV NEUR IN, V29
   Papon Charles, 2020, SCALA BASED HDL V1 4
   Refinetti Maria, 2020, ARXIVSTATML201112428
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   RUMELHART DE, 1986, NATURE, V323, P533, DOI 10.1038/323533a0
   Samajdar A, 2020, INT SYM PERFORM ANAL, P58, DOI 10.1109/ISPASS48437.2020.00016
   Su CY, 2020, J SEMICOND, V41, DOI 10.1088/1674-4926/41/2/022404
   Tan M., 2020, P 2020 IEEE CVF C CO, P10
   Tu FB, 2017, IEEE T VLSI SYST, V25, P2220, DOI 10.1109/TVLSI.2017.2688340
   UCB-BAR, 2018, CHISELTEST TEST HARN
   Wang Maolin, 2020, ARXIVCSCV200913108
   Wu YW, 2020, IEEE T COMPUT AID D, V39, P3445, DOI 10.1109/TCAD.2020.3012216
   Yang Q, 2019, ACM T INTEL SYST TEC, V10, DOI 10.1145/3298981
   Yin SY, 2018, IEEE J SOLID-ST CIRC, V53, P968, DOI 10.1109/JSSC.2017.2778281
NR 58
TC 4
Z9 4
U1 6
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2022
VL 21
IS 2
AR 19
DI 10.1145/3504034
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZX9SX
UT WOS:000772233800006
DA 2024-07-18
ER

PT J
AU Manohar, SS
   Mittal, S
   Kapoor, HK
AF Manohar, Sheel Sindhu
   Mittal, Sparsh
   Kapoor, Hemangee K.
TI CORIDOR: Using COherence and TempoRal LocalIty to Mitigate Read
   Disurbance ErrOR in STT-RAM Caches
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Read-disturbance; reliability; non-volatile memory; on-chip cache
ID WRITE; REFRESH; POWER
AB In the deep sub-micron region, "spin-transfer torque RAM" (STT-RAM) suffers from "read-disturbance error" (RDE), whereby a read operation disturbs the stored data. Mitigation of RDE requires restore operations, which imposes latency and energy penalties. Hence, RDE presents a crucial threat to the scaling of STT-RAM. In this paper, we offer three techniques to reduce the restore overhead. First, we avoid the restore operations for those reads, where the block will get updated at a higher level cache in the near future. Second, we identify read-intensive blocks using a lightweight mechanism and then migrate these blocks to a small SRAM buffer. On a future read to these blocks, the restore operation is avoided. Third, for data blocks having zero value, a write operation is avoided, and only a flag is set. Based on this flag, both read and restore operations to this block are avoided. We combine these three techniques to design our final policy, named CORIDOR. Compared to a baseline policy, which performs restore operation after each read, CORIDOR achieves a 31.6% reduction in total energy and brings the relative CPI (cycle-per-instruction) to 0.64x. By contrast, an ideal RDE-free STT-RAM saves 42.7% energy and brings the relative CPI to 0.62x. Thus, our CORIDOR policy achieves nearly the same performance as an ideal RDE-free ST-RAM cache. Also, it reaches three-fourths of the energy-saving achieved by the ideal RDE-free cache. We also compare CORIDOR with four previous techniques and show that CORIDOR provides higher restore energy savings than these techniques.
C1 [Manohar, Sheel Sindhu] Inst Technol Guwahati, Gauhati, Assam, India.
   [Mittal, Sparsh] Indian Inst Technol Roorkee, S-303,ECE Bldg, Roorkee 247667, Uttarakhand, India.
   [Manohar, Sheel Sindhu; Kapoor, Hemangee K.] Indian Inst Technol Guwahati, Dept CSE, Gauhati 781039, Assam, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Roorkee; Indian
   Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati
RP Manohar, SS (corresponding author), Inst Technol Guwahati, Gauhati, Assam, India.; Manohar, SS (corresponding author), Indian Inst Technol Guwahati, Dept CSE, Gauhati 781039, Assam, India.
EM sheel.manohar@iitg.ac.in; sparshfec@iitr.ac.in; hemangee@iitg.ac.in
RI Mittal, Sparsh/B-4378-2013; Kapoor, Hemangee/GLN-7272-2022
OI Kapoor, Hemangee/0000-0002-9376-7686; Mittal, Sparsh/0000-0002-2908-993X
FU Science and Engineering Research Board (SERB), India [ECR/2017/000622]
FX Sparsh Mittal was supported by Science and Engineering Research Board
   (SERB), India, award number ECR/2017/000622.
CR Agarwal A, 2003, IEEE J SOLID-ST CIRC, V38, P319, DOI 10.1109/JSSC.2002.807414
   Agarwal S, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3411368
   Agarwal S, 2019, IEEE T COMPUT, V68, P1297, DOI 10.1109/TC.2019.2892424
   Agarwal S, 2018, IEEE T VLSI SYST, V26, P1881, DOI 10.1109/TVLSI.2018.2836156
   Agrawal A, 2013, INT S HIGH PERF COMP, P400, DOI 10.1109/HPCA.2013.6522336
   Ahn J, 2013, I SYMPOS LOW POWER E, P223, DOI 10.1109/ISLPED.2013.6629298
   Aliagha E, 2019, IEEE T MAGN, V55, DOI 10.1109/TMAG.2019.2905523
   [Anonymous], 2010, P IEEE INT MEM WORKS
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bishnoi R, 2014, INT TEST CONF P
   Chang YJ, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P16, DOI 10.1109/DATE.2004.1268821
   Chen L, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P278, DOI 10.1109/ICCD.2013.6657054
   Cheshmikhani E., 2021, IEEE T COMPUT
   Cheshmikhani E, 2020, IEEE T RELIAB, V69, P594, DOI 10.1109/TR.2019.2923258
   Cheshmikhani E, 2019, DES AUT TEST EUROPE, P854, DOI [10.23919/DATE.2019.8714946, 10.23919/date.2019.8714946]
   Cheshmikhani E, 2016, 2016 12TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2016), P120, DOI 10.1109/EDCC.2016.10
   Dusser J, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P46, DOI 10.1145/1542275.1542288
   Ekman M, 2005, CONF PROC INT SYMP C, P74, DOI 10.1109/ISCA.2005.6
   Fong XY, 2014, IEEE T VLSI SYST, V22, P384, DOI 10.1109/TVLSI.2013.2239671
   Hosseini FS, 2019, DES AUT TEST EUROPE, P222, DOI [10.23919/date.2019.8715006, 10.23919/DATE.2019.8715006]
   Huda S, 2013, IEEE T CIRCUITS-I, V60, P1534, DOI 10.1109/TCSI.2012.2220458
   Islam MM, 2009, INT CONFER PARA, P237, DOI 10.1109/PACT.2009.29
   Jiang L, 2016, ASIA S PACIF DES AUT, P31, DOI 10.1109/ASPDAC.2016.7427985
   Kang W, 2014, 2014 14TH ANNUAL NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS)
   Kang W, 2014, IEEE T NANOTECHNOL, V13, P1088, DOI 10.1109/TNANO.2014.2357054
   Kong J, 2017, MICROPROCESS MICROSY, V49, P95, DOI 10.1016/j.micpro.2016.11.007
   Manohar SS, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.101648
   Mittal Sparsh, 2017, Journal of Low Power Electronics and Applications, V7, DOI 10.3390/jlpea7030023
   Mittal S, 2017, IEEE COMPUT ARCHIT L, V16, P94, DOI 10.1109/LCA.2016.2645207
   Mittal S, 2017, COMPUTERS, V6, DOI 10.3390/computers6010008
   Mittal S, 2015, IEEE T PARALL DISTR, V26, P1524, DOI 10.1109/TPDS.2014.2324563
   Pekhimenko G, 2012, INT CONFER PARA, P377
   Qureshi MA, 2020, IEEE T VLSI SYST, V28, P1357, DOI 10.1109/TVLSI.2020.2977131
   RujiaWang Lei Jiang, 2015, DAC
   Sun Z., 2012, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, P45, DOI DOI 10.1145/2333660.2333673
   Wangyuan Zhang, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P2
   Wu XX, 2009, DES AUT TEST EUROPE, P737
   Yang J., 2002, ACM Trans. on Embedded Computing Systems, V1, P79
   Zhang H, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P389, DOI 10.1145/2902961.2902988
NR 40
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2022
VL 21
IS 1
SI SI
AR 2
DI 10.1145/3484493
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YY7QR
UT WOS:000754982400009
DA 2024-07-18
ER

PT J
AU Wen, F
   Qin, MA
   Gratz, P
   Reddy, N
AF Wen, Fei
   Qin, Mian
   Gratz, Paul
   Reddy, Narasimha
TI Software Hint-Driven Data Management for Hybrid Memory in Mobile Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hybrid memory; heterogeneous system; mobile computing;
   hardware/-software co-design
ID PHASE-CHANGE MEMORY; MAIN MEMORY; PERFORMANCE
AB Hybrid memory systems, comprised of emerging non-volatile memory (NVM) and DRAM, have been proposed to address the growing memory demand of current mobile applications. Recently emerging NVM technologies, such as phase-change memories (PCM), memristor, and 3D XPoint, have higher capacity density, minimal static power consumption and lower cost per GB. However, NVM has longer access latency and limited write endurance as opposed to DRAM. The different characteristics of distinct memory classes render a new challenge for memory system design.
   Ideally, pages should be placed or migrated between the two types of memories according to the data objects' access properties. Prior system software approaches exploit the program information from OS but at the cost of high software latency incurred by related kernel processes. Hardware approaches can avoid these latencies, however, hardware's vision is constrained to a short time window of recent memory requests, due to the limited on-chip resources.
   In this work, we propose OpenMem: a hardware-software cooperative approach that combines the execution time advantages of pure hardware approaches with the data object properties in a global scope. First, we built a hardware-based memory manager unit (HMMU) that can learn the short-term access patterns by online profiling, and execute data migration efficiently. Then, we built a heap memory manager for the heterogeneous memory systems that allows the programmer to directly customize each data object's allocation to a favorable memory device within the presumed object life cycle. With the programmer's hints guiding the data placement at allocation time, data objects with similar properties will be congregated to reduce unnecessary page migrations.
   We implemented the whole system on the FPGA board with embedded ARM processors. In testing under a set of benchmark applications from SPEC 2017 and PARSEC, experimental results show that OpenMem reduces 44.6% energy consumption with only a 16% performance degradation compared to the all-DRAM memory system. The amount of writes to the NVM is reduced by 14% versus the HMMU-only, extending the NVM device lifetime.
C1 [Wen, Fei; Qin, Mian; Gratz, Paul; Reddy, Narasimha] Texas A&M Univ, Elect & Comp Engn, 188 Bizzell St, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Wen, F (corresponding author), Texas A&M Univ, Elect & Comp Engn, 188 Bizzell St, College Stn, TX 77843 USA.
EM fei8wen@gmail.com; celery1124@tamu.edu; pgratz@gratz1.com;
   reddy@tamu.edu
RI Qin, celery1124/ISS-5540-2023; Wen, Fei/ACK-2119-2022
OI Qin, celery1124/0000-0003-1753-3914; Wen, Fei/0000-0002-8789-8495;
   Reddy, Narasimha/0000-0003-4625-8819; Gratz, Paul/0000-0001-7120-7189
FU NSF [I/UCRC-1439722, FoMR-1823403]; DellEMC; Hewlett Packard Enterprise
FX This work was funded by NSF grants I/UCRC-1439722 and FoMR-1823403, and
   supported by DellEMC and Hewlett Packard Enterprise.
CR Anaczkowski Lukasz, 2019, USER EXTENSIBLE HEAP
   [Anonymous], 2017, CALCULATING MEMORY P
   [Anonymous], 1968, Technical report
   Berger ED, 2002, ACM SIGPLAN NOTICES, V37, P1, DOI 10.1145/583854.582421
   Bhadauria M, 2009, I S WORKL CHAR PROC, P98, DOI 10.1109/IISWC.2009.5306793
   Bienia C., 2011, Ph.D. dissertation
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bock Santiago, 2014, P 11 ACM C COMP FRON, DOI [10.1145/2597917.2597924, DOI 10.1145/2597917.2597924]
   ChampSim, 2016, CHAMPS
   Chen A, 2016, SOLID STATE ELECTRON, V125, P25, DOI 10.1016/j.sse.2016.07.006
   Choe J., INTEL 3D XPOINT MEMO
   Chou C, 2014, INT SYMP MICROARCH, P1, DOI 10.1109/MICRO.2014.63
   Dhiman G, 2009, DES AUT CON, P664
   Dulloor SR, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901344
   EEMBC, 2015, EEMBC BENCHM ANDR DE
   Eshraghian K, 2011, IEEE T VLSI SYST, V19, P1407, DOI 10.1109/TVLSI.2010.2049867
   Fedorov V, 2017, MEMSYS 2017: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P399, DOI 10.1145/3132402.3132409
   Gal-On Markus Levy Shay, 2012, EXPLORING COREMARK B
   Hassan Ahmad, 2015, P 12 ACM INT C COMP
   Henderson Rik, 2020, GALAXY S GALAXY S20
   Huang CC, 2014, INT CONFER PARA, P51, DOI 10.1145/2628071.2628089
   INTEL CORPORATION, 2016, INT OPT TECHN
   Jevdjic D, 2014, INT SYMP MICROARCH, P25, DOI 10.1109/MICRO.2014.51
   Ji X, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126917
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Liu HL, 2017, 2017 IEEE 3RD INTERNATIONAL CONFERENCE ON BIG DATA SECURITY ON CLOUD (BIGDATASECURITY, IEEE 3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE AND SMART COMPUTING, (HPSC) AND 2ND IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT DATA AND SECURITY (IDS), P26, DOI 10.1109/BigDataSecurity.2017.20
   Meswani MR, 2014, 2014 HARDWARE-SOFTWARE CO-DESIGN FOR HIGH PERFORMANCE COMPUTING (CO-HPC), P9, DOI 10.1109/Co-HPC.2014.8
   Meza J, 2012, IEEE COMPUT ARCHIT L, V11, P61, DOI 10.1109/L-CA.2012.2
   Mogul J.C., 2009, P 12 C HOT TOPICS OP, P14
   Mukkara A, 2016, ACM SIGPLAN NOTICES, V51, P113, DOI 10.1145/2954679.2872363
   Nethercote N, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P89, DOI 10.1145/1250734.1250746
   Nowatzki T, 2015, IEEE MICRO, V35, P4, DOI 10.1109/MM.2015.74
   Peña AJ, 2014, IEEE INT C CL COMP, P123, DOI 10.1109/CLUSTER.2014.6968756
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Raoux S, 2008, IBM J RES DEV, V52, P465, DOI 10.1147/rd.524.0465
   Salkhordeh R, 2016, DES AUT TEST EUROPE, P936
   spec.org, 2017, SPEC CPU2017 DOC
   Uppal A.J., 2015, "Proceedings of the 2015 International Symposium on Memory Systems". MEMSYS'15, P206, DOI [10.1145/2818950.2818978, DOI 10.1145/2818950.2818978]
   Wang Z, 2014, IEEE EMBED SYST LETT, V6, P61, DOI 10.1109/LES.2014.2325878
   Wen F, 2020, IEEE T COMPUT AID D, V39, P3627, DOI 10.1109/TCAD.2020.3012213
   Wu K, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126923
   Yan Z, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P331, DOI 10.1145/3297858.3304024
NR 42
TC 5
Z9 6
U1 3
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2022
VL 21
IS 1
SI SI
AR 8
DI 10.1145/3494536
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YY7QR
UT WOS:000754982400013
DA 2024-07-18
ER

PT J
AU Wittig, R
   Schulz, P
   Matus, E
   Fettweis, GP
AF Wittig, Robert
   Schulz, Philipp
   Matus, Emil
   Fettweis, Gerhard P.
TI Accurate Estimation of Service Rates in Interleaved Scratchpad Memory
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Scratchpad memory; throughput estimation
AB The prototyping of embedded platforms demands rapid exploration of multi-dimensional parameter sets. Especially the design of the memory system is essential to guarantee high utilization while reducing conflicts at the same time. To aid the design process, several probabilistic models to estimate the throughput of interleaved memory systems have been proposed. While accurately estimating the average throughput of the system, these models fail to determine the impact on individual processing elements. To mitigate this divergence, we extend three known models to include non-uniform access probabilities and priorities.
C1 [Wittig, Robert; Matus, Emil; Fettweis, Gerhard P.] Tech Univ Dresden, Fak Elektrotech, Vodafone Chair, D-01062 Dresden, Germany.
   [Schulz, Philipp] Barkhausen Inst gGmbH, Wurzburger Str 46, D-01187 Dresden, Germany.
C3 Technische Universitat Dresden
RP Wittig, R (corresponding author), Tech Univ Dresden, Fak Elektrotech, Vodafone Chair, D-01062 Dresden, Germany.
EM robert.wittig@tu-dresden.de; philipp.schulz@barkhauseninstitut.org;
   emil.matus@tu-dresden.de; gerhard.fettweis@tu-dresden.de
RI Schulz, Philipp/AAQ-2316-2021
OI Schulz, Philipp/0000-0002-0738-556X
FU "Zwanzig20 Partnerschaft fur Innovation" initiative of the Federal
   Ministry for Education and Research of Germany [FKZ03ZZ0521D]
FX This publication contains results of the fast semantics project, which
   is a member of the fast2020 research cluster. It is financed by the
   "Zwanzig20 Partnerschaft fur Innovation" initiative of the Federal
   Ministry for Education and Research of Germany under the grant number
   FKZ03ZZ0521D.
CR 3GPP Mobile Competence Centre, 2019, 3GPP HOM
   [Anonymous], 2016, ARXIV161001832
   [Anonymous], 2011, 2011 DESIGN AUTOMATI, DOI DOI 10.1109/DATE.2011.5763085
   Ax J, 2018, IEEE T PARALL DISTR, V29, P1030, DOI 10.1109/TPDS.2017.2785799
   Bhandarkar Dileep P., 1973, P 1 ANN S COMP ARCH, DOI [10.1145/633642.803965, DOI 10.1145/633642.803965]
   BHANDARKAR DP, 1975, IEEE T COMPUT, V24, P897, DOI 10.1109/T-C.1975.224335
   Dogan AY, 2012, DES AUT TEST EUROPE, P988
   Haas S, 2017, DES AUT CON, DOI 10.1145/3061639.3062188
   John LK, 1996, IEEE T COMPUT, V45, P580, DOI 10.1109/12.509909
   Kakoee Mohammad Reza, 2012, P INT S SYST CHIP SO, DOI [10.1109/ISSoC.2012.6376362, DOI 10.1109/ISSOC.2012.6376362]
   Raghavan Ram, 1990, SUPERCOMPUTING, DOI [10.1109/SUPERC.1990.130001, DOI 10.1109/SUPERC.1990.130001]
   SKINNER CE, 1969, IBM SYST J, V8, P319, DOI 10.1147/sj.84.0319
   Strecker William Daniel, 1970, THESIS CARNEGIE MELL
   Tretter A, 2015, DES AUT CON, DOI 10.1145/2744769.2744861
   Tretter Andreas, 2018, THESIS
   Venkatesh G, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P205
   Wittig R, 2019, DES AUT TEST EUROPE, P1297, DOI 10.23919/date.2019.8715129
NR 17
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2022
VL 21
IS 1
SI SI
AR 4
DI 10.1145/3457171
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YY7QR
UT WOS:000754982400003
DA 2024-07-18
ER

PT J
AU Fasfous, N
   Vemparala, MR
   Frickenstein, A
   Valpreda, E
   Salihu, D
   Doan, NAV
   Unger, C
   Nagaraja, NS
   Martina, M
   Stechele, W
AF Fasfous, Nael
   Vemparala, Manoj Rohit
   Frickenstein, Alexander
   Valpreda, Emanuele
   Salihu, Driton
   Nguyen Anh Vu Doan
   Unger, Christian
   Nagaraja, Naveen Shankar
   Martina, Maurizio
   Stechele, Walter
TI HW-FlowQ: A Multi-Abstraction Level HW-CNN Co-design Quantization
   Methodology
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Hardware/Software Codesign and System
   Synthesis (CODES plus ISSS)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE Convolutional neural networks; multi-objective optimization; hardware
   modeling; genetic algorithms; quantization
ID CONVOLUTION
AB Model compression through quantization is commonly applied to convolutional neural networks (CNNs) deployed on compute and memory-constrained embedded platforms. Different layers of the CNN can have varying degrees of numerical precision for both weights and activations, resulting in a large search space. Together with the hardware (HW) design space, the challenge of finding the globally optimal HW-CNN combination for a given application becomes daunting. To this end, we propose HW-FlowQ, a systematic approach that enables the co-design of the target hardware platform and the compressed CNN model through quantization. The search space is viewed at three levels of abstraction, allowing for an iterative approach for narrowing down the solution space before reaching a high-fidelity CNN hardware modeling tool, capable of capturing the effects of mixed-precision quantization strategies on different hardware architectures (processing unit counts, memory levels, cost models, dataflows) and two types of computation engines (bit-parallel vectorized, bit-serial). To combine both worlds, a multi-objective non-dominated sorting genetic algorithm (NSGA-II) is leveraged to establish a Pareto-optimal set of quantization strategies for the target HW-metrics at each abstraction level. HW-FlowQ detects optima in a discrete search space and maximizes the task-related accuracy of the underlying CNN while minimizing hardware-related costs. The Pareto-front approach keeps the design space open to a range of non-dominated solutions before refining the design to a more detailed level of abstraction. With equivalent prediction accuracy, we improve the energy and latency by 20% and 45% respectively for ResNet56 compared to existing mixed-precision search methods.
C1 [Fasfous, Nael; Salihu, Driton; Nguyen Anh Vu Doan; Stechele, Walter] Tech Univ Munich, Munich, Germany.
   [Vemparala, Manoj Rohit; Frickenstein, Alexander; Unger, Christian; Nagaraja, Naveen Shankar] BMW Autonomous Driving, Munich, Germany.
   [Valpreda, Emanuele; Martina, Maurizio] Politecn Torino, Turin, Italy.
C3 Technical University of Munich; Polytechnic University of Turin
RP Fasfous, N (corresponding author), Tech Univ Munich, Munich, Germany.
EM nael.fasfous@tum.de; manoj-rohit.vemparala@bmw.de;
   alexander.frickenstein@bmw.de; emanuele.valpreda@polito.it;
   driton.salihu@tum.de; anhvu.doan@tum.de; christian.unger@bmw.de;
   naveenshankar.nagaraja@bmw.de; maurizio.martina@polito.it;
   walter.stechele@tum.de
RI Doan, Anh Vu/HDM-8643-2022; Martina, Maurizio/D-1495-2010; Valpreda,
   Emanuele/JVP-3443-2024
OI Doan, Anh Vu/0000-0002-8156-9025; Valpreda, Emanuele/0000-0002-1285-9360
CR Abdelfattah MS, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218596
   Baidu Research, DEEPBENCH
   Bengio Yoshua, 2013, CoRR abs/1308.3432
   Blott M, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242897
   Chen LB, 2017, IEEE INT SYMP NANO, P1, DOI 10.1109/NANOARCH.2017.8053709
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Choi Jungwook, 2018, PACT PARAMETERIZED C
   Cordts M, 2016, PROC CVPR IEEE, P3213, DOI 10.1109/CVPR.2016.350
   Dai XL, 2019, PROC CVPR IEEE, P11390, DOI 10.1109/CVPR.2019.01166
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   DEMICHELI G, 1987, DESIGN SYSTEMS VLSI
   Dong Z, 2019, IEEE I CONF COMP VIS, P293, DOI 10.1109/ICCV.2019.00038
   Fasfous N, 2020, DES AUT TEST EUROPE, P1662, DOI [10.23919/DATE48585.2020.9116308, 10.23919/date48585.2020.9116308]
   Frickenstein A, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218501
   Frickenstein A, 2019, IEEE COMPUT SOC CONF, P1353, DOI 10.1109/CVPRW.2019.00175
   Gao MY, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P751, DOI 10.1145/3037697.3037702
   Gao MY, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P807, DOI 10.1145/3297858.3304014
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Huang QG, 2018, IEEE WINT CONF APPL, P709, DOI 10.1109/WACV.2018.00083
   Hubara I, 2018, J MACH LEARN RES, V18
   Jiang WW, 2020, IEEE T COMPUT AID D, V39, P4805, DOI 10.1109/TCAD.2020.2986127
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Lin Yujun, 2019, NEURIPS WORKSH
   Ma YF, 2018, IEEE T VLSI SYST, V26, P1354, DOI 10.1109/TVLSI.2018.2815603
   Meloni P, 2018, WORKSHOP PROCEEDINGS 2018: INTELLIGENT EMBEDDED SYSTEMS ARCHITECTURES AND APPLICATIONS (INTESA), P19, DOI 10.1145/3285017.3285019
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Sharify S, 2018, DES AUT CON, DOI 10.1145/3195970.3196072
   Vahid F., 2001, EMBEDDED SYSTEM DESI
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Wang TZ, 2020, PROC CVPR IEEE, P2075, DOI 10.1109/CVPR42600.2020.00215
   Wu Bichen, 2018, MIXED PRECISION QUAN
   Yang X, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P369, DOI 10.1145/3373376.3378514
   Zhou Shuchang, 2016, ARXIV160606160
NR 38
TC 6
Z9 6
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 66
DI 10.1145/3476997
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600017
DA 2024-07-18
ER

PT J
AU Ivanov, R
   Jothimurugan, K
   Hsu, S
   Vaidya, S
   Alur, R
   Bastani, O
AF Ivanov, Radoslav
   Jothimurugan, Kishor
   Hsu, Steve
   Vaidya, Shaan
   Alur, Rajeev
   Bastani, Osbert
TI Compositional Learning and Verification of Neural Network Controllers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Software Companion (EMSOFT)
CY OCT 11-15, 2021
CL ELECTR NETWORK
DE Neural networks; verification; compositional reasoning
ID SYSTEMS
AB Recent advances in deep learning have enabled data-driven controller design for autonomous systems. However, verifying safety of such controllers, which are often hard-to-analyze neural networks, remains a challenge. Inspired by compositional strategies for program verification, we propose a framework for compositional learning and verification of neural network controllers. Our approach is to decompose the task (e.g., car navigation) into a sequence of subtasks (e.g., segments of the track), each corresponding to a different mode of the system (e.g., go straight or turn). Then, we learn a separate controller for each mode, and verify correctness by proving that (i) each controller is correct within its mode, and (ii) transitions between modes are correct. This compositional strategy not only improves scalability of both learning and verification, but also enables our approach to verify correctness for arbitrary compositions of the subtasks. To handle partial observability (e.g., LiDAR), we additionally learn and verify a mode predictor that predicts which controller to use. Finally, our framework also incorporates an algorithm that, given a set of controllers, automatically synthesizes the pre- and postconditions required by our verification procedure. We validate our approach in a case study on a simulation model of the F1/10 autonomous car, a system that poses challenges for existing verification tools due to both its reliance on LiDAR observations, as well as the need to prove safety for complex track geometries. We leverage our framework to learn and verify a controller that safely completes any track consisting of an arbitrary sequence of five kinds of track segments.
C1 [Ivanov, Radoslav; Jothimurugan, Kishor; Hsu, Steve; Vaidya, Shaan; Alur, Rajeev; Bastani, Osbert] Univ Penn, Philadelphia, PA 19104 USA.
C3 University of Pennsylvania
RP Ivanov, R (corresponding author), Univ Penn, Philadelphia, PA 19104 USA.
EM rivanov@seas.upenn.edu; kishor@seas.upenn.edu; stevehsu@seas.upenn.edu;
   shaanv@seas.upenn.edu; alur@seas.upenn.edu; obastani@seas.upenn.edu
RI Jothimurugan, Kishor/GXW-0689-2022; Jothimurugan, Kishor/JAC-5155-2023
OI Jothimurugan, Kishor/0000-0003-1448-2947; Jothimurugan,
   Kishor/0000-0003-1448-2947
FU ONR [N00014-20-1-2115]; DARPA [FA8750-18-C-0090]
FX This work was partially supported by ONR award N00014-20-1-2115 and by
   DARPA Assured Autonomy project under Contract No. FA8750-18-C-0090.
CR Akametalu AK, 2014, IEEE DECIS CONTR P, P1424, DOI 10.1109/CDC.2014.7039601
   Albarghouthi A, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133904
   Alshiekh M, 2018, AAAI CONF ARTIF INTE, P2669
   Alur R., 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P273
   Alur R, 1997, LECT NOTES COMPUT SC, V1243, P74
   ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   Anderson G, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P731, DOI 10.1145/3314221.3314614
   Andrychowicz M, 2020, INT J ROBOT RES, V39, P3, DOI 10.1177/0278364919887447
   [Anonymous], 1993, Hybrid Systems, DOI [DOI 10.1007/3-540-57318-6_30, DOI 10.1007/3-540, DOI 10.1007/3-540-57318-6, 10.1007/3-540-57318-6_30]
   Bastani O., 2018, ADV NEURAL INFORM PR, V31, P2494
   Bastani O, 2016, ADV NEUR IN, V29
   Bastani O, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3360544
   Berkenkamp F., 2017, ADV NEURAL INFORM PR, DOI DOI 10.5555/3294771.3294858
   Cao ZJ, 2020, ROBOTICS: SCIENCE AND SYSTEMS XVI
   Clarke E, 2015, Tools and Algorithms for the Construction and Analysis of Systems-21st International Conference, TACAS 2015, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015, London, UK, April 11-18, P200
   Collins S, 2005, SCIENCE, V307, P1082, DOI 10.1126/science.1107799
   Daafouz J, 2002, IEEE T AUTOMAT CONTR, V47, P1883, DOI 10.1109/TAC.2002.804474
   Dreossi T, 2019, LECT NOTES COMPUT SC, V11561, P432, DOI 10.1007/978-3-030-25540-4_25
   Duan JL, 2020, IET INTELL TRANSP SY, V14, P297, DOI 10.1049/iet-its.2019.0317
   Dutta S, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P157, DOI 10.1145/3302504.3311807
   Dutta S, 2018, LECT NOTES COMPUT SC, V10811, P121, DOI 10.1007/978-3-319-77935-5_9
   Ehlers R, 2017, LECT NOTES COMPUT SC, V10482, P269, DOI 10.1007/978-3-319-68167-2_19
   Ernst MD, 2007, SCI COMPUT PROGRAM, V69, P35, DOI 10.1016/j.scico.2007.01.015
   Fazlyab Mahyar, 2019, Advances in Neural Information Processing Systems, V32, P11423
   Flanagan C., 2001, FME 2001: Formal Methods for Increasing Software Productivity. International Symposium on Formal Methods Europe. Proceedings (Lecture Notes in Computer Science Vol.2021), P500
   Fremont DJ, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P63, DOI 10.1145/3314221.3314633
   Fujimoto S, 2018, PR MACH LEARN RES, V80
   Galhotra S, 2017, ESEC/FSE 2017: PROCEEDINGS OF THE 2017 11TH JOINT MEETING ON FOUNDATIONS OF SOFTWARE ENGINEERING, P498, DOI 10.1145/3106237.3106277
   Gangopadhyay Briti, 2021, ARXIV PREPRINT ARXIV
   Garg P, 2014, LECT NOTES COMPUT SC, V8559, P69, DOI 10.1007/978-3-319-08867-9_5
   Gehr T, 2018, P IEEE S SECUR PRIV, P3, DOI 10.1109/SP.2018.00058
   Goodfellow I. J., 2015, 3 INT C LEARNING REP
   Tran HD, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358230
   HOARE CAR, 1969, COMMUN ACM, V12, P576, DOI 10.1145/363235.363259
   Huang C, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358228
   Huang XW, 2017, LECT NOTES COMPUT SC, V10426, P3, DOI 10.1007/978-3-319-63387-9_1
   Inala Jeevana Priya, 2020, INT C LEARN REPR
   Ivanov R, 2020, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC2020) (PART OF CPS-IOT WEEK), DOI 10.1145/3365365.3382216
   Ivanov R, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P169, DOI 10.1145/3302504.3311806
   Izatt G, 2020, IEEE INT CONF ROBOT, P6891, DOI [10.1109/ICRA40945.2020.9196910, 10.1109/icra40945.2020.9196910]
   Jothimurugan Kishor, 2019, ADV NEURAL INFORM PR, V32, P13021
   Katz G, 2017, LECT NOTES COMPUT SC, V10426, P97, DOI 10.1007/978-3-319-63387-9_5
   Khan Arbaaz, 2020, C ROB LEARN
   Kulkarni TD, 2016, ADV NEUR IN, V29
   Levine S, 2016, J MACH LEARN RES, V17
   Lillicrap, 2015, ARXIV150902971, P1
   Lynch N., 1996, Hybrid Systems III. Verification and Control, P496, DOI 10.1007/BFb0020971
   Moldovan T. M., 2012, ICML, P1451
   Nachum O., 2018, NeurIPS
   Naik Nikhil, 2020, 2020 18 ACM IEEE INT, P1
   Nicollin Xavier., 1992, Hybrid Systems, P149
   O'Kelly M, 2018, ADV NEUR IN, V31
   Padhi S, 2016, ACM SIGPLAN NOTICES, V51, P42, DOI [10.1145/2908080.2908099, 10.1145/2980983.2908099]
   Pasareanu Corina S., 2019, SAFE AUTONOMOUS INTE, P187
   Prajna S, 2004, LECT NOTES COMPUT SC, V2993, P477
   Rajamani R, 2012, MECH ENG SER, P1, DOI 10.1007/978-1-4614-1433-9
   Shalev-Shwartz S., 2016, arXiv
   Sharma R, 2016, FORM METHOD SYST DES, V48, P235, DOI 10.1007/s10703-016-0248-5
   Sharma R, 2013, LECT NOTES COMPUT SC, V7935, P388, DOI 10.1007/978-3-642-38856-9_21
   Shuo Li, 2020, 2020 IEEE International Conference on Robotics and Automation (ICRA), P7166, DOI 10.1109/ICRA40945.2020.9196867
   Solarlezama Armando, 2008, PROGRAM SYNTHESIS SK
   Sun D., 2020, C ROB LEARN
   Sun Shengyang, 2019, INT C LEARN REPR
   Sun XW, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P147, DOI 10.1145/3302504.3311802
   Szegedy C, 2014, INT C LEARN REPR
   Tedrake R, 2010, INT J ROBOT RES, V29, P1038, DOI 10.1177/0278364910369189
   Verma A, 2018, PR MACH LEARN RES, V80
   Wabersich KP, 2018, IEEE DECIS CONTR P, P7130, DOI 10.1109/CDC.2018.8619829
   Wang S, 2018, Advances in Neural Information Processing Systems
   Weng TW, 2018, PR MACH LEARN RES, V80
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
   Zhu H, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P686, DOI 10.1145/3314221.3314638
NR 72
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 92
DI 10.1145/3477023
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600043
DA 2024-07-18
ER

PT J
AU Wang, ZL
   Huang, C
   Kim, H
   Li, WC
   Zhu, Q
AF Wang, Zhilu
   Huang, Chao
   Kim, Hyoseung
   Li, Wenchao
   Zhu, Qi
TI Cross-Layer Adaptation with Safety-Assured Proactive Task Job Skipping
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cross-layer; adaptation; safety; weakly hard
ID QOS
AB During the operation of many real-time safety-critical systems, there are often strong needs for adapting to a dynamic environment or evolving mission objectives, e.g., increasing sampling and control frequencies of some functions to improve their performance under certain situations. However, a system's ability to adapt is often limited by tight resource constraints and rigid periodic execution requirements. In thiswork, we present a cross-layer approach to improve system adaptability by allowing proactive skipping of task executions, so that the resources can be either saved directly or re-allocated to other tasks for their performance improvement. Our approach includes three novel elements: (1) formal methods for deriving the feasible skipping choices of control tasks with safety guarantees at the functional layer, (2) a schedulability analysis method for assessing system feasibility at the architectural layer under allowed task job skippings, and (3) a runtime adaptation algorithm that efficiently explores job skipping choices and task priorities for meeting system adaptation requirements while ensuring system safety and timing correctness. Experiments demonstrate the effectiveness of our approach in meeting system adaptation needs.
C1 [Wang, Zhilu; Zhu, Qi] Northwestern Univ, Dept Elect & Comp Engn, 2145 Sheridan Rd, Evanston, IL 60208 USA.
   [Huang, Chao] Univ Liverpool, Dept Comp Sci, Ashton St, Liverpool L69 3BX, Merseyside, England.
   [Huang, Chao] Northwestern Univ, Evanston, IL 60208 USA.
   [Kim, Hyoseung] Univ Calif Riverside, Dept Elect & Comp Engn, 900 Univ Ave, Riverside, CA 92521 USA.
   [Li, Wenchao] Boston Univ, Dept Elect & Comp Engn, 8 St Marys St, Boston, MA 02215 USA.
C3 Northwestern University; University of Liverpool; Northwestern
   University; University of California System; University of California
   Riverside; Boston University
RP Wang, ZL (corresponding author), Northwestern Univ, Dept Elect & Comp Engn, 2145 Sheridan Rd, Evanston, IL 60208 USA.
EM zhilu.wang@u.northwestern.edu; chao.huang2@liverpool.ac.uk;
   hyoseung@ucr.edu; wenchao@bu.edu; qzhu@northwestern.edu
RI Huang, Chao/AFN-4962-2022; Li, Wenchao/S-5567-2016
OI Li, Wenchao/0000-0003-4756-6397; Kim, Hyoseung/0000-0002-8553-732X
FU NSF [1834701, 1834324, 1839511, 1724341, 1646497, 1943265]; ONR
   [N00014-19-1-2496]; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [1943265] Funding Source: National Science
   Foundation; Division of Computing and Communication Foundations; Direct
   For Computer & Info Scie & Enginr [1646497] Funding Source: National
   Science Foundation
FX We gratefully acknowledge the support from NSF grants 1834701, 1834324,
   1839511, 1724341, 1646497, 1943265 and ONR grant N00014-19-1-2496.
CR Ahrendts L., 2018, 30 EUR C REAL TIM SY, V106
   Bernat G, 2001, IEEE T COMPUT, V50, P308, DOI 10.1109/12.919277
   Biondi Alessandro, 2016, 2016 ACM/IEEE 7th International Conference on Cyber-Physical Systems (ICCPS), P1, DOI 10.1109/ICCPS.2016.7479111
   Biondi A, 2015, EUROMICRO, P139, DOI 10.1109/ECRTS.2015.20
   Biondi A, 2014, EUROMICRO, P165, DOI 10.1109/ECRTS.2014.38
   Blanchini F., 2015, SET THEORETIC METHOD, P193
   Buttazzo GC, 1998, REAL TIM SYST SYMP P, P286, DOI 10.1109/REAL.1998.739754
   Buttazzo GC, 2002, IEEE T COMPUT, V51, P289, DOI 10.1109/12.990127
   CASTANE R, 2006, 18 EUR C REAL TIM SY
   Cervin A, 2002, REAL-TIME SYST, V23, P25, DOI 10.1023/A:1015394302429
   Cervin A, 2011, IEEE T CONTR SYST T, V19, P902, DOI 10.1109/TCST.2010.2053205
   Chantem T, 2006, REAL TIM SYST SYMP P, P236, DOI 10.1109/RTSS.2006.24
   Choi H, 2021, IEEE INTERNET THINGS, V8, P6692, DOI 10.1109/JIOT.2021.3058215
   Choi H, 2019, IEEE REAL TIME, P241, DOI 10.1109/RTAS.2019.00028
   Dai XT, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358213
   Dugirala PS, 2015, REAL TIM SYST SYMP P, P216, DOI 10.1109/RTSS.2015.28
   Eker J, 2000, CONTROL ENG PRACT, V8, P1369, DOI 10.1016/S0967-0661(00)00086-1
   Frehse G, 2014, REAL TIM SYST SYMP P, P53, DOI 10.1109/RTSS.2014.28
   Gaid MongiBen., 2008, IFAC P VOLUMES, V41, P10258, DOI DOI 10.3182/20080706-5-KR-1001.01736
   Goswami D, 2014, IEEE T CONTR SYST T, V22, P2337, DOI 10.1109/TCST.2014.2301795
   Guechi El-Hadi, 2018, 2018 International Conference on Advanced Systems and Electric Technologies (IC_ASET), P409, DOI 10.1109/ASET.2018.8379891
   Hammadeh ZAH, 2017, DES AUT TEST EUROPE, P584, DOI 10.23919/DATE.2017.7927054
   Hammadeh ZAH, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656059
   Huang C, 2020, LECT NOTES COMPUT SC, V12224, P543, DOI 10.1007/978-3-030-53288-8_26
   Huang C, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P197, DOI 10.1145/3302504.3311811
   Huang C, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358228
   Huang Chaoran., 2020, DAC '20, P1
   Jiang J, 2012, ANNU REV CONTROL, V36, P60, DOI 10.1016/j.arcontrol.2012.03.005
   Kim J, 2012, ACM IEEE INT CONF CY, P55, DOI 10.1109/ICCPS.2012.14
   Lan JL, 2016, AUTOMATICA, V69, P48, DOI 10.1016/j.automatica.2016.02.014
   Li J, 2006, IEEE T IND INFORM, V2, P112, DOI 10.1109/TII.2006.875511
   Liang HY, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415717
   Liang HY, 2019, PR IEEE COMP DESIGN, P217, DOI 10.1109/ICCD46524.2019.00035
   Maggio M., 2020, EUR C REAL TIM SYST
   Marti P, 2010, IEEE T IND INFORM, V6, P503, DOI 10.1109/TII.2010.2072961
   Pazzaglia P., 2018, ECRTS
   Pazzaglia P, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1887, DOI 10.23919/DATE51398.2021.9473913
   Quinton S, 2012, DES AUT TEST EUROPE, P515
   Ramanathan P, 1999, IEEE T PARALL DISTR, V10, P549, DOI 10.1109/71.774906
   Roy D, 2020, REAL TIM SYST SYMP P, P178, DOI 10.1109/RTSS49844.2020.00026
   Roy D, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317925
   Seto D, 1998, P AMER CONTR CONF, P3504, DOI 10.1109/ACC.1998.703255
   Song YD, 2017, IEEE T AUTOMAT CONTR, V62, P481, DOI 10.1109/TAC.2016.2554362
   Sun YC, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126497
   Tabuada P, 2007, IEEE T AUTOMAT CONTR, V52, P1680, DOI 10.1109/TAC.2007.904277
   Wang Y., 2021, DESIGN AUTOMATION C
   Wang Y., 2020, 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD), P1
   Wang Z., 2020, IEEE DES TEST
   Webots, Commercial Mobile Robot Simulation Software
   Xu WB, 2015, EUROMICRO, P247, DOI 10.1109/ECRTS.2015.29
   Zhu Q, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415768
   Zhu Q, 2021, ASIA S PACIF DES AUT, P753, DOI 10.1145/3394885.3431623
NR 52
TC 2
Z9 2
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 100
DI 10.1145/3477031
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600051
DA 2024-07-18
ER

PT J
AU Li, MQ
   Liu, WC
   Guan, N
   Xie, YY
   Ye, YY
AF Li, Mengquan
   Liu, Weichen
   Guan, Nan
   Xie, Yiyuan
   Ye, Yaoyao
TI Hardware-Software Collaborative Thermal Sensing in Optical
   Network-on-Chip-based Manycore Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware/software co-design; optical network-on-chip; chip temperature
   monitoring; micro-ring resonators; embedded systems
ID TEMPERATURE SENSOR; COMPENSATION
AB Continuous technology scaling in manycore systems leads to severe overheating issues. To guarantee system reliability, it is critical to accurately yet efficiently monitor runtime temperature distribution for effective chip thermal management. As an emerging communication architecture for new-generation manycore systems, optical network-on-chip (ONoC) satisfies the communication bandwidth and latency requirements with low power dissipation. Moreover, observation shows that it can be leveraged for runtime thermal sensing. In this article, we propose a brand-new on-chip thermal sensing approach for ONoC-based manycore systems by utilizing the intrinsic thermal sensitivity of optical devices and the inter-processor communications in ONoCs. It requires no extra hardware but utilizes existing optical devices in ONoCs and combines them with lightweight software computation in a hardware-software collaborative manner. The effectiveness of the our approach is validated both at the device level and the system level through professional photonic simulations. Evaluation results based on synthetic communication traces and realistic benchmarks showthat our approach achieves an average temperature inaccuracy of only 0.6648 K compared to ground-truth values and is scalable to be applied for large-size ONoCs.
C1 [Li, Mengquan; Liu, Weichen] Nanyang Technol Univ, Singapore, Singapore.
   [Li, Mengquan] Chongqing Univ, Chongqing, Peoples R China.
   [Guan, Nan] Hong Kong Polytech Univ, Hong Kong, Peoples R China.
   [Xie, Yiyuan] Southwest Univ, Chongqing, Peoples R China.
   [Ye, Yaoyao] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
C3 Nanyang Technological University; Chongqing University; Hong Kong
   Polytechnic University; Southwest University - China; Shanghai Jiao Tong
   University
RP Li, MQ (corresponding author), Nanyang Technol Univ, Singapore, Singapore.; Li, MQ (corresponding author), Chongqing Univ, Chongqing, Peoples R China.
EM mengquan.li@ntu.edu.sg; liu@ntu.edu.sg; csguannan@comp.polyu.edu.hk;
   yyxie@swu.edu.cn; yeyaoyao@sjtu.edu.cn
OI Guan, Nan/0000-0003-3775-911X
FU NSFC, China [61772094]; Nanyang Technological University, Singapore [NAP
   M4082282, SUG M4082087]
FX This work is partially supported by NSFC 61772094, China, and NAP
   M4082282 and SUG M4082087 from Nanyang Technological University,
   Singapore.
CR Aita Andre L., 2009, IEEE INT SOL STAT CI, P342, DOI DOI 10.1109/ISSCC.2009.4977448
   Anand T, 2016, IEEE J SOLID-ST CIRC, V51, P2651, DOI 10.1109/JSSC.2016.2598765
   [Anonymous], 2015, HOTSPOT 6 0 VALIDATI
   [Anonymous], 2018, GEOTECH GEOL ENG
   [Anonymous], 2014, PHOTONIC NETWORK CHI
   [Anonymous], 2015, INT J DISTRIB SENSOR, DOI DOI 10.1155/2015/163234
   [Anonymous], 2008, OFC NFOEC 2008 2008
   Bogaerts W, 2012, LASER PHOTONICS REV, V6, P47, DOI 10.1002/lpor.201100017
   Chen P, 2010, IEEE J SOLID-ST CIRC, V45, P600, DOI 10.1109/JSSC.2010.2040658
   Chung CC, 2011, IEEE T CIRCUITS-II, V58, P105, DOI 10.1109/TCSII.2010.2104016
   COCORULLO G, 1992, ELECTRON LETT, V28, P83, DOI 10.1049/el:19920051
   Cormen Thomas H, 2009, Introduction to Algorithms, V3rd
   Gu HX, 2009, IEEE COMP SOC ANN, P19, DOI 10.1109/ISVLSI.2009.19
   Gu HX, 2009, DES AUT TEST EUROPE, P3
   Guo PX, 2018, IEEE PHOTONICS J, V10, DOI 10.1109/JPHOT.2018.2796094
   Guo Pengxing, 2019, IEEE T PARALLEL DIST
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Jeong S, 2016, APPL PHYS EXPRESS, V9, DOI 10.7567/APEX.9.015501
   Koester SJ, 2006, 2006 3RD IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, P179
   Lakdawala H, 2009, IEEE J SOLID-ST CIRC, V44, P3621, DOI 10.1109/JSSC.2009.2035553
   Lee YM, 2013, DES AUT TEST EUROPE, P1379
   Li MQ, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P364, DOI 10.1145/3287624.3287650
   Li MQ, 2018, IEEE T COMPUT AID D, V37, P941, DOI 10.1109/TCAD.2017.2740306
   Liu WC, 2019, DES AUT TEST EUROPE, P1611, DOI [10.23919/date.2019.8714844, 10.23919/DATE.2019.8714844]
   Liu WC, 2018, IEEE T COMPUT, V67, P1818, DOI 10.1109/TC.2018.2844365
   Makinwa KAA, 2010, PROCEDIA ENGINEER, V5, P930, DOI 10.1016/j.proeng.2010.09.262
   Padmaraju K, 2014, NANOPHOTONICS-BERLIN, V3, P269, DOI 10.1515/nanoph-2013-0013
   Pagani S, 2015, DES AUT TEST EUROPE, P1515
   Shacham A, 2008, IEEE T COMPUT, V57, P1246, DOI 10.1109/TC.2008.78
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Sheng Z, 2010, OPT EXPRESS, V18, P1756, DOI 10.1364/OE.18.001756
   Sönmez U, 2016, ISSCC DIG TECH PAP I, V59, P206, DOI 10.1109/ISSCC.2016.7417979
   Soumia A, 2010, KMIS 2010: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON KNOWLEDGE MANAGEMENT AND INFORMATION SHARING, P311
   van Vroonhoven C.P., 2010, 2010 IEEE INT SOL ST, P314
   Vlasov Y., 2004, OPT EXPRESS, V12, P8
   Wang SP, 2017, OPT LETT, V42, P2802, DOI 10.1364/OL.42.002802
   Xiao SJ, 2007, OPT EXPRESS, V15, P10553, DOI 10.1364/OE.15.010553
   Xie YY, 2015, J LIGHTWAVE TECHNOL, V33, P3858, DOI 10.1109/JLT.2015.2454002
   Xie YY, 2010, DES AUT CON, P657
   Xu Y, 2012, CONF PROC INT SYMP C, P142
   Yang L, 2017, IEEE T PARALL DISTR, V28, P1905, DOI 10.1109/TPDS.2016.2643669
   Ye YY, 2013, IEEE T VLSI SYST, V21, P292, DOI 10.1109/TVLSI.2012.2185524
   Zhang C, 2016, OPTICA, V3, P785, DOI 10.1364/OPTICA.3.000785
   Ziabari A, 2014, IEEE T VLSI SYST, V22, P2366, DOI 10.1109/TVLSI.2013.2293422
NR 44
TC 3
Z9 3
U1 1
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2020
VL 18
IS 6
AR 118
DI 10.1145/3362099
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ8DE
UT WOS:000512285500007
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Oehlert, D
   Saidi, S
   Falk, H
AF Oehlert, Dominic
   Saidi, Selma
   Falk, Heiko
TI Code-Inherent Traffic Shaping for Hard Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Real-time; multi-core; traffic shaping; event arrival functions
AB Modern hard real-time systems evolved from isolated single-core architectures to complex multi-core architectures which are often connected in a distributed manner. With the increasing influence of interconnections in hard real-time systems, the access behavior to shared resources of single tasks or cores becomes a crucial factor for the system's overall worst-case timing properties. Traffic shaping is a powerful technique to decrease contention in a network and deliver guarantees on network streams. In this paper we present a novel approach to automatically integrate a traffic shaping behavior into the code of a program for different traffic shaping profiles while being as least invasive as possible. As this approach is solely depending on modifying programs on a code-level, it does not rely on any additional hardware or operating system-based functions.
   We show how different traffic shaping profiles can be implemented into programs using a greedy heuristic and an evolutionary algorithm, as well as their influences on the modified programs. It is demonstrated that the presented approaches can be used to decrease worst-case execution times inmulti-core systems and lower buffer requirements in distributed systems.
C1 [Oehlert, Dominic; Saidi, Selma; Falk, Heiko] Hamburg Univ Technol, Hamburg, Germany.
C3 Hamburg University of Technology
RP Oehlert, D (corresponding author), Hamburg Univ Technol, Hamburg, Germany.
EM dominic.oehlert@tuhh.de; selma.saidi@tuhh.de; heiko.falk@tuhh.de
OI Falk, Heiko/0000-0003-1196-0122; Oehlert, Dominic/0000-0001-5974-757X
FU European Union Horizon 2020 research and innovation programme [779882];
   H2020 - Industrial Leadership [779882] Funding Source: H2020 -
   Industrial Leadership
FX This work is part of a project that has received funding from the
   European Union Horizon 2020 research and innovation programme under
   grant agreement No. 779882.
CR [Anonymous], 2017, IEEE MULTIMEDIA
   Baruah S. K., 2003, REAL TIME SYSTEMS, V24
   Bleuler S., 2003, P EMO 2003
   Chiasserini C., 2001, IEEE J SEL AREA COMM, V19, P7
   Davis Robert I., 2012, SIGBED REV, V9, P4
   Falk H., 2016, P WCET 2016
   Falk H, 2010, REAL-TIME SYST, V46, P251, DOI 10.1007/s11241-010-9101-x
   Georgiadis L, 1996, IEEE ACM T NETWORK, V4, P482, DOI 10.1109/90.532860
   Gustafsson J., 2010, P WCET 2010
   Guthaus M. R., 2001, P IISWC 2001
   Hu B., 2015, P EMSOFT 2015
   ISO Central Secretary, 2016, 1189822016 ISO
   Jacobs M., 2015, P RTNS 2015
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kostrzewa A., 2016, P ASP DAC 2016
   Kumar P., 2011, P DAC 2011
   Laporte G., 1990, DISCRETE APPL MATH
   Le Boudec J.-Y., 2001, Network calculus: a theory of deterministic queuing systems for the internet, V2050
   Lee Corinna., UTDSP Benchmark Suite
   Lehoczky J., 1990, P RTSS 1990
   Li Y.-T. S., 1995, P DAC 1995
   Memik G., 2001, P ICCAD 2001
   Motor Industry Software Reliability Association, 2013, MISRA C 2012 GUID US
   Nolte T., 2005, P ETFA 2005
   Oehlert D., 2018, P ECRTS 2018
   Papadimitriou C. H., 1981, J ACM
   Phan L. T. X., 2013, P RTAS 2013
   Potkonjak M., 1997, P MICRO 1997
   Pouchet L-N, POLYBENCH C POLYHEDR
   Qian Y., 2017, P SC 2019
   Rahmani M, 2009, IEEE T IND INFORM, V5, P414, DOI 10.1109/TII.2009.2019127
   Reineke J., 2006, P WCET 2006
   Shenker S., 1997, SPECIFICATION GUARAN
   StreamIt Community, 2018, STREAMIT BENCHM SUIT
   Turner J., 1986, IEEE COMMUNICATIONS, V24, P10
   Underwood R., 2018, P ICPE 2018
   Wandeler E., 2006, P DAC EUR 2006
   Wandeler Ernesto, 2006, THESIS
   Wang J., 2019, ARXIV E PRINTS
   Wu M., 2018, ARXIV E PRINTS
   Zhou Y., 2016, P ISCA 2016
   Zitzler E., 2001, 103 TIK DEPT EL ENG
   Zivojnovic V., 1994, P IC SPAT 1994
NR 43
TC 3
Z9 3
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 108
DI 10.1145/3358215
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700064
OA Green Published
DA 2024-07-18
ER

PT J
AU Roy, DB
   Bhasin, S
   Nikolic, I
   Mukhopadhyay, D
AF Roy, Debapriya Basu
   Bhasin, Shivam
   Nikolic, Ivica
   Mukhopadhyay, Debdeep
TI Combining PUF with RLUTs: A Two-party Pay-per-device IP Licensing Scheme
   on FPGAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE IP security and licensing; PUF; FPGA
ID PHYSICAL UNCLONABLE FUNCTIONS; FSM BINDING SCHEME; AUTHENTICATION;
   PROTECTION
AB With the popularity of modern FPGAs, the business of FPGA specific intellectual properties (IP) is expanding rapidly. This also brings in the concern of IP protection. FPGA vendors are making serious efforts toward IP protection, leading to standardization schemes like IEEE P1735. However, efficient techniques to prevent unauthorized overuse of IP still remain an open question. In this article, we propose a two-party IP protection scheme combining the re-configurable look-up table primitive of modern FPGAs with physically unclonable functions (PUF). The proposed scheme works with the assumption that the FPGA vendor provides the assurance of confidentiality and integrity of the developed IP. The proposed scheme is considerably lightweight compared to existing schemes, prevents overuse, and does not involve FPGA vendors or trusted third parties for IP licensing. The validation of the proposed scheme is done on MCNC'91 benchmark and third-party IPs like AES and lightweight MIPS processors.
C1 [Roy, Debapriya Basu; Mukhopadhyay, Debdeep] Indian Inst Technol Kharagpur, Kharagpur, W Bengal, India.
   [Bhasin, Shivam] Nanyang Technol Univ, Temasek Labs, Singapore, Singapore.
   [Nikolic, Ivica] Nanyang Technol Univ, Sch Phys & Math Sci, Singapore, Singapore.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; Nanyang Technological University; Nanyang
   Technological University
RP Roy, DB (corresponding author), Indian Inst Technol Kharagpur, Kharagpur, W Bengal, India.
EM deb.basu.roy@cse.iitkgp.ernet.in; sbhasin@ntu.edu.sg;
   inikolic@nus.edu.sg; debdeep@cse.iitkgp.ernet.in
CR Actel, 2003, IMPL SEC ACT PROASIC
   Alkabani Y, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P82, DOI 10.1109/HST.2008.4559059
   [Anonymous], 2015, IEEE Std 1812-2014, P1, DOI [10.1109/IEEESTD.2015.7118618, DOI 10.1109/IEEESTD.2015.7118618]
   [Anonymous], 2014, SA17352014 IEEE
   [Anonymous], 1991, MCNC 91 BENCHM
   [Anonymous], 2014237 CRYPT EPRINT
   Bag A., 2018, ARXIV180204136
   Beaulieu Ray., 2013, IACR Cryptology ePrint Archive, V2013, P404
   Bossuet L, 2016, IEEE T INF FOREN SEC, V11, P2624, DOI 10.1109/TIFS.2016.2553454
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Chatterjee Urbi, 2017, 2017422 CRYPT EPRINT
   Chhotaray Animesh, 2017, P ACM SIGSAC C COMP
   Colombier Brice, 2017, IEEE Transactions on Information Forensics and Security, V12, P1988, DOI 10.1109/TIFS.2017.2689726
   Delvaux J, 2015, IEEE T COMPUT AID D, V34, P889, DOI 10.1109/TCAD.2014.2370531
   Dodis Y, 2004, LECT NOTES COMPUT SC, V3027, P523
   Drimer Saar, 2008, PROTECTING MUL UNPUB
   Guajardo J, 2007, I C FIELD PROG LOGIC, P189, DOI 10.1109/FPL.2007.4380646
   Guajardo J, 2007, LECT NOTES COMPUT SC, V4727, P63
   Guin U, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2893183
   Klybik VP, 2015, AUTOM CONTROL COMPUT, V49, P139, DOI 10.3103/S0146411615030049
   Laban Marek, 2017, COMPLETE ACTIVATION
   Maes R, 2012, IEEE T INF FOREN SEC, V7, P98, DOI 10.1109/TIFS.2011.2169667
   Mathew SK, 2014, ISSCC DIG TECH PAP I, V57, P278, DOI 10.1109/ISSCC.2014.6757433
   Moradi A, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P111
   Quadir SE, 2016, ACM J EMERG TECH COM, V13, DOI 10.1145/2755563
   Rostami M, 2014, P IEEE, V102, P1283, DOI 10.1109/JPROC.2014.2335155
   Roy DB, 2015, LECT NOTES COMPUT SC, V9354, P248, DOI 10.1007/978-3-319-24126-5_15
   Roy JA, 2008, DES AUT TEST EUROPE, P948
   Shahverdi Aria, 2015, 2015172 CRYPT EPRINT
   Simpson E, 2006, LECT NOTES COMPUT SC, V4249, P311
   Soudan Bassel, 2016, SECURE SYSTEM DESIGN, P369
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Tehranipoor M., 2015, Counterfeit integrated circuits
   Transparency Market Research, 2014, FPGA MARK GLOB IND A
   Xiao K, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2906147
   Xiao K, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P101, DOI 10.1109/HST.2014.6855578
   Zalivaka SS, 2016, ASIA S PACIF DES AUT, P533, DOI 10.1109/ASPDAC.2016.7428066
   Zhang JL, 2015, IEEE T INF FOREN SEC, V10, P1137, DOI 10.1109/TIFS.2015.2400413
NR 38
TC 4
Z9 6
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2019
VL 18
IS 2
AR 12
DI 10.1145/3301307
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AM
UT WOS:000473746500001
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Venkataramani, V
   Chan, MC
   Mitra, T
AF Venkataramani, Vanchinathan
   Chan, Mun Choon
   Mitra, Tulika
TI Scratch pad-Memory Management for Multi-Threaded Applications on
   Many-Core Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Scratchpad memory management; many-core architectures
ID STRATEGIES
AB Contemporary many-core architectures, such as Adapteva Epiphany and Sunway TaihuLight, employ per-core software-controlled Scratchpad Memory (SPM) rather than caches for better performance-per-watt and predictability. In these architectures, a core is allowed to access its own SPM as well as remote SPMs through the Network-On-Chip (NoC). However, the compiler/programmer is required to explicitly manage the movement of data between SPMs and off-chip memory. Utilizing SPMs for multi-threaded applications is even more challenging, as the shared variables across the threads need to be placed appropriately. Accessing variables from remote SPMs with higher access latency further complicates this problem as certain links in the NoC may be heavily contended by multiple threads. Therefore, certain variables may need to be replicated in multiple SPMs to reduce the contention delay and/or the overall access time. We present Coordinated Data Management (CDM), a compile-time framework that automatically identifies shared/private variables and places them with replication (if necessary) to suitable on-chip or off-chip memory, taking NoC contention into consideration. We develop both an exact Integer Linear Programming (ILP) formulation as well as an iterative, scalable algorithm for placing the data variables in multi-threaded applications on many-core SPMs. Experimental evaluation on the Parallella hardware platform confirms that our allocation strategy reduces the overall execution time and energy consumption by 1.84x and 1.83x, respectively, when compared to the existing approaches.
C1 [Venkataramani, Vanchinathan; Chan, Mun Choon; Mitra, Tulika] Natl Univ Singapore, Sch Comp, Comp 1,13 Comp Dr, Singapore 117917, Singapore.
C3 National University of Singapore
RP Venkataramani, V (corresponding author), Natl Univ Singapore, Sch Comp, Comp 1,13 Comp Dr, Singapore 117917, Singapore.
EM vvanchi@comp.nus.edu.sg; chanmc@comp.nus.edu.sg; tulika@comp.nus.edu.sg
RI Mitra, Tulika/HCI-5887-2022; Mitra, Tulika/J-4464-2017
OI Mitra, Tulika/0000-0003-4136-4188
FU National Research Foundation, Prime Minister's Office, Singapore
   [NRF2015-IIP003]; Huawei International Pte. Ltd.
FX This work is supported by the National Research Foundation, Prime
   Minister's Office, Singapore under its Industry-IHL Partnership Grant
   NRF2015-IIP003 and Huawei International Pte. Ltd.
CR Adapteva, 2014, EP ARCH REF MAN AD
   Ahmed N, 2001, INT J PARALLEL PROG, V29, P493, DOI 10.1023/A:1012293814832
   Angiolini F., 2004, PROC CASES, P259
   [Anonymous], P 48 AS C SIGN SYST
   [Anonymous], P IISWC
   [Anonymous], 2015, 2015 IEEE HOT CHIPS
   Avissar Oren, 2002, ACM Trans. on Embedded Computing Systems (TECS), V1, P6, DOI [10.1145/581888.581891, DOI 10.1145/581888.581891]
   Bai K, 2013, DES AUT TEST EUROPE, P593
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   BIENIA C, P PACT 08
   Bondhugula U, 2016, ACM T PROGR LANG SYS, V38, DOI 10.1145/2896389
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Brauer P, 2016, EUROMICRO WORKSHOP P, P796, DOI 10.1109/PDP.2016.51
   Brown Deer Technology, 2016, COPRTHR2 API REF
   Chen T, 2007, IBM J RES DEV, V51, P559, DOI 10.1147/rd.515.0559
   Dominguez A., 2005, J EMBEDDED COMPUTING, V1, P2005
   Egger B, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331335
   Fang L, 2013, INT CONFER PARA, P299, DOI 10.1109/PACT.2013.6618826
   Francesco P, 2004, DES AUT CON, P238, DOI 10.1145/996566.996634
   Fu HH, 2016, SCI CHINA INFORM SCI, V59, DOI 10.1007/s11432-016-5588-7
   Gwennap L., 2011, MICROPROCESSOR REPOR
   Helal AbdelsalamA., 2006, Replication techniques in distributed systems, V4
   Hu W, 2009, 2009 INTERNATIONAL CONFERENCE ON SCALABLE COMPUTING AND COMMUNICATIONS & EIGHTH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING, P429, DOI 10.1109/EmbeddedCom-ScalCom.2009.83
   Janapsatya A, 2006, ASIA S PACIF DES AUT, P612, DOI 10.1109/ASPDAC.2006.1594753
   Jerger Natalie Enright, 2017, ON CHIP NETWORKS, P116
   Kalray S. A., 2014, KALRAY MPPA MANYCORE
   Kandemir M, 2002, DES AUT CON, P628, DOI 10.1109/DAC.2002.1012701
   Kangasharju J, 2002, COMPUT COMMUN, V25, P376, DOI 10.1016/S0140-3664(01)00409-1
   Ke Bai, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P317
   Keltcher CN, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1196116
   KRARUP J, 1983, EUR J OPER RES, V12, P36, DOI 10.1016/0377-2217(83)90181-9
   Li L, 2009, ACM T ARCHIT CODE OP, V6, DOI 10.1145/1582710.1582711
   Lim A. W., 1999, Conference Proceedings of the 1999 International Conference on Supercomputing, P228, DOI 10.1145/305138.305197
   Lu J, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2738039
   Mattson TimothyG., 2010, P 2010 ACMIEEE INT C, P1, DOI [10.1109/SC.2010.53, DOI 10.1109/SC.2010.53]
   Nguyen N, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1509288.1509293
   Pabalkar A, 2008, LECT NOTES COMPUT SC, V5374, P569, DOI 10.1007/978-3-540-89894-8_49
   Panda PR, 2000, ACM T DES AUTOMAT EL, V5, P682, DOI 10.1145/348019.348570
   Pouchet Louis-Noel, 2012, POLYBENCH C 3 2
   Ravindran RA, 2005, INT SYM CODE GENER, P179, DOI 10.1109/CGO.2005.13
   Richie David A., 2016, WORKSH OPENSHMEM REL
   Sjalander M., 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P25, DOI 10.1109/ISPASS.2012.6189203
   Suhendra V., 2006, CASES, P401
   Sun K., 2013, DISCRIMINATION TOMAT, P1
   Tabish R., 2016, 2016 IEEE REAL TIM E, P1
   Top 500 The List, 2017, LIST TOP 500 SUP
   Udayakumaran S., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P276
   Udayakumaran Sumesh, 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P472
   Verma M, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P104
   Verma M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1264, DOI 10.1109/DATE.2004.1269069
   Verma M, 2005, EMB SYST REAL TIME M, P115
   Verma M, 2006, IEEE T VLSI SYST, V14, P802, DOI 10.1109/TVLSI.2006.878469
   Wehmeyer Lars, 2004, WMPI 04, P114
   Zhao HZ, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P135, DOI 10.1145/1854273.1854294
NR 54
TC 16
Z9 19
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2019
VL 18
IS 1
SI SI
AR 10
DI 10.1145/3301308
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN7SL
UT WOS:000460391900011
DA 2024-07-18
ER

PT J
AU Tsoutsouras, V
   Anagnostopoulos, I
   Masouros, D
   Soudris, D
AF Tsoutsouras, Vasileios
   Anagnostopoulos, Iraklis
   Masouros, Dimosthenis
   Soudris, Dimitrios
TI A Hierarchical Distributed Runtime Resource Management Scheme for
   NoC-Based Many-Cores
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Many-core systems; distributed runtime resource management design;
   parallel application speedup
ID NETWORKS
AB As technology constantly strengthens its presence in all aspects of human life, computing systems integrate a high number of processing cores, whereas applications become more complex and greedy for computational resources. Inevitably, this high increase in processing elements combined with the unpredictable resource requirements of executed applications at design time impose new design constraints to resource management of many-core systems, turning the distributed functionality into a necessity. In this work, we present a distributed runtime resource management framework for many-core systems utilizing a network-on-chip (NoC) infrastructure. Specifically, we couple the concept of distributed management with parallel applications by assigning different roles to the available computing resources. The presented design is based on the idea of local controllers and managers, whereas an on-chip intercommunication scheme ensures decision distribution. The evaluation of the proposed framework was performed on an Intel Single-Chip Cloud Computer, an actual NoC-based, many-core system. Experimental results show that the proposed scheme manages to allocate resources efficiently at runtime, leading to gains of up to 30% in application execution latency compared to relevant state-of-the-art distributed resource management frameworks.
C1 [Tsoutsouras, Vasileios; Masouros, Dimosthenis; Soudris, Dimitrios] NTUA, Sch Elect & Comp Engn, Dept Comp Sci, Microprocessors & Digital Syst Lab, Athens, Greece.
   [Anagnostopoulos, Iraklis] Southern Illinois Univ Carbondale, Dept Elect & Comp Engn, Embedded Syst Software Lab, Carbondale, IL USA.
C3 National Technical University of Athens; Southern Illinois University
   System; Southern Illinois University
RP Tsoutsouras, V (corresponding author), NTUA, Sch Elect & Comp Engn, Dept Comp Sci, Microprocessors & Digital Syst Lab, Athens, Greece.
EM billtsou@microlab.ntua.gr; iraklis.anagno@siu.edu;
   demo.masouros@microlab.ntua.gr; dsoudris@microlab.ntua.gr
RI Soudris, Dimitrios/I-5252-2014; Soudris, Dimitrios/O-8843-2019
OI Soudris, Dimitrios/0000-0002-6930-6847
FU E.C. [687628]
FX This research was partially supported by the E.C. funded program
   VINEYARD under H2020 grant agreement 687628.
CR Anagnostopoulos I., 2013, Proceedings of the 50th Annual DAC, P168
   Anagnostopoulos I, 2012, DES AUT TEST EUROPE, P111
   [Anonymous], P 45 ACM IEEE DES AU
   [Anonymous], 2013, P 50 ANN DES AUT C A
   [Anonymous], 2013, 50 ACM EDAC IEEE DES, DOI DOI 10.1145/2463209.2488734
   [Anonymous], P 2015 DES AUT TEST
   [Anonymous], P 2013 IEEE 19 INT S
   [Anonymous], 2016, ARXIV161001832
   [Anonymous], 2008, Proceedings of the 8th USENIX conference on Operating systems design and implementation, OSDI'08
   [Anonymous], 2011, P 2 ACM S CLOUD COMP
   [Anonymous], P 2014 LIN S
   [Anonymous], 1997, TECHNICAL REPORT
   [Anonymous], P 2010 IEEE INT C SE
   [Anonymous], P 2015 IEEE 35 INT C
   Aoyama T, 2016, PROCEDIA COMPUT SCI, V80, P1418, DOI 10.1016/j.procs.2016.05.457
   Azariadi D, 2016, 2016 5TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST)
   Baumann A, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P29
   Beguelin A, 1997, J PARALLEL DISTR COM, V43, P147, DOI 10.1006/jpdc.1997.1338
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Bohnenstiehl Brent., 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), P1
   Chang CC, 2011, ACM T INTEL SYST TEC, V2, DOI 10.1145/1961189.1961199
   Chen Z, 2015, DES AUT TEST EUROPE, P1521
   Coleman JulesL., 1979, Hofstra L. Rev, V8, P509
   Colmenares JuanA., 2013, Proceedings of the 50th Annual Design Automation Conference. DAC'13, DOI DOI 10.1145/2463209.2488827
   Cui YN, 2012, IEEE INT SYMP CIRC S, P2437, DOI 10.1109/ISCAS.2012.6271791
   Desell T, 2007, CLUSTER COMPUT, V10, P323, DOI 10.1007/s10586-007-0032-9
   Donyanavard B., 2016, Proc. of the Intl. Conf. on Hardware/Software Codesign and Sys. Syn, P27
   Fattah M., 2014, Design Automation Conference (DAC), P1
   Feitelson D. G., 1996, Job Scheduling Strategies for Parallel Processing. IPPS '96 Workshop Proceedings, P1, DOI 10.1007/BFb0022284
   Fleig T, 2014, 2014 27 INT C ARCH C, P1
   Hearst MA, 1998, IEEE INTELL SYST APP, V13, P18, DOI 10.1109/5254.708428
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   Ipek E, 2005, LECT NOTES COMPUT SC, V3648, P196
   Jeffers J., 2013, Intel Xeon Phi coprocessor high-performance programming
   Kobbe S., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P119
   Kurian G, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P477, DOI 10.1145/1854273.1854332
   Mattson T., 2010, RCCE SMALL LIB MANY
   Nollet V, 2005, DES AUT TEST EUROPE, P234, DOI 10.1109/DATE.2005.91
   Pathania A, 2017, IEEE T COMPUT AID D, V36, P1054, DOI 10.1109/TCAD.2016.2618880
   Pathania A, 2016, DES AUT TEST EUROPE, P379
   Ramachandran S, 2016, LECT NOTES COMPUT SC, V9697, P404, DOI 10.1007/978-3-319-41321-1_21
   Ramos Sabela., 2013, P 22 INT S HIGH PERF, P97, DOI DOI 10.1145/2462902.2462916
   Sabin G., 2006, Job Scheduling Strategies for Parallel Processing, P94
   Seiler L, 2008, ACM T GRAPHIC, V27, DOI 10.1145/1360612.1360617
   Shafique M., 2016, P 53 ACM EDAC IEEE D, P1, DOI DOI 10.1109/ICPES.2016.7584097
   Shafique M, 2016, IEEE T COMPUT, V65, P3398, DOI 10.1109/TC.2016.2540631
   Silvano C., 2011, Proceedings of the 2011 9th IEEE International Conference on Industrial Informatics (INDIN 2011), P835, DOI 10.1109/INDIN.2011.6035001
   Tsoutsouras V, 2015, PROCEEDINGS IEEE/IFIP 13TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING 2015, P17, DOI 10.1109/EUC.2015.13
   VADHIYAR S.S., 2003, Parallel Processing Letters, V13, P291
   Vangal S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P98, DOI 10.1109/ISSCC.2007.373606
   Wentzlaff David, 2009, Operating Systems Review, V43, P76, DOI 10.1145/1531793.1531805
   Yang B, 2013, MICROPROCESS MICROSY, V37, P460, DOI 10.1016/j.micpro.2012.08.005
   Yang L, 2016, IEEE T VLSI SYST, V24, P3027, DOI 10.1109/TVLSI.2016.2535359
NR 54
TC 10
Z9 10
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 65
DI 10.1145/3182173
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800008
DA 2024-07-18
ER

PT J
AU Yassin, YH
   Catthoor, F
   Kloosterman, F
   Sun, JJ
   Couto, J
   Kjeldsberg, PG
   Van Helleputte, N
AF Yassin, Yahya H.
   Catthoor, Francky
   Kloosterman, Fabian
   Sun, Jyh-Jang
   Couto, Joao
   Kjeldsberg, Per Gunnar
   Van Helleputte, Nick
TI Algorithm/Architecture Co-optimisation Technique for Automatic Data
   Reduction of Wireless Read-Out in High-Density Electrode Arrays
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neural probes; data reduction; low energy; digital design; embedded
   systems
ID NEURAL SPIKE DETECTION; ADAPTIVE-THRESHOLD; WAVELET TRANSFORM;
   CALIBRATION
AB High-density electrode arrays used to read out neural activity will soon surpass the limits of the amount of data that can be transferred within reasonable energy budgets. This is true for wired brain implants when the required bandwidth becomes very high, and even more so for untethered brain implants that require wireless transmission of data. We propose an energy-efficient spike data extraction solution for high-density electrode arrays, capable of reducing the data to be transferred by over 85%. We combine temporal and spatial spike data analysis with low implementation complexity, where amplitude thresholds are used to detect spikes and the spatial location of the electrodes is used to extract potentially useful sub-threshold data on neighboring electrodes. We tested our method against a state-of-the-art spike detection algorithm, with prohibitively high implementation complexity, and found that the majority of spikes are extracted reliably. We obtain further improved quality results when ignoring very small spikes below 30% of the voltage thresholds, resulting in 91% accuracy. Our approach uses digital logic and is therefore scalable with an increasing number of electrodes.
C1 [Yassin, Yahya H.; Kjeldsberg, Per Gunnar] Norwegian Univ Sci & Technol NTNU, Dept Elect Syst EES, Trondheim, Norway.
   [Yassin, Yahya H.] Katholieke Univ Leuven, Dept Elect Engn ESAT, Leuven, Belgium.
   [Catthoor, Francky; Sun, Jyh-Jang; Van Helleputte, Nick] IMEC, Kapeldreef 75, B-3000 Leuven, Belgium.
   [Catthoor, Francky] Katholieke Univ Leuven, Leuven, Belgium.
   [Kloosterman, Fabian; Sun, Jyh-Jang; Couto, Joao] NERF, Kapeldreef 75, B-3000 Leuven, Belgium.
   [Kloosterman, Fabian] VIB, Leuven, Belgium.
   [Kloosterman, Fabian] Katholieke Univ Leuven, Brain & Cognit Res Unit, Leuven, Belgium.
C3 Norwegian University of Science & Technology (NTNU); KU Leuven; IMEC; KU
   Leuven; Flanders Institute for Biotechnology (VIB); KU Leuven
RP Yassin, YH (corresponding author), Norwegian Univ Sci & Technol NTNU, Dept Elect Syst EES, Trondheim, Norway.; Yassin, YH (corresponding author), Katholieke Univ Leuven, Dept Elect Engn ESAT, Leuven, Belgium.
EM yhyassin@gmail.com
RI Couto, José António/AAZ-2861-2021; Van Helleputte, Nick/AAV-4036-2020;
   Kloosterman, Fabian/AAB-1567-2020; Sun, Jyh-Jang/D-3521-2019
OI Couto, José António/0000-0002-3156-1412; Van Helleputte,
   Nick/0000-0002-7511-1923; Kloosterman, Fabian/0000-0001-6680-9660; Sun,
   Jyh-Jang/0000-0002-2326-4864
FU Research Project FWO [G0D7516N]
FX Fabian Kloosterman was supported by Research Project FWO G0D7516N.
CR Abdi H, 2010, WIRES COMPUT STAT, V2, P433, DOI 10.1002/wics.101
   Andersson Oskar, 2016, WIDE OPERATING RANGE
   Biffi E., 2010, COMPUTATIONAL INTELL, V2010, P8
   Chan HL, 2008, J NEUROSCI METH, V172, P112, DOI 10.1016/j.jneumeth.2008.04.014
   CHAN TF, 1983, AM STAT, V37, P242, DOI 10.2307/2683386
   Charvet G, 2010, BIOSENS BIOELECTRON, V25, P1889, DOI 10.1016/j.bios.2010.01.001
   Dragas J, 2013, IEEE ENG MED BIO, P2535, DOI 10.1109/EMBC.2013.6610056
   Fawcett T, 2006, PATTERN RECOGN LETT, V27, P861, DOI 10.1016/j.patrec.2005.10.010
   Gemmeke T., 2014, P DATE MARCH, P1, DOI [10.7873/DATE.2014.215, DOI 10.7873/DATE.2014.215]
   Halperin Daniel, 2010, 2010 INT C POW AW CO, V1
   Jadhav SP, 2012, SCIENCE, V336, P1454, DOI 10.1126/science.1217230
   Jadhav Shantanu P., 2012, SUPPORTING ONLINE MA
   Kamboh AM, 2008, J SIGNAL PROCESS SYS, V52, P249, DOI 10.1007/s11265-007-0155-5
   Kloosterman F, 2014, J NEUROPHYSIOL, V111, P217, DOI 10.1152/jn.01046.2012
   Koutsos E, 2013, IEEE INT SYMP CIRC S, P1922, DOI 10.1109/ISCAS.2013.6572243
   Lopez CM, 2016, ISSCC DIG TECH PAP I, V59, P392, DOI 10.1109/ISSCC.2016.7418072
   Muthmann JO, 2015, FRONT NEUROINFORM, V9, DOI 10.3389/fninf.2015.00028
   Ostovari P., 2014, NETWORK CODING TECHN, P129, DOI [10.1007/978-3-642-40009-4_5, DOI 10.1007/978-3-642-40009-4_5]
   Oweiss KG, 2007, IEEE T CIRCUITS-I, V54, P1266, DOI 10.1109/TCSI.2007.897726
   Powers DMW, 2020, J MACH LEARN TECHNOL, P37, DOI DOI 10.9735/2229-3981
   Quiroga RQ, 2012, CURR BIOL, V22, pR45, DOI 10.1016/j.cub.2011.11.005
   Raducanu BC, 2016, PROC EUR S-STATE DEV, P385, DOI 10.1109/ESSDERC.2016.7599667
   Rey HG, 2015, BRAIN RES BULL, V119, P106, DOI 10.1016/j.brainresbull.2015.04.007
   Rodriguez-Perez A, 2012, IEEE T BIOMED CIRC S, V6, P87, DOI 10.1109/TBCAS.2012.2187352
   Rossant C., 2016, TECHNICAL REPORT
   Spira ME, 2013, NAT NANOTECHNOL, V8, P83, DOI [10.1038/NNANO.2012.265, 10.1038/nnano.2012.265]
   Stark E, 2007, J NEUROSCI, V27, P8387, DOI 10.1523/JNEUROSCI.1321-07.2007
   Swindale NV, 2015, J COMPUT NEUROSCI, V38, P249, DOI 10.1007/s10827-014-0539-z
   Torfs T, 2011, IEEE T BIOMED CIRC S, V5, P403, DOI 10.1109/TBCAS.2011.2162840
   Traver L, 2007, ELECTRON LETT, V43, P1333, DOI 10.1049/el:20071631
   Watkins PT, 2004, P ANN INT IEEE EMBS, V26, P4079
   Weisstein Eric W., 2017, VARIANCE
   WELFORD BP, 1962, TECHNOMETRICS, V4, P419, DOI 10.2307/1266577
   Wolf P.D., 2008, THERMAL CONSIDERATIO
   Yang YN, 2010, BIOMED CIRC SYST C, P9, DOI 10.1109/BIOCAS.2010.5709558
   Zhang J, 2014, IEEE T BIOMED CIRC S, V8, P485, DOI 10.1109/TBCAS.2013.2284254
NR 36
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 67
DI 10.1145/3190854
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800010
DA 2024-07-18
ER

PT J
AU Li, SY
   Fu, LK
   He, SB
   Sun, YX
AF Li, Songyuan
   Fu, Lingkun
   He, Shibo
   Sun, Youxian
TI Near-Optimal Co-Deployment of Chargers and Sink Stations in Rechargeable
   Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Wireless rechargeable sensor networks; deployment cost; iterative
   method; greedy-based max-flow
AB Wireless charging technology has drawn great attention of both academia and industry in recent years, due to its potential of significantly improving the system performance of sensor networks. The emergence of an open-source experimental platform for wireless rechargeable sensor networks, Powercast, has made the theoretical research closer to reality. This pioneering platform is able to recharge sensor nodes much more efficiently and allows different communication protocols to be implemented upon users' demands. Different from the RFID-based model widely used in the existing works, Powercast designs the charger and sink station separately. This leads to a new design challenge of cooperatively deploying minimum number of chargers and sink stations in wireless rechargeable sensor networks. Such a co-deployment issue is extremely challenging, since the deployments of chargers and sink stations are coupled, and each subproblem is known to be NP-hard. The key to the design is to understand the intrinsic relationship between data flow and energy flow, which is interdependent. In this article, we tackle this challenge by dividing it into two subproblems and optimizing charger and sink station deployment iteratively. Specifically, we first transform each subproblem to a max-flow problem. With this, we are able to select chargers or sink stations according to their contributions to the total flow rate. We design greedy-based algorithms with a guaranteed worst-case bound ln R/xi. for the subproblems of charger deployment and sink station deployment, respectively. Further, we address the original problem by designing an iterative algorithm that solves two subproblems alternatively to achieve a near optimal performance. We corroborate our analysis by extensive simulations under practical coefficient settings and demonstrate the advantage of the proposed algorithm.
C1 [Li, Songyuan; He, Shibo; Sun, Youxian] Zhejiang Univ, Hangzhou, Zhejiang, Peoples R China.
   [Fu, Lingkun] Zhejiang Windey Co Ltd, State Key Lab Wind Power Syst, Hangzhou, Zhejiang, Peoples R China.
C3 Zhejiang University
RP Li, SY (corresponding author), Zhejiang Univ, Hangzhou, Zhejiang, Peoples R China.
EM songyuanli.zju@gmail.com; lingkun.fu@gmail.com; s18he@zju.edu.cn;
   yxsun@iipc.zju.edu.cn
RI He, Shibo/AAC-5446-2019
FU Zhejiang Provincial Natural Science Foundation [LR16F020001]; NSFC
   [61528105]; Zhejiang Provincial Natural Science Foundation
   [LR16F020001]; NSFC [61528105]
FX This work was supported in part by Zhejiang Provincial Natural Science
   Foundation under Grant No. LR16F020001 and the NSFC under Grant No.
   61528105.
CR [Anonymous], 2016, STLM20
   Bogdanov A., 2004, P 23 C IEEE COMM SOC
   Chandra R., 2004, ICNP 04, P271
   Dai HP, 2014, COMPUT COMMUN, V46, P54, DOI 10.1016/j.comcom.2014.03.001
   Deng RL, 2016, IEEE J SEL AREA COMM, V34, P1307, DOI 10.1109/JSAC.2016.2520181
   Dong MX, 2016, IEEE INTERNET THINGS, V3, P511, DOI 10.1109/JIOT.2016.2517405
   Dong MX, 2016, IEEE T PARALL DISTR, V27, P225, DOI 10.1109/TPDS.2015.2388482
   Fu L., 2013, P 32 IEEE INT C COMP
   González-Brevis P, 2011, VEH TECHNOL CONFE
   Guo ST, 2014, IEEE T MOBILE COMPUT, V13, P2836, DOI 10.1109/TMC.2014.2307332
   He SB, 2016, IEEE T VEH TECHNOL, V65, P7448, DOI 10.1109/TVT.2015.2498281
   He SB, 2013, IEEE T MOBILE COMPUT, V12, P1931, DOI 10.1109/TMC.2012.161
   Heiniger R. W., 2000, Proceedings of the 5th International Conference on Precision Agriculture, Bloomington, Minnesota, USA, 16-19 July, 2000, P1
   Kurs A, 2007, SCIENCE, V317, P83, DOI 10.1126/science.1143254
   Liao J. H., 2013, P 9 WORKSH WIR AD HO
   Long J, 2015, J PARALLEL DISTR COM, V81-82, P47, DOI 10.1016/j.jpdc.2015.04.003
   Lu X, 2015, IEEE COMMUN SURV TUT, V17, P757, DOI 10.1109/COMST.2014.2368999
   Luo J., 2005, P 24 IEEE ANN JOINT
   Mikeka C., 2011, Design Issues in Radio Frequency Energy Harvesting System - Sustainable Energy Harvesting Technologies - Past, Present and Future
   Modiano E., 2006, P JOINT INT C MEAS M
   Pham TAQ, 2012, IEEE T IND INFORM, V8, P61, DOI 10.1109/TII.2011.2174249
   Roy S, 2010, P IEEE, V98, P1583, DOI 10.1109/JPROC.2010.2053690
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Shi LX, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P2, DOI 10.1145/2789168.2790092
   Shu Y., 2014, P 2014 17 ANN IEEE I
   Shu YC, 2015, ACM T SENSOR NETWORK, V11, DOI 10.1145/2700257
   Shu YC, 2014, IEEE T PARALL DISTR, V25, P427, DOI 10.1109/TPDS.2013.153
   Smith JR, 2005, COMMUN ACM, V48, P39, DOI 10.1145/1081992.1082018
   Tong B, 2010, INT CON DISTR COMP S, DOI 10.1109/ICDCS.2010.61
   Vincze Z., 2007, P IEEE INT C PERV SE
   Wang JZ, 2018, PEER PEER NETW APPL, V11, P679, DOI 10.1007/s12083-017-0556-6
   Wang YX, 2017, IEEE T MOBILE COMPUT, V16, P581, DOI 10.1109/TMC.2016.2557792
   Xiao Y, 2015, IEEE J SEL AREA COMM, V33, P2718, DOI 10.1109/JSAC.2015.2481204
   Xie GQ, 2017, PEER PEER NETW APPL, V10, P472, DOI 10.1007/s12083-016-0529-1
   Yang G, 2017, IEEE COMMUN MAG, V55, P86, DOI 10.1109/MCOM.2017.1600690CM
   Yang QQ, 2015, IEEE T VEH TECHNOL, V64, P367, DOI 10.1109/TVT.2014.2300181
   Zhang R., 2015, P 16 ACM INT S MOB A
   Zhang S., 2012, PROCEEDINGS OF THE I
   Zhang YM, 2016, IEEE ACM T NETWORK, V24, P1632, DOI 10.1109/TNET.2015.2425146
   Zou YP, 2017, IEEE T MOBILE COMPUT, V16, P381, DOI 10.1109/TMC.2016.2549518
NR 40
TC 26
Z9 26
U1 1
U2 27
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 10
DI 10.1145/3070721
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100010
DA 2024-07-18
ER

PT J
AU Naresh, VRK
   Gope, D
   Lipasti, MH
AF Naresh, Vignyan Reddy Kothinti
   Gope, Dibakar
   Lipasti, Mikko H.
TI The CURE: Cluster Communication Using Registers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Inter-cluster communication; register file architecture
AB VLIW processors typically deliver high performance on limited budget making them ideal for a variety of communication and signal processing solutions. These processors typically need large multi-ported register files that can have side effects of increased cycle time and high power consumption. The access delay and energy of these register files can also become prohibitive when increasing the register count or the access ports, thus limiting the overall performance of the processor. Most prior art circumvent this problem by using multiple clusters with private register files, to lower the access delay and reduce energy consumption. However, clustering artifacts, like increased inter-cluster communication operations and spill-recovery code, result in a performance penalty.
   This paper proposes CURE - a novel technique to considerably reduce the negative effects of clustering. CURE augments the ISA to expose the communication registers to the compilers to increase availability of architectural register state to all functional units. The inter-cluster communication operations are integrated into regular ALU and memory operations to improve instruction encoding efficiency. We also propose a new code scheduling heuristic to handle the ISA changes, and to realize the improvements in processor's performance and energy consumption. Our quantitative analysis estimates that CURE, when compared to the baseline 8-issue uni-cluster processor, boosts average performance by 61% while reducing the average register dynamic energy by 77%.
C1 [Naresh, Vignyan Reddy Kothinti] Qualcomm Technol Inc, Raleigh, NC 27617 USA.
   [Gope, Dibakar; Lipasti, Mikko H.] Univ Wisconsin, Madison, WI 53706 USA.
   [Naresh, Vignyan Reddy Kothinti] 8041 Arco Corp Dr, Raleigh, NC 27617 USA.
   [Gope, Dibakar; Lipasti, Mikko H.] 1415 Engn Dr, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison
RP Naresh, VRK (corresponding author), Qualcomm Technol Inc, Raleigh, NC 27617 USA.; Naresh, VRK (corresponding author), 8041 Arco Corp Dr, Raleigh, NC 27617 USA.
EM vignyanr@qti.qualcomm.com; gope@wisc.edu; mikko@engr.wisc.edu
CR Aleta Alex, 2003, MICRO 36
   Aleta Alex, 2001, MICRO34
   Aleta Alex, 2002, PACT
   BALASUBRAMONIAN R, 2001, MICRO34
   Capitanio A., 1992, MICRO25
   Chaitin Gregory, 39 SIGPLAN, P4
   Chakrapani Lakshmi N., 2004, LECT NOTES COMPUTER
   Choudhary N. K., 2011, ISCA 38
   Codina Josep M., 2001, PACT
   Codrescu L., 2013, HOT CHIPS
   Colavin Osvaldo, 2003, CASES
   Cruz J.-L., 2000, ISCA27
   Duong Nam, 2009, SASP7
   Ellis John R., 1985, THESIS
   Equator, 1998, MICROPROCESSOR REPOR
   Faraboschi Paolo, 2000, ISCA27
   Farkas K. I., 1997, MICRO30
   Fridman Jose., 2000, IEEE MICRO
   Gangwar A., 2005, DATE
   Gardner J. S., 2012, MICROPROCESSOR REPOR
   Goel N., 2007, VLSID20
   Gonzalez A., 1998, HPCA 4
   Intel, INT IT ARCH SOFTW DE, V3, P293
   Kailas Krishnan, 2001, HPCA
   LOWNEY PG, 1993, J SUPERCOMPUT, V7, P51, DOI 10.1007/BF01205182
   Nagpal R., 2007, SBACPAD19
   Naresh V. R. K., 2011, MICRO44
   Ozer Emre, 1998, MICRO31
   PARK I, 2002, MICRO35
   Potasman Roni, 1992, PERCOLATION BASED CO
   Rowen C., 2011, HOT CHIPS
   Terechko A., 2003, HPCA9
   Terechko A., 2005, VLSID18
   Texas Instrucments Inc, 1998, TMS320C62X 67X CPU I
   Texas Instruments, 2010, TMS320C6745 C6747 FI
   Tseng J. H., 2003, ISCA30
   Wallace S., 1996, PACT
   Yung R., 1995, ICCD
   Zalamea J., 2000, MICRO33
   Zalamea Javier, 2001, MICRO34
   Zhao Yingchao, 2009, ASP DAC
   Zyuban V., 1998, ISLPED
NR 42
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 124
DI 10.1145/3126527
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800007
DA 2024-07-18
ER

PT J
AU Benerecetti, M
   Faella, M
AF Benerecetti, Massimo
   Faella, Marco
TI Automatic Synthesis of Switching Controllers for Linear Hybrid Systems:
   Reachability Control
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hybrid automata; controller synthesis; reachability games
ID VERIFICATION
AB We consider the problem of computing the controllable region of a Linear Hybrid Automaton with controllable and uncontrollable transitions, w.r.t. a reachability objective. We provide an algorithm for the finite-horizon version of the problem, based on computing the set of states that must reach a given non-convex polyhedron while avoiding another one, subject to a polyhedral constraint on the slope of the trajectory. Experimental results are presented, based on an implementation of the proposed algorithm on top of the tool SpaceEx.
C1 [Benerecetti, Massimo; Faella, Marco] Univ Naples Federico II, Dept Elect Engn & Informat Technol, Via Claudio 21, I-80125 Naples, Italy.
C3 University of Naples Federico II
RP Benerecetti, M (corresponding author), Univ Naples Federico II, Dept Elect Engn & Informat Technol, Via Claudio 21, I-80125 Naples, Italy.
EM massimo.benerecetti@unina.it; m.faella@unina.it
RI Faella, Marco/A-9223-2012
FU Istituto Nazionale di Alta Matematica
FX M. Faella was partially supported by the Istituto Nazionale di Alta
   Matematica "F. Severi" (INdAM).
CR Alur R, 1996, IEEE T SOFTWARE ENG, V22, P181, DOI 10.1109/32.489079
   [Anonymous], 2002, ANNU REV CONTROL
   Asarin E, 2000, P IEEE, V88, P1011, DOI 10.1109/5.871306
   Bagnara R, 2008, SCI COMPUT PROGRAM, V72, P3, DOI 10.1016/j.scico.2007.08.001
   Balluchi A, 2003, INT J CONTROL, V76, P1171, DOI 10.1080/0020717031000123616
   Benerecetti M., 2011, ELECT P THEORET COMP, V54
   Benerecetti M, 2013, HSCC 13 HYBR SYST CO, P193
   Benerecetti M., 2011, P 50 IEEE C DEC CONT
   Benerecetti M, 2013, THEOR COMPUT SCI, V493, P116, DOI 10.1016/j.tcs.2012.10.042
   Benerecetti M, 2012, HSCC 12: PROCEEDINGS OF THE 15TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P65
   Bouyer P, 2010, LOG METH COMPUT SCI, V6, DOI 10.2168/LMCS-6(1:1)2010
   Chernikova NV, 1968, USSR COMP MATH MATH, V8, P282, DOI DOI 10.1016/0041-5553(68)90115-8
   de Alfaro L, 2003, LECT NOTES COMPUT SC, V2761, P144
   de Alfaro L., 2001, LECT NOTES COMPUT SC
   Frehse G., 2011, COMPUTER AIDED VERIF, P379, DOI [DOI 10.1007/978-3-642-22110-1, 10.1007/978-3-642-22110-1_30]
   Habets LCGJM, 2006, IEEE T AUTOMAT CONTR, V51, P938, DOI 10.1109/TAC.2006.876952
   Henzinger T. A., 1995, Proceedings of the Twenty-Seventh Annual ACM Symposium on the Theory of Computing, P373, DOI 10.1145/225058.225162
   Henzinger TA, 1998, J COMPUT SYST SCI, V57, P94, DOI 10.1006/jcss.1998.1581
   Henzinger TA, 1996, IEEE S LOG, P278, DOI 10.1109/LICS.1996.561342
   Henzinger TA, 1999, LECT NOTES COMPUT SC, V1664, P320
   LEVERGE H, 1992, 635 IRISA
   Lin ZY, 2006, IEEE DECIS CONTR P, P2625, DOI 10.1109/CDC.2006.377067
   Lygeros J, 1999, AUTOMATICA, V35, P349, DOI 10.1016/S0005-1098(98)00193-9
   Maler O., 1995, LECT NOTES COMPUT SC, V900
   Minsky M., 1967, Computation: finite and infinite machines
   RAMADGE PJ, 1987, SIAM J CONTROL OPTIM, V25, P206, DOI 10.1137/0325013
   Schrijver A., 1998, THEORY LINEAR INTEGE
   Tomlin CJ, 2000, P IEEE, V88, P949, DOI 10.1109/5.871303
   Wong-Toi H, 1997, IEEE DECIS CONTR P, P4607, DOI 10.1109/CDC.1997.649708
NR 29
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 104
DI 10.1145/3047500
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000014
DA 2024-07-18
ER

PT J
AU Sant'Anna, F
   Ierusalimschy, R
   Rodriguez, N
   Rossetto, S
   Branco, A
AF Sant'Anna, Francisco
   Ierusalimschy, Roberto
   Rodriguez, Noemi
   Rossetto, Silvana
   Branco, Adriano
TI The Design and Implementation of the Synchronous Language CEU
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Concurrency; determinism; embedded systems; Esterel; synchronous;
   reactivity
ID ESTEREL
AB CEU is a synchronous language targeting soft real-time systems. It is inspired by Esterel and has a simple semantics with fine-grain control over program execution. CEU uses an event-triggered notion of time that enables compile-time checks to detect conflicting concurrent statements, resulting in deterministic and concurrency-safe programs. We present the particularities of our design in comparison to Esterel, such as stack-based internal events, concurrency checks, safe integration with C, and first-class timers. We also present two implementation back ends: one aiming for resource efficiency and interoperability with C, and another as a virtual machine that allows remote reprogramming.
C1 [Sant'Anna, Francisco] Univ Estado Rio De Janeiro, Rio De Janeiro, Brazil.
   [Ierusalimschy, Roberto; Rodriguez, Noemi; Branco, Adriano] Pontificia Univ Catolica Rio de Janeiro, Dept Informat, Rua Marques Sao Vicente 225, BR-22451900 Rio de Janeiro, Brazil.
   [Rossetto, Silvana] Univ Fed Rio de Janeiro, Rio de Janeiro, Brazil.
   [Sant'Anna, Francisco] Rua Sao Francisco Xavier 524, BR-20550900 Rio De Janeiro, Brazil.
   [Rossetto, Silvana] Univ Fed Rio de Janeiro, Inst Matemat, Dept Ciencia Comp, Caixa Postal 68-530, BR-21941590 Rio De Janeiro, Brazil.
C3 Universidade do Estado do Rio de Janeiro; Pontificia Universidade
   Catolica do Rio de Janeiro; Universidade Federal do Rio de Janeiro;
   Universidade Federal do Rio de Janeiro
RP Sant'Anna, F (corresponding author), Univ Estado Rio De Janeiro, Rio De Janeiro, Brazil.; Sant'Anna, F (corresponding author), Rua Sao Francisco Xavier 524, BR-20550900 Rio De Janeiro, Brazil.
EM francisco@ime.uerj.br; roberto@inf.puc-rio.br; noemi@inf.puc-rio.br;
   silvana@dcc.ufrj.br; abranco@inf.puc-rio.br
RI Branco, Adriano/AAL-8825-2020; Rossetto, Silvana/HKN-8848-2023;
   rodriguez, noemi/JOZ-1125-2023
OI Branco, Adriano/0000-0002-5200-5212; Sant'Anna,
   Francisco/0000-0003-2182-4167
CR Andalam S., 2010, 2010 8th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010), P159, DOI 10.1109/MEMCOD.2010.5558636
   [Anonymous], 2009, P 7 ACM INT C EMB SO
   [Anonymous], 2005, P 7 INT ACM SIGPLAN, DOI DOI 10.1145/1069774.1069782
   Armbruster A, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1324969.1324974
   Aslam F, 2010, LECT NOTES COMPUT SC, V6131, P15, DOI 10.1007/978-3-642-13651-1_2
   Baillie J.-C., 2005, 2005 IEEE/RSJ International Conference on Intelligent Robots and Systems, P820
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Berry G., 1993, Foundations of Software Technology and Theoretical Computer Science. 13th Conference Proceedings, P72
   Berry G., 1993, Conference Record of the Twentieth Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P85, DOI 10.1145/158511.158526
   Berry G., 2000, ESTEREL V5 LANGUAGE
   Berry Gerard, 1999, The constructive semantics of pure Esterel.
   Boldt M, 2008, ELECTRON NOTES THEOR, V203, P65, DOI 10.1016/j.entcs.2008.05.011
   Bollella G, 2000, COMPUTER, V33, P47, DOI 10.1109/2.846318
   Bourke T., 2009, P SYNCHRON C SYNCHRO, V55
   BOUSSINOT F, 1991, SOFTWARE PRACT EXPER, V21, P401, DOI 10.1002/spe.4380210406
   BOUSSINOT F, 1991, P IEEE, V79, P1293, DOI 10.1109/5.97299
   Boussinot Frederic, 1998, SugarCubes implementation of causality
   Branco A, 2015, ACM T SENSOR NETWORK, V11, DOI 10.1145/2811267
   Brouwers Niels., 2008, P ACMI FIPUSENIX MID, P18, DOI DOI 10.1145/1462735.1462740
   Chaffer Jonathan, 2009, LEARNING JQUERY 1 3
   CLOSSE E., 2002, ELECT NOTES THEORETI, V65, P80
   De Moura AL, 2009, ACM T PROGR LANG SYS, V31, DOI 10.1145/1462166.1462167
   de Simone Robert, 2005, EMBEDDED SYSTEMS HDB, P8
   Dunkels Adam, 2006, Proceedings of the 4th International Conference on Embedded Networked Sensor Systems. SenSys'06, P29, DOI DOI 10.1145/1182807.1182811
   Eckstein R., 1998, JAVA SWING
   Edwards SA, 1999, HARDW SOFTW CODES, P147, DOI 10.1109/HSC.1999.777410
   Edwards SA, 2003, ACM T DES AUTOMAT EL, V8, P141, DOI 10.1145/762488.762489
   Edwards Stephen A., 2005, P MEMOCODE 05 TUT
   Gay D, 2003, ACM SIGPLAN NOTICES, V38, P1, DOI 10.1145/780822.781133
   Halbwachs Nicolas, 1994, SYNCHRONOUS PROGRAMM, V215
   Hamon G., 2007, International Journal on Software Tools for Technology Transfer, V9, P447, DOI 10.1007/s10009-007-0049-7
   Harel D., 1996, ACM Transactions on Software Engineering and Methodology, V5, P293, DOI 10.1145/235321.235322
   Haribi Wahbi, 2012, P SYNCHR SPRACH SEM, V45
   Hill J, 2000, ACM SIGPLAN NOTICES, V35, P93, DOI 10.1145/384264.379006
   Karpinski M, 2007, 2007 4TH ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR, MESH AND AD-HOC COMMUNICATIONS AND NETWORKS, VOLS 1 AND 2, P610, DOI 10.1109/SAHCN.2007.4292873
   Kasten O, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P45
   Kopetz H, 2011, Real-Time Systems: Design Principles for Distributed Embedded Applications, P307
   Li X., 2005, CASES 05, P225
   Nystrom R., 2014, Game Programming Patterns, V3rd
   Ousterhout J. K., 1991, USENIX Association. Proceedings of the Winter 1991 USENIX Conference, P105
   Ousterhout J.K., 1996, Why threads are a bad idea
   Plummer Becky, 2006, P SLAP C SLAP 06
   ROOP PS, 2004, P 4 ACM INT C EMB SO, P240
   Sajeewa Dayaratne M. W., 2005, P SLAP C SLAP 05
   Sant'Anna Francisco, 2015, P MOD C MOD 15
   Sant'Anna Francisco, 2013, P SENSYS C SENSYS 13
   Sant'Anna Francisco, 2013, THESIS
   Sant'Anna Francisco, 2013, P WORKSH REACT EV MO
   SantAnna F., 2012, TECH REP, V12, P12
   Schneider K., 2001, P INT C COMP ARCH SY, P49
   Sentovich EM, 1997, TENTH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, P2, DOI 10.1109/ISSS.1997.621669
   Shiple TR, 1996, EUR CONF DESIG AUTOM, P328, DOI 10.1109/EDTC.1996.494321
   Tardieu O, 2004, SECOND ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P39, DOI 10.1109/MEMCOD.2004.1459813
   von der Beeck M., 1994, Formal Techniques in Real-Time and Fault-Tolerant Systems. Third International Symposium Proceedings. ProCoS, P128
   von Hanxleden R, 2014, ACM SIGPLAN NOTICES, V49, P372, DOI [10.1145/2666356.2594310, 10.1145/2594291.2594310]
   Von Hanxleden R, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2627350
   WEIL D, 2000, P INT C COMP ARCH SY, P2
   Yuan S., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P727, DOI 10.1109/DSD.2011.97
   Yun JH, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442130
NR 59
TC 7
Z9 7
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 98
DI 10.1145/3035544
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000008
DA 2024-07-18
ER

PT J
AU Tiloca, M
   Nikitin, K
   Raza, S
AF Tiloca, Marco
   Nikitin, Kirill
   Raza, Shahid
TI Axiom: DTLS-Based Secure IoT Group Communication
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; DTLS; multicast; group communication; Internet of Things
AB This article presents Axiom, a DTLS-based approach to efficiently secure multicast group communication among IoT-constrained devices. Axiom provides an adaptation of the DTLS record layer, relies on key material commonly shared among the group members, and does not require one to perform any DTLS handshake. We made a proof-of-concept implementation of Axiom based on the tinyDTLS library for the Contiki OS and used it to experimentally evaluate performance of our approach on real IoT hardware. Results show that Axiom is affordable on resource-constrained platforms and performs significantly better than related alternative approaches.
C1 [Tiloca, Marco; Nikitin, Kirill; Raza, Shahid] SICS Swedish ICT AB, Kista, Sweden.
   [Tiloca, Marco; Raza, Shahid] RISE SICS AB, Isafjordsgatan 22, Kista, Sweden.
   [Nikitin, Kirill] Ecole Polytech Fed Lausanne, Sch Comp & Commun Sci, EDOC IC INN 134,Batiment INN,Stn 14, Lausanne, Switzerland.
C3 RISE Research Institutes of Sweden; RISE Research Institutes of Sweden;
   Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne
RP Tiloca, M (corresponding author), SICS Swedish ICT AB, Kista, Sweden.; Tiloca, M (corresponding author), RISE SICS AB, Isafjordsgatan 22, Kista, Sweden.
EM marco.tiloca@ri.se; kirill.nikitin@epfl.ch; shahid.raza@ri.se
RI Nikitin, Kirill/ABH-3329-2020; RAZA, MD SHAHID/JRX-5767-2023; Nikitin,
   Kirill/JAC-9259-2023
OI Tiloca, Marco/0000-0001-8842-9810
FU EU's FP7 program [607109]; EU H project NobelGrid [646184]; EIT Digital
   HII project ACTIVE; Swedish Institute scholarship; ERCIM "Alain
   Bensoussan" Fellowship Programme; European Union Seventh Framework
   Programme (FP7) [246016]
FX This project was funded by the EU's FP7 program for research,
   technological development, and demonstration under grant agreement no.
   607109; the EU H2020 project NobelGrid under grant no. 646184; VINNOVA,
   the EIT Digital HII project ACTIVE; and a Swedish Institute scholarship.
   This work was carried out during the tenure of an ERCIM "Alain
   Bensoussan" Fellowship Programme. The research leading to these results
   has received funding from the European Union Seventh Framework Programme
   (FP7/2007-2013) under grant agreement no. 246016.
CR [Anonymous], 2008, 5280 RFC INT ENG TAS
   [Anonymous], 2014, CONSTRAINED APPL PRO
   [Anonymous], 6655 RFC INT ENG TAS
   [Anonymous], 5288 RFC INT ENG TAS
   [Anonymous], 2005, 4279 RFC
   [Anonymous], 2006, IEEE Standard 802.15.4-2006
   [Anonymous], 2011, 6282 RFC
   [Anonymous], 2012, 6550 RFC
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Baugher M., 2005, 4046 RFC INT ENG TAS
   Bergmann O., 2015, TINYDTLS
   Briscoe B., 2010, 6040 RFC INT ENG TAS
   Dierks T., 2008, RFC 5246: The transport layer security (TLS) protocol version 1.2
   Dini G, 2013, COMPUT J, V56, P508, DOI 10.1093/comjnl/bxs152
   Dunkels F., 2007, P 4 WORKSH EMB NETW, P28
   Hardjono T., 2004, 3740 RFC INT ENG TAS
   Harney H., 2006, 4535 RFC INT ENG TAS
   Kaufman C., 2014, 7296 RFC INT ENG TAS
   Kent S., 2005, 4301 RFC INT ENG TAS
   Keoh Sye Loong, 2014, DTLS BASED IN PRESS
   Kortuem Gerd, 2010, IEEE Internet Computing, V14, P44, DOI 10.1109/MIC.2009.143
   Kovatsch Matthias, 2015, ERB ER REST ENG C CO
   LAMPORT L, 1981, COMMUN ACM, V24, P770, DOI 10.1145/358790.358797
   McGrew D., 2014, AUTHENTICAT IN PRESS
   McGrew D., 2008, 5116 RFC INT ENG TAS
   Nikitin Kirill, 2015, TIN
   Rahman A., 2014, 7390 RFC INT ENG TAK
   Rescorla E., 2012, 6347 RFC INT ENG TAS
   Savola P., 2008, 5110 RFC INT ENG TAS
   Shirey, 2007, 4949 RFC INT ENG TAS
   Texas Instruments, 2014, CC2538 POW SYST ON C
   The Contiki Community, 2015, CONT OP SOURC OP SYS
   The Contiki Community, 2015, RAD DUT CYCL CONT WI
   Tiloca M., 2014, P 7 INT C SEC INF NE, P466
   Tiloca M., 2015, SECURE 2 WA IN PRESS
   Tiloca M, 2016, 2016 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATION (ISCC), P326, DOI 10.1109/ISCC.2016.7543761
   Tschofenig Hannes, 2016, 7925 RFC INT ENG TAS
   Weis B., 2008, 5374 RFC INT ENG TAS
   Wong CK, 2000, IEEE ACM T NETWORK, V8, P16, DOI 10.1109/90.836475
   Wouters Paul, 2014, USING RAW PUBLIC KEY, DOI [10.17487/RFC7250, DOI 10.17487/RFC7250]
NR 40
TC 20
Z9 24
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 66
DI 10.1145/3047413
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Choo, KKR
   Fei, YS
   Xiang, Y
   Yu, Y
AF Choo, Kim-Kwang Raymond
   Fei, Yunsi
   Xiang, Yang
   Yu, Yu
TI Embedded Device Forensics and Security
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded device security; embedded device forensics; and digital
   forensics
AB While the increasing digitalization of our society and amalgamation of embedded devices into the everincreasing facets of our daily life (e.g., in smart and intelligent vehicles, smart cities and smart nations, and critical infrastructure sectors) have resulted in improved productivity and quality of life, the trend has also resulted in a trend of increasing frequency and sophistication of cyber exploitation and cyber threats. Hence, there is a need for coordinated efforts from the research community to address resulting concerns using both cryptographic and non-cryptographic solutions, such as those presented in this special section.
C1 [Choo, Kim-Kwang Raymond] Univ Texas San Antonio, Dept Informat Syst & Cyber Secur, San Antonio, TX 78249 USA.
   [Fei, Yunsi] Northeastern Univ, Dept Elect & Comp Engn, 360 Huntington Ave, Boston, MA 02115 USA.
   [Xiang, Yang] Deakin Univ, Ctr Cyber Secur Res, 221 Burwood Highway, Burwood, Vic 3125, Australia.
   [Yu, Yu] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai, Peoples R China.
C3 University of Texas System; University of Texas at San Antonio (UTSA);
   Northeastern University; Deakin University; Shanghai Jiao Tong
   University
RP Choo, KKR (corresponding author), Univ Texas San Antonio, Dept Informat Syst & Cyber Secur, San Antonio, TX 78249 USA.
EM raymond.choo@fulbrightmail.org; yfei@ece.neu.edu; yang@deakin.edu.au;
   yuyu@yuyu.hk
RI Choo, Kim-Kwang Raymond/A-3634-2009; Xiang, Yang/D-1280-2009
OI Choo, Kim-Kwang Raymond/0000-0001-9208-5336; Xiang,
   Yang/0000-0001-5252-0831; Fei, Yunsi/0000-0002-9930-0868
CR [Anonymous], 2016, 8105 NISTIR
   Bertino Elisa, 2016, ACM T INTERNET TECHN, V2016
   Boyd C., 2003, Information Security and Cryptography Series
   Broadbent A, 2016, DESIGN CODE CRYPTOGR, V78, P351, DOI 10.1007/s10623-015-0157-4
   Castiglione A, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2893474
   Choo K.K. R., 2014, ICTs and the Millennium Development Goals, P81, DOI DOI 10.1007/978-1-4899-7439-6_6
   Choo KKR, 2011, COMPUT SECUR, V30, P719, DOI 10.1016/j.cose.2011.08.004
   Choo Kim-Kwang Raymond, 2009, ADV INFORM SECUR, V41
   Di Leom M, 2016, J FORENSIC SCI, V61, P1473, DOI 10.1111/1556-4029.13203
   Fu S, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2967610
   Gai KK, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2979677
   Hu Y, 2016, CLUSTER COMPUT, V19, P153, DOI 10.1007/s10586-016-0537-1
   Li BB, 2016, IEEE T INF FOREN SEC, V11, P2415, DOI 10.1109/TIFS.2016.2576898
   Li Yang, 2016, ACM TRANS EMBED COMP, V2016
   Liu JH, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2983625
   Liu JR, 2015, LECT NOTES COMPUT SC, V9326, P468, DOI 10.1007/978-3-319-24174-6_24
   Mozaffari-Kermani Mehran, 2016, ACM T EMBED COMPUT S, V2016
   Perera C, 2015, IT PROF, V17, P32, DOI 10.1109/MITP.2015.34
   Prokhorenko V, 2016, IEEE T INF FOREN SEC, V11, P2215, DOI 10.1109/TIFS.2016.2569063
   Puthal D, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2937755
   Quick D, 2014, DIGIT INVEST, V11, P273, DOI 10.1016/j.diin.2014.09.002
   Shu JL, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3007211
   Smith Russell G., 2004, CYBER CRIMINALS ON T
   Song Jun, 2016, ACM T EMBED COMPUT S
   Song Jun, 2016, AN INTEGRATED STATIC
   Wang W, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2899000
   Xi K, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2930669
   YANG Y, 2015, LNCS, V9542, P97
   Yang YJ, 2015, LECT NOTES COMPUT SC, V9327, P146, DOI 10.1007/978-3-319-24177-7_8
   Zhe Liu, 2016, ACM T EMBED COMPUT S, V2016
NR 30
TC 4
Z9 5
U1 0
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 50
DI 10.1145/3015662
PG 5
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900023
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Li, Y
   Chen, MT
   Liu, Z
   Wang, J
AF Li, Yang
   Chen, Mengting
   Liu, Zhe
   Wang, Jian
TI Reduction in the Number of Fault Injections for Blind Fault Attack on
   SPN Block Ciphers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Blind fault attack; fault analysis; AES; information theory
AB In 2014, a new fault analysis called blind fault attack (BFA) was proposed, in which attackers can only obtain the number of different faulty outputs without knowing the public data. The original BFA requires 480,000 fault injections to recover a 128-bit AES key. This work attempts to reduce the number of fault injections under the same attack assumptions. We analyze BFA from an information theoretical perspective and introduce a new probability-based distinguisher. Three approaches are proposed for different attack scenarios. The best one realized a 66.8% reduction of the number of fault injections on AES.
C1 [Li, Yang; Chen, Mengting; Liu, Zhe; Wang, Jian] Nanjing Univ Aeronaut & Astronaut, Coll Comp Sci & Technol, Jiangjundadao 29, Nanjing 211106, Jiangsu, Peoples R China.
C3 Nanjing University of Aeronautics & Astronautics
RP Li, Y (corresponding author), Nanjing Univ Aeronaut & Astronaut, Coll Comp Sci & Technol, Jiangjundadao 29, Nanjing 211106, Jiangsu, Peoples R China.
EM li.yang@nuaa.edu.cn; chenmengting@nuaa.edu.cn; sduliuzhe@gmail.com;
   wangjian@nuaa.edu.cn
RI LIU, zhe/HGD-6875-2022; Chen, Mengting/JTV-2220-2023; ZHANG,
   XUCHEN/KBB-7989-2024; chen, meng/HJZ-2137-2023
FU National Natural Science Foundation of China [61602239]; Jiangsu
   Province Natural Science Foundation [BK20160808]; Chinese Postdoctoral
   Science Foundation [2015M581795]; Jiangsu Province Postdoctoral Science
   Foundation [1501014A]
FX This article was partially funded by the National Natural Science
   Foundation of China (no. 61602239), Jiangsu Province Natural Science
   Foundation (no. BK20160808), Chinese Postdoctoral Science Foundation
   (no. 2015M581795), and Jiangsu Province Postdoctoral Science Foundation
   (no. 1501014A).
CR [Anonymous], 1997, ADV CRYPTOLOGY EUROC
   [Anonymous], FED INF PROC STAND P
   Biham E, 1997, LECT NOTES COMPUT SC, V1294, P513
   Blömer J, 2003, LECT NOTES COMPUT SC, V2742, P162
   Brier E, 2004, LECT NOTES COMPUT SC, V3156, P16, DOI 10.1007/978-3-540-28632-5_2
   Fuhr T, 2013, 2013 10TH WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2013), P108, DOI 10.1109/FDTC.2013.18
   Ghalaty NF, 2014, 2014 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2014), P49, DOI 10.1109/FDTC.2014.15
   Guo Jian, 2011, P 13 INT WORKSH CRYP, P326
   Korkikian R, 2014, 2014 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2014), P94, DOI 10.1109/FDTC.2014.19
   Kramer J., 2014, IACR Cryptology ePrint Archive, Report 2014/572
   Lashermes R, 2012, 2012 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P34, DOI 10.1109/FDTC.2012.18
   Li Y., 2013, LECT NOTES COMPUTER, V8352, P272, DOI DOI 10.1007/978-3-319-05302-8_
   Li Y, 2012, IEEE T INF FOREN SEC, V7, P88, DOI 10.1109/TIFS.2011.2169666
   Li Y, 2010, LECT NOTES COMPUT SC, V6225, P320, DOI 10.1007/978-3-642-15031-9_22
   Liu YX, 2015, BMC PUBLIC HEALTH, V15, DOI 10.1186/s12889-015-1996-7
   Massey James L., 2000, NOMINATION SAF UNPUB
   Moradi A, 2011, LECT NOTES COMPUT SC, V6917, P292, DOI 10.1007/978-3-642-23951-9_20
   Moro N, 2013, 2013 10TH WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2013), P77, DOI 10.1109/FDTC.2013.9
   Piret G, 2003, LECT NOTES COMPUT SC, V2779, P77, DOI 10.1007/978-3-540-45238-6_7
   Roscian C, 2013, 2013 10TH WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2013), P89, DOI 10.1109/FDTC.2013.17
   Sakiyama K, 2012, IEEE T INF FOREN SEC, V7, P109, DOI 10.1109/TIFS.2011.2174984
   Santis Fabrizio De, 2014, LECT NOTES COMPUTER, V8898, P85
   Tunstall M, 2011, LECT NOTES COMPUT SC, V6633, P224, DOI 10.1007/978-3-642-21040-2_15
   Wang A, 2013, IEEE T CIRCUITS-II, V60, P517, DOI 10.1109/TCSII.2013.2268379
NR 24
TC 2
Z9 2
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 55
DI 10.1145/3014583
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900028
DA 2024-07-18
ER

PT J
AU Vijzelaar, S
   Fokkink, W
AF Vijzelaar, Stefan
   Fokkink, Wan
TI Multi-valued Simulation and Abstraction Using Lattice Operations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 15th International Conference on Application of Concurrency to System
   Design (ACSD)
CY JUN 21-26, 2015
CL Brussels, BELGIUM
SP IEEE Comp Soc
DE Bilattices; Kripke models; mixed simulation; multi-valued logics
ID VERIFICATION; SYSTEMS
AB A can cause spurious results, which need to be verified in the concrete system to gain conclusive results. Verification based on a multi-valued logic can distinguish between conclusive and inconclusive results, provides increased precision, and allows for encoding additional information into the model. To ensure a correct abstraction, one can use amixed simulation [Meller et al. 2009]. We extend mixed simulation to include inconsistent values, thereby resolving an asymmetry and allowing for abstractions with increased precisionwhen inconsistent values are available. In addition, we present a set of abstraction rules, compatible with the extended notion, for constructing abstract models.
C1 [Vijzelaar, Stefan; Fokkink, Wan] Vrije Univ Amsterdam, Fac Sci, Dept Comp Sci, De Boelelaan 1081, NL-1081 HV Amsterdam, Netherlands.
C3 Vrije Universiteit Amsterdam
RP Vijzelaar, S (corresponding author), Vrije Univ Amsterdam, Fac Sci, Dept Comp Sci, De Boelelaan 1081, NL-1081 HV Amsterdam, Netherlands.
EM s.j.j.vijzelaar@vu.nl; w.j.fokkink@vu.nl
OI Fokkink, Wan/0000-0001-7443-8978
CR Belnap N. D., 1977, REIDEL, P5
   Bialynicki-Birula A., 1957, Bulletin de l'Academie Polonaise des Sciences Classe III, V5, P259
   Bialynicki-Birula A., 1957, B ACAD POLON SCI CL, V5
   Bruns G., 1999, Computer Aided Verification. 11th International Conference, CAV'99. Proceedings (Lecture Notes in Computer Science Vol.1633), P274
   Chechik M, 2003, ACM T SOFTW ENG METH, V12, P371, DOI 10.1145/990010.990011
   Clarke EdmundM., 2000, Proceedings of the International Conference on Computer Aided Veri cation (CAV), P154, DOI 10.1007/1072216715
   Dams D, 1997, ACM T PROGR LANG SYS, V19, P253, DOI 10.1145/244795.244800
   de Jonge M, 2010, LECT NOTES COMPUT SC, V6349, P124
   FITTING M, 1989, J PHILOS LOGIC, V18, P225, DOI 10.1007/BF00274066
   Grumberg O, 2006, LECT NOTES COMPUT SC, V4111, P219
   Gurfinkel A, 2003, LECT NOTES COMPUT SC, V2761, P266
   Gurfinkel A, 2006, LECT NOTES COMPUT SC, V4144, P170, DOI 10.1007/11817963_18
   Gurfinkel A, 2006, LECT NOTES COMPUT SC, V3920, P212
   Huth M, 2001, LECT NOTES COMPUT SC, V2028, P155
   Konikowska B., 2002, CONCUR 2002 - Concurrency Theory. 13th International Conference Proceedings (Lecture Notes in Computer Science Vol.2421), P226
   KOZEN D, 1983, THEOR COMPUT SCI, V27, P333, DOI 10.1016/0304-3975(82)90125-6
   Kripke S. A., 1963, ACTA PHILOS FENN, V16
   Meller Y, 2009, LECT NOTES COMPUT SC, V5799, P271, DOI 10.1007/978-3-642-04761-9_21
   SEGER CJH, 1995, FORM METHOD SYST DES, V6, P147, DOI 10.1007/BF01383966
   Shramko Y, 2001, J LOGIC COMPUT, V11, P761, DOI 10.1093/logcom/11.6.761
   Vijzelaar S, 2011, ELECTRON P THEOR COM, P84, DOI 10.4204/EPTCS.72.9
   Vijzelaar S, 2015, 2015 15TH INTERNATIONAL CONFERENCE ON APPLICATIONS OF CONCURRENCY TO SYSTEM DESIGN (ACSD), P70, DOI 10.1109/ACSD.2015.18
   Vijzelaar S, 2015, LECT NOTES COMPUT SC, V8974, P361
NR 23
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 42
DI 10.1145/3012282
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA ES7SL
UT WOS:000399750900015
OA Green Published
DA 2024-07-18
ER

PT J
AU Le, TTH
   Passerone, R
   Fahrenberg, U
   Legay, A
AF Le, Thi Thieu Hoa
   Passerone, Roberto
   Fahrenberg, Uli
   Legay, Axel
TI Contract-Based Requirement Modularization via Synthesis of Correct
   Decompositions
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Theory; Verification; Contract; requirement; decomposition;
   synthesis; distributed systems
AB In distributed development of modern systems, contracts play a vital role in ensuring interoperability of components and adherence to specifications. It is therefore often desirable to verify the satisfaction of an overall property represented as a contract, given the satisfaction of smaller properties also represented as contracts. When the verification result is negative, designers must face the issue of refining the subproperties and components. This is an instance of the classical synthesis problems: "can we construct a model that satisfies some given specification?" In this work, we propose two strategies enabling designers to synthesize or refine a set of contracts so that their composition satisfies a given contract. We develop a generic algebraic method and show how it can be applied in different contract models to support top-down component-based development of distributed systems.
C1 [Le, Thi Thieu Hoa; Passerone, Roberto] Univ Trento, DISI, Via Sommarive 9, I-38123 Trento, Italy.
   [Fahrenberg, Uli; Legay, Axel] Irisa, Inria, Rennes, France.
   [Fahrenberg, Uli; Legay, Axel] IRISA Rennes, Campus Univ Beaulieu,263 Ave Gen Leclerc, F-35042 Rennes, France.
C3 University of Trento; Inria; Universite de Rennes
RP Le, TTH (corresponding author), Univ Trento, DISI, Via Sommarive 9, I-38123 Trento, Italy.
EM lethithieuhoa@gmail.com; roberto.passerone@unitn.it;
   ulrich.fahrenberg@irisa.fr; axel.legay@irisa.fr
RI Passerone, Roberto/B-5272-2015
CR Bauer SS, 2012, LECT NOTES COMPUT SC, V7212, P43, DOI 10.1007/978-3-642-28872-2_3
   Benveniste A, 2008, LECT NOTES COMPUT SC, V5382, P200, DOI 10.1007/978-3-540-92188-2_9
   Benvenuti Luca, 2008, 2008 Forum on Specification, Verification & Design Languages (FDL), P142, DOI 10.1109/FDL.2008.4641436
   Benvenuti Luca, 2012, LECT NOTES COMPUTER, V7550, P79
   Bordin M, 2007, LECT NOTES COMPUT SC, V4498, P114
   Chatterjee K, 2007, LECT NOTES COMPUT SC, V4424, P261
   Cimatti A, 2012, EUROMICRO CONF PROC, P21, DOI 10.1109/SEAA.2012.68
   Damm W, 2011, DES AUT TEST EUROPE, P1023
   Davare A, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435245
   David A, 2010, LECT NOTES COMPUT SC, V6286, P290
   David Alexandre, 2010, P 13 ACM INT C HYBR, P10
   de Alfaro L., 2001, Software Engineering Notes, V26, P109, DOI 10.1145/503271.503226
   de Roever William P., 1985, P IFIP WORK C ROL AB
   Dijkstra Edsger W., 1975, P INT C REL SOFTW, P2
   Graf S., 2014, EMBEDDED SYSTEMS DEV, V20, P139, DOI DOI 10.1007/978-1-4614-3879-3_8
   LAMPORT L, 1990, ACM T PROGR LANG SYS, V12, P396, DOI 10.1145/78969.78970
   Lin SW, 2011, IEEE T COMPUT, V60, P734, DOI 10.1109/TC.2010.94
   LISKOV BH, 1994, ACM T PROGR LANG SYS, V16, P1811, DOI 10.1145/197320.197383
   Lopez Martinez Patricia, 2012, Reliable Software Technologies - Ada-Europe 2012. Proceedings 17th Ada-Europe International Conference on Reliable Software Technologies, P89, DOI 10.1007/978-3-642-30598-6_7
   MARMSOLER D, 2015, P 12 INT WORKSH FORM, P47
   MEYER B, 1992, COMPUTER, V25, P40, DOI 10.1109/2.161279
   Raclet JB, 2011, FUND INFORM, V108, P119, DOI 10.3233/FI-2011-416
   Sangiovanni-Vincentelli A, 2012, EUR J CONTROL, V18, P217, DOI 10.3166/EJC.18.217-238
   Le TTH, 2016, SCI COMPUT PROGRAM, V115, P225, DOI 10.1016/j.scico.2015.06.004
   Thi Thieu Hoa Le, 2014, 2014 Twelfth ACM/IEEE Conference on Formal Methods and Models for Codesign (MEMOCODE), P134, DOI 10.1109/MEMCOD.2014.6961851
NR 25
TC 11
Z9 13
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 33
DI 10.1145/2885752
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Di Pietro, R
   Lombardi, F
   Villan, A
AF Di Pietro, Roberto
   Lombardi, Flavio
   Villan, Antonio
TI CUDA Leaks: A Detailed Hack for CUDA and a (Partial) Fix
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE GPU; GPGPU; information leakage; registers
AB Graphics processing units (GPUs) are increasingly common on desktops, servers, and embedded platforms. In this article, we report on new security issues related to CUDA, which is the most widespread platform for GPU computing. In particular, details and proofs-of-concept are provided about novel vulnerabilities to which CUDA architectures are subject. We show how such vulnerabilities can be exploited to cause severe information leakage. As a case study, we experimentally show how to exploit one of these vulnerabilities on a GPU implementation of the AES encryption algorithm. Finally, we also suggest software patches and alternative approaches to tackle the presented vulnerabilities.
C1 [Di Pietro, Roberto] Bell Labs, Cyber Secur Res Dept, Route Villarceaux, F-91620 Nozay, France.
   [Lombardi, Flavio] CNR, IAC, Via Taurini 19, I-00185 Rome, Italy.
   [Villan, Antonio] Univ Rome Tre, Math & Phys Dept, Largo San Leonardo Murialdo 1, I-00159 Rome, Italy.
   [Di Pietro, Roberto] Univ Padua, Dept Math, I-35100 Padua, Italy.
C3 Consiglio Nazionale delle Ricerche (CNR); Istituto per le Applicazioni
   del Calcolo "Mauro Picone" (IAC-CNR); Roma Tre University; University of
   Padua
RP Di Pietro, R (corresponding author), Bell Labs, Cyber Secur Res Dept, Route Villarceaux, F-91620 Nozay, France.; Lombardi, F (corresponding author), CNR, IAC, Via Taurini 19, I-00185 Rome, Italy.; Villan, A (corresponding author), Univ Rome Tre, Math & Phys Dept, Largo San Leonardo Murialdo 1, I-00159 Rome, Italy.
EM roberto.di-pietro@alcatel-lucent.com; flavio.lombardi@cnr.it;
   villani@mat.uniroma3.it
RI Lombardi, Flavio/K-6284-2013
OI Lombardi, Flavio/0000-0003-0723-7847; Di Pietro,
   Roberto/0000-0003-1909-0336
FU European Antitrust Forensic IT Tools project - Prevention of and Fight
   against Crime Programme of the European Union European
   Commission-Directorate-General Home Affairs
   [HOME/2012/ISEC/FP/C2/4000003977]
FX This work has been partially supported by the European Antitrust
   Forensic IT Tools project (rif. HOME/2012/ISEC/FP/C2/4000003977) funded
   by the Prevention of and Fight against Crime Programme of the European
   Union European Commission-Directorate-General Home Affairs.
CR Aaraj N, 2011, ACM T EMBED COMPUT S, V10, DOI 10.1145/1952522.1952526
   [Anonymous], CUDA WRAPPER LIB
   [Anonymous], P 35 IEEE S SEC PRIV
   [Anonymous], 2015, TOP500 SUPERCOMPUTIN
   [Anonymous], CUDA C PROGR GUID
   [Anonymous], P ANN DIG FOR RES C
   [Anonymous], NVIDIA LINUX DRIVER
   [Anonymous], GDEV
   [Anonymous], P 18 INT C FIN CRYPT
   [Anonymous], CASE REPORT MED, DOI DOI 10.1155/2013/641851
   [Anonymous], FIPS PUB
   [Anonymous], 2011, ENCY CRYPTOGRAPHY SE
   [Anonymous], MY OTHER COMPUTER IS
   [Anonymous], VGPU GPU VIRT
   [Anonymous], 2011, NSDI 11
   [Anonymous], GRID GPUS
   Barenghi A, 2011, LECT NOTES COMPUT SC, V6633, P128, DOI 10.1007/978-3-642-21040-2_9
   Beldianu SF, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514641.2514644
   Biagio A. Di, 2009, IPDPS 2009 P 2009 IE, DOI [10.1109/IPDPS.2009.5161242, DOI 10.1109/IPDPS.2009.5161242]
   Bossuet L, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2501654.2501655
   Buck I, 2004, ACM T GRAPHIC, V23, P777, DOI 10.1145/1015706.1015800
   D'Arco P, 2013, INT J INF SECUR, V12, P1, DOI 10.1007/s10207-012-0186-1
   Gaikwad A, 2010, EUROMICRO WORKSHOP P, P607, DOI 10.1109/PDP.2010.55
   Henson M, 2014, ACM COMPUT SURV, V46, DOI 10.1145/2566673
   Heys HM, 2002, CRYPTOLOGIA, V26, P189, DOI 10.1080/0161-110291890885
   Jang B, 2011, IEEE T PARALL DISTR, V22, P105, DOI 10.1109/TPDS.2010.107
   Kato S., 2011, P 2011 USENIX ANN TE
   Kindratenko VV, 2009, ANN IEEE SYM FIELD P, P11, DOI 10.1109/FCCM.2009.12
   Kocher P., 1999, Differential power analysis
   Kotcher Robert., 2013, 2013 ACM SIGSAC Conference on Computer and Communications Security, CCS'13, Berlin, Germany, November 4-8, 2013, P1055, DOI DOI 10.1145/2508859.2516712
   Lee RB, 2005, CONF PROC INT SYMP C, P2, DOI 10.1109/ISCA.2005.14
   Lombardi F, 2010, LECT NOTES COMPUT SC, V6476, P92, DOI 10.1007/978-3-642-17650-0_8
   Mercuri RT, 2003, COMMUN ACM, V46, P160, DOI 10.1145/948383.948413
   Micikevicius P., 2011, Local Memory and Register Spilling
   Nishikawa N., 2011, Proceedings of the 2011 Second International Conference on Networking and Computing (ICNC 2011), P221, DOI 10.1109/ICNC.2011.40
   Örs SB, 2004, ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, P546, DOI 10.1109/ITCC.2004.1286711
   Paolieri M, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435260
   Papakonstantinou A, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514641.2514652
   Reardon J, 2013, P IEEE S SECUR PRIV, P301, DOI 10.1109/SP.2013.28
   Reddy R, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1698772.1698774
   Riccardi M, 2013, COMPUT NETW, V57, P422, DOI 10.1016/j.comnet.2012.06.023
   Shye A, 2009, IEEE T DEPEND SECURE, V6, P135, DOI 10.1109/TDSC.2008.62
   Vasiliadis G, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1131, DOI 10.1145/2660267.2660316
   Verner Uri, 2011, P 25 INT C SUP 2011, P120
   Wong H, 2010, INT SYM PERFORM ANAL, P235
   Wu-chun Feng, 2010, 2010 IEEE International Symposium on Circuits and Systems. ISCAS 2010, P3801, DOI 10.1109/ISCAS.2010.5537722
   Yang X, 2011, ACM SIGPLAN NOTICES, V46, P307, DOI 10.1145/2076021.2048092
NR 47
TC 38
Z9 48
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 15
DI 10.1145/2801153
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000015
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Pan, GY
   Yang, J
   Jou, JY
   Lai, BCC
AF Pan, Gung-Yu
   Yang, Jed
   Jou, Jing-Yang
   Lai, Bo-Cheng Charles
TI Scalable Global Power Management Policy Based on Combinatorial
   Optimization for Multiprocessors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Management; Performance; Combinatorial optimization;
   DVFS; multiprocessor systems
ID CORE; PERFORMANCE
AB Multiprocessors have become the main architecture trend in modern systems due to the superior performance; nevertheless, the power consumption remains a critical challenge. Global power management (GPM) aims at dynamically finding the power state combination that satisfies the power budget constraint while maximizing the overall performance (or vice versa). Due to the increasing number of cores in a multiprocessor system, the scalability of GPM policies has become critical when searching satisfactory state combinations within acceptable time. This article proposes a highly scalable policy based on combinatorial optimization with theoretical proofs, whereas previous works take exhaustive search or heuristic methods. The proposed policy first applies an optimum algorithm to construct a state combination table in pseudo polynomial time using dynamic programming. Then, the state combination is assigned to cores with minimum transition cost in linear time by mapping to the network flow problem. Simulation results show that the proposed policy achieves better system performance for any given power budget when compared to the state-of-the-art heuristic. Furthermore, the proposed policy demonstrates its prominent scalability with 125 times faster policy runtime for 512 cores.
C1 [Pan, Gung-Yu; Lai, Bo-Cheng Charles] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan.
   [Pan, Gung-Yu; Lai, Bo-Cheng Charles] Natl Chiao Tung Univ, Inst Elect, Hsinchu, Taiwan.
   [Yang, Jed] Univ Minnesota, Sch Math, Minneapolis, MN 55455 USA.
   [Jou, Jing-Yang] Natl Cent Univ, Dept Elect Engn, Taoyuan, Taoyuan County, Taiwan.
   [Jou, Jing-Yang] Natl Chiao Tung Univ, Hsinchu 300, Taiwan.
C3 National Yang Ming Chiao Tung University; National Yang Ming Chiao Tung
   University; University of Minnesota System; University of Minnesota Twin
   Cities; National Central University; National Yang Ming Chiao Tung
   University
RP Pan, GY (corresponding author), Natl Chiao Tung Univ, Dept Elect Engn, 1001 Univ Rd, Hsinchu, Taiwan.
EM astro.sea@gmail.com; jedyang@ucla.edu; jingyangjou@gmail.com;
   bclai@mail.nctu.edu.tw
FU National Science Council [NSC101-2221-E-008-137-MY3]
FX This work is supported by the National Science Council under grant
   NSC101-2221-E-008-137-MY3.
CR [Anonymous], 2008, CORT A9 MPCORE TECHN
   [Anonymous], 2006, Technical report
   [Anonymous], P INT S HIGH PERF CO
   [Anonymous], P EMB WORLD C
   [Anonymous], ARM INT EN CONTR TEC
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], ACPI ADV CONF POW IN
   [Anonymous], ENH INT SPEEDSTEP TE
   [Anonymous], INT PAR DISTR PROC S
   [Anonymous], AMD POWERNOW TECHN
   [Anonymous], ACM T DESIGN AUTOMAT
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Bhatti K., 2010, Proceedings 2010 IEEE/IFIP 8th International Conference on Embedded and Ubiquitous Computing (EUC 2010), P184, DOI 10.1109/EUC.2010.35
   Cochran R, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390198
   EDMONDS J, 1972, J ACM, V19, P248, DOI 10.1145/321694.321699
   Ge Y, 2010, DES AUT CON, P579, DOI 10.1109/HPCC.2010.49
   Hanumaiah V, 2011, IEEE T COMPUT AID D, V30, P1677, DOI 10.1109/TCAD.2011.2161308
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Herbert S, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P38, DOI 10.1145/1283780.1283790
   Isci C, 2006, INT SYMP MICROARCH, P347
   Jha NK, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P259, DOI 10.1109/ICCAD.2001.968629
   Juang P, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P127, DOI 10.1109/LPE.2005.195501
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Kuhn HW, 2005, NAV RES LOG, V52, P7, DOI 10.1002/nav.20053
   Lee J, 2009, I SYMPOS LOW POWER E, P201
   Li Jian., 2005, ACM T ARCHIT CODE OP, V2, P397
   Ma K, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P39, DOI 10.1109/ICCD.2011.6081373
   Ma K, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P449
   Maggio M, 2012, ACM T AUTON ADAP SYS, V7, DOI 10.1145/2382570.2382572
   Magklis G, 2006, ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, P49, DOI 10.1109/LPE.2006.4271806
   Meng K, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P177, DOI 10.1145/1454115.1454141
   Mishra A.K., 2010, Conference on High Performance Computing Networking, Storage and Analysis, (SC), P1
   Pedram Massoud, 1996, ACM T DES AUTOMAT EL, V1, P3, DOI DOI 10.1145/225871.22587
   Rajamani K, 2006, I S WORKL CHAR PROC, P39
   Rangan KK, 2009, CONF PROC INT SYMP C, P302, DOI 10.1145/1555815.1555793
   Sharkey J, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P44, DOI 10.1145/1283780.1283791
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Srivastav M, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390194
   Talpes E, 2005, IEEE T VLSI SYST, V13, P591, DOI 10.1109/TVLSI.2005.844305
   Teodorescu R, 2008, CONF PROC INT SYMP C, P363, DOI 10.1109/ISCA.2008.40
   Ubal R, 2007, INT SYM COMP ARCHIT, P62, DOI 10.1109/SBAC-PAD.2007.17
   Wang XR, 2011, IEEE T PARALL DISTR, V22, P1681, DOI 10.1109/TPDS.2011.39
   Winter JA, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P29, DOI 10.1145/1854273.1854283
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Zanini F, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390197
NR 45
TC 2
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 70
DI 10.1145/2811404
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600010
DA 2024-07-18
ER

PT J
AU Sujeeth, AK
   Brown, KJ
   Lee, H
   Rompf, T
   Chafi, H
   Odersky, M
   Olukotun, K
AF Sujeeth, Arvind K.
   Brown, Kevin J.
   Lee, Hyoukjoong
   Rompf, Tiark
   Chafi, Hassan
   Odersky, Martin
   Olukotun, Kunle
TI Delite: A Compiler Architecture for Performance-Oriented Embedded
   Domain-Specific Languages
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Languages; Performance; Domain-specific languages; multistage
   programming; language virtualization; code generation
ID GENERATION
AB Developing high-performance software is a difficult task that requires the use of low-level, architecture-specific programming models (e.g., OpenMP for CMPs, CUDA for GPUs, MPI for clusters). It is typically not possible to write a single application that can run efficiently in different environments, leading to multiple versions and increased complexity. Domain-Specific Languages (DSLs) are a promising avenue to enable programmers to use high-level abstractions and still achieve good performance on a variety of hardware. This is possible because DSLs have higher-level semantics and restrictions than general-purpose languages, so DSL compilers can perform higher-level optimization and translation. However, the cost of developing performance-oriented DSLs is a substantial roadblock to their development and adoption. In this article, we present an overview of the Delite compiler framework and the DSLs that have been developed with it. Delite simplifies the process of DSL development by providing common components, like parallel patterns, optimizations, and code generators, that can be reused in DSL implementations. Delite DSLs are embedded in Scala, a general-purpose programming language, but use metaprogramming to construct an Intermediate Representation (IR) of user programs and compile to multiple languages (including C++, CUDA, and OpenCL). DSL programs are automatically parallelized and different parts of the application can run simultaneously on CPUs and GPUs. We present Delite DSLs for machine learning, data querying, graph analysis, and scientific computing and show that they all achieve performance competitive to or exceeding C++ code.
C1 [Sujeeth, Arvind K.; Brown, Kevin J.; Lee, Hyoukjoong; Chafi, Hassan; Olukotun, Kunle] Stanford Univ, Stanford, CA 94305 USA.
   [Rompf, Tiark; Chafi, Hassan] Oracle Labs, Santa Clara, CA USA.
   [Rompf, Tiark] Ecole Polytech Fed Lausanne, Lausanne, Switzerland.
C3 Stanford University; Oracle; Swiss Federal Institutes of Technology
   Domain; Ecole Polytechnique Federale de Lausanne
RP Sujeeth, AK (corresponding author), Stanford Univ, Stanford, CA 94305 USA.
EM asujeeth@stanford.edu
OI Rompf, Tiark/0000-0002-2068-3238; Olukotun, Kunle/0000-0002-8779-0636
FU DARPA [HR0011-11-C-0007, FA8750-12-2-0335]; NSF [CCF-1111943]; European
   Research Council (ERC) [587327]; Oracle; Stanford PPL affiliates
   program, Pervasive Parallelism Lab: Oracle; Stanford PPL affiliates
   program, Pervasive Parallelism Lab: AMD; Stanford PPL affiliates
   program, Pervasive Parallelism Lab: Intel; Stanford PPL affiliates
   program, Pervasive Parallelism Lab: NVIDIA; Stanford PPL affiliates
   program, Pervasive Parallelism Lab: Huawei; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1111943] Funding Source: National Science Foundation
FX This research was sponsored by DARPA Contract SEEC: Specialized
   Extremely Efficient Computing, Contract no. HR0011-11-C-0007; DARPA
   Contract Xgraphs; Language and Algorithms for Heterogeneous Graph
   Streams, FA8750-12-2-0335; NSF grant SHF: Large: Domain Specific
   Language Infrastructure for Biological Simulation Software, CCF-1111943;
   Stanford PPL affiliates program, Pervasive Parallelism Lab: Oracle, AMD,
   Intel, NVIDIA, and Huawei; and the European Research Council (ERC) under
   grant 587327 "DOPPLER". Authors also acknowledge additional support from
   Oracle. The views and conclusions contained herein are those of the
   authors and should not be interpreted as necessarily representing the
   official policies or endorsements, either expressed or implied, of DARPA
   or the U.S. Government.
CR [Anonymous], 199966 STANF INF LAB
   Auerbach J, 2010, ACM SIGPLAN NOTICES, V45, P89, DOI 10.1145/1932682.1869469
   Axelsson Emil, 2011, Implementation and Application of Functional Languages. 22nd International Symposium, IFL 2010. Revised Selected Papers, P121, DOI 10.1007/978-3-642-24276-2_8
   Bravenboer M, 2008, SCI COMPUT PROGRAM, V72, P52, DOI 10.1016/j.scico.2007.11.003
   Brown Kevin J., 2011, P 20 INT C PAR ARCH
   Catanzaro B, 2011, ACM SIGPLAN NOTICES, V46, P47, DOI 10.1145/1941553.1941562
   Chafi H, 2011, ACM SIGPLAN NOTICES, V46, P35, DOI 10.1145/2038037.1941561
   Chafi H, 2010, ACM SIGPLAN NOTICES, V45, P835, DOI 10.1145/1932682.1869527
   Chambers Craig, 2010, P ACM SIGPLAN C PROG
   Chiw C, 2012, ACM SIGPLAN NOTICES, V47, P111, DOI 10.1145/2345156.2254079
   Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
   Devito Zachary, 2011, P ACM IEEE INT C HIG
   Elliott C, 2000, LECT NOTES COMPUT SC, V1924, P9
   Erdweg S., 2011, Proc. Int'l Conf. Object-Oriented Programming, Systems, P391
   Hong S, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P349
   Intel, 2013, INT MATH KERN LIB
   Isard M., 2007, Operating Systems Review, V41, P59, DOI 10.1145/1272998.1273005
   Isard M, 2009, ACM SIGMOD/PODS 2009 CONFERENCE, P987
   Kats LCL, 2010, ACM SIGPLAN NOTICES, V45, P444, DOI 10.1145/1932682.1869497
   Kennedy K, 2005, P IEEE, V93, P387, DOI 10.1109/JPROC.2004.840447
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lawson C. L., 1979, ACM Transactions on Mathematical Software, V5, P324, DOI [10.1145/355841.355847, 10.1145/355841.355848]
   Leijen D, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND CONFERENCE ON DOMAIN-SPECIFIC LANGUAGES (DSL'99), P109, DOI 10.1145/331963.331977
   Mainland G, 2010, ACM SIGPLAN NOTICES, V45, P67, DOI 10.1145/2088456.1863533
   Malewicz Grzegorz, 2010, P ACM SIGMOD INT C M, P135, DOI [DOI 10.1145/1807167.1807184, 10.1145/1807167.1807184]
   Meijer Erik, 2006, P ACM SIGMOD INT C M
   Moors Adriaan, 2012, P ACM SIGPLAN WORKSH
   Nystrom N, 2011, GPCE 11: PROCEEDINGS OF THE TENTH INTERNATIONAL CONFERENCE ON GENERATIVE PROGRAMMING AND COMPONENT ENGINEERING, P107
   Paleczny M, 2001, USENIX ASSOCIATION PROCEEDINGS JAVA(TM) VIRTUAL MACHINE RESEARCH AND TECHNOLOGY SYMPOSIUM, P1
   Püschel M, 2005, P IEEE, V93, P232, DOI 10.1109/JPROC.2004.840306
   Rompf T, 2011, ACM SIGPLAN NOTICES, V46, P127, DOI 10.1145/1942788.1868314
   Rompf T, 2013, ACM SIGPLAN NOTICES, V48, P497, DOI 10.1145/2480359.2429128
   Rompf Tiark, 2011, P IFIP WORK C DOM SP
   Sanderson Conrad., 2006, ARMADILLO OPEN SOURC
   Sujeeth A. K., 2013, P 12 INT C GEN PROGR
   Sujeeth Arvind K., 2013, P EUR C OBJ OR PROGR
   Sujeeth ArvindK., 2011, ICML'11
   Zaharia Matei, 2011, P 9 USENIX C NETW SY
NR 38
TC 101
Z9 124
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 134
DI 10.1145/2584665
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100017
DA 2024-07-18
ER

PT J
AU Su, TH
   Tsai, HJ
   Yang, KH
   Chang, PC
   Chen, TF
   Zhao, YT
AF Su, Tzu-Hsiang
   Tsai, Hsiang-Jen
   Yang, Keng-Hao
   Chang, Po-Chun
   Chen, Tien-Fu
   Zhao, Yi-Ting
TI Reconfigurable Vertical Profiling Framework for the Android Runtime
   System
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Profiling; vertical profiling; virtual machine
   profiling; nonintrusive profiling; embedded systems
AB Dalvik virtual machine in the Android system creates a profiling barrier between VM-space applications and Linux user-space libraries. It is difficult for existing profiling tools on the Android system to definitively identify whether a bottleneck occurred in the application level, the Linux user-space level, or the Linux kernel level. Information barriers exist between VM-space applications and Linux native analysis tools due to runtime virtual machines' dynamic memory allocation mechanism. Furthermore, traditional vertical profiling tools targeted for Java virtual machines cannot be simply applied on the Dalvik virtual machine due to its unique design. The proposed the Reconfigurable Vertical Profiling Framework bridges the information gap and streamlines the hardware-software co-design process for the Android runtime system.
C1 [Su, Tzu-Hsiang; Tsai, Hsiang-Jen; Yang, Keng-Hao; Chang, Po-Chun; Chen, Tien-Fu; Zhao, Yi-Ting] Natl Chiao Tung Univ, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Chen, TF (corresponding author), Natl Chiao Tung Univ, Hsinchu, Taiwan.
EM tfchen@cs.nctu.edu.tw
FU National Science Council [NSC 100-2220-E-009-036]; Information and
   Communications Research Laboratories (ICL) of the Industrial Technology
   Research Institute (ITRI)
FX This research was supported in part by the National Science Council
   Project NSC 100-2220-E-009-036 and also by Information and
   Communications Research Laboratories (ICL) of the Industrial Technology
   Research Institute (ITRI).
CR Alpern B, 2005, IBM SYST J, V44, P399, DOI 10.1147/sj.442.0399
   Alpern B, 1999, ACM SIGPLAN NOTICES, V34, P314, DOI 10.1145/320385.320418
   [Anonymous], LINPACK BENCHMARK JA
   Batyuk L, 2009, L N INST COMP SCI SO, V7, P381
   Binder W., 2007, P 5 INT S PRINC PRAC, P135
   Binder W, 2006, I S WORKL CHAR PROC, P201
   Chang CW, 2010, 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), P143, DOI 10.1109/VDAT.2010.5496711
   Cohen W., 2004, WIDE OPEN MAG, V53
   Contreras G, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P221, DOI 10.1109/LPE.2005.195518
   Google, 2011, DALV COD DOC ANDR VM
   Google, 2008, AN PHYS ANDR 2008 GO
   Google, 2010, US DDMS ANDR DEV
   Hauswirth M, 2005, ACM SIGPLAN NOTICES, V40, P281, DOI 10.1145/1103845.1094834
   Hauswirth M, 2004, ACM SIGPLAN NOTICES, V39, P251, DOI 10.1145/1035292.1028998
   Hyndman R., 2011, NEWT ANDR APP MOD PH
   Inoue H, 2009, ACM SIGPLAN NOTICES, V44, P137, DOI 10.1145/1639949.1640100
   JSERV, 2010, 0 BENCH COMPR BENCHM
   Khan S., 2009, Analysis of Dalvik Virtual Machine and Class Path Library
   Maebe J, 2006, ACM SIGPLAN NOTICES, V41, P153, DOI 10.1145/1167515.1167487
   Mousa H, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P38
   Mousa H., 2010, Proceedings of the 2010 43rd Hawaii International Conference on System Sciences, P1
   Moussa H., 2007, P S EMB EMC, P1
   Nicolaescu D., 2005, P C INN ARCH FUT GEN
   Oracle, 2002, JVM TM TOOL INT 1 0
   Oracle, 2010, JAVA SE JAV PLATF DE
   Paul Kolin, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P2421, DOI 10.1109/CIT.2010.416
   Pozo R, 2004, JAVA SCIMARK 2 0
   Schneider FT, 2007, ACM SIGPLAN NOTICES, V42, P373, DOI 10.1145/1273442.1250777
   Shannon L., 2004, Proceedings of the 2004 ACM/SIGDA 12th international Symposium on Field Programmable Gate Arrays (Monterey, California, USA, February 22 - 24, P190
   Sweeney PeterF., 2004, P C VIRT MACH RES TE, P5
NR 30
TC 3
Z9 3
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 59
DI 10.1145/2544375.2544379
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800004
DA 2024-07-18
ER

PT J
AU Jia, ZJ
   Bautista, T
   Núñez, A
   Pimentel, AD
   Thompson, M
AF Jia, Zai Jian
   Bautista, Tomas
   Nunez, Antonio
   Pimentel, Andy D.
   Thompson, Mark
TI A System-Level Infrastructure for Multidimensional MP-SoC Design Space
   Co-Exploration
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; System-level design space
   exploration; MP-SoC design
ID FRAMEWORK; PLATFORM
AB In this article, we present a flexible and extensible system-level MP-SoC design space exploration (DSE) infrastructure, called NASA. This highly modular framework uses well-defined interfaces to easily integrate different system-level simulation tools as well as different combinations of search strategies in a simple plug-and-play fashion. Moreover, NASA deploys a so-called dimension-oriented DSE approach, allowing designers to configure the appropriate number of, well-tuned and possibly different, search algorithms to simultaneously co-explore the various design space dimensions. As a result, NASA provides a flexible and reusable framework for the systematic exploration of the multidimensional MP-SoC design space, starting from a set of relatively simple user specifications. To demonstrate the capabilities of the NASA framework and to illustrate its distinct aspects, we also present several DSE experiments in which, for example, we compare NASA configurations using a single search algorithm for all design space dimensions to configurations using a separate search algorithm per dimension. These proof-of-concept experiments indicate that the latter multidimensional co-exploration can find better design points and evaluates a higher diversity of design alternatives as compared to the more traditional approach of using a single search algorithm for all dimensions.
C1 [Jia, Zai Jian; Bautista, Tomas; Nunez, Antonio] Univ Las Palmas Gran Canaria, Inst Appl Microelect, Las Palmas Gran Canaria, Spain.
   [Pimentel, Andy D.; Thompson, Mark] Univ Amsterdam, Inst Informat, Comp Syst Architecture Grp, Amsterdam, Netherlands.
C3 Universidad de Las Palmas de Gran Canaria; University of Amsterdam
RP Jia, ZJ (corresponding author), Univ Las Palmas Gran Canaria, Inst Appl Microelect, Las Palmas Gran Canaria, Spain.
EM cjia@iuma.ulpgc.es
RI Bautista, Tomás/A-9082-2011; Nunez, Antonio/M-1726-2014
OI Bautista, Tomás/0000-0002-5368-3680; Nunez, Antonio/0000-0003-1295-1594;
   Pimentel, Andy/0000-0002-2043-4469
FU Spanish Science Ministry and Canary Agency for research and innovation
FX This research was supported by Spanish Science Ministry and Canary
   Agency for research and innovation.
CR Angiolini F, 2006, DES AUT TEST EUROPE, P1145
   [Anonymous], C REC COMP FPGA RECO
   Basseur M, 2002, IEEE C EVOL COMPUTAT, P1151, DOI 10.1109/CEC.2002.1004405
   Bleuler S, 2003, LECT NOTES COMPUT SC, V2632, P494
   ERBAS C., 2007, THESIS
   Erbas C, 2006, IEEE T EVOLUT COMPUT, V10, P358, DOI 10.1109/TEVC.2005.860766
   Gries M, 2004, INTEGRATION, V38, P131, DOI 10.1016/j.vlsi.2004.06.001
   Jia ZJ, 2009, ELECTRON LETT, V45, P613, DOI 10.1049/el.2009.0952
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Kienhuis B, 1997, IEEE INT CONF ASAP, P338, DOI 10.1109/ASAP.1997.606839
   Künzli S, 2005, IEE P-COMPUT DIG T, V152, P183, DOI 10.1049/ip-cdt:20045081
   Lee C, 2010, J SIGNAL PROCESS SYS, V58, P193, DOI 10.1007/s11265-009-0351-6
   Madsen J, 2006, INT FED INFO PROC, V225, P185
   MARTIN G., 2006, P DES AUT C DAC 06
   MOHANTY S., 2002, P LANG COMP TOOLS EM
   Palermo G, 2003, LECT NOTES COMPUT SC, V2799, P249
   Palesi M, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P67, DOI 10.1109/CODES.2002.1003603
   Reyes V, 2004, PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, P476
   Teich J, 1997, HARDW SOFTW CODES, P167, DOI 10.1109/HSC.1997.584597
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Thompson Mark, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P9
   Zai Jian Jia, 2010, 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia 2010), P41, DOI 10.1109/ESTMED.2010.5666979
NR 22
TC 8
Z9 8
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 27
DI 10.1145/2536747.2536749
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500002
DA 2024-07-18
ER

PT J
AU Chao, CH
   Chen, KC
   Yin, TC
   Lin, SY
   Wu, AY
AF Chao, Chih-Hao
   Chen, Kun-Chih
   Yin, Tsu-Chu
   Lin, Shu-Yen
   Wu, An-Yeu (Andy)
TI Transport-Layer-Assisted Routing for Runtime Thermal Management of 3D
   NoC Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Management; 3D IC; 3D NoC;
   network-on-chip; runtime thermal management; throttling; routing;
   nonstationary irregular mesh
ID ON-CHIP; NETWORKS
AB To ensure thermal safety and to avoid performance degradation from temperature regulation in 3D NoC, we propose a new temperature-traffic control framework. The framework contains the vertical throttling-based runtime thermal management (VT-RTM) scheme and the transport-layer assisted routing (TLAR) scheme. VT-RTM scheme increases the cooling speed and maintains high availability. TLAR scheme sustains the throughput of the nonstationary irregular mesh network. In our experiments, VT-RTM scheme reduces cooling time by 84% and achieves 98% network availability; the overall performance impact is around 8% of traditional schemes. TLAR scheme reduces average latency by 35 similar to 70% and improves sustainable throughput by 76%.
C1 [Chao, Chih-Hao; Chen, Kun-Chih; Yin, Tsu-Chu; Lin, Shu-Yen; Wu, An-Yeu (Andy)] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan.
C3 National Taiwan University
RP Chao, CH (corresponding author), Natl Taiwan Univ, Grad Inst Elect Engn, BL 401,1,Sec 4,Roosevelt Rd, Taipei 10617, Taiwan.
EM chihhao.chang@gmail.com
RI Chen, Kun-Chih (Jimmy)/HSE-6902-2023; Chen, Kun-Chih/HSI-1391-2023
OI Chen, Kun-Chih/0000-0002-8908-468X; /0000-0003-4731-8633
FU National Science Council of Taiwan [NSC98-2220-E-002-034,
   NSC100-220-E-002-013]
FX This research was supported by the National Science Council of Taiwan
   under grants NSC98-2220-E-002-034 and NSC100-220-E-002-013.
CR Ascia G, 2006, EMB SYST REAL TIME M, P79, DOI 10.1109/ESTMED.2006.321278
   Bolotin E, 2007, DES AUT TEST EUROPE, P942
   Chen KC, 2011, DES AUTOM EMBED SYST, V15, P111, DOI 10.1007/s10617-011-9074-6
   Chih-Hao Chao, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P223, DOI 10.1109/NOCS.2010.32
   Feero BS, 2009, IEEE T COMPUT, V58, P32, DOI 10.1109/TC.2008.142
   Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Jheng KY, 2010, 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), P135, DOI 10.1109/VDAT.2010.5496709
   Lin S.-Y., 2011, P IEEE INT S VLSI DE, P135
   Lin SY, 2008, IEEE T COMPUT, V57, P1156, DOI 10.1109/TC.2008.60
   Palesi M, 2009, IEEE T PARALL DISTR, V20, P316, DOI 10.1109/TPDS.2008.106
   Pavlidis VF, 2007, IEEE T VLSI SYST, V15, P1081, DOI 10.1109/TVLSI.2007.893649
   Shang L, 2004, INT SYMP MICROARCH, P67
NR 14
TC 29
Z9 29
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 11
DI 10.1145/2512468
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900011
OA Bronze
DA 2024-07-18
ER

PT J
AU Kim, S
   Jeong, WS
   Ro, WW
   Gaudiot, JL
AF Kim, Sunwoo
   Jeong, Won Seob
   Ro, Won W.
   Gaudiot, Jean-Luc
TI Design and Evaluation of Random Linear Network Coding Accelerators on
   FPGAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; FPGA; network coding; high-performance decoder;
   FPGA implementation; galois field arithmetic; parallel architecture
ID IMPLEMENTATION; DIVISION
AB Network coding is a well-known technique used to enhance network throughput and reliability by applying special coding to data packets. One critical problem in practice, when using the random linear network coding technique, is the high computational overhead. More specifically, using this technique in embedded systems with low computational power might cause serious delays due to the complex Galois field operations and matrix handling. To this end, this article proposes a high-performance decoding logic for random linear network coding using field-programmable gate-array (FPGA) technology. We expect that the inherent reconfigurability of FPGAs will provide sufficient performance as well as programmability to cope with changes in the specification of the coding. The main design motivation was to improve the decoding delay by dividing and parallelizing the entire decoding process. Fast arithmetic operations are achieved by the proposed parallelized GF ALUs, which allow calculations with all the elements of a single row of a matrix to be performed concurrently. To improve the flexibility in the utilization of the FPGA components, two different decoding methods have been designed and compared. The performance of the proposed idea is evaluated by comparing with the performance of the decoding process executed by general-purpose processors through an equivalent software algorithm. Overall, a maximum throughput of 65.98 Mbps is achieved with the proposed FPGA design on an XC5VLX110T Virtex 5 device. In addition, the proposed design provides speedups of up to 13.84 compared to an aggressively parallelized software decoding algorithm run on a quad-core AMD processor. Moreover, the design affords 12 times higher power efficiency in terms of throughput per watt than an ARM Coretex-A9 processor.
C1 [Kim, Sunwoo] Hyundai Motor Co, Seoul, South Korea.
   [Jeong, Won Seob; Ro, Won W.] Yonsei Univ, Sch Elect & Comp Engn, Seoul 120749, South Korea.
   [Gaudiot, Jean-Luc] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA USA.
C3 Hyundai Kia Motors; Yonsei University; University of California System;
   University of California Irvine
RP Kim, S (corresponding author), Hyundai Motor Co, Seoul, South Korea.
EM kayennez@gmail.com; wsjeong0528@gmail.com; wro@yonsei.ac.kr;
   gaudiot@uci.edu
RI Kim, Sunwoo/HHC-8228-2022
FU U.S. National Science Foundation [CCF-1065147]; National Research
   Foundation of Korea (NRF); Ministry of Education, Science and Technology
   [2010-0013202]
FX This research was supported in part by the U.S. National Science
   Foundation under Grant CCF-1065147 and in part by the Basic Science
   Research Program through the National Research Foundation of Korea (NRF)
   funded by the Ministry of Education, Science and Technology
   (2010-0013202). Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect the views of the U.S. National Science
   Foundation or of the National Research Foundation of Korea.
CR Ahlswede R, 2000, IEEE T INFORM THEORY, V46, P1204, DOI 10.1109/18.850663
   [Anonymous], P 41 ALL C COMM CONT
   Chachulski Szymon., 2007, P ACM SIGCOMM C APPL
   Chelton WN, 2008, IEEE T VLSI SYST, V16, P198, DOI 10.1109/TVLSI.2007.912228
   Chou PA, 2007, IEEE SIGNAL PROC MAG, V24, P77, DOI 10.1109/MSP.2007.904818
   Deschamps JP, 2006, ACTA APPL MATH, V93, P119, DOI 10.1007/s10440-006-9049-y
   GULATI K., 2008, P 18 ACM GREAT LAK S
   Ho T, 2006, IEEE T INFORM THEORY, V52, P4413, DOI 10.1109/TIT.2006.881746
   ITOH T, 1988, INFORM COMPUT, V78, P171, DOI 10.1016/0890-5401(88)90024-7
   Katti S, 2008, ACM SIGCOMM COMP COM, V38, P401, DOI 10.1145/1402946.1403004
   Kim CH, 2002, ELECTRON LETT, V38, P835, DOI 10.1049/el:20020550
   Kim D, 2013, COMPUT ELECTR ENG, V39, P55, DOI 10.1016/j.compeleceng.2012.02.009
   Kim D, 2011, SENSORS-BASEL, V11, P7908, DOI 10.3390/s110807908
   Kim S, 2012, MOB INF SYST, V8, P45, DOI 10.1155/2012/647342
   Kim S, 2010, FPGA 10, P284
   Koetter R, 2003, IEEE ACM T NETWORK, V11, P782, DOI 10.1109/TNET.2003.818197
   Lee S, 2012, COMPUT J, V55, P21, DOI 10.1093/comjnl/bxq087
   Li SYR, 2003, IEEE T INFORM THEORY, V49, P371, DOI 10.1109/TIT.2002.807285
   Lin S., 1983, Error Control Coding: Fundamentals and Applications
   Macé F, 2008, IEEE T VLSI SYST, V16, P212, DOI 10.1109/TVLSI.2007.904139
   MASTROVITO ED, 1991, THESIS LINKOPING U S
   MEHROTRA P., 2004, P ACM SIGDA 12 INT S, P255
   NAGARAJAN A., 2010, P ACM IEEE S ARCH NE
   PARK K., 2009, P 4 INT C GRID PERV
   Park K, 2010, IEEE T PARALL DISTR, V21, P1547, DOI 10.1109/TPDS.2010.40
   PEDERSEN M. V. F., 2008, P IEEE INT C COMM WO
   SHOJANIA H., 2009, P 29 INT C DISTR COM, P22
   Shojania H, 2007, INT WORKSH QUAL SERV, P47, DOI 10.1109/IWQOS.2007.376547
   Shojania H, 2009, NOSSDAV 09: 18TH INTERNATIONAL WORKSHOP ON NETWORK AND OPERATING SYSTEMS SUPPORT FOR DIGITAL AUDIO AND VIDEO, P37
   Shojania H, 2009, IEEE INFOCOM SER, P459, DOI 10.1109/INFCOM.2009.5061951
   XILINX, 2009, BLOCK MEM GEN V 4 3
   XILINX, 2010, ISE DES SUIT SOFTW M
   Xilinx, 2009, VIRT 5 FAM OV
   Yan ZY, 2003, IEEE T COMPUT, V52, P1514
   Yeung RW, 1999, IEEE T INFORM THEORY, V45, P1111, DOI 10.1109/18.761254
   Yoon T, 2010, INT J COMPUT SCI NET, V10, P34
NR 36
TC 6
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 13
DI 10.1145/2512469
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900013
OA Bronze
DA 2024-07-18
ER

PT J
AU Hu, JT
   Xue, CJ
   Zhuge, QF
   Tseng, WC
   Sha, EHM
AF Hu, Jingtong
   Xue, Chun Jason
   Zhuge, Qingfeng
   Tseng, Wei-Che
   Sha, Edwin H. -M.
TI Write Activity Reduction on Non-Volatile Main Memories for Embedded Chip
   Multiprocessors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Experimentation; Non-volatile memory (NVM);
   flash memory; phase change memory (PCM); Magnetic RAM (MRAM); CMP; SPM;
   scheduling; data migration; data recomputation
ID PHASE-CHANGE MEMORY; PERFORMANCE; DESIGN; ENERGY; ENHANCEMENT;
   MANAGEMENT; SCRATCHPAD; STACKING; MRAM
AB Recent advances in circuit and semiconductor technologies have pushed Non-Volatile Memory (NVM) technologies into a new era. These technologies exhibit appealing properties such as low power consumption, non-volatility, shock-resistivity, and high density. However, there are challenges to which we need answers in the road of applying non-volatile memories as main memory in embedded computer systems. First, when compared with DRAM, NVMs have a limited number of write/erase cycles. Second, write activities on NVM are more expensive than DRAM memory in terms of energy consumption and access latency. Both challenges will benefit from the reduction of the write activities on the NVMs.
   In this paper, we target embedded Chip Multiprocessors (CMPs) with Scratch Pad Memory (SPM) and non-volatile main memory. We introduce scheduling, data migration, and recomputation techniques to reduce the number of write activities on NVMs. Experimental results show that the proposed methods can reduce the number of writes by 58.46% on average, which means that the NVM can last 2.8 times as long as before. For Phase Change Memory (PCM), the lifetime is extended from 2.5 years to about 7 years on average and 15 years at the most. Also, the finish time of the tested programs is reduced by an average of 38.07%, and the energy consumption is reduced by an average of 51.23%.
C1 [Hu, Jingtong; Tseng, Wei-Che; Sha, Edwin H. -M.] Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75080 USA.
   [Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
   [Zhuge, Qingfeng; Sha, Edwin H. -M.] Chongqing Univ, Coll Comp Sci, Chongqing 630044, Peoples R China.
C3 University of Texas System; University of Texas Dallas; City University
   of Hong Kong; Chongqing University
RP Hu, JT (corresponding author), Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75080 USA.
EM jthu@utdallas.edu
OI Xue, Chun Jason/0000-0002-6431-9868; Hu, Jingtong/0000-0003-4029-4034
FU NSF [CNS-1015802]; Texas NHARP [009741-0020-2009]; NSFC [61173014,
   61133005]; Research Grants Council of the Hong Kong Special
   Administrative Region, China [CityU 123609, CityU 123210]; Direct For
   Computer & Info Scie & Enginr; Division Of Computer and Network Systems
   [1015802] Funding Source: National Science Foundation
FX This work is partially supported by NSF CNS-1015802, Texas NHARP
   009741-0020-2009, NSFC 61173014, NSFC 61133005, and grants from the
   Research Grants Council of the Hong Kong Special Administrative Region,
   China [Project No. CityU 123609, CityU 123210].
CR [Anonymous], 2008, P 18 ACM GREAT LAK S
   [Anonymous], 1994, ACM SIGOPS OPERATING
   Baiocchi JA, 2009, DES AUT CON, P744
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Beckmann BM, 2004, INT SYMP MICROARCH, P319
   Chang YH, 2007, DES AUT CON, P212, DOI 10.1109/DAC.2007.375155
   Chang YH, 2009, DES AUT CON, P858
   Chen G, 2006, DES AUT TEST EUROPE, P929
   Chen Y, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P684, DOI 10.1109/ISQED.2008.140
   Dhiman G, 2009, DES AUT CON, P664
   Dong XY, 2008, DES AUT CON, P554
   Eisley N, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P197, DOI 10.1145/1454115.1454144
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   FREDMAN ML, 1987, J ACM, V34, P596, DOI 10.1145/28869.28874
   Hofstee HP, 2005, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2005.26
   Hu J., 2011, P DES AUT TEST EUR C
   Hu J., 2010, P 8 IEEE S APPL SPEC, P7
   Hu JT, 2011, IEEE T COMPUT AID D, V30, P584, DOI 10.1109/TCAD.2010.2097307
   Hu JT, 2010, DES AUT CON, P350
   Huang YZ, 2011, ASIA S PACIF DES AUT
   JOO Y, 2006, P 4 INT C HARDW SOFT, P229
   Joo Y, 2010, DES AUT TEST EUROPE, P136
   Kandemir M, 2005, ASIA S PACIF DES AUT, P769, DOI 10.1145/1120725.1121013
   Kandemir M, 2004, IEEE T COMPUT AID D, V23, P243, DOI 10.1109/TCAD.2003.822123
   Kandemir M, 2002, DES AUT CON, P628, DOI 10.1109/DAC.2002.1012701
   Kandemir M, 2002, DES AUT CON, P219, DOI 10.1109/DAC.2002.1012623
   Kandemir M, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P7, DOI 10.1109/ISSS.2001.957905
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   Kaneko S, 2004, IEEE J SOLID-ST CIRC, V39, P184, DOI 10.1109/JSSC.2003.820866
   KANELLOS M., 2007, IBM CHANGES DIRECTIO
   Kang DH, 2008, S VLSI TECH, P75
   Koc H, 2007, DES AUT CON, P224, DOI 10.1109/DAC.2007.375157
   Lee B. C., 2009, P 36 INT S COMP ARCH
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee K., 2008, CODES/ISSS '08: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, P31
   Li H, 2009, DES AUT TEST EUROPE, P731
   Li J, 2009, ASIA S PACIF DES AUT, P841, DOI 10.1109/ASPDAC.2009.4796585
   LIAO G., 1994, P 27 ANN HAW INT C S
   LIU T., 2011, P 48 ANN DES AUT C D
   Ozturk O, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P738, DOI 10.1109/ISQED.2008.112
   Ozturk O, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P576
   Park C, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P138, DOI 10.1109/CODESS.2003.1275273
   Park Chanik, 2004, P 4 ACM INT C EMB SO, P114, DOI [10.1145/1017753.1017775, DOI 10.1145/1017753.1017775]
   Park H, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P166, DOI 10.1145/1454115.1454140
   Park S.-y., 2006, P 2006 INT C COMP AR, P234, DOI DOI 10.1145/1176760.1176789
   Ping Zhou, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P264, DOI 10.1145/1687399.1687448
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Roberts D, 2009, DES AUT TEST EUROPE, P743
   Shi L., 2010, GLVLSI '10: Proceedings of the 20th ACM/IEEE Great Lakes Symposium on VLSI, 2010, P91
   Suhendra V, 2005, REAL TIM SYST SYMP P, P223
   Suhendra V., 2006, CASES, P401
   Tseng WC, 2010, IEEE INT CONF VLSI, P131, DOI 10.1109/VLSISOC.2010.5642609
   Udayakumaran S., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P276
   Williams I., 2009, PHASE CHANGE MEMORY
   Wu PL, 2009, DES AUT TEST EUROPE, P393
   Wu XX, 2009, DES AUT TEST EUROPE, P737
   Wu XX, 2009, CONF PROC INT SYMP C, P34, DOI 10.1145/1555815.1555761
   Yeung F, 2005, JPN J APPL PHYS 1, V44, P2691, DOI 10.1143/JJAP.44.2691
   Zhang H, 2009, PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND NATURAL COMPUTING, VOL I, P262, DOI 10.1109/CINC.2009.108
   Zhang WY, 2009, INT CONFER PARA, P101, DOI 10.1109/PACT.2009.30
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
   ZIVOJNOVIC V., 1994, DSPSTONE DSPORIENTED
NR 62
TC 35
Z9 37
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 77
DI 10.1145/2442116.2442127
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900011
OA Bronze
DA 2024-07-18
ER

PT J
AU Bharanitharan, K
   Ding, JR
   Paul, A
   Lee, KM
   Hou, TW
AF Bharanitharan, K.
   Ding, Jiun-Ren
   Paul, Anand
   Lee, Kuen-Ming
   Hou, Ting-Wei
TI Dependable Management System for Ubiquitous Camera Array Service in an
   Elder-Care Center
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; OSGi; camera array; smart home; UPnP
   security; resource management; elder-care
ID BODY
AB The concept of smart homes (SH) has been extensively popularized, and there are a lot of technologies that need to be continuously utilized and integrated in such a concept. In this article, some applied problems of camera array (CA) in the SH are discussed and solved. Determining how to build an effective management method for CA in order to ensure that user privacy is not encroached upon is an important issue. In SH, the applications of CA are very diversified. We suggest that a satisfactory management method of CA should be based on the open service gateway initiative (OSGi) that includes resource management and monitoring (RMM) and UPnP security for the problems of resources and privacy, respectively. Finally, an applied example of CA is addressed in an elder-care center (EC). Simulation results show that the management strategy and application of CA based on an OSGi is satisfactory.
C1 [Bharanitharan, K.] Feng Chia Univ, Dept Elect Engn, Taichung 40724, Taiwan.
   [Ding, Jiun-Ren] ITRI, Hsinchu 31040, Taiwan.
   [Paul, Anand] Kyungpook Natl Univ, Sch Comp Sci & Engn, Taegu, South Korea.
   [Lee, Kuen-Ming; Hou, Ting-Wei] Natl Cheng Kung Univ, Dept Engn Sci, Tainan 70101, Taiwan.
C3 Feng Chia University; Industrial Technology Research Institute - Taiwan;
   Kyungpook National University; National Cheng Kung University
RP Bharanitharan, K (corresponding author), Feng Chia Univ, Dept Elect Engn, Taichung 40724, Taiwan.
EM anand@knu.ac.kr
RI Paul, Anand/V-6724-2017
OI Paul, Anand/0000-0002-0737-2021; Brown, Darren K/0000-0003-1246-1974;
   Paul, Anand/0000-0003-3115-2325
FU National Science Council [NSC 101-2221-E-035-038]; Kyungpook National
   University Research Fund
FX This work of K. Bharanitharan was supported by the National Science
   Council under grant NSC 101-2221-E-035-038. A. Paul's work was partially
   supported by the Kyungpook National University Research Fund 2012.
CR [Anonymous], 2003, UPNP SEC CER V1 0
   Chan V, 2008, IET COMMUN, V2, P223, DOI 10.1049/iet-com:20060646
   Ding J. R., 2007, P IEEE REG 10 C TENC, P1, DOI DOI 10.1109/TENC0N.2007.4428949
   Ding JR, 2008, 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, P506, DOI 10.1109/APCCAS.2008.4746071
   Ding JR, 2008, IEEE T CONSUM ELECTR, V54, P972, DOI 10.1109/TCE.2008.4637575
   Ding JR, 2008, INT CONF ACOUST SPEE, P1369
   Doerr KU, 2008, IEEE T INSTRUM MEAS, V57, P345, DOI 10.1109/TIM.2007.908640
   Flierl M, 2007, IEEE T CIRC SYST VID, V17, P1474, DOI 10.1109/TCSVT.2007.903780
   GADDAM A, 2008, P IEEE INT WORKSH ME, P33, DOI DOI 10.1109/MEMEA.2008.4542993
   Hall RS, 2004, IEEE COMMUN MAG, V42, P144, DOI 10.1109/MCOM.2004.1299359
   Helal S, 2005, COMPUTER, V38, P50, DOI 10.1109/MC.2005.107
   Kasagami F, 2004, IEEE SYS MAN CYBERN, P4383
   Kin-fai Wu, 2008, 5th International Conference on Information Technology and Applications in Biomedicine (ITAB 2008) in conjunction with 2nd International Symposium & Summer School on Biomedical and Health Engineering (IS3BHE 2008), P282, DOI 10.1109/ITAB.2008.4570586
   Lee KC, 2004, IEEE T CONSUM ELECTR, V50, P1093, DOI 10.1109/TCE.2004.1362504
   Liu ZC, 2007, IEEE T MULTIMEDIA, V9, P1520, DOI 10.1109/TMM.2007.906571
   OSGi, 2006, OSGI SERV PLATF COR
   Roy B, 2005, IEEE T AUTOM SCI ENG, V2, P300, DOI 10.1109/TASE.2005.849093
   Seo KH, 2004, IEEE ROBIO 2004: PROCEEDINGS OF THE IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS, P828
   Song GM, 2008, IEEE T CONSUM ELECTR, V54, P1688, DOI 10.1109/TCE.2008.4711221
   Sukeda H, 2006, IEEE T CONSUM ELECTR, V52, P173
   Trivedi MM, 2005, IEEE T SYST MAN CY A, V35, P145, DOI 10.1109/TSMCA.2004.838480
   Tsai CJ, 2000, IEEE T CIRC SYST VID, V10, P576, DOI 10.1109/76.845002
   Ueno A, 2007, IEEE T BIO-MED ENG, V54, P759, DOI 10.1109/TBME.2006.889201
   Wilburn B, 2005, ACM T GRAPHIC, V24, P765, DOI 10.1145/1073204.1073259
NR 24
TC 3
Z9 3
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2013
VL 12
IS 2
SI SI
AR 29
DI 10.1145/2423636.2423647
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 258BH
UT WOS:000327432400011
DA 2024-07-18
ER

PT J
AU Lim, SH
   Choi, M
   Jeong, YS
AF Lim, Seung-Ho
   Choi, Min
   Jeong, Young Sik
TI Data Reorganization for Scalable Video Service with Embedded Mobile
   Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Management; Scalable video coding; unit substream;
   reorganization; flash memory
AB Recent development of high-speed wireless networks and embedded systems has enabled the recording and delivery of high-performance multimedia to heterogeneous mobile users. To support heterogeneous mobile users with high-quality multimedia services, scalable video coding was introduced. In the scalable video coding (SVC), through multidimensional scalability, all types of these scalability can be exploited at the same time. However, the generated video sequences of scalable video coding are not adequate for mobile multimedia service systems since its flexibility makes non contiguous storing and retrieval of partial stream data. In this article, we propose efficient scalable video data reorganization for video servicing systems, which consist of video server and mobile clients. For video server, we reorganize scalable video streams taking into account both of decoding dependency and location in disk array storage, where disk array is widely used for storage systems of video server. In the mobile devices, we place substreams with the consideration of NAND flash memory page and block boundaries, which is storage for mobile devices. The experimental results show that the proposed reorganization of scalable video can improve the performance of mobile multimedia service systems.
C1 [Lim, Seung-Ho] Hankuk Univ Foreign Studies, Yongin 449791, Gyeonggi Do, South Korea.
   [Choi, Min; Jeong, Young Sik] Wonkwang Univ, Iksan, South Korea.
C3 Hankuk University Foreign Studies; Wonkwang University
RP Jeong, YS (corresponding author), 344-2 Shinyongdong, Iksan 570749, Jeonbuk, South Korea.
EM slim@hufs.ac.kr; mchoi@wonkwang.ac.kr; ysjeong@wonkwang.ac.kr
FU Hankuk University of Foreign Studies Research Fund
FX This work was supported by the Hankuk University of Foreign Studies
   Research Fund of 2011.
CR [Anonymous], UND FLASH TRANSL LAY
   Ban A., 1995, P IEEE, V5, p[404, 485]
   Berson S., 1994, SIGMOD Record, V23, P79, DOI 10.1145/191843.191852
   Chang E, 1997, IEEE T CIRC SYST VID, V7, P758, DOI 10.1109/76.633494
   Douglis F., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P25
   Hou WC, 2008, J INF PROCESS SYST, V4, P1, DOI 10.3745/JIPS.2008.4.1.001
   KANG S, 2006, P INT WORKSH NETW OP
   Li WP, 2001, IEEE T CIRC SYST VID, V11, P301, DOI 10.1109/76.911157
   Lim S., 2008, ACM T MULTIM COMPUT, V4, P3
   Ohm JR, 2005, P IEEE, V93, P42, DOI 10.1109/JPROC.2004.839611
   Rangaswami R, 2003, IEEE T MULTIMEDIA, V5, P558, DOI [10.1109/TMM.2003.814722, 10.1109/TTM.2003.814722]
   Reichel J., 2007, JTC1SC29WG11N8242 IS
   S LIM, 2007, P WORKSH 9 IEEE INT
   Schwarz H., 2005, P INT C MULT EXP IEE
   Schwarz H, 2007, IEEE T CIRC SYST VID, V17, P1103, DOI 10.1109/TCSVT.2007.905532
   Segall CA, 2007, IEEE T CIRC SYST VID, V17, P1121, DOI 10.1109/TCSVT.2007.906824
   Seo MK, 2010, INFORM SYST, V35, P237, DOI 10.1016/j.is.2009.10.002
   Shenoy PJ, 1999, MULTIMEDIA SYST, V7, P241, DOI 10.1007/s005300050126
NR 18
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2013
VL 12
IS 2
SI SI
AR 27
DI 10.1145/2423636.2423645
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 258BH
UT WOS:000327432400009
DA 2024-07-18
ER

PT J
AU Nam, Y
   Rho, S
   Lee, C
AF Nam, Yunyoung
   Rho, Seungmin
   Lee, Chulung
TI Physical Activity Recognition using Multiple Sensors Embedded in a
   Wearable Device
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; Algorithms; Accelerometer; human activity recognition; SVM;
   ubiquitous; wearable computing
AB In this article, we present a wearable intelligence device for activity monitoring applications. We developed and evaluated algorithms to recognize physical activities from data acquired using a 3-axis accelerometer with a single camera worn on a body. The recognition process is performed in two steps: at first the features for defining a human activity are measured by the 3-axis accelerometer sensor and the image sensor embedded in a wearable device. Then, the physical activity corresponding to the measured features is determined by applying the SVM classifier. The 3-axis accelerometer sensor computes the correlation between axes and the magnitude of the FFT for other features of an activity. Acceleration data is classified into nine activity labels. Through the image sensor, multiple optical flow vectors computed on each grid image patch are extracted as features for defining an activity. In the experiments, we showed that an overall accuracy rate of activity recognition based our method was 92.78%.
C1 [Nam, Yunyoung] Ajou Univ, Ctr Excellence Ubiquitous Syst, Suwon 443749, South Korea.
   [Rho, Seungmin] Korea Univ, Sch Elect Engn, Seoul 136713, South Korea.
   [Lee, Chulung] Korea Univ, Dept Ind & Management Engn, Seoul 136713, South Korea.
C3 Ajou University; Korea University; Korea University
RP Rho, S (corresponding author), Korea Univ, Sch Elect Engn, Seoul 136713, South Korea.
EM smrho@korea.ac.kr
RI Rho, Seungmin/HTP-6683-2023; Nam, Yunyoung/AAI-4536-2020; Lee,
   Chulung/O-6205-2018
OI Nam, Yunyoung/0000-0002-3318-9394; Lee, Chulung/0000-0002-2041-0221
FU Ubiquitous Computing and Network (UCN) Project, Knowledge and Economy
   Frontier R&D Program of the Ministry of Knowledge Economy (MKE), the
   Korean government; UCN's subproject [IIC3-T3-10M]
FX This research was supported by the Ubiquitous Computing and Network
   (UCN) Project, Knowledge and Economy Frontier R&D Program of the
   Ministry of Knowledge Economy (MKE), the Korean government, as a result
   of UCN's subproject IIC3-T3-10M.
CR Bao L, 2004, LECT NOTES COMPUT SC, V3001, P1, DOI 10.1007/978-3-540-24646-6_1
   BARRON JL, 1994, INT J COMPUT VISION, V12, P43, DOI 10.1007/BF01420984
   CHO Y., 2007, P ICUCT IWUCT INT C, P119
   CHO Y., 2008, P ACM HEALTHNET
   Clarkson B, 2000, FOURTH INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, DIGEST OF PAPERS, P69, DOI 10.1109/ISWC.2000.888467
   CUTLER R., 1998, P 3 IEEE INT C AUT F, P14
   DeVaul R., 2001, REAL TIME MOTION CLA
   GAO J., 2004, P IEEE COMP SCI C CO, P20
   Hsu C.-W., 2003, PRACTICAL GUIDE SUPP
   Husz ZL, 2007, 2007 IEEE CONFERENCE ON ADVANCED VIDEO AND SIGNAL BASED SURVEILLANCE, P330, DOI 10.1109/AVSS.2007.4425332
   Huynh T, 2007, LECT NOTES COMPUT SC, V4718, P50, DOI 10.1007/978-3-540-75160-1_4
   Kern N, 2003, LECT NOTES COMPUT SC, V2875, P220
   Krause A., 2005, IEEE International Symposium on Wearable Computers, P88
   Lester J, 2006, LECT NOTES COMPUT SC, V3968, P1
   LOSCH M., 2007, P ROMAN
   Lu CM, 2004, IEEE T PATTERN ANAL, V26, P258, DOI 10.1109/TPAMI.2004.1262196
   Lucas B., 1981, Proc. DARPA Image Understanding Workshop, P121
   Ma GY, 2004, LECT NOTES COMPUT SC, V3058, P60
   Nakata T, 2006, 2006 IEEE/RSJ International Conference on Intelligent Robots and Systems, Vols 1-12, P1793, DOI 10.1109/IROS.2006.282220
   Polana R, 1997, INT J COMPUT VISION, V23, P261, DOI 10.1023/A:1007975200487
   Ravi N., 2005, Proceedings of the Seventeenth Innovative Applications of Artificial Intelligence Conference, P11
   SOLA I, 2005, P 3 EUR MED BIOL ENG
   Souhila K., 2007, International Journal of Advanced Robotic Systems, V4, P13
   Yilmaz A, 2005, IEEE I CONF COMP VIS, P150
NR 24
TC 23
Z9 30
U1 0
U2 21
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2013
VL 12
IS 2
SI SI
AR 26
DI 10.1145/2423636.2423644
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 258BH
UT WOS:000327432400008
DA 2024-07-18
ER

PT J
AU Mhamdi, T
   Hasan, O
   Tahar, S
AF Mhamdi, Tarek
   Hasan, Osman
   Tahar, Sofiene
TI Formalization of Measure Theory and Lebesgue Integration for
   Probabilistic Analysis in HOL
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; Reliability; Probabilistic systems; Lebesgue integration;
   measure theory; theorem proving; statistical properties; information
   theory
ID EXPECTATION PROPERTIES; VERIFICATION
AB Dynamic systems that exhibit probabilistic behavior represent a large class of man-made systems such as communication networks, air traffic control, and other mission-critical systems. Evaluation of quantitative issues like performance and dependability of these systems is of paramount importance. In this paper, we propose a generalized methodology to formally reason about probabilistic systems within a theorem prover. We present a formalization of measure theory in the HOL theorem prover and use it to formalize basic concepts from the theory of probability. We also use the Lebesgue integration to formalize statistical properties of random variables. To illustrate the practical effectiveness of our methodology, we formally prove classical results from the theories of probability and information and use them in a data compression application in HOL.
C1 [Mhamdi, Tarek; Hasan, Osman; Tahar, Sofiene] Concordia Univ, Montreal, PQ, Canada.
C3 Concordia University - Canada
RP Mhamdi, T (corresponding author), Concordia Univ, Montreal, PQ, Canada.
EM tarek.mhamdi@gmail.com
OI Hasan, osman/0000-0003-2562-2669
CR [Anonymous], 1997, PhD thesis
   [Anonymous], 1998, ACM Trans Inform Syst Secur TISSEC, DOI DOI 10.1145/290163.290168
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Baier C, 2003, IEEE T SOFTWARE ENG, V29, P524, DOI 10.1109/TSE.2003.1205180
   Berberian S.K., 2012, FUNDAMENTALS REAL AN
   Bialas J, 1990, J FORMAL MATH, P2
   Bogachev V. I., 2006, Measure Theory
   Chaum D., 1988, Journal of Cryptology, V1, P65, DOI 10.1007/BF00206326
   Coble A. R, 2010, THESIS U CAMBRIDGE
   Fraenkel A. A., 1973, Foundations of set theory
   Gordon M. J., 1989, CURRENT TRENDS HARDW, P387, DOI [DOI 10.1007/978-1-4612-3658-0_10, DOI 10.1007/978-1-4612-3658-010]
   Gordon M.J.C., 1993, Introduction to HOL: A theorem proving environment for higher order logic
   Halmos P.R., 1944, The American Mathematical Monthly, P493
   Harrison J, 2009, Handbook of Practical Logic and Automated Reasoning
   Hasan O, 2007, LECT NOTES COMPUT SC, V4732, P119
   Hasan O, 2009, LECT NOTES COMPUT SC, V5850, P435, DOI 10.1007/978-3-642-05089-3_28
   Hasan O, 2010, IEEE T COMPUT, V59, P579, DOI 10.1109/TC.2009.165
   Hasan O, 2009, MATH METHOD APPL SCI, V32, P480, DOI 10.1002/mma.1055
   Hasan O, 2009, J AUTOM REASONING, V42, P1, DOI 10.1007/s10817-008-9105-6
   Hurd J, 2002, THESIS U CAMBRIDGE
   Kwiatkowska M, 2006, ELECTRON NOTES THEOR, V153, P5, DOI 10.1016/j.entcs.2005.10.030
   Lester D.R., 2007, 2 WORKSHOP AUTOMATED, P11
   Mhamdi T, 2010, FORMAL ANAL SYSTEMS
   Mhamdi T, 2010, LECT NOTES COMPUT SC, V6172, P387, DOI 10.1007/978-3-642-14052-5_27
   Nedzusiak A, 1989, J FORMAL MATH, P1
   OWRE S, 1992, LECT NOTES ARTIF INT, V607, P748
   Papoulis A., 1965, PROBABILITY RANDOM V
   Parker D, 2001, THESIS U BIRMINGHA B
   Paulson Lawrence C., 1994, Isabelle: A Generic Theorem Prover
   Richter S, 2004, LECT NOTES COMPUT SC, V3223, P271
   Rutten J., 2004, CRM MONOGRAPH SERIES, V23
   Sen K, 2005, INT CONF QUANT EVAL, P251, DOI 10.1109/QEST.2005.42
   Smith G, 2009, LECT NOTES COMPUT SC, V5504, P288
   Thomas T. M.CoverandJ. A., 1991, ELEMENTS INFORM THEO, DOI 10.1002/0471200611
   Wagon S., 1993, The Banach-Tarski paradox
NR 35
TC 6
Z9 7
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 13
DI 10.1145/2406336.2406349
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100013
DA 2024-07-18
ER

PT J
AU Girard, A
   Zheng, G
AF Girard, Antoine
   Zheng, Gang
TI Verification of Safety and Liveness Properties of Metric Transition
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; Metric transition systems; bisimulation metrics;
   cyber-physical systems
ID HYBRID SYSTEMS; REACHABILITY ANALYSIS; ABSTRACTIONS; COMPUTATION;
   INVARIANTS; SIMULATION; DISCRETE; SETS
AB We consider verification problems for transition systems enriched with a metric structure. We believe that these metric transition systems are particularly suitable for the analysis of cyber-physical systems in which metrics can be naturally defined on the numerical variables of the embedded software and on the continuous states of the physical environment. We consider verification of bounded and unbounded safety properties, as well as bounded liveness properties. The transition systems we consider are nondeterministic, finitely branching, and with a finite set of initial states. Therefore, bounded safety/liveness properties can always be verified by exhaustive exploration of the system trajectories. However, this approach may be intractable in practice, as the number of trajectories usually grows exponentially with respect to the considered bound. Furthermore, since the system we consider can have an infinite set of states, exhaustive exploration cannot be used for unbounded safety verification. For bounded safety properties, we propose an algorithm which combines exploration of the system trajectories and state space reduction using merging based on a bisimulation metric. The main novelty compared to an algorithm presented recently by Lerda et al. [2008] consists in introducing a tuning parameter that improves the performance drastically. We also establish a procedure that allows us to prove unbounded safety from the result of the bounded safety algorithm via a refinement step. We then adapt the algorithm to handle bounded liveness verification. Finally, the effectiveness of the approach is demonstrated by applying it to the analysis of implementations of an embedded control loop.
C1 [Girard, Antoine] Univ Grenoble, Lab Jean Kuntzmann, F-38041 Grenoble, France.
   [Zheng, Gang] INRIA Lille Nord Europe, Project ALIEN, F-59650 Villeneuve Dascq, France.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS); Inria
RP Girard, A (corresponding author), Univ Grenoble, Lab Jean Kuntzmann, BP 53, F-38041 Grenoble, France.
EM antoine.girard@imag.fr
RI zheng, gang/KMX-5568-2024
OI Girard, Antoine/0000-0002-4075-9041
FU project VAL-AMS (ANR SETIN); project VEDECY (ANR ARPEGE)
FX This work was supported by the project VAL-AMS (ANR SETIN 2006) and by
   the project VEDECY (ANR ARPEGE 2009).
CR Alur R, 2003, LECT NOTES COMPUT SC, V2623, P4
   Alur R, 2000, P IEEE, V88, P971, DOI 10.1109/5.871304
   Alur R, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P223, DOI 10.1109/RTAS.2009.40
   Asarin E, 2000, LECT NOTES COMPUT SC, V1790, P20
   Chutinan A, 1999, LECT NOTES COMPUT SC, V1569, P76
   Clarke E, 2003, LECT NOTES COMPUT SC, V2619, P192
   Clarke Edmund M., 2001, Model Checking
   de Alfaro L, 2004, LECT NOTES COMPUT SC, V3142, P97
   Donzé A, 2007, LECT NOTES COMPUT SC, V4416, P174
   Frehse G, 2005, LECT NOTES COMPUT SC, V3414, P258
   Girard A, 2005, LECT NOTES COMPUT SC, V3414, P291
   Girard A, 2007, IEEE T AUTOMAT CONTR, V52, P782, DOI 10.1109/TAC.2007.895849
   Girard A, 2006, LECT NOTES COMPUT SC, V3927, P272
   Girard A, 2006, LECT NOTES COMPUT SC, V3927, P257
   Gulwani S, 2008, LECT NOTES COMPUT SC, V5123, P190
   Henzinger TA, 1997, LECT NOTES COMPUT SC, V1254, P460, DOI 10.1007/s100090050008
   Julius AA, 2007, LECT NOTES COMPUT SC, V4416, P329
   Julius AA, 2009, LECT NOTES COMPUT SC, V5469, P223, DOI 10.1007/978-3-642-00602-9_16
   Kapinski J, 2003, LECT NOTES COMPUT SC, V2623, P283
   Kurzhanski AB, 2000, LECT NOTES COMPUT SC, V1790, P202
   Le Guernic C, 2009, LECT NOTES COMPUT SC, V5643, P540, DOI 10.1007/978-3-642-02658-4_40
   Lerda F, 2008, LECT NOTES COMPUT SC, V4981, P344
   Maler O., 2002, Formal Techniques in Real-Time and Fault-Tolerant Systems. 7th International Symposium, FTRTFT 2002. Proceedings (Lecture Notes in Computer Science Vol.2469), P147
   Milner R., 1989, Communication and concurrency
   Platzer A, 2008, LECT NOTES COMPUT SC, V5123, P176
   Prajna S, 2004, LECT NOTES COMPUT SC, V2993, P477
   Ratschan S, 2005, LECT NOTES COMPUT SC, V3414, P573
   Sankaranarayanan S, 2004, LECT NOTES COMPUT SC, V2993, P539
   Stursberg O, 2003, LECT NOTES COMPUT SC, V2623, P482
   Tiwari A, 2008, FORM METHOD SYST DES, V32, P57, DOI 10.1007/s10703-007-0044-3
   Tomlin CJ, 2003, P IEEE, V91, P986, DOI 10.1109/JPROC.2003.814621
   Weiss G, 2007, LECT NOTES COMPUT SC, V4416, P601
   Yazarel H, 2005, REAL TIM SYST SYMP P, P111
   Zheng G, 2009, LECT NOTES COMPUT SC, V5469, P426, DOI 10.1007/978-3-642-00602-9_30
NR 34
TC 4
Z9 5
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 54
DI 10.1145/2331147.2331164
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300016
DA 2024-07-18
ER

PT J
AU Dubach, C
   Jones, TM
   O'Boyle, MFP
AF Dubach, Christophe
   Jones, Timothy M.
   O'Boyle, Michael F. P.
TI Exploring and Predicting the Effects of Microarchitectural Parameters
   and Compiler Optimizations on Performance and Energy
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Architecture/compiler codesign;
   design-space exploration; performance prediction
ID EXPLORATION
AB Embedded processor performance is dependent on both the underlying architecture and the compiler optimizations applied. However, designing both simultaneously is extremely difficult to achieve due to the time constraints designers must work under. Therefore, current methodology involves designing compiler and architecture in isolation, leading to suboptimal performance of the final product.
   This article develops a novel approach to this codesign space problem. For our specific design space, we demonstrate that we can automatically predict the performance that an optimizing compiler would achieve without actually tuning it for any of the microarchitecture configurations considered. Once trained, a single run of the program compiled with the standard optimization setting is enough to make a prediction on the new microarchitecture with just a 3.2% error rate on average. This allows the designer to accurately choose an architectural configuration with knowledge of how an optimizing compiler will perform on it. We use this to find the best optimizing compiler/architectural configuration in our codesign space and demonstrate that it achieves an average 19% performance improvement and energy savings of 16% compared to the baseline, nearly doubling the energy-efficiency measured as the energy-delay-squared product (EDD).
C1 [Dubach, Christophe; Jones, Timothy M.; O'Boyle, Michael F. P.] Univ Edinburgh, Sch Informat, Edinburgh EH8 9YL, Midlothian, Scotland.
C3 University of Edinburgh
RP Dubach, C (corresponding author), Univ Edinburgh, Sch Informat, Edinburgh EH8 9YL, Midlothian, Scotland.
EM christophe.dubach@ed.ac.uk; tjones@inf.ed.ac.uk; mob@inf.ed.ac.uk
OI Jones, Timothy/0000-0002-4114-7661
FU Milepost; Royal Academy of Engineering; EPSRC; eDIKT initiative; EPSRC
   [EP/H021000/2, EP/H021000/1] Funding Source: UKRI
FX This work has been supported by Milepost (http://www.milepost.eu), the
   Royal Academy of Engineering, and EPSRC. Additionally, it has made use
   of the resources provided by the Edinburgh Compute and Data Facility
   (ECDF: http://www.ecdf.ed.ac.uk). The ECDF is partially supported by the
   eDIKT initiative (http://www.edikt.org).
CR ABRAHAM S. G., 2000, P INT C COMP ARCH SY
   ALMAGOR L., 2004, SIGPLAN NOTICES, V39, P7
   [Anonymous], 2007, P INT S COD GEN OPT
   [Anonymous], 2006, P INT S COD GEN OPT
   [Anonymous], P INT C ARCH SUPP PR
   [Anonymous], P INT S HIGH PERF CO
   BROOKS D. M., 2007, P ACM SIGPLAN S PRIN
   Cavazos J., 2006, CASES 06, P24
   CONTRERAS G., 2004, P ACM SIGPLAN JOINT
   COOPER K. D., 2005, SIGPLAN NOTICES, V40, P7
   DESMET V., 2009, P INTERACT WORKSH IN
   DUBACH C., 2008, P INT C COMP ARCH SY
   DUBACH C., 2007, P INT C COMP FRONT
   DUBACH C., 2007, P ANN ACM IEEE INT S
   EYERMAN S., 2006, P INT C ARCH SUPP PR
   FISCHER D., 2002, P INT C COMP ARCH SY
   FISCHER D., 2001, P INT C COMP ARCH SY
   GUTHAUS M., 2001, P 4 ANN WORKSH WORKL
   HANEDA M., 2005, P INT C PAR ARCH COM
   HOSTE K., 2006, P INT C PAR ARCH COM
   INTEL CORPORATION, INTEL XSCALE MICR
   IPEK E., 2005, P INT EUR C PAR PROC
   IPEK E., 2006, P INT C ARCH SUPP PR
   JOSEPH P. J., 2006, P ANN ACM IEEE INT S
   Karkhanis T., 2004, P ANN INT S COMP ARC
   KHAN S., 2007, P INT C PAR ARCH COM
   KULKARNI P., 2004, P C PROGR LANG DES I
   Lee B., 2007, P INT S HIGH PERF CO
   Leupers R, 2005, IEE P-COMPUT DIG T, V152, P209, DOI 10.1049/ip-cdt:20045075
   LLOYD SP, 1982, IEEE T INFORM THEORY, V28, P129, DOI 10.1109/TIT.1982.1056489
   Silvano C, 2007, DES AUTOM EMBED SYST, V11, P1, DOI 10.1007/s10617-006-9588-7
   Smola AJ, 2004, STAT COMPUT, V14, P199, DOI 10.1023/B:STCO.0000035301.49549.88
   TARJAN D., 2006, HPL200686 HP LAB
   Triantafyllis S., 2003, P INT S COD GEN OPT
   TRIMARAN, 2000, TRIM INFR RES INSTR
   VASWANI K., 2007, P INT S COD GEN OPT
   VUDUC R., 2004, INT J HIGH PERFORM C, V18, P1
   ZHAO M., 2005, P INT S COD GEN OPT
   [No title captured]
NR 39
TC 2
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2012
VL 11
IS 1
SI SI
AR 24
DI 10.1145/2180887.2180901
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NC
UT WOS:000307050900014
DA 2024-07-18
ER

PT J
AU Diguet, JP
   Eustache, Y
   Gogniat, G
AF Diguet, Jean-Philippe
   Eustache, Yvan
   Gogniat, Guy
TI Closed-Loop-Based Self-Adaptive Hardware/Software-Embedded Systems:
   Design Methodology and Smart Cam Case Study
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Self-adaptive embedded systems; HW/SW codesign; control-theory;
   QoS; RTOS; image processing
AB This article presents our methodology for implementing self-adaptivness within an OS-based and reconfigurable embedded system according to objectives such as quality of service, performance, or power consumption. We detail our approach to separate application-specific decisions and hardware/software-implementation decisions at system level. The former are related to the efficiency control of applications and based on the knowledge of application engineers. The latter are generic and address the choice between various hardware and software implementations according to user objectives. The decision management is implemented as an adaptive closed-loop model. We describe how each design step may be implemented and especially how we solved the issue of stability. Finally, we present a video-tracking application implemented on a FPGA to demonstrate the effectiveness of our solution, results are given for a system built around a NIOS soft-core with mu COS II RTOS and new services for managing hardware and software tasks transparently.
C1 [Diguet, Jean-Philippe] Univ Europenne Bretagne UBS, Lab STICC, CNRS, UMR 3192, F-56231 Lorient, France.
C3 Centre National de la Recherche Scientifique (CNRS)
RP Diguet, JP (corresponding author), Univ Europenne Bretagne UBS, Lab STICC, CNRS, UMR 3192, BP 92116, F-56231 Lorient, France.
RI Diguet, Jean-Philippe/N-1728-2014
OI GOGNIAT, Guy/0000-0002-9528-5277
CR ALBONESI DH, 1999, P 32 ANN INT S MICR
   ANDREWS D, 2006, P INT C ENG REC SYST
   [Anonymous], 1781, Memoire sur les elections au Scrutin Histoire de l'Academie Royale des Sciences
   Bergmann N. W., 2006, ARCS 06 19 INT C ARC, P205
   BOMEL P, 2008, P INT S APPL REC COM
   Dave B., 1999, IEEE T SOFTWARE ENG, V7, P1
   Eustache Y, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/285160
   GODDARD L, 2006, P INT C COGN OR WIR
   Gu Y, 2008, DES AUT CON, P740
   KAUFMANN P, 2008, P INT WORKSH APPL RE
   Liang H, 2004, IEEE T VLSI SYST, V12, P711, DOI [10.1109/tvlsi.2004.830919, 10.1109/TVLSI.2004.830919]
   Lu CY, 2002, REAL-TIME SYST, V23, P85, DOI 10.1023/A:1015398403337
   LUBBERS E, 2007, P INT C FIELD PROGR
   Manne S, 1998, CONF PROC INT SYMP C, P132, DOI 10.1109/ISCA.1998.694769
   MARO R, 2000, P WORKSH POW AW COMP
   MIGNOLET JY, 2003, P DES AUT TEST EUR C
   SO H, 2006, P 4 INT C HW SW CODE
   WONG JL, 2003, P AS S PAC DES AUT C
NR 18
TC 17
Z9 18
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2011
VL 10
IS 3
AR 38
DI 10.1145/1952522.1952531
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 756NI
UT WOS:000290018800009
DA 2024-07-18
ER

PT J
AU Jung, D
   Kang, JU
   Jo, H
   Kim, JS
   Lee, J
AF Jung, Dawoon
   Kang, Jeong-Uk
   Jo, Heeseung
   Kim, Jin-Soo
   Lee, Joonwon
TI Superblock FTL: A Superblock-Based Flash Translation Layer with a Hybrid
   Address Translation Scheme
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; FTL; NAND flash memory; storage system; hybrid
   address translation
ID ARCHITECTURE
AB In NAND flash-based storage systems, an intermediate software layer called a Flash Translation Layer (FTL) is usually employed to hide the erase-before-write characteristics of NAND flash memory. We propose a novel superblock-based FTL scheme, which combines a set of adjacent logical blocks into a superblock. In the proposed Superblock FTL, superblocks are mapped at coarse granularity, while pages inside the superblock are mapped freely at fine granularity to any location in several physical blocks. To reduce extra storage and flash memory operations, the fine-grain mapping information is stored in the spare area of NAND flash memory. This hybrid address translation scheme has the flexibility provided by fine-grain address translation, while reducing the memory overhead to the level of coarse-grain address translation. Our experimental results show that the proposed FTL scheme significantly outperforms previous block-mapped FTL schemes with roughly the same memory overhead.
C1 [Jung, Dawoon; Jo, Heeseung] Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon 305701, South Korea.
   [Kang, Jeong-Uk] Samsung Elect Co, Memory Div, Gyeonggi, South Korea.
   [Kim, Jin-Soo; Lee, Joonwon] Sungkyunkwan Univ, Sch Informat & Commun Engn, Suwon, Gyeonggi Do, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Samsung;
   Sungkyunkwan University (SKKU)
RP Jung, D (corresponding author), Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon 305701, South Korea.
EM dwjung@calab.kaist.ac.kr; ju.kang@samsung.com; heesn@calab.kaist.ac.kr;
   jinsookim@skku.edu; joonwon@skku.edu
FU Ministry of Knowledge Economy, Korea [IITA-2009-C1090-0902-0020]; Korea
   government (MEST) [R01-2007-000-11832-0]
FX This work was supported by the Ministry of Knowledge Economy, Korea,
   under the (Information Technology Research Center) Support program
   supervised by the (Institute of Information Technology Advancement)
   (IITA-2009-C1090-0902-0020), and by the Korea Science and Engineering
   Foundation (KOSEF) grant funded by the Korea government (MEST) (No.
   R01-2007-000-11832-0).
CR Ban A., 1999, U.S. Patent, Patent No. 5937425
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   *BAPCO, 2007, SYSMARK 2007 PREV
   Bityutskiy A. B., 2005, JFFS3 design issues
   Chan Tom, 2004, BMC Nurs, V3, P4, DOI 10.1186/1472-6955-3-4
   Chang L.-P., 2007, SAC '07: Proc. of the 2007 ACM symposium on Applied computing, P1126
   Chiang ML, 1999, SOFTWARE PRACT EXPER, V29, P267, DOI 10.1002/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T
   CHIANG ML, 1998, DATA MANAGEMENT FLAS
   CHOUDHURI S, 2008, P 6 INT WORKSH SOFT, P138
   Choudhury S, 2008, MOL CELL BIOCHEM, V313, P19, DOI 10.1007/s11010-008-9737-1
   COOKE J, 2007, P WIND HARDW ENG C W
   DAN R, 2003, IMPLEMENTING MLC NAN
   Douglis F., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P25
   *FUT CORP, 2005, PCMARK05
   HARARI E, 1997, Patent No. 5602987
   *IDEMA, 2007, IDEMA LONG DAT BLOCK
   INOUE A, 2003, NAND FLASH APPL DESI
   Intel Corporation, 1998, UND FLASH TRANSL LAY
   Jung Dawoon., 2007, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, P160, DOI DOI 10.1145/1289881
   KANG JU, 2006, P 6 ANN ACM C EMB SY
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Li-Pin Chang, 2006, ACM Transaction on Storage, V1, P381, DOI 10.1145/1111609.1111610
   Lim SH, 2006, IEEE T COMPUT, V55, P906, DOI 10.1109/TC.2006.96
   *MICR TECHN INC, 2005, TN2907 MICR TECHN IN
   *MTD, 2008, UB UNS BLOCK IM
   Park C, 2003, PR IEEE COMP DESIGN, P474, DOI 10.1109/ICCD.2003.1240943
   Park C, 2007, P IEEE RAP SYST PROT, P202
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   RUEMMLER C, 1993, PROCEEDINGS OF THE WINTER 1993 USENIX CONFERENCE, P405
   RUSSINOVICH M, 2006, DISKMON
   *SAMS EL, 2003, 64M 16 BIT NAND FLAS
   *SAMS EL, 2007, 1G 8 BIT 2G 16 BIT N
   *SAMS EL, 2006, 2G 8 BIT NAND FLASH
   WU CH, 2006, P IEEE ACM INT C COM, P601
   YIM KS, 2005, P ACM S APPL COMP SA, P843
NR 37
TC 59
Z9 75
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 40
DI 10.1145/1721695.1721706
PG 41
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900011
DA 2024-07-18
ER

PT J
AU Schlich, B
AF Schlich, Bastian
TI Model Checking of Software for Microcontrollers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Verification; Assembly code; formal verification;
   microcontroller; model checking; static analysis
ID MACHINE
AB The interest of industries in model checking software for microcontrollers is increasing. However, there are currently no appropriate tools that can be applied by embedded systems developers for the direct verification of software for microcontrollers without the need for manual modeling. This article describes a new approach to model checking software for microcontrollers, which verifies the assembly code of the software. The state space is built using a tailored simulator, which abstracts from time, handles nondeterminism, and creates an overapproximation of the behavior shown by the real microcontroller. Within this simulator, we apply abstraction techniques to tackle the state-explosion problem. In our approach, we combine different formal methods, namely, model checking, static analysis, and abstract interpretation. We also combine explicit and symbolic model checking techniques. This article presents a case study using several programs to demonstrate the efficiency of the applied abstraction techniques and to show the applicability of this approach.
C1 Rhein Westfal TH Aachen, Embedded Software Lab, D-52074 Aachen, Germany.
C3 RWTH Aachen University
RP Schlich, B (corresponding author), Rhein Westfal TH Aachen, Embedded Software Lab, Ahorn Str 55, D-52074 Aachen, Germany.
EM schlich@embedded.rwth-aachen.de
CR [Anonymous], 1995, Temporal verification of reactive systems-safety
   [Anonymous], 1998, IEC61508
   [Anonymous], 1996, ARIANE 5, Flight 501 Failure
   [Anonymous], EATCS SERIES
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Balakrishnan G, 2008, LECT NOTES COMPUT SC, V4171, P202
   Balakrishnan G, 2005, LECT NOTES COMPUT SC, V3576, P158
   Brylow D, 2001, PROC INT CONF SOFTW, P47, DOI 10.1109/ICSE.2001.919080
   Cifuentes C, 1997, INTERNATIONAL CONFERENCE ON SOFTWARE MAINTENANCE, PROCEEDINGS, P188
   Clarke EM, 1999, MODEL CHECKING, P1
   EMERSON EA, 1991, HDB THEORETICAL COMP, VB, P995
   Fehnker A, 2007, TASE 2007: FIRST JOINT IEEE/IFIP SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING, PROCEEDINGS, P45, DOI 10.1109/TASE.2007.34
   Halambi A, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P485, DOI 10.1109/DATE.1999.761170
   Hartoog MR, 1997, DES AUT CON, P303, DOI 10.1145/266021.266110
   Heljanko K, 1997, A45 HELS U TECHN DIG
   Holzmann GJ, 1999, LECT NOTES COMPUT SC, V1680, P232
   Kanellos M., 2005, SOFTWARE GLITCH STAL
   LINN C, 2004, STACK ANAL X86 EXECU
   MEHLER T, 2005, THESIS U DORTMUND
   Mercer E, 2005, LECT NOTES COMPUT SC, V3639, P251
   Noll T, 2008, LECT NOTES COMPUT SC, V4899, P185
   Pees S., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P933, DOI 10.1109/DAC.1999.782231
   QIN W, 2004, P ACM SIGPLAN SIGBED, P47
   Ramsey N., 1998, ACM SIGPLAN WORKSHOP, V1474, P172
   Regehr J., 2005, ACM T EMBED COMPUT S, V4, P751, DOI DOI 10.1145/1113830.1113833
   ROHRBACH M, 2006, THESIS RWTH AACHEN U
   SCHLICH B, 2006, P 2 INT S LEV APPL F, P466
   Schlich B., 2005, P IEEE NASA WORKSH L, P65
   SCHLICH B, 2008, THESIS RWTH AACHEN U
   SCHLICH B, 2006, AIB200611 RWTH AACH
   SCHLICH B, 2008, P C FORM METH AUT SA, P27
   Schlich B., 2007, P 6 S FORM METH AUT, P202
   Schlich B, 2008, LECT NOTES COMPUT SC, V4916, P21
   Schlich B, 2007, 2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, P209, DOI 10.1109/SIES.2007.4297337
   *TIS COMM, 1995, TOOL INT STAND EX LI
   VERGAUWEN B, 1993, LNCS, V715, P447
   Visser W., 2003, Automated Software Engineering, V10, P203, DOI 10.1023/A:1022920129859
   Weber M, 2007, LECT NOTES COMPUT SC, V4595, P168
   Yorav K, 2004, FORM METHOD SYST DES, V25, P67, DOI 10.1023/B:FORM.0000033963.55470.9e
NR 39
TC 34
Z9 37
U1 2
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 36
DI 10.1145/1721695.1721702
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900007
OA Green Published
DA 2024-07-18
ER

PT J
AU Bordoloi, UD
   Chakraborty, S
AF Bordoloi, Unmesh D.
   Chakraborty, Samarjit
TI Interactive schedulability analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithms; design; performance; verification; schedulability analysis;
   recurring real-time task model; interactive design; performance
   debugging; nonfunctional constraints
ID REAL-TIME TASKS
AB A typical design process for real-time embedded systems involves choosing the values of certain system parameters and performing a schedulability analysis to determine whether all deadline constraints can be satisfied. If such an analysis returns a negative answer, then some of the parameters are modified and the analysis is invoked once again. This iteration is repeated until a schedulable design is obtained. However, the schedulability analysis problem for most task models is intractable (usually co-NP hard) and, hence, such an iterative design process is often very expensive. To get around this problem, we introduce the concept of "interactive" schedulability analysis. It is based on the observation that if only a small number of system parameters are changed, then it is not necessary to rerun the full schedulability analysis algorithm, thereby making the iterative design process considerably faster. We refer to this analysis as being "interactive" because it is supposed to be run in an interactive mode. This concept is fairly general and can be applied to a wide variety of task models. In this paper, we have chosen the recurring real-time task model, because it can be used to represent realistic applications from the embedded systems domain ( containing conditional branches and fine-grained deadline constraints). Our experimental results show that using our scheme can lead to more than 20x speedup for each invocation of the schedulability analysis algorithm, compared to the case where the full algorithm is run.
C1 [Bordoloi, Unmesh D.; Chakraborty, Samarjit] Natl Univ Singapore, Dept Comp Sci, Singapore 117543, Singapore.
C3 National University of Singapore
RP Bordoloi, UD (corresponding author), Natl Univ Singapore, Dept Comp Sci, Singapore 117543, Singapore.
EM unmeshdu@comp.nus.edu.sg; samarjit@comp.nus.edu.sg
RI Chakraborty, Samarjit/AAU-9569-2020
OI Chakraborty, Samarjit/0000-0002-0503-6235
CR ALBERS K, 2004, P EUR C REAL TIM SYS
   AMNELL T, 2003, LECT NOTES COMPUTER, V2791
   Baruah S, 1999, REAL-TIME SYST, V17, P5, DOI 10.1023/A:1008030427220
   BARUAH S, 1998, P EUR WORKSH REAL TI
   Baruah SK, 2003, REAL-TIME SYST, V24, P93, DOI 10.1023/A:1021711220939
   BARUAH SK, 1998, P IEEE REAL TIM SYST
   Bini E., 2005, P IEEE REAL TIM SYST
   Buttazzo G., 1997, HARD REAL TIME COMPU
   CHAKRABORTY S, 2002, P DES AUT C NEW ORL
   CHAKRABORTY S, 2002, P IEEE REAL TIM SYST
   Chakraborty Samarjit, 2001, LECT NOTES COMPUTER, V2125
   ESSER R, 2001, IEEE INT S HUM CENTR
   FISHER N, 2005, P EUR C REAL TIM SYS
   Hamann A., 2004, IEEE REAL TIM SYST S
   Mok AK, 1997, IEEE T SOFTWARE ENG, V23, P635, DOI 10.1109/32.637146
   TAKADA H, 1997, P INT WORKSH REAL TI
   TOKUDA H, 1988, P IEEE INT COMP SOFT
NR 17
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 1
AR 7
DI 10.1145/1324969.1324976
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LE
UT WOS:000256880700007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Scharwaechter, H
   Kammler, D
   Wieferink, A
   Hohenauer, M
   Karuri, K
   Ceng, J
   Leupers, R
   Ascheid, G
   Meyr, H
AF Scharwaechter, Hanno
   Kammler, David
   Wieferink, Andreas
   Hohenauer, Manuel
   Karuri, Kingshuk
   Ceng, Jianjiang
   Leupers, Rainer
   Ascheid, Gerd
   Meyr, Heinrich
TI ASIP architecture exploration for efficient IPSec encryption: A case
   study
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE IPSec; computer-aided design; ADL; ASIP
AB Application-Specific Instruction-Set Processors (ASIPs) are becoming increasingly popular in the world of customized, application-driven System-on-Chip (SoC) designs. Efficient ASIP design requires an iterative architecture exploration loop-gradual refinement of the processor architecture starting from an initial template. To accomplish this task, design automation tools are used to detect bottlenecks in embedded applications, to implement application- specific processor instructions, and to automatically generate the required software tools (such as instruction-set simulator, C-compiler, assembler, and profiler), as well as to synthesize the hardware. This paper describes an architecture exploration loop for an ASIP coprocessor that implements common encryption functionality used in symmetric block cipher algorithms for internet protocol security (IPSec). The coprocessor is accessed via shared memory and, as a consequence, our approach is easily adaptable to arbitrary main processor architectures. This paper presents the extended version of our case study that has been already published on the SCOPES conference in 2004. In both papers, a MIPS architecture is used as the main processor and Blowfish as encryption algorithm.
C1 [Scharwaechter, Hanno; Kammler, David; Wieferink, Andreas; Hohenauer, Manuel; Karuri, Kingshuk; Ceng, Jianjiang; Leupers, Rainer; Ascheid, Gerd; Meyr, Heinrich] Rhein Westfal TH Aachen, Aachen, Germany.
C3 RWTH Aachen University
RP Scharwaechter, H (corresponding author), Rhein Westfal TH Aachen, Aachen, Germany.
CR *ACE, 2005, COS COMP DEV SYST
   [Anonymous], 1998, RFC 2401
   [Anonymous], 17 INT S COMP INF SC
   [Anonymous], 2373 RFC
   *ARC INT, 2005, ARCT PROC
   BISWAS P, 2004, P DES AUT C JUN
   BRANSTAD DK, 1976, 771291 NBSIR
   BURKE J, 2000, ARCHITECTURAL SUPPOR, P178
   CHEUNG OYH, 2001, LECT NOTES COMPUTER, V2162
   CHODOWIEC P, 2001, FPGA
   *CISC SYST, 1999, PAR EXPRESS FORW CIS
   *COGN CORP, 2001, NETW PROC FOR
   Deerings S, 1998, 2460 RFC
   DRAVES R, 1998, WIND NT S SEATTL
   *EZCHIPS TECHN, 1999, NETW PROC DES NEXT G
   FAUTH A, 1995, P EUR DES TEST C ED
   FEISTEL H, 1973, SCI AM, V228, P15, DOI 10.1038/scientificamerican0573-15
   FEISTEL H, 1974, Patent No. 3798360
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   HALAMBI A, 1999, P C DES AUT TEST EUR
   HOFFMANN A, 2003, ARCHITECTURE EXPLORA
   HOHENAUER M, 2004, P C DES AUT TEST EUR
   *IBM CORP, 1999, IBM32NPR161EPXCAC100
   KOBAYASHI S, 2001, WORKSH SOFTW COMP EM
   LANNER D, 1995, CODE GENERATION EMBE
   LEONG M, 2000, IEEE S FIELD PROGR C
   *LEXTR CORP, 2001, NETW PROC FOR
   MENCER O, 1998, P INT C AC SPEECH SI
   *MIPS INC, 2005, MIPS TECHN
   NOHL A, 2002, P DESIGN AUT C DAC
   PAULIN P, 2001, P C DES AUT TEST EUR
   Postel J, 1981, INTERNET PROTOCOL, DOI [10.17487/RFC0791, DOI 10.17487/RFC0791]
   RAJESH V, 1999, INT C VLSI DES
   Schliebusch O., 2004, P C DES AUT TEST EUR
   Schneier B., 1998, TWOFISH 128 BIT BLOC
   Schneier B., 2015, APPL CRYPTOGRAPHY, VSecond
   SHAH N, 2001, 10 U CAL
   *SITERA CORP, 2000, IQ2000 PRISM SITERA
   THAYER R, 1998, 2411 RFC
   WIEFERINK A, 2004, P C DES AUT TEST EUR
   *XEL PACK DEV CORP, 2001, NETW PROC FOR
   [No title captured]
NR 42
TC 6
Z9 6
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 2
AR 12
DI 10.1145/1234675.1234679
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LB
UT WOS:000256880400004
DA 2024-07-18
ER

PT J
AU Brun, L
   Garion, C
   Garoche, PL
   Thirioux, X
AF Brun, Lelio
   Garion, Christophe
   Garoche, Pierre-Loic
   Thirioux, Xavier
TI Equation-Directed Axiomatization of Lustre Semantics to Enable Optimized
   Code Validation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Lustre; Frama-C; ACSL
ID TRANSLATION VALIDATION; SIGNAL
AB Model-based design tools like SCADE Suite and Simulink are often used to design safety-critical embedded software. Consequently, generating correct code from such models is crucial. We tackle this challenge on Lustre, a dataflow synchronous language that embodies the concepts that base such tools. Instead of proving correct a whole code generator, we turn an existing compiler into a certifying compiler from Lustre to C, following a translation validation approach.
   We propose a solution that generates both C code and an attached specification expressing a correctness result for the generated and optionally optimized code. The specification yields proof obligations that are discharged by external solvers through the Frama-C platform.
C1 [Brun, Lelio] Natl Inst Informat, 2 1 2 Hitotsubashi,Chiyoda Ku, Tokyo 1018430, Japan.
   [Garion, Christophe; Thirioux, Xavier] Univ Toulouse, ISAE SUPAERO, 10,Ave Edouard Belin, F-31055 Toulouse, France.
   [Garoche, Pierre-Loic] Univ Toulouse, ENAC, 7 Ave Edouard Belin, F-31055 Toulouse, France.
C3 Research Organization of Information & Systems (ROIS); National
   Institute of Informatics (NII) - Japan; Universite de Toulouse; Institut
   Superieur de l'Aeronautique et de l'Espace (ISAE-SUPAERO); Universite
   Federale Toulouse Midi-Pyrenees (ComUE); Universite de Toulouse; Ecole
   Nationale de l'Aviation Civile (ENAC)
RP Brun, L (corresponding author), Natl Inst Informat, 2 1 2 Hitotsubashi,Chiyoda Ku, Tokyo 1018430, Japan.
EM lelio_brun@nii.ac.jp; garion@isae-supaero.fr; garoche@enac.fr;
   thirioux@isae-supaero.fr
OI Brun, Lelio/0000-0002-0642-6008; Thirioux, Xavier/0009-0002-1126-6835;
   Garoche, Pierre-loic/0000-0002-0513-6076; Garion,
   Christophe/0000-0002-4467-2939
FU Defense Innovation Agency (AID) of the French Ministry of Defense
   [CLEDESCHAMPS N 2021 65 0070]
FX This work is supported by the Defense Innovation Agency (AID) of the
   French Ministry of Defense (research project CLEDESCHAMPS N 2021 65
   0070).
CR Amjad HM, 2019, INT CONF SEMANT, P153, DOI 10.1109/SKG49510.2019.00034
   [Anonymous], 2008, P 2008 INT C FORM ME, DOI DOI 10.1109/FMCAD.2008.ECP.19
   ANSYS, 2021, SCADE SUIT
   Ballabriga C, 2010, LECT NOTES COMPUT SC, V6399, P35, DOI 10.1007/978-3-642-16256-5_6
   Barrett Clark, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P171, DOI 10.1007/978-3-642-22110-1_14
   Baudin P, 2021, COMMUN ACM, V64, P56, DOI 10.1145/3470569
   BENVENISTE A, 1990, IEEE T AUTOMAT CONTR, V35, P535, DOI 10.1109/9.53519
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Biernacki D, 2008, LCTES'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P121
   Bohrer B, 2018, ACM SIGPLAN NOTICES, V53, P617, DOI [10.1145/3192366.3192406, 10.1145/3296979.3192406]
   Bourbouh Hamza, 2020, EMBEDDED REAL TIME S
   Bourke T, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477041
   Bourke T, 2020, P ACM PROGRAM LANG, V4, DOI 10.1145/3371112
   Bourke T, 2017, ACM SIGPLAN NOTICES, V52, P586, DOI [10.1145/3140587.3062358, 10.1145/3062341.3062358]
   Brun Lelio, MECH SEMANTICS VERIF
   Carbonneaux Q, 2014, ACM SIGPLAN NOTICES, V49, P270, DOI [10.1145/2594291.2594301, 10.1145/2666356.2594301]
   Caspi P., 1987, Conference Record of the Fourteenth Annual ACM Symposium on Principles of Programming Languages, P178, DOI 10.1145/41625.41641
   Caspi P, 2003, ACM SIGPLAN NOTICES, V38, P153, DOI 10.1145/780731.780754
   Cavalcanti A, 2011, FORM ASP COMPUT, V23, P465, DOI 10.1007/s00165-010-0170-3
   Champion A, 2016, LECT NOTES COMPUT SC, V9780, P510, DOI 10.1007/978-3-319-41540-6_29
   Chen Mingshuai., 2017, Provably Correct Systems, P39, DOI DOI 10.1007/978-3-319-48628-4_3
   Colaço JL, 2017, PROCEEDINGS 11TH 2017 INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING (TASE), P4
   Colaço JL, 2003, LECT NOTES COMPUT SC, V2855, P134
   Conchon S., 2018, SMT WORKSH INT WORKS
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Delaval Gwenael, HEPTAGON BZR MANUAL
   Finkbeiner B, 2020, LECT NOTES COMPUT SC, V12399, P431, DOI 10.1007/978-3-030-60508-7_24
   Garoche PL, 2014, ELECTRON P THEOR COM, P19, DOI 10.4204/EPTCS.169.4
   Hamon G., 2000, Proceedings of the 2nd International ACM SIGPLAN Conference on Principles and Practice of Declarative Programming (PPDP '00), P289, DOI 10.1145/351268.351300
   Jahier Erwan, 2020, The Lustre V6 reference manual
   Leroy X, 2009, COMMUN ACM, V52, P107, DOI 10.1145/1538788.1538814
   Pnueli A, 1998, LECT NOTES COMPUT SC, V1384, P151, DOI 10.1007/BFb0054170
   Pnueli A, 1999, LECT NOTES COMPUT SC, V1710, P231
   Pnueli A, 1998, LECT NOTES COMPUT SC, V1443, P235, DOI 10.1007/BFb0055057
   Ryabtsev M, 2009, LECT NOTES COMPUT SC, V5643, P696, DOI 10.1007/978-3-642-02658-4_57
   Scaife N., 2004, Proceedings of the 4th ACM International Conference on Embedded Software, EMSOFT '04, P259
   Shi G, 2019, SCI CHINA INFORM SCI, V62, DOI 10.1007/s11432-016-9270-0
   Shi G, 2017, PROC IEEE ACM INT C, P109, DOI 10.1109/ICSE-C.2017.83
   Simulink, 2021, SIM
   The Coq Team, 2021, COQ
   Thirioux Xavier, 2021, LUSTREC
   Toom A., 2008, Embedded Real Time Software
   Toom Andres, 2010, ERTS2 2010 EMBEDDED
   Tripakis S., 2005, ACM T EMBED COMPUT S, V4, P779, DOI DOI 10.1145/1113830.1113834
   Ngo VC, 2015, LECT NOTES COMPUT SC, V9039, P66, DOI 10.1007/978-3-319-19195-9_5
   Yang ZB, 2016, FRONT COMPUT SCI-CHI, V10, P37, DOI 10.1007/s11704-015-4364-y
   Zou L, 2013, 2013 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT)
   Zou L, 2015, LECT NOTES COMPUT SC, V9364, P464, DOI 10.1007/978-3-319-24953-7_33
NR 48
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 151
DI 10.1145/3609393
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300054
OA Green Published
DA 2024-07-18
ER

PT J
AU Günzel, M
   Chen, KH
   Ueter, N
   von der Brüggen, G
   Dürr, M
   Chen, JJ
AF Guenzel, Mario
   Chen, Kuan-Hsun
   Ueter, Niklas
   von der Brueggen, Georg
   Duerr, Marco
   Chen, Jian-Jia
TI Compositional Timing Analysis of Asynchronized Distributed Cause-effect
   Chains
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cause-effect chains; maximum data age; maximum reaction time;
   compositional end-to-end analysis
ID LATENCY
AB Real-time systems require the formal guarantee of timing constraints, not only for the individual tasks but also for the end-to-end latency of data flows. The data flow among multiple tasks, e.g., from sensors to actuators, is described by a cause-effect chain, independent from the priority order of the tasks. In this article, we provide an end-to-end timing-analysis for cause-effect chains on asynchronized distributed systems with periodic task activations, considering the maximum reaction time (MRT) (i.e., the duration of data processing) and the maximum data age (MDA) (i.e., the worst-case data freshness). We first provide an analysis of the end-to-end latency on one local electronic control unit (ECU) that has to consider only the jobs in a bounded time interval. We extend our analysis to globally asynchronized systems by exploiting a compositional property to combine the local results. Throughout synthesized data based on an automotive benchmark as well as on randomized parameters, we show that our analytical results improve the state-of-the-art.
C1 [Guenzel, Mario; Ueter, Niklas; von der Brueggen, Georg; Duerr, Marco; Chen, Jian-Jia] TU Dortmund Univ, Otto Hahn Str 16, D-44227 Dortmund, Germany.
   [Chen, Kuan-Hsun] Univ Twente, Zilverling Bldg 11,Room 5037,Hallenweg 19, NL-7522 NH Enschede, Netherlands.
C3 Dortmund University of Technology; University of Twente
RP Günzel, M (corresponding author), TU Dortmund Univ, Otto Hahn Str 16, D-44227 Dortmund, Germany.
EM mario.guenzel@tu-dortmund.de; h.chen@utwente.nl;
   niklas.ueter@tu-dortmund.de; georg.on-der-brueggen@tu-dortmund.de;
   marco.duerr@tu-dortmund.de; jian-jia.chen@tu-dortmund.de
RI Chen, Jian-Jia/ABJ-6763-2022
OI Chen, Jian-Jia/0000-0001-8114-9760; Chen, Kuan-Hsun/0000-0002-7110-921X;
   Gunzel, Mario/0000-0001-7575-7014; von der Bruggen,
   Georg/0000-0002-8137-3612
FU European Research Council (ERC) under the European Union [865170];
   Deutsche Forschungsgemeinschaft (DFG) [398602212]
FX This result is part of a project (PropRT) that has received funding from
   the European Research Council (ERC) under the European Union's Horizon
   2020 research and innovation programme (grant agreement No. 865170).
   This work has been supported by Deutsche Forschungsgemeinschaft (DFG),
   as part of Sus-Aware (Project no. 398602212).
CR AUTOSAR, 2022, SPEC TIM EXT REL R22
   Becker M, 2017, IEEE INT CONF EMBED
   Becker M, 2017, J SYST ARCHITECT, V80, P104, DOI 10.1016/j.sysarc.2017.09.004
   Becker M, 2016, IEEE INT CONF EMBED, P159, DOI 10.1109/RTCSA.2016.41
   Becker Matthias, 2016, P WORKSH AN TOOLS ME
   Benveniste A, 2002, LECT NOTES COMPUT SC, V2491, P252
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bosch, 1991, CONTROLLER AREA NETW
   Choi H, 2020, PR IEEE COMP DESIGN, P631, DOI 10.1109/ICCD50377.2020.00109
   Davare A, 2007, DES AUT CON, P278, DOI 10.1109/DAC.2007.375172
   Dürr M, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358181
   Ernst R, 2018, IEEE IND ELEC, P4084, DOI 10.1109/IECON.2018.8591550
   Feiertag Nico, 2009, WORKSH COMP THEOR TE
   FlexRay Consortium, 2005, FLEXRAY COMM SYST PR
   Forget J, 2017, IEEE INT C EMERG
   Girault A, 2018, IEEE T COMPUT AID D, V37, P2578, DOI 10.1109/TCAD.2018.2861016
   Gohari P, 2022, PROCEEDINGS OF THE 30TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS, RTNS 2022, P24, DOI 10.1145/3534879.3534893
   Gunzel M, 2021, IEEE REAL TIME, P40, DOI 10.1109/RTAS52030.2021.00012
   Hamann Arne, 2017, LEIBNIZ INT P INFORM, V10, P1
   Hamann Arne, 2019, P WORKSHOP ANAL TOOL
   Kirsch C.M., 2012, Advances in Real-Time Systems (to Georg Farber on the occasion of his appointment as Professor Emeritus at TU Munchen after leading the Lehrstuhl fur Realzeit-Computersysteme for 34 illustrious years, P103
   Kloda T, 2018, IEEE INT C EMERG, P360, DOI 10.1109/ETFA.2018.8502498
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   Kordon Alix Munier, 2020, ECRTS LIPICS, V20, P1
   Kramer Simon, 2015, P INT WORKSHOP ANAL
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   Rajeev A. C., 2010, INT C EMB SOFTW EMSO, P129
   Schlatow J., 2016, Proceedings of the 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), P1, DOI DOI 10.1109/RTAS.2016.7461359
   Schlichenmaier J., 2018, ARXIV PREPRINT, P1, DOI DOI 10.1109/SIES.2018.8442077
   TU Dortmund LS12, 2022, END TO END TIM AN
NR 30
TC 2
Z9 2
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 63
DI 10.1145/3587036
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300004
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Tabanelli, E
   Tagliavini, G
   Benini, L
AF Tabanelli, Enrico
   Tagliavini, Giuseppe
   Benini, Luca
TI DNN Is Not All You Need: Parallelizing Non-neural ML Algorithms on
   Ultra-low-power IoT Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Machine learning; parallel ultra-low-power platforms; MCUs; edge
ID OPENMP; RECOGNITION; CHALLENGES; NETWORK; CORE; EDGE
AB Machine Learning (ML) functions are becoming ubiquitous in latency- and privacy-sensitive IoT applications, prompting a shift toward near-sensor processing at the extreme edge and the consequent increasing adoption of Parallel Ultra-low-power (PULP) IoT processors. These compute- and memory-constrained parallel architectures need to run efficiently a wide range of algorithms, including key Non-neural ML kernels that compete favorably with Deep Neural Networks in terms of accuracy under severe resource constraints. In this article, we focus on enabling efficient parallel execution of Non-neural ML algorithms on two RISCV-based PULP platforms, namely, GAP8, a commercial chip, and PULP-OPEN, a research platform running on an FPGA emulator. We optimized the parallel algorithms through a fine-grained analysis and intensive optimization to maximize the speedup, considering two alternative Floating-point (FP) emulation libraries on GAP8 and the native FPU support on PULP-OPEN. Experimental results show that a target-optimized emulation library can lead to an average 1.61x runtime improvement and 37% energy reduction compared to a standard emulation library, while the native FPU support reaches up to 32.09x and 99%, respectively. In terms of parallel speedup, our design improves the sequential execution by 7.04x on average on the targeted octa-core platforms leading to energy and latency decrease up to 87%. Last, we present a comparison with the ARM Cortex-M4 microcontroller, a widely adopted commercial solution for edge deployments, which is 12.87x slower than PULP-OPEN.
C1 [Tabanelli, Enrico; Benini, Luca] Univ Bologna, DEI, Viale Risorgimento 2, Bologna, Italy.
   [Tagliavini, Giuseppe] Univ Bologna, DISI, Viale Risorgimento 2, Bologna, Italy.
C3 University of Bologna; University of Bologna
RP Tabanelli, E (corresponding author), Univ Bologna, DEI, Viale Risorgimento 2, Bologna, Italy.
EM enrico.tabanelli3@unibo.it; giuseppe.tagliavini@unibo.it;
   luca.benini@unibo.it
RI Tagliavini, Giuseppe/K-6032-2019
OI Tagliavini, Giuseppe/0000-0002-9221-4633; BENINI,
   LUCA/0000-0001-8068-3806
FU H2020 "European PILOT" project [101034126]
FX This work was partially supported by the H2020 "European PILOT" project
   under Grant ID No. 101034126.
CR Agathos SN, 2013, 2013 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (IC-SAMOS), P180, DOI 10.1109/SAMOS.2013.6621121
   Ahmad MW, 2017, ENERG BUILDINGS, V147, P77, DOI 10.1016/j.enbuild.2017.04.038
   Alaradi Mohamed, 2020, P INT C DATA ANALYTI, P1
   [Anonymous], 2011, CISCO VISUAL NETWORK
   Banbury C., 2021, ARXIV
   Banbury C. R., 2020, arXiv
   Barbera MV, 2013, IEEE INFOCOM SER, P1285
   Bekaroo G, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND INNOVATIVE BUSINESS PRACTICES FOR THE TRANSFORMATION OF SOCIETIES (EMERGITECH), P361, DOI 10.1109/EmergiTech.2016.7737367
   Breiman L, 2001, MACH LEARN, V45, P5, DOI 10.1023/A:1010933404324
   Burrello A, 2021, IEEE T COMPUT, V70, P1253, DOI 10.1109/TC.2021.3066883
   Capra M, 2020, IEEE ACCESS, V8, P225134, DOI 10.1109/ACCESS.2020.3039858
   Chang WH, 2008, IEEE T SIGNAL PROCES, V56, P4673, DOI 10.1109/TSP.2008.924637
   Chapman B, 2009, INT PARALL DISTRIB P, P2107
   Chen D, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400702
   Christensen M, 2006, EDN, V51, P111
   Cisco, 2016, Cisco global cloud index: Forecast and methodology, 2015-2000
   CORTES C, 1995, MACH LEARN, V20, P273, DOI 10.1007/BF00994018
   COVER TM, 1967, IEEE T INFORM THEORY, V13, P21, DOI 10.1109/TIT.1967.1053964
   Cramer JS, 2002, ORIGINS LOGISTIC REG, DOI 10.2139/ssrn.360300
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   Darema F., 2001, Recent Advances in Parallel Virtual Machine and Message Passing Interface. 8th European PVM/MPI Users' Group Meeting. Proceedings (Lecture Notes in Computer Science Vol.2131)
   De Guzman Jerome T., 2020, P IEEE 12 INT C HUMA, P1
   Dogan U., 2011, 2011 IEEE International Conference on Robotics and Biomimetics (ROBIO), P1837, DOI 10.1109/ROBIO.2011.6181557
   Durkota Karel, 2020, DCASE2020
   Eloquent Arduino blog, MICROML
   Flamand E, 2018, IEEE INT CONF ASAP, P69
   Friedman N, 1997, MACH LEARN, V29, P131, DOI 10.1023/A:1007465528199
   Furlinger K., 2006, High Performance Computing for Computational Science - VECPAR 2006. 7th International Conference. Revised Selected and Invited Papers (Lecture Notes in Computer Science Vol. 4395), P39
   Gopinath S, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P79, DOI 10.1145/3314221.3314597
   Gottscho M, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126534
   Greenwaves Technologies, GAP PROC
   Greeshma K. V., 2019, Int. J. Innov. Technol. Explor. Eng, V8, P960
   Gupta C, 2017, PR MACH LEARN RES, V70
   Hasan M, 2019, INTERNET THINGS-NETH, V7, DOI 10.1016/j.iot.2019.100059
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Huh J, 2021, IEEE W SP LANG TECH, P133, DOI 10.1109/SLT48900.2021.9383571
   Ioannou C, 2018, MSWIM'18: PROCEEDINGS OF THE 21ST ACM INTERNATIONAL CONFERENCE ON MODELING, ANALYSIS AND SIMULATION OF WIRELESS AND MOBILE SYSTEMS, P259, DOI 10.1145/3242102.3242145
   Kumar A., 2017, International Conference on Machine Learning, V70, P1935
   Kumar N, 2021, IEEE INTERNET THINGS, V8, P869, DOI 10.1109/JIOT.2020.3008896
   Kumar P, 2017, ADV COMPU INTELL ROB, P1, DOI 10.4018/978-1-5225-2545-5
   Lai LZ, 2018, Arxiv, DOI arXiv:1801.06601
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lei Huang, 2012, 2012 IEEE Global High Tech Congress on Electronics (GHTCE), P131, DOI 10.1109/GHTCE.2012.6490139
   Liu P, 2019, J CENT SOUTH UNIV, V26, P1, DOI 10.1007/s11771-019-3978-x
   Liu XL, 2019, WORLD WIDE WEB, V22, P423, DOI 10.1007/s11280-018-0600-3
   Liu YH, 2007, IEEE T NEURAL NETWOR, V18, P178, DOI 10.1109/TNN.2006.883013
   Ma YJ, 2019, INT PARALL DISTRIB P, P1063, DOI 10.1109/IPDPS.2019.00113
   Mach S, 2021, IEEE T VLSI SYST, V29, P774, DOI 10.1109/TVLSI.2020.3044752
   MacQueen J., 1967, P 5 BERK S MATH STAT, P281
   Mahajan D, 2016, INT S HIGH PERF COMP, P14, DOI 10.1109/HPCA.2016.7446050
   Mahdavinejad MS, 2018, DIGIT COMMUN NETW, V4, P161, DOI 10.1016/j.dcan.2017.10.002
   McDonald, 2001, PARALLEL PROGRAMMING
   Menard D, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/242584
   Menard D, 2006, EURASIP J APPL SIG P, DOI 10.1155/ASP/2006/96421
   Merenda M, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20092533
   Mittal S, 2016, ACM J EMERG TECH COM, V12, DOI 10.1145/2821510
   Montagna F, 2021, LECT NOTES COMPUT SC, V12800, P167, DOI 10.1007/978-3-030-81682-7_11
   Munera A, 2020, DES AUT TEST EUROPE, P903, DOI 10.23919/DATE48585.2020.9116230
   Nordby Jon, EMLEARN MACHINE LEAR
   Patel Sumit, 2015, INT J ENG DEV RES, V3, P837
   Peng XS, 2013, IEEE T DIELECT EL IN, V20, P754
   Perotti M, 2022, LECT NOTES COMPUT SC, V13227, P16, DOI 10.1007/978-3-031-04580-6_2
   Ranjitha M. M., 2019, 2019 1st International Conference on Advances in Information Technology (ICAIT). Proceedings, P76, DOI 10.1109/ICAIT47043.2019.8987328
   Rossi D, 2021, ISSCC DIG TECH PAP I, V64, P60, DOI 10.1109/ISSCC42613.2021.9365939
   Sakr F, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20092638
   Sanchez-Iborra R, 2020, IEEE CIRC SYST MAG, V20, P4, DOI 10.1109/MCAS.2020.3005467
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Senagi K, 2022, J SUPERCOMPUT, V78, P10480, DOI 10.1007/s11227-021-04290-6
   Shor J, 2022, INT CONF ACOUST SPEE, P3169, DOI 10.1109/ICASSP43922.2022.9747197
   Siddharth T, 2020, IEEE SENS J, V20, P11421, DOI 10.1109/JSEN.2020.2995749
   Sony, Spresense development board
   STMicroelectronics, 10 CUB AI AI EXP PAC
   Sun YC, 2014, INT J DISTRIB SENS N, DOI 10.1155/2014/190903
   Tabanelli E, 2022, IEEE T IND INFORM, V18, P943, DOI 10.1109/TII.2021.3078186
   Tabanelli E, 2020, PROC IEEE INT SYMP, P805, DOI [10.1109/ISIE45063.2020.9152277, 10.1109/isie45063.2020.9152277]
   Tagliavini G, 2018, IEEE T PARALL DISTR, V29, P2150, DOI 10.1109/TPDS.2018.2814602
   Tan MX, 2019, PR MACH LEARN RES, V97
   TinyML foundation, TINYML REAS COMM
   Tzu-Hsuan Lin, 2020, 2020 International Computer Symposium (ICS), P96, DOI 10.1109/ICS51289.2020.00028
   Wong WK, 2021, IEEE SENS J, V21, P8441, DOI 10.1109/JSEN.2021.3049273
   Wu D, 2020, IEEE T IND INFORM, V16, P5244, DOI 10.1109/TII.2019.2952917
   Wu WB, 2017, IEEE INTERNET THINGS, V4, P979, DOI 10.1109/JIOT.2017.2677578
   Xiaoyan Zhuo, 2020, 2020 IEEE 22nd International Conference on High Performance Computing and Communications; IEEE 18th International Conference on Smart City; IEEE 6th International Conference on Data Science and Systems (HPCC/SmartCity/DSS), P607, DOI 10.1109/HPCC-SmartCity-DSS50907.2020.00077
   Yazici M.T., 2018, Big Data Cognit. Comput., V2, P26, DOI [10.3390/bdcc2030026, DOI 10.3390/BDCC2030026]
   You Y, 2014, INT PARALL DISTRIB P, DOI 10.1109/IPDPS.2014.88
   Yu W, 2018, IEEE ACCESS, V6, P6900, DOI 10.1109/ACCESS.2017.2778504
   Zhao ML, 2021, INT SYMP PARAL ARCH, P162, DOI 10.1109/PAAP54281.2021.9720310
   Zhu HM, 2019, INT J GRID HIGH PERF, V11, P17, DOI 10.4018/IJGHPC.2019010102
NR 88
TC 3
Z9 3
U1 3
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 56
DI 10.1145/3571133
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400017
OA Green Published, Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Aminabadi, RY
   Ruwase, O
   Zhang, MJ
   He, YX
   Arnau, JM
   González, A
AF Aminabadi, Reza Yazdani
   Ruwase, Olatunji
   Zhang, Minjia
   He, Yuxiong
   Arnau, Jose-Maria
   Gonzalez, Antonio
TI SHARP: An Adaptable, Energy-Efficient Accelerator for Recurrent Neural
   Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Recurrent Neural Network (RNN); Long-Short-Term Memory (LSTM);
   accelerator; scheduling; reconfigurability; low power
AB The effectiveness of Recurrent Neural Networks (RNNs) for tasks such as Automatic Speech Recognition has fostered interest in RNN inference acceleration. Due to the recurrent nature and data dependencies of RNN computations, priorwork has designed customized architectures specifically tailored to the computation pattern of RNN, getting high computation efficiency for certain chosen model sizes. However, given that the dimensionality of RNNs varies a lot for different tasks, it is crucial to generalize this efficiency to diverse configurations.
   In this work, we identify adaptiveness as a key feature that is missing from today's RNN accelerators. In particular, we first show the problem of low resource utilization and low adaptiveness for the state-ofthe-art RNN implementations on GPU, FPGA, and ASIC architectures. To solve these issues, we propose an intelligent tiled-based dispatching mechanism for increasing the adaptiveness of RNN computation, in order to efficiently handle the data dependencies. To do so, we propose Sharp as a hardware accelerator, which pipelines RNN computation using an effective scheduling scheme to hide most of the dependent serialization. Furthermore, Sharp employs dynamic reconfigurable architecture to adapt to the model's characteristics.
   Sharp achieves 2x, 2.8x, and 82x speedups on average, considering different RNN models and resource budgets, compared to the state-of-the-art ASIC, FPGA, and GPU implementations, respectively. Furthermore, we provide significant energy reduction with respect to the previous solutions, due to the low power dissipation of Sharp (321 GFLOPS/Watt).
C1 [Aminabadi, Reza Yazdani] Microsoft, Quebec City, PQ, Canada.
   [Ruwase, Olatunji; Zhang, Minjia; He, Yuxiong] Microsoft, Redmond, WA USA.
   [Arnau, Jose-Maria; Gonzalez, Antonio] Univ Politecn Cataluna, Barcelona, Spain.
C3 Microsoft; Universitat Politecnica de Catalunya
RP Aminabadi, RY (corresponding author), Microsoft, Quebec City, PQ, Canada.
EM reyazda@microsoft.com; olruwase@microsoft.com; minjiaz@microsoft.com;
   yuxhe@microsoft.com; jarnau@ac.upc.edu; antonio@ac.upc.edu
RI ZHANG, Min/AAV-9787-2020
OI ZHANG, Min/0000-0003-1643-5271; Zhang, Minjia/0000-0002-8165-166X
FU CoCoUnit ERC Advanced Grant of the EU's Horizon 2020 program [833057];
   Spanish State Research Agency (MCIN/AEI) [PID2020-113172RB-I00]; ICREA
   Academia program; European Research Council (ERC) [833057] Funding
   Source: European Research Council (ERC)
FX This work has been supported by the CoCoUnit ERC Advanced Grant of the
   EU's Horizon 2020 program (Grant No. 833057), the Spanish State Research
   Agency (MCIN/AEI) under Grant No. PID2020-113172RB-I00, and the ICREA
   Academia program.
CR [Anonymous], 2007, TN4101
   Appleyard J, 2016, Arxiv, DOI [arXiv:1604.01946, 10.48550/arXiv.1604.01946, DOI 10.48550/ARXIV.1604.01946]
   Chandar S, 2019, Arxiv, DOI arXiv:1902.06704
   Chang Andre Xian Ming, 2015, arXiv
   Chetlur S, 2014, Arxiv, DOI [arXiv:1410.0759, DOI 10.48550/ARXIV.1410.0759]
   Cho KYHY, 2014, Arxiv, DOI [arXiv:1406.1078, DOI 10.3115/V1/D14-1179, 10.48550/ARXIV.1406.1078, DOI 10.48550/ARXIV.1406.1078]
   Chung JY, 2014, Arxiv, DOI arXiv:1412.3555
   Diamos G., 2016, INT C MACH LEARN, P2024
   Donahue J, 2016, Arxiv, DOI [arXiv:1411.4389, DOI 10.48550/ARXIV.1411.4389]
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Guan YJ, 2017, ASIA S PACIF DES AUT, P629, DOI 10.1109/ASPDAC.2017.7858394
   Gupta U, 2019, INT CONFER PARA, P1, DOI 10.1109/PACT.2019.00009
   Han S, 2017, Arxiv, DOI arXiv:1612.00694
   Han S, 2016, Arxiv, DOI [arXiv:1510.00149, DOI 10.48550/ARXIV.1510.00149]
   Hartigan J. A., 1979, Applied Statistics, V28, P100, DOI 10.2307/2346830
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Hoffmann J, 2017, SEVENTH INTERNATIONAL CONFERENCE ON PERFORMANCE, SAFETY AND ROBUSTNESS IN COMPLEX SYSTEMS AND APPLICATIONS (PESARO 2017), P33
   Holmes C, 2019, PROCEEDINGS OF THE FOURTEENTH EUROSYS CONFERENCE 2019 (EUROSYS '19), DOI 10.1145/3302424.3303949
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kim J, 2017, Arxiv, DOI arXiv:1701.03360
   Lakretz Y, 2019, Arxiv, DOI arXiv:1903.07435
   Lam MWY, 2019, INT CONF ACOUST SPEE, P7235, DOI 10.1109/ICASSP.2019.8683660
   Li S, 2011, ICCAD-IEEE ACM INT, P694, DOI 10.1109/ICCAD.2011.6105405
   Li SC, 2015, ANN IEEE SYM FIELD P, P111, DOI 10.1109/FCCM.2015.50
   Miao YJ, 2015, Arxiv, DOI arXiv:1507.08240
   Mikolov T, 2010, 11TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION 2010 (INTERSPEECH 2010), VOLS 1-2, P1045
   Narang S., 2017, GitHub Repository
   Park DS, 2019, INTERSPEECH, P2613, DOI 10.21437/Interspeech.2019-2680
   Salehinejad H, 2018, Arxiv, DOI arXiv:1801.01078
   Seo M, 2018, Arxiv, DOI arXiv:1611.01603
   Silfa F, 2018, 27TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2018), DOI 10.1145/3243176.3243184
   Sutskever I, 2014, ADV NEUR IN, V27
   Synopsys, 2021, SYN DES LIBR
   Synopsys, 2010, SYNOPSYS
   Tabani H, 2017, INT CONFER PARA, P41, DOI 10.1109/PACT.2017.11
   Venugopalan S, 2015, Arxiv, DOI arXiv:1505.00487
   Vinyals O, 2015, Arxiv, DOI arXiv:1411.4555
   Wang S, 2018, Arxiv, DOI arXiv:1803.06305
   Wang Shuohang, 2018, P 19 INT C COMPUTATI
   Weninger F, 2015, J MACH LEARN RES, V16, P547
   Wu YH, 2016, Arxiv, DOI [arXiv:1609.08144, DOI 10.48550/ARXIV.1609.08144]
   Yokim Scott., 2018, TENSOR OPS MADE EASI
   Ng JYH, 2015, Arxiv, DOI [arXiv:1503.08909, DOI 10.48550/ARXIV.1503.08909]
   Zaremba W, 2015, Arxiv, DOI arXiv:1409.2329
   Zhang MJ, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P951
   Zhu Haichao, 2019, ABS190606045 CORR
NR 46
TC 2
Z9 2
U1 3
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 30
DI 10.1145/3552513
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Isuwa, S
   Dey, S
   Ortega, AP
   Singh, AK
   Al-Hashimi, BM
   Merrett, GV
AF Isuwa, Samuel
   Dey, Somdip
   Ortega, Andre P.
   Singh, Amit Kumar
   Al-Hashimi, Bashir M.
   Merrett, Geoff, V
TI QUAREM: Maximising QoE Through Adaptive Resource Management in Mobile
   MPSoC Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Battery budgeting; maximising user experience; heterogeneous MPSoC;
   QoE-aware resource management; quality of experience; adaptive resource
   management
ID EXPERIENCE; QUALITY
AB Heterogeneous multi-processor system-on-chip (MPSoC) smartphones are required to offer increasing performance and user quality-of-experience (QoE), despite comparatively slow advances in battery technology. Approaches to balance instantaneous power consumption, performance and QoE have been reported, but little research has considered how to perform longer-term budgeting of resources across a complete battery discharge cycle. Approaches that have considered this are oblivious to the daily variability in the user's desired charging time-of-day (plug-in time), resulting in a failure to meet the user's battery life expectations, or else an unnecessarily over-constrained QoE. This paper proposes QUAREM, an adaptive resource management approach in mobile MPSoC platforms that maximises QoE while meeting battery life expectations. The proposed approach utilises a model that learns and then predicts the dynamics of the energy usage pattern and plug-in times. Unlike state-of-the-art approaches, we maximise the QoE through the adaptive balancing of the battery life and the quality of service (QoS) for the duration of the battery discharge. Our model achieves a good degree of accuracy with a mean absolute percentage error of 3.47% and 2.48% for the energy demand and plug-in times, respectively. Experimental evaluation on an off-the-shelf commercial smartphone shows that QUAREM achieves the expected battery life of the user within 20-25% energy demand variation with little or no QoE degradation.
C1 [Isuwa, Samuel; Merrett, Geoff, V] Univ Southampton, Sch Elect & Comp Sci, Univ Rd, Southampton SO17 1BJ, Hants, England.
   [Dey, Somdip; Singh, Amit Kumar] Univ Essex, Sch Comp Sci & Elect Engn, Wivenhoe Pk, Colchester CO4 3SQ, Essex, England.
   [Ortega, Andre P.] Escuela Super Politecn Litoral, Guayaquil 090903, Ecuador.
   [Al-Hashimi, Bashir M.] Kings Coll London, London WC2R 2LS, England.
C3 University of Southampton; University of Essex; Escuela Superior
   Politecnica del Litoral; University of London; King's College London
RP Isuwa, S (corresponding author), Univ Southampton, Sch Elect & Comp Sci, Univ Rd, Southampton SO17 1BJ, Hants, England.
EM s.isuwa@soton.ac.uk; somdip.dey@essex.ac.uk; portega@espol.edu.ec;
   a.k.singh@essex.ac.uk; bashir.alhashimi@kcl.ac.uk; gvm@ecs.soton.ac.uk
RI Isuwa, Samuel/HJI-1494-2023; Dey, Somdip/A-5147-2013
OI Dey, Somdip/0000-0001-6161-4637; Isuwa, Samuel/0000-0002-2235-4091
FU Petroleum Technology Development Fund (PTDF) [1526/19]
FX This study was supported by Petroleum Technology Development Fund (PTDF)
   with grant number 1526/19. All data supporting this study are openly
   available from the University of Southampton repository at
   https://doi.org/10.5258/SOTON/D2153.
CR Ali MI, 2010, DES AUT TEST EUROPE, P142
   Android Developer, 2021, ANDR 8 0 BEH CHANG
   Apkpure.com, 2015, FUNF J
   ARM, 2018, WELC DOC WORKL AUT
   ARMDeveloper, 2019, EN AW SCHED EAS
   Armstrong Martin, 2020, APPS AM CANT LIVE WI
   Arne Holst, 2020, NUMBER SMARTPHONE US
   Banerjee N, 2007, LECT NOTES COMPUT SC, V4717, P217
   Bantock JRB, 2017, I SYMPOS LOW POWER E
   Bantock James R. B., 2020, IEEE EMBED SYST LETT
   Basireddy KR, 2020, IEEE T COMPUT AID D, V39, P2206, DOI 10.1109/TCAD.2019.2935065
   Bischoff S, 2013, INT WORKS POW TIM, P91, DOI 10.1109/PATMOS.2013.6662160
   Chen X., P 14 WORKSH MOB COMP, DOI [10.1145/2444776.2444781, DOI 10.1145/2444776.2444781]
   Choi Y, 2019, MOBICOM'19: PROCEEDINGS OF THE 25TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, DOI 10.1145/3300061.3345449
   Dey S, 2020, DES AUT TEST EUROPE, P1728, DOI 10.23919/DATE48585.2020.9116294
   Donyanavard B, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2968459
   Draa IC, 2019, SAC '19: PROCEEDINGS OF THE 34TH ACM/SIGAPP SYMPOSIUM ON APPLIED COMPUTING, P1200, DOI 10.1145/3297280.3297398
   Ferreira D, 2011, LECT NOTES COMPUT SC, V6696, P19, DOI 10.1007/978-3-642-21726-5_2
   Fiedler M, 2010, IEEE NETWORK, V24, P36, DOI 10.1109/MNET.2010.5430142
   Frumusanu Andrei, 2018, GOOGLE PIXEL 3 REV U
   Frumusanu Andrei, 2018, IMPROVING EXYNOS 981
   Gaudette B, 2016, INT S HIGH PERF COMP, P52, DOI 10.1109/HPCA.2016.7446053
   Gerards MET, 2015, IEEE T COMPUT, V64, P1742, DOI 10.1109/TC.2014.2345410
   Goel Utkarsh, 2020, ARXIV
   Goens A., 2017, P 20 INT WORKSH SOFT, P11
   Google Git, 2020, ANDR CPUFREQ GOV
   Hyndman RJ., 2014, FORECASTING PRINCIPL
   Ickin S, 2012, IEEE COMMUN MAG, V50, P48, DOI 10.1109/MCOM.2012.6178833
   Isuwa S, 2019, DES AUT TEST EUROPE, P438, DOI [10.23919/date.2019.8714794, 10.23919/DATE.2019.8714794]
   Kanduri A., 2018, DESIGN AUTOMATION C, P1
   Kanduri A, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967002
   Lau Sei Ping, 2014, P 2 INT WORKSHOP ENE, P13
   Lee W, 2018, ASIA S PACIF DES AUT, P64, DOI 10.1109/ASPDAC.2018.8297284
   Li XL, 2013, DES AUT TEST EUROPE, P57
   Mandal SK, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3386359
   Mandal SK, 2019, IEEE T VLSI SYST, V27, P2842, DOI 10.1109/TVLSI.2019.2926106
   Mansour Youssef, 2021, 2021 INT C COMMUNICA, P1
   Mirsky Y, 2016, AISEC'16: PROCEEDINGS OF THE 2016 ACM WORKSHOP ON ARTIFICIAL INTELLIGENCE AND SECURITY, P1, DOI 10.1145/2996758.2996764
   Mitra Tulika, 2015, INFORM MEDIA TECHNOL, V10, P383, DOI [10.11185/imt.10.383, DOI 10.11185/IMT.10.383]
   Moller S, 2014, T-LAB SER TELECOMMUN, P1, DOI 10.1007/978-3-319-02681-7
   ODea S., 2020, SMARTPHONE UNIT SHIP
   Pandiyan D, 2014, I S WORKL CHAR PROC, P171, DOI 10.1109/IISWC.2014.6983056
   Park J.-G., 2016, Proceedings of the 31st Annual ACM Symposium on Applied Computing, SAC'16, P1717, DOI DOI 10.1145/2851613.2851671
   Park JG, 2016, I SYMPOS LOW POWER E, P218, DOI 10.1145/2934583.2934588
   Prakash A, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P208, DOI 10.1109/ICCD.2015.7357105
   Pramanik PKD, 2019, IEEE ACCESS, V7, P182113, DOI 10.1109/ACCESS.2019.2958684
   Qualcomm.com, 2017, SNAPDR 845 MOB PLATF
   Reddi VJ, 2018, IEEE MICRO, V38, P6, DOI 10.1109/MM.2018.011441560
   Reddy BK, 2018, IEEE T MULTI-SCALE C, V4, P369, DOI 10.1109/TMSCS.2017.2755619
   Sekar Krishna., 2013, Proceed- ings of the 19th Annual International Conference on Mobile Computing Networking, MobiCom '13, P363, DOI DOI 10.1145/2500423.2505320
   Shamsa E, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3441644
   Shamsa E, 2020, I CONF VLSI DESIGN, P43, DOI 10.1109/VLSID49098.2020.00025
   Singh AK, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126548
   Triggs Robert., 2017, EVERYTHING YOU NEED
   Waag W., 2009, ENCY ELECTROCHEMICAL, P793, DOI [10.1016/B978-044452745-5.00149-0, DOI 10.1016/B978-044452745-5.00149-0]
   Wysocki Rafael J., 2017, INTEL PSTATE CPU PER
   Yan KG, 2016, INT SYMP MICROARCH
   Yan KG, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P713, DOI 10.1145/2830772.2830786
   Zhu YH, 2015, INT S HIGH PERF COMP, P137, DOI 10.1109/HPCA.2015.7056028
NR 59
TC 5
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2022
VL 21
IS 4
AR 38
DI 10.1145/3526116
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5E8PF
UT WOS:000865883500004
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Liao, JW
   Li, J
   Zhao, MW
   Sha, ZB
   Cai, ZG
AF Liao, Jianwei
   Li, Jun
   Zhao, Mingwang
   Sha, Zhibing
   Cai, Zhigang
TI Read Refresh Scheduling and Data Reallocation against Read Disturb in
   SSDs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Solid-state drivers; read disturb; read refresh; modeling; reliability
ID MEMORY
AB Read disturb is a circuit-level noise in flash-based Solid-State Drives (SSDs), induced by intensive read requests, which may result in unexpected read errors. The approach of read refresh (RR) is commonly adopted to mitigate its negative effects by unconditionally migrating all valid data pages in the RR block to another new block. However, routine RR operations greatly impact the I/O responsiveness of SSDs, because the processing on normal I/O requests must be blocked at the same time. To further reduce the negative effects of read refresh, this article proposes a read refresh scheduling and data reallocation method to deal with two primary issues with respect to an RR operation, including where to place data pages and when to trigger page migrations. Specifically, we first construct a data reallocation model to match the data pages in the RR block and the destination blocks for addressing the issue of where to place the data. The model considers not only the read hotness of pages in the RR block, but also the accumulated read counts of the destination blocks. Moreover, for addressing the issue of when to trigger data migrations, we build a timing decision model to determine the time points for completing page migrations by considering the factors of the intensity of I/Os and the disturb situation on the RR block. Through a series of simulation experiments based on several realistic disk traces, we illustrate that the proposed RR scheduling and data reallocation mechanism can noticeably reduce the read errors by more than 10.3%, on average, and the long-tail latency by between 43.9% and 64.0% at the 99.99th percentile, in contrast to state-of-the-art methods.
C1 [Liao, Jianwei; Li, Jun; Zhao, Mingwang; Sha, Zhibing; Cai, Zhigang] Southwest Univ China, Chongqing 400715, Peoples R China.
RP Cai, ZG (corresponding author), Southwest Univ China, Chongqing 400715, Peoples R China.
EM liaotoad@gmail.com; junli95@email.swu.edu.cn; zhao_mingwang@sina.com;
   shzb171318515@163.com; czg@swu.edu.cn
RI Li, Jun/AHE-0453-2022; Liao, Jianwei/C-5339-2016
OI Li, Jun/0000-0001-5235-6496; 
FU National Natural Science Foundation of China [61872299, 62032019];
   Chongqing Graduate Research and Innovation Project [CYB21110]; Chongqing
   Talent Youth [CQYC202005094]; Natural Science Foundation Project of CQ
   CSTC [cstc2021ycjh-bgzxm0199]; Opening Project of State Key Laboratory
   for and Novel Software Technology [KFKT2021B06]
FX This work was partially supported by "National Natural Science
   Foundation of China (No. 61872299, No. 62032019)," "Chongqing Graduate
   Research and Innovation Project (No. CYB21110)," "Chongqing Talent
   Youth, No. CQYC202005094)," "the Natural Science Foundation Project of
   CQ CSTC (No. cstc2021ycjh-bgzxm0199)," and "the Opening Project of State
   Key Laboratory for and Novel Software Technology (No. KFKT2021B06)."
CR [Anonymous], MICRON TECHNICAL NOT
   [Anonymous], 2020, YCSB ROCKSDB SSD TRA
   [Anonymous], 2012, FAST
   Aritome S, 2022, ACM T EMBED COMPUT S, V21
   Bertsekas D. P., 1999, Nonlinear programming, V2nd
   Cai Y., 2018, ASIA DIALOGUE APRIL
   Cai Y, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P123, DOI 10.1109/ICCD.2013.6657034
   Cai Y, 2015, I C DEPEND SYS NETWO, P438, DOI 10.1109/DSN.2015.49
   Cai Y, 2012, PR IEEE COMP DESIGN, P94, DOI 10.1109/ICCD.2012.6378623
   Chang YH, 2010, IEEE T COMPUT, V59, P53, DOI 10.1109/TC.2009.134
   Cui JH, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101685
   Deguchi Y, 2016, INT RELIAB PHY SYM
   Desnoyers Peter, 2010, Operating Systems Review, V44, P50, DOI 10.1145/1740390.1740402
   Du Y., 2019, DAC
   Guo J, 2014, ASIA S PACIF DES AUT, P592, DOI 10.1109/ASPDAC.2014.6742955
   Ha K, 2016, IEEE T COMPUT AID D, V35, P1079, DOI 10.1109/TCAD.2015.2504868
   Hu Y, 2013, IEEE T COMPUT, V62, P1141, DOI 10.1109/TC.2012.60
   Huang BW, 2020, IEICE ELECTRON EXPR, V17, DOI 10.1587/elex.17.20200015
   Kim BS, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P281
   Kobayashi A., 2017, IRPS
   Lee C, 2017, SYSTOR'17: PROCEEDINGS OF THE 10TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, DOI 10.1145/3078468.3078479
   Li J, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3410332
   Liu C, 2015, COMPUT FRAUD SECUR, P13
   Liu WH, 2019, DES AUT TEST EUROPE, P312, DOI [10.23919/date.2019.8714941, 10.23919/DATE.2019.8714941]
   Luo YX, 2018, P ACM MEAS ANAL COMP, V2, DOI [10.1145/3224432, 10.1145/3292040.3219659]
   Manning C., 2012, YAFFSNANDFLASH FAILU
   Mutlu O, 2017, DES AUT TEST EUROPE, P1116, DOI 10.23919/DATE.2017.7927156
   Narayanan D, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P253
   Pan Y., 2012, HPCA
   Seo Y., 2013, U.S. Patent, Patent No. [14/081 371, 14081371]
   Watanabe H, 2018, SOLID STATE ELECTRON, V147, P63, DOI 10.1016/j.sse.2018.05.004
   Werner J., 2014, U.S. Patent Application, Patent No. [13/729,966, 13729966]
   Wu T., 2018, DATE
   Xu E, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P961
   Yadgar G, 2021, ACM T STORAGE, V17, DOI 10.1145/3423137
   Zhang W., 2018, ICS
   Zhao K., 2013, FAST, V13, P244
   Zhao M., 2021, DATE
NR 38
TC 1
Z9 1
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2022
VL 21
IS 2
AR 18
DI 10.1145/3495254
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZX9SX
UT WOS:000772233800005
DA 2024-07-18
ER

PT J
AU Mendis, HR
   Kang, CK
   Hsiu, PC
AF Mendis, Hashan Roshantha
   Kang, Chih-Kai
   Hsiu, Pi-cheng
TI Intermittent-Aware Neural Architecture Search
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Hardware/Software Codesign and System
   Synthesis (CODES plus ISSS)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE Deep neural networks; neural architecture search; design space
   exploration; intermittent systems; energy harvesting; edge computing
ID NETWORKS
AB The increasing paradigm shift towards intermittent computing has made it possible to intermittently execute deep neural network (DNN) inference on edge devices powered by ambient energy. Recently, neural architecture search (NAS) techniques have achieved great success in automatically finding DNNs with high accuracy and low inference latency on the deployed hardware. We make a key observation, where NAS attempts to improve inference latency by primarily maximizing data reuse, but the derived solutions when deployed on intermittently-powered systems may be inefficient, such that the inference may not satisfy an end-to-end latency requirement and, more seriously, they may be unsafe given an insufficient energy budget.
   This work proposes iNAS, which introduces intermittent execution behavior into NAS to find accurate network architectures with corresponding execution designs, which can safely and efficiently execute under intermittent power. An intermittent-aware execution design explorer is presented, which finds the right balance between data reuse and the costs related to intermittent inference, and incorporates a preservation design search space into NAS, while ensuring the power-cycle energy budget is not exceeded. To assess an intermittent execution design, an intermittent-aware abstract performance model is presented, which formulates the key costs related to progress preservation and recovery during intermittent inference. We implement iNAS on top of an existing NAS framework and evaluate their respective solutions found for various datasets, energy budgets and latency requirements, on a Texas Instruments device. Compared to those NAS solutions that can safely complete the inference, the iNAS solutions reduce the intermittent inference latency by 60% on average while achieving comparable accuracy, with an average 7% increase in search overhead.
C1 [Mendis, Hashan Roshantha; Kang, Chih-Kai; Hsiu, Pi-cheng] Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei, Taiwan.
   [Kang, Chih-Kai] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei, Taiwan.
   [Hsiu, Pi-cheng] Natl Taiwan Univ, Coll Elect Engn & Comp Sci, Taipei, Taiwan.
   [Hsiu, Pi-cheng] Natl Chi Nan Univ, Dept Comp Sci & Informat Engn, Nantou, Taiwan.
C3 Academia Sinica - Taiwan; National Taiwan University; National Taiwan
   University; National Chi Nan University
RP Hsiu, PC (corresponding author), Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei, Taiwan.; Hsiu, PC (corresponding author), Natl Taiwan Univ, Coll Elect Engn & Comp Sci, Taipei, Taiwan.; Hsiu, PC (corresponding author), Natl Chi Nan Univ, Dept Comp Sci & Informat Engn, Nantou, Taiwan.
EM rosh.mendis@citi.sinica.edu.tw; ckkang@arbor.ee.ntu.edu.tw;
   pchsiu@citi.sinica.edu.tw
RI Hsiu, Pi-Cheng/GSJ-1102-2022
FU Ministry of Science and Technology, Taiwan [MOST 110-2222-E-001-003-MY3]
FX This work was supported in part by the Ministry of Science and
   Technology, Taiwan, under grant MOST 110-2222-E-001-003-MY3.
CR Ahmed Saad, 2020, ACM TECS, V19, P1
   Ahn JunIck, 2021, IEEE TCAD
   Anguita Davide, 2013, **DATA OBJECT**
   ARM, 2021, CORT M4 DSP ISA
   Banbury C. R., 2020, BENCHMARKING TINYML, Vabs
   Benmeziane H., 2021, ARXIV PREPRINT ARXIV
   Cai H., 2019, ONCE FOR ALL TRAIN N, P1
   Cai H., 2018, ICLR
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Cherupalli H, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P3, DOI 10.1145/3037697.3037711
   Choi KY, 2021, PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL CONFERENCE ON TANGIBLE, EMBEDDED, AND EMBODIED INTERACTION, TEI 2021, DOI 10.1145/3430524.3442457
   Colin A, 2018, ACM SIGPLAN NOTICES, V53, P767, DOI [10.1145/3296957.3173210, 10.1145/3173162.3173210]
   Cypress, 2019, EXC LP 8 MBIT SPI F
   Dai XL, 2019, PROC CVPR IEEE, P11390, DOI 10.1109/CVPR.2019.01166
   Elsken T, 2019, J MACH LEARN RES, V20
   Flamand E, 2018, IEEE INT CONF ASAP, P69
   Friesel Daniel, P CPS IOTBENCH, P26
   Gobieski G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P199, DOI 10.1145/3297858.3304011
   Gong CH, 2019, IEEE INT CONF HIGH, DOI 10.1109/hpsr.2019.8808102
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hao C, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317829
   He KM, 2015, PROC CVPR IEEE, P5353, DOI 10.1109/CVPR.2015.7299173
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131699
   Islam B, 2020, PROC ACM INTERACT MO, V4, DOI 10.1145/3411808
   Islam B, 2020, IEEE REAL TIME, P95, DOI 10.1109/RTAS48715.2020.00-14
   Jayakumar H, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2983628
   Jiang W., 2019, IEEE ICC, P5, DOI DOI 10.1109/icc.2019.8761422
   Jiang WW, 2020, IEEE T COMPUT AID D, V39, P4805, DOI 10.1109/TCAD.2020.2986127
   Jiang WW, 2020, IEEE T COMPUT AID D, V39, P4154, DOI 10.1109/TCAD.2020.3012863
   Kang CK, 2018, I SYMPOS LOW POWER E, P164, DOI 10.1145/3218603.3218633
   Kendryte, 2018, K210 AI Chip Datasheet.
   Krizhevsky A., 2009, LEARNING MULTIPLE LA, DOI DOI 10.1145/3065386
   Lane Nicholas D., 2020, P ACM IEEE DAC, P1
   Lee S, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P138, DOI 10.1145/3356250.3360030
   Li JJ, 2018, DES AUT TEST EUROPE, P343, DOI 10.23919/DATE.2018.8342033
   Li Yuhong, 2020, 2020 57 ACMIEEE DESI, P1
   Li YX, 2021, PEER PEER NETW APPL, V14, P2826, DOI 10.1007/s12083-021-01103-8
   Lin, 2020, ADV NEURAL INFORM PR, V33, P11711, DOI DOI 10.48550/ARXIV.2007.10319
   Liu HaiJing Liu HaiJing, 2018, The Proceedings of the Fifteenth Congress of China Sheep Industry Development Sponsored by the China Animal Husbandry Association in 2018, Henan, China, 10-11 October, 2018, P13
   Liu Y., 2021, INTEGR COMPUT-AID E, P1
   Lu Qing, 2019, P 38 INT C COMPUTER, P1
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Ma KS, 2015, IEEE MICRO, V35, P32, DOI 10.1109/MM.2015.88
   Ma YF, 2018, IEEE T VLSI SYST, V26, P1354, DOI 10.1109/TVLSI.2018.2815603
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Maxim Integrated, 2021, MAX78000 ULTRA LOW P
   Meloni P, 2019, CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P326, DOI 10.1145/3310273.3323435
   Mendis Hashan Roshantha, 2021, INAS OPEN SOURCE PRO
   Pimentel AD, 2008, J SIGNAL PROCESS SYS, V50, P99, DOI 10.1007/s11265-007-0085-2
   Polino A., 2018, CoRR
   Sapra D, 2020, GECCO'20: PROCEEDINGS OF THE 2020 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P886, DOI 10.1145/3377930.3389834
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   Sliper ST, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL WORKSHOP ON ENERGY HARVESTING & ENERGY-NEUTRAL SENSING SYSTEMS (ENSSYS '18), P19, DOI 10.1145/3279755.3279759
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Texas Instruments, 2018, MSP430FR5994 MCU
   Texas Instruments, 2016, LOW EN ACC LEA
   Texas Instruments, 2014, ENERGYTRACE
   Umesh Sumanth, 2020, J SYS ARCH, V112
   Wang TZ, 2020, PROC CVPR IEEE, P2075, DOI 10.1109/CVPR42600.2020.00215
   Warden P., 2018, arXiv e-prints
   Wei Wen, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12374), P660, DOI 10.1007/978-3-030-58526-6_39
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Wu YW, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218526
   Yang Chengmo, 2020, ALZHEIMERS DEMENT TR, V16, P1, DOI [DOI 10.1002/ALZ.046125, 10.1002/alz.046125]
   Yang L., 2020, 2020 57th ACM/IEEE Design Automation Conference (DAC), P1
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zoph B., 2017, ICLR, P1, DOI DOI 10.1109/ICAIIC48513.2020.9065031
NR 69
TC 20
Z9 21
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 64
DI 10.1145/3476995
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600015
DA 2024-07-18
ER

PT J
AU Bombieri, N
   Scaffeo, S
   Mastrandrea, A
   Caligola, S
   Carlucci, T
   Fummi, F
   Laudanna, C
   Constantin, G
   Giugno, R
AF Bombieri, Nicola
   Scaffeo, Silvia
   Mastrandrea, Antonio
   Caligola, Simone
   Carlucci, Tommaso
   Fummi, Franco
   Laudanna, Carlo
   Constantin, Gabriela
   Giugno, Rosalba
TI SystemC Implementation of Stochastic Petri Nets for Simulation and
   Parameterization of Biological Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Stochastic Petri Net; metabolic networks; electronic design automation;
   T cells; autoimmunity
ID BIOCHEMICAL SYSTEMS; MODELS
AB Model development and simulation of biological networks is recognized as a key task in Systems Biology. Integrated with in vitro and in vivo experimental data, network simulation allows for the discovery of the dynamics that regulate biological systems. Stochastic Petri Nets (SPNs) have become a widespread and reference formalism to model metabolic networks thanks to their natural expressiveness to represent metabolites, reactions, molecule interactions, and simulation randomness due to system fluctuations and environmental noise. In the literature, starting from the network model and the complete set of system parameters, there exist frameworks that allow for dynamic system simulation. Nevertheless, they do not allow for automatic model parameterization, which is a crucial task to identify, in silico, the network configurations that lead the model to satisfy specific temporal properties. To cover such a gap, this work first presents a framework to implement SPN models into SystemC code. Then, it shows how the framework allows for automatic parameterization of the networks. The user formally defines the network properties to be observed and the framework automatically extrapolates, through Assertion-based Verification (ABV), the parameter configurations that satisfy such properties. We present the results obtained by applying the proposed framework to model the complex metabolic network of the purine metabolism. We show how the automatic extrapolation of the system parameters allowed us to simulate the model under different conditions, which led to the understanding of behavioral differences in the regulation of the entire purine network. We also show the scalability of the approach through the modeling and simulation of four biological networks, each one with different structural characteristics.
C1 [Bombieri, Nicola; Scaffeo, Silvia; Mastrandrea, Antonio; Caligola, Simone; Fummi, Franco; Giugno, Rosalba] Univ Verona, Dept Comp Sci, Verona, Italy.
   [Carlucci, Tommaso; Laudanna, Carlo; Constantin, Gabriela] Univ Verona, Dept Med, Verona, Italy.
C3 University of Verona; University of Verona
RP Bombieri, N (corresponding author), Univ Verona, Dept Comp Sci, Verona, Italy.
EM nicola.bombieri@univr.it; silvia.scaffeo@univr.it;
   antonio.mastrandrea@univr.it; simone.caligola@univr.it;
   tommaso.carlucci@univr.it; franco.fummi@univr.it;
   carlo.laudanna@univr.it; gabriela.constantin@univr.it;
   rosalba.giugno@univr.it
OI Caligola, Simone/0000-0002-9829-9527
FU European Research Council (ERC) grant IMMUNOALZHEIMER [695714]; European
   Research Council (ERC) grant IMPEDE [693606]; European Research Council
   (ERC) [693606, 695714] Funding Source: European Research Council (ERC)
FX This work has been partially supported by the European Research Council
   (ERC) grants IMMUNOALZHEIMER (nr. 695714, ERC advanced grant) and IMPEDE
   (nr. 693606, ERC Proof of Concept grant).
CR Abarbanel Y., 2000, COMPUTER AIDED VERIF, P538
   Albergante L, 2013, PLOS COMPUT BIOL, V9, DOI 10.1371/journal.pcbi.1003334
   [Anonymous], 2019, MODEL REPOSITORIES
   Balazki P, 2015, BMC BIOINFORMATICS, V16, DOI 10.1186/s12859-015-0596-y
   Barabási AL, 2004, NAT REV GENET, V5, P101, DOI 10.1038/nrg1272
   Behinaein B, 2018, IEEE ACM T COMPUT BI, V15, P231, DOI 10.1109/TCBB.2016.2614301
   Bombieri N, 2006, DES AUT TEST EUROPE, P1006
   Bombieri N, 2015, J ELECTRON TEST, V31, P167, DOI 10.1007/s10836-015-5514-8
   Bombieri N, 2014, LECT NOTES COMPUT SC, V8859, P143, DOI 10.1007/978-3-319-12982-2_11
   Boule M., 2008, Generating Hardware Assertion Checkers for Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring
   Caligola S., 2019, P 2019 FOR SPEC DES
   Cao Y, 2004, J CHEM PHYS, V121, P4059, DOI 10.1063/1.1778376
   Chaouiya C, 2007, BRIEF BIOINFORM, V8, P210, DOI 10.1093/bib/bbm029
   Chen Ming, 2003, In Silico Biology, V3, P347
   Cheng K., 1996, ACM Transactions on Design Automation of Electronic Systems, V1, P57
   Chou IC, 2006, THEOR BIOL MED MODEL, V3, DOI 10.1186/1742-4682-3-25
   Coati D, 2016, 2016 17TH IEEE LATIN-AMERICAN TEST SYMPOSIUM (LATS), P159, DOI 10.1109/LATW.2016.7483363
   Coelho Claudionor-Nunes, 2008, ASSERTION BASED VERI, V4
   Darondeau Philippe, 2015, PETRI NET SYNTHESIS
   Distefano R., 2015, P ACM GREAT LAK S VL, P233
   Distefano R, 2016, INT HIGH LEVEL DESIG, P155, DOI 10.1109/HLDVT.2016.7748270
   Dittamo C, 2009, 2009 INTERNATIONAL CONFERENCE ON COMPUTER MODELING AND SIMULATION, PROCEEDINGS, P156, DOI 10.1109/ICCMS.2009.42
   Eleftheriadis T, 2013, HIPPOKRATIA, V17, P141
   Fisher J, 2007, NAT BIOTECHNOL, V25, P1239, DOI 10.1038/nbt1356
   Genrich H., 2001, International Journal on Software Tools for Technology Transfer, V3, P394, DOI 10.1007/s100090100058
   GILLESPIE DT, 1976, J COMPUT PHYS, V22, P403, DOI 10.1016/0021-9991(76)90041-3
   GILLESPIE DT, 1977, J PHYS CHEM-US, V81, P2340, DOI 10.1021/j100540a008
   Goel G, 2008, BIOINFORMATICS, V24, P2505, DOI 10.1093/bioinformatics/btn470
   Hartmann Anja, 2015, Frontiers in Bioengineering and Biotechnology, V2, P91, DOI 10.3389/fbioe.2014.00091
   Heiner M, 2004, LECT NOTES COMPUT SC, V3099, P216
   Heiner M., 2012, Application and Theory of Petri Nets, Lecture Notes in Computer Science, P398
   Hoffmann A, 2002, SCIENCE, V298, P1241, DOI 10.1126/science.1071914
   Hucka M, 2003, BIOINFORMATICS, V19, P524, DOI 10.1093/bioinformatics/btg015
   IEEE, 2017, PROP SPEC LANG PSL
   Jeong H, 2001, NATURE, V411, P41, DOI 10.1038/35075138
   Klamt S, 2006, BMC BIOINFORMATICS, V7, DOI 10.1186/1471-2105-7-56
   Koch I, 2015, SOFTW SYST MODEL, V14, P703, DOI 10.1007/s10270-014-0421-5
   Matsuno Hiroshi, 2003, In Silico Biology, V3, P389
   McCollum JM, 2006, COMPUT BIOL CHEM, V30, P39, DOI 10.1016/j.compbiolchem.2005.10.007
   Morris MK, 2010, BIOCHEMISTRY-US, V49, P3216, DOI 10.1021/bi902202q
   Napione L, 2009, LECT N BIOINFORMAT, V5688, P281, DOI 10.1007/978-3-642-03845-7_19
   Puchalka J, 2004, BIOPHYS J, V86, P1357, DOI 10.1016/S0006-3495(04)74207-1
   Russo G, 2018, IEEE ACM T COMPUT BI, V15, P1492, DOI 10.1109/TCBB.2017.2733529
   Sackmann A, 2007, COMPUT BIOL CHEM, V31, P1, DOI 10.1016/j.compbiolchem.2006.09.005
   Schmidt K., 2005, EMISA, V75, P236
   Steuer R, 2009, ADV CHEM PHYS, V142, P105, DOI 10.1002/9780470475935.ch3
   Synopsys Inc, 2003, CISC VIS NETW IND GL
   Veflingstad Siren R, 2004, Theor Biol Med Model, V1, P8, DOI 10.1186/1742-4682-1-8
   Thanh VH, 2014, J CHEM PHYS, V141, DOI 10.1063/1.4896985
   Watanabe L, 2019, ACS SYNTH BIOL, V8, P1560, DOI 10.1021/acssynbio.8b00078
   Wolf Karsten, 2019, How Petri Net Theory Serves Petri Net Model Checking: A Survey, P36
   Zhan CJ, 2011, BMC SYST BIOL, V5, DOI 10.1186/1752-0509-5-14
NR 52
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2021
VL 20
IS 4
AR 31
DI 10.1145/3427091
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SR5YW
UT WOS:000661120400005
DA 2024-07-18
ER

PT J
AU Reghenzani, F
   Santinelli, L
   Fornaciari, W
AF Reghenzani, Federico
   Santinelli, Luca
   Fornaciari, William
TI Dealing with Uncertainty in pWCET Estimations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE pWCET; probabilistic real-time; embedded systems
ID DISTRIBUTIONS
AB The problem of estimating a tight and safe Worst-Case Execution Time (WCET), needed for certification in safety-critical environment, is a challenging problem for modern embedded systems. A possible solution proposed in past years is to exploit statistical tools to obtain a probability distribution of the WCET. These probabilistic real-time analyses for WCET are, however, subject to errors, even when all the applicability hypotheses are satisfied and verified. This is caused by the uncertainties of the probabilistic-WCET distribution estimator. This article aims at improving the measurement-based probabilistic timing analysis approach providing some techniques to analyze and deal with such uncertainties. The so-called region of acceptance model based on state-of-the-art statistical test procedures is defined over the distribution space parameters. From this model, a set of strategies is derived and discussed to provide the methodology to deal with the trade-off safety/tightness of the WCET estimation. These techniques are then tested over real datasets, including industrial safety-critical applications, to show the increased value of using the proposed approach in probabilistic WCET analyses.
C1 [Reghenzani, Federico; Fornaciari, William] Politecn Milan, Milan, Italy.
   [Santinelli, Luca] Off Natl Etud & Rech Aerosp, Palaiseau, France.
   [Santinelli, Luca] Airbus Def & Space, Rechliner Str, D-85077 Manching, Germany.
   [Reghenzani, Federico; Fornaciari, William] Dipartimento Elettron Informaz & Bioingn, Via Ponzio 34-5, I-20133 Milan, Italy.
C3 Polytechnic University of Milan; Universite Paris Saclay; National
   Office for Aerospace Studies & Research (ONERA)
RP Reghenzani, F (corresponding author), Politecn Milan, Milan, Italy.; Reghenzani, F (corresponding author), Dipartimento Elettron Informaz & Bioingn, Via Ponzio 34-5, I-20133 Milan, Italy.
EM federico.reghenzani@polimi.it; luca.santinelli@airbus.com;
   william.fornaciari@polimi.it
RI Reghenzani, Federico/J-4850-2019; Fornaciari, William/U-5352-2018
OI Reghenzani, Federico/0000-0002-1888-9579; Fornaciari,
   William/0000-0001-8294-730X
FU EU project RECIPE H2020 [801137]
FX This research was partially funded by EU project RECIPE H2020 (grant no.
   801137) [21].
CR Abella J, 2015, 2015 10th IEEE International Symposium on Industrial Embedded Systems (SIES), P39
   Abella J, 2014, EUROMICRO, P255, DOI 10.1109/ECRTS.2014.33
   Berezovskyi Kostiantyn, 2016, Architecture of Computing Systems - ARCS 2016. 29th International Conference. Proceedings: LNCS 9637, P223, DOI 10.1007/978-3-319-30695-7_17
   Bernat G, 2002, REAL TIM SYST SYMP P, P279, DOI 10.1109/REAL.2002.1181582
   Cazorla FJ, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3301283
   Cazorla FJ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465796
   Civit X, 2018, 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), P727, DOI 10.1109/DSD.2018.00012
   Cramér H, 1928, SKAND AKTUARIETIDSKR, V11, P13
   Csorgo S, 1996, J ROY STAT SOC B MET, V58, P221
   Cucu-Grosjean L, 2012, EUROMICRO, P91, DOI 10.1109/ECRTS.2012.31
   Damman C, 2016, P IEEE RAP SYST PROT, P33, DOI 10.1145/2990299.2990306
   Dasari D, 2013, INT SYM IND EMBED, P39, DOI 10.1109/SIES.2013.6601469
   Davis R. I., 2019, Leibniz Transactions on Embedded Systems, V6, P1
   Davis RI, 2013, EUROMICRO, P168, DOI 10.1109/ECRTS.2013.27
   Davis Robert I., 2017, MEANING PWCET DISTRI
   Dentcheva Darinka, 2003, PORTFOLIO OPTIMIZATI, DOI [10.18452/8306, DOI 10.18452/8306]
   Durand J, 2019, 2019 IEEE 13TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2019), P362, DOI 10.1109/MCSoC.2019.00058
   Edgar S, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P215, DOI 10.1109/REAL.2001.990614
   Osuna EE, 2013, IMA J MANAG MATH, V24, P21, DOI 10.1093/imaman/dpr023
   Fernandez M, 2017, DES AUT TEST EUROPE, P738, DOI 10.23919/DATE.2017.7927087
   Fisher RA, 1928, P CAMB PHILOS SOC, V24, P180, DOI 10.1017/S0305004100015681
   Fornaciari W, 2018, 2018 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XVIII), P187, DOI 10.1145/3229631.3239368
   Gil SJ, 2017, IEEE EMBED SYST LETT, V9, P69, DOI 10.1109/LES.2017.2712858
   Gnedenko B, 1943, ANN MATH, V44, P423, DOI 10.2307/1968974
   Guet F., 2017, 17 INT WORKSH WORST, DOI 10.4230/OASIcs.WCET.2017.3
   Hansen J., 2009, INT WORKSHOP WORST C, P1, DOI DOI 10.4230/OASICS.WCET.2009.2291
   Heo JH, 2013, J HYDROL, V499, P41, DOI 10.1016/j.jhydrol.2013.06.008
   Kirner R, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P333, DOI 10.1109/ISORC.2008.65
   Kolmogorov A., 1933, Giorn Dell'inst Ital Degli Att, V4, P83, DOI DOI 10.12691/AJAMS-1-1-2
   Kosmidis L, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P401, DOI 10.1109/DSD.2014.50
   Lima G, 2016, PROC EUROMICR, P200, DOI 10.1109/ECRTS.2016.20
   MASSEY FJ, 1951, J AM STAT ASSOC, V46, P68, DOI 10.2307/2280095
   McFadden D., 1978, Modeling the Choice of Residential Location, P72
   Nolte Thomas, 2014, P 5 REAL TIM SCHED O, P3
   Petters S.M, 2003, P 3 INT WORKSH WORST
   QUIRK JP, 1962, REV ECON STUD, V29, P140, DOI 10.2307/2295819
   Reghenzani F., 2018, Journal of Open Source Software, V3, P711, DOI DOI 10.21105/JOSS.00711
   Reghenzani F., 2019, 2019 IEEE ACM INT S, P1
   Reghenzani F, 2019, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE COMPANION (EMSOFT'19), DOI 10.1145/3349568.3351555
   Reghenzani F, 2019, INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (COINS), P229, DOI 10.1145/3312614.3312660
   Reghenzani F, 2019, IEEE EMBED SYST LETT, V11, P77, DOI 10.1109/LES.2018.2889114
   Reghenzani F, 2019, DATA BRIEF, V25, DOI 10.1016/j.dib.2019.104071
   Reiss R. D., 2007, STAT ANAL EXTREME VA, DOI [10.1007/978-3-7643-7399-3, DOI 10.1007/978-3-7643-7399-3]
   Santinelli Luca, 2017, Dependable Software Engineering. Theories, Tools, and Applications. Third International Symposium, SETTA 2017. Proceedings: LNCS 10606, P59, DOI 10.1007/978-3-319-69483-2_4
   Santinelli L, 2017, IEEE REAL TIME, P199, DOI 10.1109/RTAS.2017.16
   Silva KP, 2017, REAL TIM SYST SYMP P, P220, DOI 10.1109/RTSS.2017.00028
   Wang GH, 1999, IEEE T SYST MAN CY A, V29, P696, DOI 10.1109/3468.798077
   Wartel F, 2013, INT SYM IND EMBED, P241, DOI 10.1109/SIES.2013.6601497
NR 48
TC 9
Z9 9
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 5
SI SI
AR 33
DI 10.1145/3396234
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA3FX
UT WOS:000595523000004
OA Green Published
DA 2024-07-18
ER

PT J
AU Samragh, M
   Javaheripi, M
   Koushanfar, F
AF Samragh, Mohammad
   Javaheripi, Mojan
   Koushanfar, Farinaz
TI EncoDeep: Realizing Bit-flexible Encoding for Deep Neural Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Resource-customized computing; automated optimization; neural network
   customization
AB This article proposes EncoDeep, an end-to-end framework that facilitates encoding, bitwidth customization, fine-tuning, and implementation of neural networks on FPGA platforms. EncoDeep incorporates nonlinear encoding to the computation flow of neural networks to save memory. The encoded features demand significantly lower storage compared to the raw full-precision activation values; therefore, the execution flow of EncoDeep hardware engine is completely performed within the FPGA using on-chip streaming buffers with no access to the off-chip DRAM. We further propose a fully automated optimization algorithm that determines the flexible encoding bitwidths across network layers. EncoDeep full-stack framework comprises a compiler that takes a high-level Python description of an arbitrary neural network. The compiler then instantiates the corresponding elements from EncoDeep Hardware library for FPGA implementation. Our evaluations on MNIST, SVHN, and CIFAR-10 datasets demonstrate an average of 4.65x throughput improvement compared to stand-alone weight encoding. We further compare EncoDeep with six FPGA accelerators on ImageNet, showing an average of 3.6x and 2.54x improvement in throughput and performance-per-watt, respectively.
C1 [Samragh, Mohammad; Javaheripi, Mojan; Koushanfar, Farinaz] Univ Calif San Diego, Jacobs Hall,9500 Gilman Dr, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Samragh, M (corresponding author), Univ Calif San Diego, Jacobs Hall,9500 Gilman Dr, La Jolla, CA 92093 USA.
EM msamragh@ucsd.edu; mojan@ucsd.edu; farinaz@ucsd.edu
OI Koushanfar, Farinaz/0000-0003-0798-3794
FU IARPA [2018-18022100004]; ARO [W911NF1910317]; ONR [N00014-17-1-2500];
   U.S. Department of Defense (DOD) [W911NF1910317] Funding Source: U.S.
   Department of Defense (DOD)
FX This work was supported in part by IARPA (2018-18022100004), ARO
   (W911NF1910317), and ONR (N00014-17-1-2500). Authors' addresses: M.
   Samragh, M. Javaheripi, and F. Koushanfar, University of California San
   Diego, Jacobs Hall, 9500 Gilman Drive, La Jolla, CA, 92093, USA; emails:
   {msamragh, mojan, farinaz}@ucsd.edu.
CR Adam H, 2018, ARXIV180403230
   [Anonymous], 2018, Chaidnn, hls based deep neural network accelerator library for xilinx ultrascale+ mpsocs
   [Anonymous], 2017, ANN IEEE SYM FIELD P, DOI DOI 10.1109/FCCM.2017.43
   [Anonymous], 2016, INT C LEARNING REPRE
   [Anonymous], 2015, CORR
   [Anonymous], 2017, CoRR
   [Anonymous], 2019, P ML FOR SYST WORKSH
   [Anonymous], 2015, ARXIV PREPRINT ARXIV
   [Anonymous], 2017, ARXIV170501462
   [Anonymous], 2016, PROC CVPR IEEE, DOI DOI 10.1109/CVPR.2016.90
   [Anonymous], 2017, ARXIV170906994
   [Anonymous], 2017, ARXIV170200953
   [Anonymous], 2018, ARXIV180806866
   Cao SJ, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P63, DOI 10.1145/3289602.3293898
   Elthakeb Ahmed, 2019, NEURIPS ML SYST WORK
   Eshratifar AE, 2019, INT SYM QUAL ELECT, P14, DOI 10.1109/ISQED.2019.8697647
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Fromm J., 2018, ADV NEURAL INFORM PR, P4006
   Ghasemzadeh M, 2018, ANN IEEE SYM FIELD P, P57, DOI 10.1109/FCCM.2018.00018
   Ghodrati Soroush, 2020, ARXIV200405333
   Ghodrati Soroush, 2019, ARXIV190611915
   Han S., 2015, DEEP COMPRESSION COM
   Han S, 2015, P ADV NEUR INF PROC, V2015, P1135
   HeydariGorji Ali, 2020, ARXIV200207215
   Hossain M, 2019, IEEE IND APPLIC SOC, DOI 10.1109/ias.2019.8912326
   Howard A. G., 2017, ARXIV170404861
   Hubara I, 2018, J MACH LEARN RES, V18
   Hussain SR, 2019, PROCEEDINGS OF THE 2019 CONFERENCE ON SECURITY AND PRIVACY IN WIRELESS AND MOBILE NETWORKS (WISEC '19), P1, DOI 10.1145/3317549.3323402
   Imani Mohsen, 2018, ARXIV PREPRINT ARXIV
   Javaheripi Mojan, 2019, IEEE Solid-State Circuits Magazine, V11, P23, DOI 10.1109/MSSC.2019.2939336
   Javaheripi M., 2019, ARXIV190404862CSLG
   Javaheripi Mojan, 2020, ARXIV200404249
   Jiang Chunhui, 2018, P INT JOINT C ART IN, P2
   KIEFER J, 1952, ANN MATH STAT, V23, P462, DOI 10.1214/aoms/1177729392
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lecun Y., 2015, NAT METHODS, V521, P436, DOI DOI 10.1038/nmeth.3707
   Li D., 2017, 170804728 ARXIV
   Lin J., 2017, ADV NEURAL INFORM PR, P2178
   Lin SH, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2425
   Liu ZQ, 2017, ACM T RECONFIG TECHN, V10, DOI 10.1145/3079758
   Lu LQ, 2019, ANN IEEE SYM FIELD P, P17, DOI 10.1109/FCCM.2019.00013
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Mitra A, 2016, IND STUD BUS ECON, P17, DOI 10.1007/978-981-10-0083-6_2
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Razlighi MS, 2017, DES AUT TEST EUROPE, P1775, DOI 10.23919/DATE.2017.7927280
   Riazi MS, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P1501
   Salimans T., 2017, ARXIV170303864
   Shea C, 2019, ACM J EMERG TECH COM, V15, DOI 10.1145/3358699
   Shea C, 2018, PR GR LAK SYMP VLSI, P129, DOI 10.1145/3194554.3194601
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   Suda N, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P16, DOI 10.1145/2847263.2847276
   Sun Jian, 2017, P INT C COMP VIS ICC, V2
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Wang EW, 2019, ANN IEEE SYM FIELD P, P26, DOI 10.1109/FCCM.2019.00014
   WATKINS CJCH, 1992, MACH LEARN, V8, P279, DOI 10.1007/BF00992698
   Wen W, 2016, ADV NEUR IN, V29
   Zhang C, 2016, I SYMPOS LOW POWER E, P326, DOI 10.1145/2934583.2934644
   Zhao Y, 2017, ADVANCES IN ENERGY AND ENVIRONMENT RESEARCH, P345
   Zhou S., 2016, CORR
   Zhuang BH, 2018, PROC CVPR IEEE, P7920, DOI 10.1109/CVPR.2018.00826
NR 60
TC 6
Z9 10
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 6
SI SI
AR 43
DI 10.1145/3391901
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA4IA
UT WOS:000595600300003
OA Bronze
DA 2024-07-18
ER

PT J
AU Cheng, Y
   Li, GY
   Wong, N
   Chen, HB
   Yu, H
AF Cheng, Yuan
   Li, Guangya
   Wong, Ngai
   Chen, Hai-Bao
   Yu, Hao
TI DEEPEYE: A Deeply Tensor-Compressed Neural Network for Video
   Comprehension on Terminal Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Video comprehension on board; structured; tensorized time-series
   features; object detection and action recognition; tensorized
   compression; trained quantization
ID RECOGNITION
AB Video object detection and action recognition typically require deep neural networks (DNNs) with huge number of parameters. It is thereby challenging to develop a DNN video comprehension unit in resource-constrained terminal devices. In this article, we introduce a deeply tensor-compressed video comprehension neural network, called DEEPEYE, for inference on terminal devices. Instead of building a Long Short-Term Memory (LSTM) network directly from high-dimensional raw video data input, we construct an LSTM-based spatio-temporal model from structured, tensorized time-series features for object detection and action recognition. A deep compression is achieved by tensor decomposition and trained quantization of the time-series feature-based LSTM network. We have implemented DEEPEYE on an ARM-core-based IOT board with 31 FPS consuming only 2.4W power. Using the video datasets MOMENTS, UCF11 and HMDB51 as benchmarks, DEEPEYE achieves a 228.1x model compression with only 0.47% mAP reduction; as well as 15kx parameter reduction with up to 8.01% accuracy improvement over other competing approaches.
C1 [Cheng, Yuan; Chen, Hai-Bao] Shanghai Jiao Tong Univ, Shanghai 200240, Peoples R China.
   [Li, Guangya; Yu, Hao] Southern Univ Sci & Technol, Shenzhen 518055, Peoples R China.
   [Wong, Ngai] Univ Hong Kong, Hong Kong, Peoples R China.
C3 Shanghai Jiao Tong University; Southern University of Science &
   Technology; University of Hong Kong
RP Chen, HB (corresponding author), Shanghai Jiao Tong Univ, Shanghai 200240, Peoples R China.; Yu, H (corresponding author), Southern Univ Sci & Technol, Shenzhen 518055, Peoples R China.
EM cyuan328@sjtu.edu.cn; 11749189@mail.sustc.edu.cn; nwong@eee.hku.hk;
   haibaochen@sjtu.edu.cn; yuh3@sustech.edu.cn
RI Chen, Hai-Bao/Q-2368-2017; Yu, Hao/GZG-6984-2022
FU Nature Science Foundation of China (NSFC) [61604095]; Science and
   Technology Innovation Committee Foundation of Shenzhen
   [JCYJ20180504165652917]; 985 Research Fund from Shanghai Jiao Tong
   University
FX This work is supported in part by the Nature Science Foundation of China
   (NSFC) under No. 61604095, in part by the Science and Technology
   Innovation Committee Foundation of Shenzhen (Grant No.
   JCYJ20180504165652917), and in part by the 985 Research Fund from
   Shanghai Jiao Tong University. Corresponding authors: Hai-Bao Chen, Hao
   Yu.
CR [Anonymous], 2018, IEEE T CIRCUITS SYST
   [Anonymous], 2016, P 33 INT C MACHINE L
   [Anonymous], 2018, IEEE T IND ELECT
   [Anonymous], 2015, ARXIV PREPRINT ARXIV
   [Anonymous], 2018, ARXIV181105588
   [Anonymous], 2010, INT J COMPUT VISION, DOI [DOI 10.1007/s11263-009-0275-4, 10.1007/s11263-009-0275-4]
   [Anonymous], 2017, ARXIV170508286
   [Anonymous], 2018, P EUR C COMP VIS
   [Anonymous], 2018, ADV NEUR IN
   [Anonymous], 2015, INT J COMPUT APPL
   [Anonymous], 2016, ARXIV160907061
   Chen Y., 2017, CORR
   Denil Misha, 2013, ADV NEURAL INFORM PR, P2148
   Donahue J, 2015, PROC CVPR IEEE, P2625, DOI 10.1109/CVPR.2015.7298878
   Tran D, 2015, IEEE I CONF COMP VIS, P4489, DOI 10.1109/ICCV.2015.510
   Fan LJ, 2018, PROC CVPR IEEE, P6016, DOI 10.1109/CVPR.2018.00630
   Gan C, 2015, PROC CVPR IEEE, P2568, DOI 10.1109/CVPR.2015.7298872
   Girshick R, 2015, IEEE I CONF COMP VIS, P1440, DOI 10.1109/ICCV.2015.169
   Han S., 2015, DEEP COMPRESSION COM
   Han S, 2015, P ADV NEUR INF PROC, V2015, P1135
   Hasan M, 2014, PROC CVPR IEEE, P796, DOI 10.1109/CVPR.2014.107
   He ZZ, 2017, ARCH BIOCHEM BIOPHYS, V623, P1, DOI 10.1016/j.abb.2017.01.013
   Hossain F.A., 2019, 2019 1 INT C IND, P1
   Hu HF, 2014, IEEE T CIRC SYST VID, V24, P617, DOI 10.1109/TCSVT.2013.2280098
   Huang Hantao, 2018, IEEE T NEURAL NETWOR
   Hubara I, 2018, J MACH LEARN RES, V18
   Kahou SE, 2015, ICMI'15: PROCEEDINGS OF THE 2015 ACM INTERNATIONAL CONFERENCE ON MULTIMODAL INTERACTION, P467, DOI 10.1145/2818346.2830596
   Kambhatla N, 1997, NEURAL COMPUT, V9, P1493, DOI 10.1162/neco.1997.9.7.1493
   Kang Kai, 2017, IEEE T CIRCUITS SYST
   Karpathy A, 2015, PROC CVPR IEEE, P3128, DOI 10.1109/CVPR.2015.7298932
   Karpathy A, 2014, PROC CVPR IEEE, P1725, DOI 10.1109/CVPR.2014.223
   Kiers HAL, 2000, J CHEMOMETR, V14, P105, DOI 10.1002/1099-128X(200005/06)14:3<105::AID-CEM582>3.0.CO;2-I
   Kinga D., 2015, INT C LEARN REPR, V5
   Kolda TG, 2009, SIAM REV, V51, P455, DOI 10.1137/07070111X
   Kuehne H, 2011, IEEE I CONF COMP VIS, P2556, DOI 10.1109/ICCV.2011.6126543
   Lebedev V., 2014, INT C LEARNING REPRE
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Liu JG, 2009, PROC CVPR IEEE, P1996
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Long X, 2018, PROC CVPR IEEE, P7834, DOI 10.1109/CVPR.2018.00817
   Luo WX, 2017, IEEE INT CON MULTI, P439, DOI 10.1109/ICME.2017.8019325
   Lyu HL, 2015, CHIN CONT DECIS CONF, P2885
   Medel J. R., 2016, Anomaly detection in video using predictive convolutional long short-term memory networks
   Motamedi M, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126555
   Nair Vinod, 2010, INT C INT C MACHINE, P807
   Ng JYH, 2015, PROC CVPR IEEE, P4694, DOI 10.1109/CVPR.2015.7299101
   Novikov A, 2015, ADV NEUR IN, V28
   Redmon J, 2017, P IEEE C COMP VIS PA, DOI DOI 10.48550/ARXIV.1612.08242
   Ren S, 2015, NIPS, P91, DOI DOI 10.1109/TPAMI.2016.2577031
   Sharma S., 2015, NEURAL INFORM PROCES
   Shi RB, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317813
   Simonyan Karen., 2014, Advances in neural information processing systems, P568
   Song S, 2013, 2013 IEEE INTERNATIONAL CONFERENCE ON INFORMATION AND AUTOMATION (ICIA), P626, DOI 10.1109/ICInfA.2013.6720372
   Srivastava N, 2014, J MACH LEARN RES, V15, P1929
   Ullah A, 2018, IEEE ACCESS, V6, P1155, DOI 10.1109/ACCESS.2017.2778011
   Wang Botao, 2017, IEEE T CIRCUITS SYST, V2017
   Wang XL, 2018, PROC CVPR IEEE, P7794, DOI 10.1109/CVPR.2018.00813
   Xu K, 2015, PR MACH LEARN RES, V37, P2048
   Yang Y., 2017, ARXIV170701786
   Yu R., 2017, Long-term forecasting using tensor-train rnns. Arxiv
   Yuan CS, 2020, IEEE T COGN DEV SYST, V12, P461, DOI 10.1109/TCDS.2019.2920364
   Zhang J, 1997, P IEEE, V85, P1423, DOI 10.1109/5.628712
   Zhe S., 2016, Advances in Neural Information Processing Systems, P928
   Zhen PN, 2019, SEC'19: PROCEEDINGS OF THE 4TH ACM/IEEE SYMPOSIUM ON EDGE COMPUTING, P298, DOI 10.1145/3318216.3363322
   Zhong GW, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3301278
   Zhou BY, 2013, IEEE T CIRC SYST VID, V23, P291, DOI 10.1109/TCSVT.2012.2203736
   Zhou S., 2016, CORR
NR 67
TC 12
Z9 14
U1 5
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2020
VL 19
IS 3
AR 18
DI 10.1145/3381805
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MN
UT WOS:000582627100004
DA 2024-07-18
ER

PT J
AU Ghosh, S
   Dey, S
   Dasgupta, P
AF Ghosh, Sumana
   Dey, Soumyajit
   Dasgupta, Pallab
TI Pattern Guided Integrated Scheduling and Routing in Multi-Hop Control
   Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Multi-hop control networks; schedulability; routing; control performance
AB Executing a set of control loops over a shared multi-hop (wireless) control network (MCN) requires careful co-scheduling of the control tasks and the routing of sensory/actuation messages over the MCN. In this work, we establish pattern guided aperiodic execution of control loops as a resource-aware alternative to traditional fully periodic executions of a set of embedded control loops sharing a computation and the communication infrastructure. We provide a satisfiability modulo theory-based co-design framework that synthesizes loop execution patterns having optimized control cost as the underlying scheduling scheme together with the associated routing solution over the MCN. The routing solution implements the timed movement of the sensory/actuation messages of the control loops, generated according to those loop execution patterns. From the given settling time requirement of the control loops, we compute a control theoretically sound model using matrix inequalities, which gives an upper bound to the number of loop drops within the finite length loop execution pattern. Next, we show how the proposed framework can be useful for evaluating the fault tolerance of a resource-constrained shared MCN subject to communication link failure.
C1 [Ghosh, Sumana; Dey, Soumyajit; Dasgupta, Pallab] Indian Inst Technol Kharagpur, Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Ghosh, S (corresponding author), Indian Inst Technol Kharagpur, Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
EM sumanaghosh@cse.iitkgp.ernet.in; soumya@cse.iitkgp.ac.in;
   pallab@cse.iitkgp.ac.in
OI Ghosh, Sumana/0000-0002-5999-3313
FU IMPRINT grant FMSAFE
FX This work was partially supported by the IMPRINT grant FMSAFE.
CR Alur R, 2011, IEEE T AUTOMAT CONTR, V56, P2345, DOI 10.1109/TAC.2011.2163873
   Alur R, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P223, DOI 10.1109/RTAS.2009.40
   [Anonymous], 2009, P 2009 IEEE C EM TEC
   Bai J, 2012, ACM IEEE INT CONF CY, P107, DOI 10.1109/ICCPS.2012.19
   Bjorner N., 2015, TOOLS ALGORITHMS CON, P194
   Craciunas SS, 2016, REAL-TIME SYST, V52, P161, DOI 10.1007/s11241-015-9244-x
   D'Innocenzo A, 2013, IEEE T AUTOMAT CONTR, V58, P1377, DOI 10.1109/TAC.2012.2235719
   D'Innocenzo A, 2011, IEEE DECIS CONTR P, P5248, DOI 10.1109/CDC.2011.6161133
   D'Innocenzo A, 2009, IEEE INT CON AUTO SC, P409, DOI 10.1109/COASE.2009.5234106
   Dixit MG, 2014, FORM ASP COMPUT, V26, P591, DOI 10.1007/s00165-012-0273-0
   Dowler D. A., 2013, THESIS
   Erdos P., 1959, Publicationes Mathematicae Debrecen, V6, P18
   Ghosh S, 2019, IET COMPUT DIGIT TEC, V13, P493, DOI 10.1049/iet-cdt.2019.0030
   Ghosh S, 2018, IEEE EMBED SYST LETT, V10, P111, DOI 10.1109/LES.2017.2777506
   Ghosh S, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126514
   Jacob R, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P167, DOI [10.1109/RTSS.2016.025, 10.1109/RTSS.2016.24]
   Jia Bai, 2011, IEEE INFOCOM 2011 - IEEE Conference on Computer Communications. Workshops, P768, DOI 10.1109/INFCOMW.2011.5928915
   Jia Ning, 2007, Proceedings of the European Control Conference 2007 (ECC), P4324
   Li Bo., 2016, 2016 ACMIEEE 7 INT C, P1
   Lu CY, 2016, P IEEE, V104, P1013, DOI 10.1109/JPROC.2015.2497161
   Ma Q, 2015, IEEE T WIREL COMMUN, V14, P4428, DOI 10.1109/TWC.2015.2421353
   Ma YH, 2019, ACM TRANS CYBER-PHYS, V3, DOI 10.1145/3185510
   Mager F, 2019, ACM IEEE INT CONF CY, P97, DOI 10.1145/3302509.3311046
   Mahfouzi R, 2018, DES AUT TEST EUROPE, P682, DOI 10.23919/DATE.2018.8342096
   Mangharam R, 2013, J INDIAN I SCI, V93, P353
   Messner W., CONTROL TUTORIALS MA
   Nobre M, 2015, SENSORS-BASEL, V15, P9703, DOI 10.3390/s150509703
   Pajic M, 2011, IEEE T AUTOMAT CONTR, V56, P2305, DOI 10.1109/TAC.2011.2163864
   Pajic M, 2010, IEEE DECIS CONTR P, P7576, DOI 10.1109/CDC.2010.5717159
   Pangun Park, 2011, 2011 International Conference on Networking, Sensing and Control (ICNSC 2011), P486, DOI 10.1109/ICNSC.2011.5874926
   Ro JW, 2015, 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P94, DOI 10.1109/ISORC.2015.24
   Rozenberg G., 1997, HDB FORMAL LANGUAGES, DOI DOI 10.1007/978-3-642-59136-5
   Sadi Y, 2015, IEEE ICC, P6487, DOI 10.1109/ICC.2015.7249358
   Saha I., 2015, 18th ACM Conference on Hybrid Systems: Computation and Control (HSCC), P98
   Saifullah A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584652
   Saifullah A, 2010, REAL TIM SYST SYMP P, P150, DOI 10.1109/RTSS.2010.41
   Saifullah Abusayeed, 2011, P 2011 17 IEEE REAL
   Shu WH, 2008, REAL TIM SYST SYMP P, P431, DOI 10.1109/RTSS.2008.22
   Silvester J. R., 2000, MATH GAZ, V84, P460, DOI DOI 10.2307/3620776
   Smarra F, 2012, IEEE DECIS CONTR P, P1960, DOI 10.1109/CDC.2012.6426249
   Song JP, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P377, DOI 10.1109/RTAS.2008.15
   Soudbakhsh D, 2013, ACM IEEE INT CONF CY, P129, DOI 10.1109/ICCPS.2013.6604007
   Steiner W, 2010, REAL TIM SYST SYMP P, P375, DOI 10.1109/RTSS.2010.25
   Toscano E, 2012, IEEE T IND INFORM, V8, P337, DOI 10.1109/TII.2011.2166773
   Weiss G, 2007, LECT NOTES COMPUT SC, V4416, P601
   Zimmerling M, 2017, ACM TRANS CYBER-PHYS, V1, DOI 10.1145/3012005
NR 46
TC 3
Z9 3
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2020
VL 19
IS 2
AR 9
DI 10.1145/3372134
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MK
UT WOS:000582626800001
DA 2024-07-18
ER

PT J
AU Jain, S
   Raghunathan, A
AF Jain, Shubham
   Raghunathan, Anand
TI CxDNN: Hardware-software Compensation Methods for Deep Neural Networks
   on Resistive Crossbar Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Resistive crossbars; in-memory computing; crossbar non-idealities; Deep
   Neural Networks (DNNs); emerging memories
ID SYNAPSE
AB Resistive crossbars have shown strong potential as the building blocks of future neural fabrics, due to their ability to natively execute vector-matrix multiplication (the dominant computational kernel in DNNs). However, a key challenge that arises in resistive crossbars is that non-idealities in the synaptic devices, interconnects, and peripheral circuits of resistive crossbars lead to errors in the computations performed. When large-scale DNNs are executed on resistive crossbar systems, these errors compound and result in unacceptable degradation in application-level accuracy. We propose CxDNN, a hardware-software methodology that enables the realization of large-scale DNNs on crossbar systems by compensating for errors due to nonidealities, greatly mitigating the degradation in accuracy. CxDNN is composed of (i) an optimized mapping technique to convert floating-point weights and activations to crossbar conductances and input voltages, (ii) a fast one-time re-training method to recover accuracy loss due to this conversion, and (iii) low-overhead compensation hardware to mitigate dynamic and hardware-instance-specific errors. Unlike previous efforts that are limited to small networks and require the training and deployment of hardware-instance-specific models, CxDNN presents a scalable compensation methodology that can address large DNNs (e.g., ResNet-50 on ImageNet) and maintains the train-once-deploy-anywhere tenet of current DNN application. We evaluated CxDNN on six top DNNs on the ImageNet dataset with 0.5-13.8 million neurons and 0.5-15.5 billion connections. CxDNN achieves 16.9%-49% improvement in the top-1 classification accuracy, effectively mitigating a key challenge to the use of resistive crossbar-based neural fabrics.
C1 [Jain, Shubham; Raghunathan, Anand] Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Jain, S (corresponding author), Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM jain130@purdue.edu; raghunathan@purdue.edu
RI Jain, Shubham/U-9721-2019; Raghunathan, Anand/HLQ-2491-2023
OI Jain, Shubham/0000-0002-2291-7712; Raghunathan,
   Anand/0000-0002-4624-564X
FU C-BRIC - DARPA
FX This work was supported in part by C-BRIC, one of six centers in JUMP, a
   Semiconductor Research Corporation (SRC) program sponsored by DARPA.
CR [Anonymous], 2016, SENSORS-BASEL
   [Anonymous], 2015, Neural Networks (IJCNN), DOI 10.1109/IJCNN.2015.7280785
   [Anonymous], 2018, ABS180203494 CORR
   [Anonymous], ABS170203443 CORR
   [Anonymous], 2018, ABS180900072 CORR
   AVIZIENIS A, 1971, IEEE T COMPUT, VC 20, P1322, DOI 10.1109/T-C.1971.223134
   Chakraborty I, 2018, IEEE TETCI, V2, P335, DOI 10.1109/TETCI.2018.2829919
   Chen LR, 2017, DES AUT TEST EUROPE, P19, DOI 10.23919/DATE.2017.7926952
   Chen PY, 2018, IEEE T COMPUT AID D, V37, P3067, DOI 10.1109/TCAD.2018.2789723
   Chen PY, 2015, ICCAD-IEEE ACM INT, P194, DOI 10.1109/ICCAD.2015.7372570
   Cheng M, 2017, DES AUT CON, DOI 10.1145/3061639.3062326
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Feinberg B, 2018, INT S HIGH PERF COMP, P52, DOI 10.1109/HPCA.2018.00015
   Gokmen T, 2017, FRONT NEUROSCI-SWITZ, V11, DOI 10.3389/fnins.2017.00538
   Gokmen T, 2016, FRONT NEUROSCI-SWITZ, V10, DOI 10.3389/fnins.2016.00333
   Han, 2015, LEARNING BOTH WEIGHT
   Hu M, 2018, ADV MATER, V30, DOI 10.1002/adma.201705914
   Hu M, 2016, DES AUT CON, DOI 10.1145/2897937.2898010
   Jain S., 2019, P 2019 IEEE STUD C E, P1, DOI DOI 10.1109/SCES46477.2019.8977211
   Jain S, 2018, DES AUT CON, DOI 10.1145/3195970.3196012
   Jo SH, 2010, NANO LETT, V10, P1297, DOI 10.1021/nl904092h
   Kull L, 2013, ISSCC DIG TECH PAP I, V56, P468, DOI 10.1109/ISSCC.2013.6487818
   Liu BY, 2014, ICCAD-IEEE ACM INT, P63, DOI 10.1109/ICCAD.2014.7001330
   Liu BR, 2013, BMC MICROBIOL, V13, DOI 10.1186/1471-2180-13-57
   Liu CC, 2017, DES AUT CON, DOI [10.1145/3061639.3062310, 10.1109/ICCSN.2017.8230067]
   Moon Peter, 2008, Intel Technology Journal, V12, P2
   Park E, 2018, CONF PROC INT SYMP C, P688, DOI 10.1109/ISCA.2018.00063
   Parloff R., 2016, Why deep learning is suddenly changing your life
   Sengupta A, 2016, IEEE T BIOMED CIRC S, V10, P1152, DOI 10.1109/TBCAS.2016.2525823
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Tann H, 2017, DES AUT CON, DOI 10.1145/3061639.3062259
   Vincent AF, 2015, IEEE T BIOMED CIRC S, V9, P166, DOI 10.1109/TBCAS.2015.2414423
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Xia LX, 2016, DES AUT TEST EUROPE, P469
   Yan BN, 2017, ICCAD-IEEE ACM INT, P541, DOI 10.1109/ICCAD.2017.8203824
   Zhou S., 2016, ABS160606160 CORR
NR 36
TC 34
Z9 36
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2020
VL 18
IS 6
AR 113
DI 10.1145/3362035
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ8DE
UT WOS:000512285500002
OA Bronze
DA 2024-07-18
ER

PT J
AU Dürr, M
   Von Der Brüggen, G
   Chen, KH
   Chen, JJ
AF Duerr, Marco
   Von Der Brueggen, Georg
   Chen, Kuan-Hsun
   Chen, Jian-Jia
TI End-to-End Timing Analysis of Sporadic Cause-Effect Chains in
   Distributed Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE End-to-End timing analysis; distributed systems; sporadic cause-effect
   chains; embedded control systems
AB A cause-effect chain is used to define the logical order of data dependent tasks, which is independent from the execution order of the jobs of the (periodic/sporadic) tasks. Analyzing the worst-case End-to-End timing behavior, associated to a cause-effect chain, is an important problem in embedded control systems. For example, the detailed timing properties of modern automotive systems are specified in the AUTOSAR Timing Extensions.
   In this paper, we present a formal End-to-End timing analysis for distributed systems. We consider the two most important End-to-End timing semantics, i.e., the button-to-action delay (termed as the maximum reaction time) and the worst-case data freshness (termed as the maximum data age). Our contribution is significant due to the consideration of the sporadic behavior of job activations, whilst the results in the literature have been mostly limited to periodic activations. The proof strategy shows the (previously unexplored) connection between the reaction time (data age, respectively) and immediate forward ( backward, respectively) job chains. Our analytical results dominate the state of the art for sporadic task activations in distributed systems and the evaluations show a clear improvement for synthesized task systems as well as for a real world automotive benchmark setting.
C1 [Duerr, Marco; Von Der Brueggen, Georg; Chen, Kuan-Hsun; Chen, Jian-Jia] TU Dortmund Univ, Dortmund, Germany.
C3 Dortmund University of Technology
RP Dürr, M (corresponding author), TU Dortmund Univ, Dortmund, Germany.
EM marco.duerr@tu-dortmund.de; georg.von-der-brueggen@tu-dortmund.de;
   kuan-hsun.chen@tu-dortmund.de; jian-jian.chen@tu-dortmund.de
RI Chen, Kuan-Hsun/AAI-6543-2020; Chen, Kuan-Hsun/AAS-9288-2021; Chen,
   Jian-Jia/ABJ-6763-2022
OI Chen, Kuan-Hsun/0000-0002-7110-921X; Chen, Jian-Jia/0000-0001-8114-9760;
   von der Bruggen, Georg/0000-0002-8137-3612
FU DFG, as part of the Collaborative Research Center [SFB876]
FX This paper is supported by DFG, as part of the Collaborative Research
   Center SFB876, project A1 (http://sfb876.tu-dortmund.de/).
CR [Anonymous], 1983, TECHNICAL REPORT
   AUTOSAR, 2017, SPEC TIM EXT REL 4 3
   Becker M., 2016, 7 INT WORKSH AN TOOL
   Becker M, 2016, IEEE INT CONF EMBED, P159, DOI 10.1109/RTCSA.2016.41
   Benveniste A, 2002, LECT NOTES COMPUT SC, V2491, P252
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bosch, 1991, CONTR AR NETW SPEC 2
   Burns Alan., 1994, Advances in Real-Time Systems, P225
   Davare A, 2007, DES AUT CON, P278, DOI 10.1109/DAC.2007.375172
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Feiertag N., 2009, WORKSH COMP THEOR TE
   Forget J., 2017, 2017 22 IEEE INT C E, P1, DOI DOI 10.1109/ETFA.2017.8247612
   Girault A, 2018, IEEE T COMPUT AID D, V37, P2578, DOI 10.1109/TCAD.2018.2861016
   Hamann A., 2017, EUR C REAL TIM SYST
   Klaus T., 2018, P 26 INT C REAL TIM, P93
   Kloda T, 2018, IEEE INT C EMERG, P360, DOI 10.1109/ETFA.2018.8502498
   Kopetz, 2011, REAL-TIME SYST, DOI [10.1007/978-1-4419-8237-7_13, DOI 10.1007/978-1-4419-8237-7, DOI 10.1007/978-1-4419-8237-7_13]
   Kramer S., 2015, 6 INT WORKSH AN TOOL
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Matt C., 2017, P 21TH PACIFIC ASIA, P1
   Mubeen S., 2012, Proceedings of the 2012 9th IEEE International Workshop on Factory Communication Systems (WFCS 2012), P165, DOI 10.1109/WFCS.2012.6242562
   Mubeen S., 2012, ACM SIGBED REV, V9, P17, DOI DOI 10.1145/2452537.2452539
   Rajeev A. C., 2010, INT C EMB SOFTW EMSO, P129
   Schlatow Johannes, 2016, 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). Proceedings, DOI 10.1109/RTAS.2016.7461332
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   von der Brüggen G, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P108, DOI 10.1145/3139258.3139273
   von der Brüggen G, 2015, EUROMICRO, P90, DOI 10.1109/ECRTS.2015.16
NR 28
TC 27
Z9 28
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 58
DI 10.1145/3358181
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700014
DA 2024-07-18
ER

PT J
AU Maier, PR
   Kleeberger, VB
   Mueller-Gritschneder, D
   Schlichtmann, U
AF Maier, Petra R.
   Kleeberger, Veit B.
   Mueller-Gritschneder, Daniel
   Schlichtmann, Ulf
TI Fault Injection for Test-Driven Development of Robust SoC Firmware
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Fault injection; host-compiled simulation; firmware; system-on-chip;
   static code analysis; fault set reduction; robustness; test-driven
   development
AB Robustness against errors in hardware must be considered from the very beginning of safety-critical system-on-chip firmware design. Therefore, we present fault injection for test-driven development (TDD) of robust firmware. As TDD is based on instant feedback to the designer, fault injection must execute within few minutes. In contrast to state-of-the-art approaches, we avoid long simulation scenarios and runtimes by injecting faults at the unit level and utilizing host-compiled simulation. Further, three static bit-level analyses of firmware source code and hardware specification reduce the fault set significantly. This accelerates fault injection by several orders of magnitude and enables robustness-aware TDD.
C1 [Maier, Petra R.; Mueller-Gritschneder, Daniel; Schlichtmann, Ulf] Tech Univ Munich, TUM Dept Elect & Comp Engn, Chair Elect Design Automat, Arcisstr 21, D-80333 Munich, Germany.
   [Kleeberger, Veit B.] Infineon Technol AG, Am Campeon 1-12, D-85579 Neubiberg, Germany.
C3 Technical University of Munich; Infineon Technologies
RP Maier, PR (corresponding author), Tech Univ Munich, TUM Dept Elect & Comp Engn, Chair Elect Design Automat, Arcisstr 21, D-80333 Munich, Germany.
EM petra.maier@tum.de; veit.kleeberger@infineon.com; daniel.mueller@tum.de;
   ulf.schlichtmann@tum.de
RI Mueller-Gritschneder, Daniel/S-5754-2019; Schlichtmann, Ulf/C-9036-2019;
   Mueller-Gritschneder, Daniel/L-1674-2017
OI Schlichtmann, Ulf/0000-0003-4431-7619; Mueller-Gritschneder,
   Daniel/0000-0003-0903-631X
FU German Federal Ministry of Education and Research (BMBF) [01IS13022]
FX This article is an extended version of Maier et al. (2016a). This work
   has been partially supported by the German Federal Ministry of Education
   and Research (BMBF) in the project EffektiV under grant 01IS13022.
CR [Anonymous], 2015, T COMPUTER AIDED DES
   [Anonymous], LINUX PROGRAMMERS MA
   [Anonymous], C EMB SOFTW EMSOFT 0
   [Anonymous], REL MAINT S RAMS 98
   [Anonymous], 16852014 IPXACT IEEE
   [Anonymous], INT S QUAL EL DES IS
   [Anonymous], 2009, HARDWARE FIRMWARE IN
   [Anonymous], LIBBFD BINARY FILE D
   [Anonymous], C C USERS J
   [Anonymous], S DEF FAULT TOL VLSI
   [Anonymous], TEST DRIVEN DEV EVAL
   [Anonymous], CLANG C LANG FAM FRO
   [Anonymous], 2007, COMPILERS PRINCIPLES
   [Anonymous], C DES AUT TEST EUR D
   [Anonymous], INT S DEF FAULT TOL
   [Anonymous], C HARDW SOFTW COD SY
   [Anonymous], 2016, C HARDW SOFTW COD SY
   [Anonymous], S OP SYST PRINC SOSP
   [Anonymous], C HARDW SOFTW COD SY
   [Anonymous], GUID US C LANG CRIT
   [Anonymous], HIGH LEV DES VAL TES
   [Anonymous], 2016, AS S PAC DES AUT C A
   [Anonymous], QOR MPC5643L MICR DA
   [Anonymous], 2011, ISO 262622011
   [Anonymous], DEP SYST NETW WORKSH
   [Anonymous], WRITING DRIVERS RELI
   [Anonymous], UNITY UN TEST C ESP
   [Anonymous], C DES AUT TEST EUR D
   [Anonymous], INT S FUND EL ENG IS
   [Anonymous], C EMB SOFTW EMSOFT 1
   [Anonymous], DEPENDABLE COMPUTING
   [Anonymous], OR SOL 10 SOFTW DEV
   [Anonymous], C SEC SOFTW INT REL
   [Anonymous], DES AUT CON
   Dyer JG, 2001, COMPUTER, V34, P57, DOI 10.1109/2.955100
   Georgakos G, 2013, DES AUT CON
   Grenning James., 2011, Test-Driven Development for Embedded C
   Hamill Paul, 2004, Unit Test Frameworks: Tools for High-quality Software Development
   Jia Y, 2011, IEEE T SOFTWARE ENG, V37, P649, DOI 10.1109/TSE.2010.62
   Kleeberger VB, 2015, DES AUT CON, DOI 10.1145/2744769.2747918
   Rosen Kenneth H., 1996, Discrete mathematics and its applications, V3rd
   Stober T, 2010, AGILE SOFTWARE DEVELOPMENT: BEST PRACTICES FOR LARGE SOFTWARE DEVELOPMENT PROJECTS, P1, DOI 10.1007/978-3-540-70832-2_1
   Wang Z, 2013, INT DES TEST SYMP
   Zimmer V., 2015, Embedded Firmware Solutions: Development Best Practices for the Internet of Things
NR 44
TC 2
Z9 3
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 19
DI 10.1145/3092943
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100019
DA 2024-07-18
ER

PT J
AU Ahmed, R
   Huang, PC
   Millen, M
   Thiele, L
AF Ahmed, Rehan
   Huang, Pengcheng
   Millen, Max
   Thiele, Lothar
TI On The Design and Application of Thermal Isolation Servers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Mixed-criticality systems; Thermal modeling
ID REAL-TIME APPLICATIONS; TEMPERATURE; SYSTEMS
AB Recently, there has been an increasing trend towards executing real-time applications on multi-core platforms. However, this complicates the design problem, as applications running on different cores can interfere due to shared resources and mediums. In this paper, we focus on thermal interference, where a given task (tau(1)) heats the processor, resulting in reduced service (due to Dynamic Thermal Management (DTM)) to another task (tau(2)). In real-time domain, where tasks have deadline constraints, thermal interference is a substantial problem as it directly impacts the Worst Case Execution Time (WCET) of the effected application (tau(2)). The problem exacerbates as we move to mixed-criticality systems, where the criticality of tau(2) may be greater than the criticality of tau(1), complicating the certification process.
   In this paper, we propose a server based strategy (Thermal Isolation Server (TI Server)) which can be used to avoid thermal interference of applications. We also present a heuristic to design TI Servers to meet the timing constraints of all tasks and the thermal constraints of the system. TI Servers are time/space composable, and can be applied to a variety of task models. We also evaluate TI Servers on a hardware test-bed for validation purposes.
C1 [Ahmed, Rehan; Huang, Pengcheng; Thiele, Lothar] Swiss Fed Inst Technol, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland.
   [Millen, Max] Swiss Fed Inst Technol, Dept Elect & Comp Engn, Gloriastr 35, CH-8092 Zurich, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; Swiss Federal
   Institutes of Technology Domain; ETH Zurich
RP Ahmed, R (corresponding author), Swiss Fed Inst Technol, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland.
EM rehan.ahmed@tik.ee.ethz.ch; pengcheng.huang@tik.ee.ethz.ch;
   mmillen@student.ethz.ch; lothar.thiele@tik.ee.ethz.ch
RI huang, peng/KBC-5715-2024; Huang, Pengcheng/W-2238-2019
FU European Union's Horizon research and innovation programme [644080];
   Swiss State Secretariat for Education, Research and Innovation (SERI)
   [15.0025]; H2020 - Industrial Leadership [644080] Funding Source: H2020
   - Industrial Leadership
FX This project has received funding from the European Union's Horizon 2020
   research and innovation programme under grant agreement No 644080
   (SAFURE). This work was supported by the Swiss State Secretariat for
   Education, Research and Innovation (SERI) under contract number 15.0025.
   The opinions expressed and arguments employed herein do not necessarily
   reflect the official views of the Swiss Government.
CR Ahmed M, 2011, SUSTAIN COMPUT-INFOR, V1, P226, DOI 10.1016/j.suscom.2011.05.006
   Ahmed R., 2017, 368 ETH ZUR
   Ahmed R, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2883612
   Burns A., 2013, TECH REP
   Chantem T., 2011, DATE, P288
   Chen JJ, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P141, DOI 10.1109/RTAS.2009.30
   Cui J, 2012, IEEE T COMPUT AID D, V31, P904, DOI 10.1109/TCAD.2012.2183371
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Fisher N, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P131, DOI 10.1109/RTAS.2009.34
   Fu Luotao, 2017, PREEMPT RT PATCH
   Giannopoulou G, 2013, 2013 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT)
   Kumar P, 2011, DES AUT CON, P468
   Liu YP, 2007, DES AUT TEST EUROPE, P1526
   Moler C, 2003, SIAM REV, V45, P3, DOI 10.1137/S00361445024180
   Pagani S, 2015, DES AUT TEST EUROPE, P1515
   SAFURE, 2015, SAF SEC DES INT MIX
   Schor L., 2011, THERMAL AWARE TASK A, P294
   Schor L, 2012, IEEE REAL TIME, P87, DOI 10.1109/RTAS.2012.14
   Sha L., 2014, TECHNICAL REPORT
   Shin I, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347383
   Sigrist L, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P194, DOI 10.1109/RTAS.2015.7108442
   Skadron K., 2004, ACM TRANS ARCHITECTU, V1, DOI DOI 10.1145/980152.980157
   Ungerer T, 2010, IEEE MICRO, V30, P66, DOI 10.1109/MM.2010.78
   Wang SQ, 2006, REAL TIM SYST SYMP P, P323, DOI 10.1109/RTSS.2006.16
   Xie Y, 2006, J VLSI SIG PROC SYST, V45, P177, DOI 10.1007/S11265-006-9760-y
NR 25
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 165
DI 10.1145/3126512
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800048
OA Bronze, Green Published
DA 2024-07-18
ER

PT J
AU Zhang, JC
   Lu, YY
   Shu, JW
   Qin, XJ
AF Zhang, Jiacheng
   Lu, Youyou
   Shu, Jiwu
   Qin, Xiongjun
TI FlashKV: Accelerating KV Performance with Open-Channel SSDs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE LSM-tree-based key-value store; open-channel SSD; hardware-software
   co-design; application-managed flash
AB As the cost-per-bit of solid state disks is decreasing quickly, SSDs are supplanting HDDs in many cases, including the primary storage of key-value stores. However, simply deploying LSM-tree-based key-value stores on commercial SSDs is inefficient and induces heavy write amplification and severe garbage collection overhead under write-intensive conditions. The main cause of these critical issues comes from the triple redundant management functionalities lying in the LSM-tree, file system and flash translation layer, which block the awareness between key-value stores and flash devices. Furthermore, we observe that the performance of LSM-tree-based key-value stores is improved little by only eliminating these redundant layers, as the I/O stacks, including the cache and scheduler, are not optimized for LSM-tree's unique I/O patterns.
   To address the issues above, we propose FlashKV, an LSM-tree based key-value store running on open-channel SSDs. FlashKV eliminates the redundant management and semantic isolation by directly managing the raw flash devices in the application layer. With the domain knowledge of LSM-tree and the open-channel information, FlashKV employs a parallel data layout to exploit the internal parallelism of the flash device, and optimizes the compaction, caching and I/O scheduling mechanisms specifically. Evaluations show that FlashKV effectively improves system performance by 1.5x to 4.5x and decreases up to 50% write traffic under heavy write conditions, compared to LevelDB.
C1 [Zhang, Jiacheng; Lu, Youyou; Shu, Jiwu; Qin, Xiongjun] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
C3 Tsinghua University
RP Shu, JW (corresponding author), Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
EM zhang-jc13@mails.tsinghua.edu.cn; luyouyou@tsinghua.edu.cn;
   shujw@tsinghua.edu.cn; qinxj14@mails.tsinghua.edu.cn
RI Zhang, Jiacheng/HTS-3961-2023; Lu, Youyou/AAE-4401-2020
OI Lu, Youyou/0000-0002-6214-5390
FU National Natural Science Foundation of China [61232003, 61327902,
   61433008]; Beijing Municipal Science and Technology Commission of China
   [D151100000815003]; China Postdoctoral Science Foundation [2016T90094,
   2015M580098]; Samsung; China Association for Science and Technology
   (CAST)
FX We thank the anonymous reviewers for their feedbacks and suggestions.
   This work is supported by the National Natural Science Foundation of
   China (Grant No. 61232003, 61327902, 61433008), the Beijing Municipal
   Science and Technology Commission of China (Grant No. D151100000815003),
   the China Postdoctoral Science Foundation (Grant No. 2016T90094,
   2015M580098), and Samsung. Youyou Lu is also supported by the Young
   Elite Scientists Sponsorship Program of China Association for Science
   and Technology (CAST).
CR [Anonymous], 2008, P 2008 USENIX ANN TE
   [Anonymous], 2009, P 42 ANN IEEE ACM IN, DOI DOI 10.1145/1669112.1669118
   [Anonymous], 2011, ACM 11 P INT C SUPER
   Bjorling M, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P359
   BLOOM BH, 1970, COMMUN ACM, V13, P422, DOI 10.1145/362686.362692
   Cao MingMing, 2008, P LIN S OTT ON CA RE
   Cassandra, 2016, APACHE CASSANDRA DOC
   Chang F, 2006, USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P205
   Chen F, 2011, INT S HIGH PERF COMP, P266, DOI 10.1109/HPCA.2011.5749735
   Cooper BF, 2008, PROC VLDB ENDOW, V1, P1277
   Cooper Brian F., 2010, P 1 ACM S CLOUD COMP, P143, DOI [DOI 10.1145/1807128.1807152, 10.1145/1807128.1807152]
   Corbet, 2006, TREES RADIX TREES
   Ghemawat Sanjay, 2012, LEVELDB FAST LIGHTWE
   HBase, 2016, AP HBASE REF GUID
   Jian Guo, 2017, Microsystem Technologies, V23, P1999, DOI 10.1007/s00542-016-2961-9
   Josephson W., 2010, P 8 USENIX C FIL STO
   Kang Jeong-Uk, 2014, USENIX WORKSH HOT TO, P13
   Lee C, 2015, IEEE CONF COMPUT, P13, DOI 10.1109/INFCOMW.2015.7179319
   Lee YI, 2013, CYBER SECURITY CULTURE: COUNTERACTING CYBER THREATS THROUGH ORGANIZATIONAL LEARNING AND TRAINING, P1
   Lu LY, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P133
   Lu Youyou, 2014, P USENIX C FIL STOR, P75
   Lu Youyou, 2015, COMMUNICATIONS KOREA
   Lu Youyou, 2013, P 11 USENIX C FIL ST
   Marmol L., 2015, P USENIX ANN TECH C, P207
   ONeil P, 1996, ACTA INFORM, V33, P351, DOI 10.1007/s002360050048
   Ouyang J, 2014, ACM SIGPLAN NOTICES, V49, P471, DOI 10.1145/2541940.2541959
   Ouyang XY, 2011, INT S HIGH PERF COMP, P301, DOI 10.1109/HPCA.2011.5749738
   PUGH W, 1990, COMMUN ACM, V33, P668, DOI 10.1145/78973.78977
   Shen ZY, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P391
   Wang Peng, 2014, P 9 EUR C COMP SYST, P1
   Wei Wang, 2014, P C DES AUT TEST EUR, P157
   Yang J., 2014, USENIX WORKSH INT NV
   Zhang JC, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P87
   Zhang Jiacheng, 2016, 14 USENIX C FIL STOR
   Zhang Yiying, 2012, P 10 USENIX S FILE S
NR 35
TC 37
Z9 40
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 139
DI 10.1145/3126545
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800022
DA 2024-07-18
ER

PT J
AU Kim, Y
   Broman, D
   Shrivastava, A
AF Kim, Yooseong
   Broman, David
   Shrivastava, Aviral
TI WCET-Aware Function-Level Dynamic Code Management on Scratchpad Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Scratchpad memory (SPM); worst-case execution time (WCET); hard
   real-time systems; code management
ID ALLOCATION; CACHES
AB Scratchpad memory (SPM) is a promising on-chip memory choice in real-time and cyber-physical systems where timing is of the utmost importance. SPM has time-predictable characteristics since its data movement between the SPM and the main memory is entirely managed by software. One way of such management is dynamic management. In dynamic management of instruction SPMs, code blocks are dynamically copied from the main memory to the SPM at runtime by executing direct memory access (DMA) instructions. Code management techniques try to minimize the overhead of DMA operations by finding an allocation scheme that leads to efficient utilization. In this article, we present three function-level code management techniques. These techniques perform allocation at the granularity of functions, with the objective of minimizing the impact of DMA overhead to the worst-case execution time (WCET) of a given program. The first technique finds an optimal mapping of each function to a region using integer linear programming (ILP), whereas the second technique is a polynomial-time heuristic that is suboptimal. The third technique maps functions directly to SPM addresses, not using regions, which can further reduce the WCET. Based on ILP, it can also find an optimal mapping. We evaluate our techniques using the Malardalen WCET suite, MiBench suite, and proprietary automotive applications from industry. The results show that our techniques can significantly reduce the WCET estimates compared to caches with the state-of-the-art cache analysis.
C1 [Kim, Yooseong; Shrivastava, Aviral] Arizona State Univ, Tempe, AZ 85287 USA.
   [Broman, David] KTH Royal Inst Technol, Sch Informat & Commun, Stockholm, Sweden.
C3 Arizona State University; Arizona State University-Tempe; Royal
   Institute of Technology
RP Kim, Y (corresponding author), Arizona State Univ, Tempe, AZ 85287 USA.
EM yooseong.kim@asu.edu; dbro@kth.se; aviral.shrivastava@asu.edu
OI Shrivastava, Aviral/0000-0002-1075-897X
FU Swedish Research Council [623-2013-8591, 623-2011-955]; National Science
   Foundation [CCF 1055094, CNS 1525855]; National Institute of Standards
   and Technology [60NANB16D305]
FX This work was supported in part by the Swedish Research Council
   (#623-2013-8591, #623-2011-955), the National Science Foundation (CCF
   1055094 (CAREER) and CNS 1525855), and the National Institute of
   Standards and Technology (60NANB16D305).
CR Avissar Oren, 2002, ACM Trans. on Embedded Computing Systems (TECS), V1, P6, DOI [10.1145/581888.581891, DOI 10.1145/581888.581891]
   Axer P, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2560033
   Bai K., 2013, Proc. of CODES+ISSS, P1
   Baker M. A., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P287
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bradley SP, 1977, Applied mathematical programming
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P1, DOI 10.1007/978-1-14614-0676-1
   Cullmann C, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435236
   Deverge JF, 2007, EUROMICRO, P179, DOI 10.1109/ECRTS.2007.37
   Ding H.F., 2014, ABSTR APPL ANAL, V2014
   Egger B., 2006, INT C COMPILERS ARCH, P223
   FALK H, 2009, AUT CON, P732
   Falk H, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P145
   Ferdinand C., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Ferdinand C, 1999, REAL-TIME SYST, V17, P131, DOI 10.1023/A:1008186323068
   Gracioli G, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2830555
   Guan N, 2012, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2012.31
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Huber B., 2014, Proceedings of International Workshop on Worst-Case Execution Time Analysis, V39, P73
   Janapsatya A, 2006, ASIA S PACIF DES AUT, P612, DOI 10.1109/ASPDAC.2006.1594753
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Kandemir M, 2002, DES AUT CON, P628, DOI 10.1109/DAC.2002.1012701
   Khedker U., 2009, Data Flow Analysis: Theory and Practice, V1st
   Kim H, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P317, DOI 10.1109/RTAS.2015.7108455
   Kim YH, 2016, BRIT J NEUROSURG, V2016, P1, DOI DOI 10.1155/2016/1489692
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Li FY, 2015, IEEE INT CONF EMBED, P51, DOI 10.1109/RTCSA.2015.34
   Liu I, 2012, PR IEEE COMP DESIGN, P87, DOI 10.1109/ICCD.2012.6378622
   Pabalkar A, 2008, LECT NOTES COMPUT SC, V5374, P569, DOI 10.1007/978-3-540-89894-8_49
   Plazar S., 2012, P 10 INT S CODE GENE, P44, DOI DOI 10.1145/2259016.2259023
   Prakash A, 2012, DES AUT TEST EUROPE, P659
   Seung Chul Jung, 2010, Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2010), P13, DOI 10.1109/ASAP.2010.5540773
   Steinke S, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P213, DOI 10.1109/ISSS.2002.1227180
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   Suhendra V, 2005, REAL TIM SYST SYMP P, P223
   Suhendra V, 2008, DES AUT CON, P300
   Suhendra V, 2010, ACM T PROGR LANG SYS, V32, DOI 10.1145/1734206.1734210
   Tiantian Liu, 2010, Proceedings 39th International Conference on Parallel Processing (ICPP 2010), P573, DOI 10.1109/ICPP.2010.65
   Udayakumaran Sumesh, 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P472
   Um J, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P197
   Verma M, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P104
   Wan Q, 2012, ACM SIGPLAN NOTICES, V47, P41, DOI [10.1145/2345141.1967684, 10.1145/2345141.2248425]
   Whitham J., 2009, PROC EMSOFT, P265, DOI [10.1145/1629335.1629371, DOI 10.1145/1629335.1629371]
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wu H., 2010, "Proceedings of the Tenth ACM International Conference on Embedded Software", EMSOFT '10, P59, DOI DOI 10.1145/1879021.1879030
   Zimmer M, 2014, IEEE REAL TIME, P101, DOI 10.1109/RTAS.2014.6925994
NR 48
TC 0
Z9 0
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 112
DI 10.1145/3063383
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000022
DA 2024-07-18
ER

PT J
AU Chatterjee, U
   Chakraborty, RS
   Mukhopadhyay, D
AF Chatterjee, Urbi
   Chakraborty, Rajat Subhra
   Mukhopadhyay, Debdeep
TI A PUF-Based Secure Communication Protocol for IoT
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Communication protocol; identity-based cryptography; internet-of-things;
   physically unclonable function; security analysis
ID EFFICIENT IMPLEMENTATION; AUTHENTICATION
AB Security features are of paramount importance for the Internet of Things (IoT), and implementations are challenging given the resource-constrained IoT setup. We have developed a lightweight identity-based cryp-tosystem suitable for IoT to enable secure authentication and message exchange among the devices. Our scheme employs a Physically Unclonable Function (PUF) to generate the public identity of each device, which is used as the public key for each device for message encryption. We have provided formal proofs of security in the Session Key Security and Universally Composable Framework of the proposed protocol, which demonstrates the resilience of the scheme against passive and active attacks. We have demonstrated the setup required for the protocol implementation and shown that the proposed protocol implementation incurs low hardware and software overhead.
C1 [Chatterjee, Urbi; Chakraborty, Rajat Subhra; Mukhopadhyay, Debdeep] Indian Inst Technol, Dept Comp Sci & Engn, Secured Embedded Architecture Lab SEAL, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Chatterjee, U (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Secured Embedded Architecture Lab SEAL, Kharagpur 721302, W Bengal, India.
EM urbi.chatterjee@cse.iitkgp.ernet.in; rschakraborty@cse.iitkgp.ernet.in;
   debdeep@cse.iitkgp.ernet.in
RI Chakraborty, Rajat Subhra/AAN-3806-2020; Chatterjee, Urbi/AAF-8649-2020
OI Chakraborty, Rajat Subhra/0000-0003-3588-163X; 
FU SGDRI Research Grant from IIT Kharagpur; Wipro Limited
FX This work was partially funded by an SGDRI Research Grant from IIT
   Kharagpur and a research grant from Wipro Limited.
CR Acar Tolga, 2011, IACR CRYPTOLOGY EPRI, V2011, P243
   [Anonymous], IACR CRYPTOLOGY EPRI
   [Anonymous], 2001, THESIS CAMBRIDGE
   [Anonymous], 2007, Introduction to Modern Cryptography: Principles and Protocols
   [Anonymous], 2010, Proc. Wireless Communications and Networking Conf. (WCNC 2010) IEEE
   [Anonymous], 2004, Ad Hoc Wireless Networks Architectures and Protocols
   Avoine G, 2016, IEEE T MOBILE COMPUT, V15, P2317, DOI 10.1109/TMC.2015.2492553
   Aysu A, 2015, LECT NOTES COMPUT SC, V9293, P556, DOI 10.1007/978-3-662-48324-4_28
   Batina L, 2006, LECT NOTES COMPUT SC, V4357, P6
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Brzuska C, 2011, LECT NOTES COMPUT SC, V6841, P51, DOI 10.1007/978-3-642-22792-9_4
   Canetti R, 2001, LECT NOTES COMPUT SC, V2045, P453
   Canetti R, 2001, ANN IEEE SYMP FOUND, P136, DOI 10.1109/sfcs.2001.959888
   Chatterjee Urbi, 2016, IACR CRYPTOLOGY EPRI, V2016, P674
   Chen W, 2012, INT CONF CLOUD COMPU, P1046, DOI 10.1109/CCIS.2012.6664541
   Delvaux J, 2014, LECT NOTES COMPUT SC, V8731, P451, DOI 10.1007/978-3-662-44709-3_25
   Dubey G, 2015, INT CONF CONTEMP, P370, DOI 10.1109/IC3.2015.7346709
   Gassend B, 2002, 18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P149, DOI 10.1109/CSAC.2002.1176287
   Grewal G., 2012, Selected Areas in Cryptography, V7707, P149
   Guo Zuhua, 2015, INT J SECURITY NETWO, V10, P207
   Helfmeier C, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P1, DOI 10.1109/HST.2013.6581556
   Herrewege A. V., 2012, P 16 INT C FIN CRYPT, V7397, P374
   Katzenbeisser S, 2011, J CRYPTOGR ENG, V1, P177, DOI 10.1007/s13389-011-0016-9
   Kocabas U., 2012, TRUST, P142, DOI 10.1007/978-3-642-30921-2_9
   Lee YK, 2008, IEEE T COMPUT, V57, P1514, DOI 10.1109/TC.2008.148
   LEJLA BATINA., 2006, CRYPTOLOGY EPRINT AR, P227
   Lim D, 2005, IEEE T VLSI SYST, V13, P1200, DOI 10.1109/TVLSI.2005.859470
   Maes R, 2009, LECT NOTES COMPUT SC, V5747, P332
   Majzoobi M., 2012, 2012 IEEE CS Security and Privacy Workshops (SPW 2012), P33, DOI 10.1109/SPW.2012.30
   MIRACL, 2016, MIR CRYPT LIB US DOC
   Mutti S., 2015, Proceedings of the 31st Annual Computer Security Applications Conference, Los Angeles, CA, USA, December 7-11, 2015, ACSAC'15, P411
   Öztürk E, 2008, INT CONF PERVAS COMP, P170, DOI 10.1109/PERCOM.2008.54
   Ostrovsky R, 2013, LECT NOTES COMPUT SC, V7881, P702, DOI 10.1007/978-3-642-38348-9_41
   Rührmair U, 2013, P IEEE S SECUR PRIV, P286, DOI 10.1109/SP.2013.27
   Rührmair U, 2010, INFORM SEC CRYPT TEX, P79, DOI 10.1007/978-3-642-14452-3_4
   Rührmair U, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P237, DOI 10.1145/1866307.1866335
   Shirase M, 2009, IEICE T INF SYST, VE92D, P909, DOI 10.1587/transinf.E92.D.909
   Yang L, 2013, J FUDAN U NATURAL SC, V2013, P6
   Yoshitomi M, 2008, IEICE T INF SYST, VE91D, P1330, DOI 10.1093/ietisy/e91-d.5.1330
NR 39
TC 110
Z9 121
U1 0
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 67
DI 10.1145/3005715
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300006
DA 2024-07-18
ER

PT J
AU Bortolotti, D
   Marongiu, A
   Benini, L
AF Bortolotti, Daniele
   Marongiu, Andrea
   Benini, Luca
TI VirtualSoC: A Research Tool for Modern MPSoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE Virtual platforms; manycore accelerators; accuracy; full-system
   simulation; SystemC modeling
AB Architectural heterogeneity has proven to be an effective design paradigm to cope with an ever-increasing demand for computational power within tight energy budgets, in virtually every computing domain. Programmable manycore accelerators are currently widely used not only in high-performance computing systems, but also in embedded devices, in which they operate as coprocessors under the control of a general-purpose CPU (the host processor). Clearly, such powerful hardware architectures are paired with sophisticated and complex software ecosystems, composed of operating systems, programming models plus associated runtime engines, and increasingly complex user applications with related libraries. System modeling has always played a key role in early architectural exploration or software development when the real hardware is not available. The necessity of efficiently coping with the huge HW/SW design space provided by the described heterogeneous Systems on Chip (SoCs) calls for advanced full-system simulation methodologies and tools, capable of assessing variousmetrics for the functional and nonfunctional properties of the target system. In this article, we describe VirtualSoC, a simulation tool targeting the full-system simulation of massively parallel heterogeneous SoCs. We also describe how VirtualSoC has been successfully adopted in several research projects.
C1 [Bortolotti, Daniele; Marongiu, Andrea; Benini, Luca] Univ Bologna, DEI, Viale Risorgimento 2, I-40136 Bologna, Italy.
   [Marongiu, Andrea; Benini, Luca] Swiss Fed Inst Technol, ISL, Gloriastr 35, CH-8092 Zurich, Switzerland.
C3 University of Bologna; Swiss Federal Institutes of Technology Domain;
   ETH Zurich
RP Bortolotti, D (corresponding author), Univ Bologna, DEI, Viale Risorgimento 2, I-40136 Bologna, Italy.
EM daniele.bortolotti@unibo.it; mandrea@iis.ee.ethz.ch;
   lbenini@iis.ee.ethz.ch
RI Marongiu, Andrea/HLV-8590-2023
OI Bortolotti, Daniele/0000-0002-2175-2418; BENINI,
   LUCA/0000-0001-8068-3806
CR Abellán JL, 2012, DES AUT TEST EUROPE, P491
   [Anonymous], 2012, P WORKSH GEN PURP PR
   [Anonymous], 2013, EP ARCH REF
   [Anonymous], OPENACC APPL PROGR I
   [Anonymous], 2015, IMPERAS SOFTWARE
   [Anonymous], 2014, P 11 ACM INT C COMP
   [Anonymous], 2011, 2011 DESIGN AUTOMATI, DOI DOI 10.1109/DATE.2011.5763085
   [Anonymous], 2011, SC
   [Anonymous], 2014, DES AUT TEST EUR C E, DOI DOI 10.7873/DATE.2014.182
   [Anonymous], 2005, SIGARCH Comput. Archit. News
   [Anonymous], HYP ARCH
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Benini L, 2012, DES AUT TEST EUROPE, P983
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bortolotti D, 2014, I SYMPOS LOW POWER E, P45, DOI 10.1145/2627369.2627629
   Brookwood Nathan., 2010, INSIGHT, V64, P1
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Chang IJ, 2011, IEEE T CIRC SYST VID, V21, P101, DOI 10.1109/TCSVT.2011.2105550
   Childers Bruce R., 2015, ACM SIGOPS Operating Systems Review, V49, P108
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   Dall'Osso M, 2012, PR IEEE COMP DESIGN, P45, DOI 10.1109/ICCD.2012.6378615
   de Dinechin BD, 2013, IEEE HIGH PERF EXTR
   Ferri C., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P39
   Guillon Christophe, 2011, 1 INT QEMU US FOR, V1, P15
   Gutierrez A, 2014, INT SYM PERFORM ANAL, P13, DOI 10.1109/ISPASS.2014.6844457
   Helmstetter C, 2008, 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, P1759, DOI 10.1109/APCCAS.2008.4746381
   Herlihy Maurice, 1993, Transactional memory: Architectural support for lock-free data structures, V21
   Jeffers J., 2013, Intel Xeon Phi coprocessor high-performance programming
   Kalray, 2015, MPPA 256 PROGR MAN P
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Mamaghanian H, 2011, IEEE T BIO-MED ENG, V58, P2456, DOI 10.1109/TBME.2011.2156795
   Marongiu A, 2015, IEEE T IND INFORM, V11, P957, DOI 10.1109/TII.2015.2449994
   Marongiu Andrea, 2016, PARALLEL CO IN PRESS
   Mello A, 2010, DES AUT TEST EUROPE, P606
   MentorGraphics, 2015, VIST VIRT PROT
   Monton M, 2007, 2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, P2338, DOI 10.1109/ISIE.2007.4374971
   [Munshi A. Group KOW. Group KOW.], 2008, The opencl specification
   NVIDIA, 2015, NVIDIA TEGR X1
   NVIDIA Corp, 2015, NVIDIA TEGR X1 ARCH
   OpenMP Architecture Review Board, 2013, OpenMP Application Program Interface
   OSCI, 2009, OP SYSTEMC IN OSCI T
   Papagiannopoulou D, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), P99, DOI 10.1109/SAMOS.2014.6893200
   Patel A, 2011, DES AUT CON, P1050
   PEZY, 2015, PEZY SC MAN COR PROC
   Pinto C., 2011, 2011 Proceedings of 11th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2011), P53, DOI 10.1109/CCGrid.2011.64
   Power J, 2015, IEEE COMPUT ARCHIT L, V14, P34, DOI 10.1109/LCA.2014.2299539
   Raghav S, 2013, CONCURR COMP-PRACT E, V25, P1443, DOI 10.1002/cpe.2940
   Rahimi A, 2015, DES AUT CON, DOI 10.1145/2744769.2744915
   Synopsys, 2015, PLATF ARCH
   Texas instruments, 2013, MULT DSP ARM KEYSTON
   Ubal R, 2012, INT CONFER PARA, P335
   Wind River, 2015, SIM FULL SYST SIM
   Yourst MT, 2007, INT SYM PERFORM ANAL, P23
NR 54
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 3
DI 10.1145/2930665
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900003
DA 2024-07-18
ER

PT J
AU Iida, Y
   Fujii, Y
   Azumi, T
   Nishio, N
   Kato, S
AF Iida, Yuki
   Fujii, Yusuke
   Azumi, Takuya
   Nishio, Nobuhiko
   Kato, Shinpei
TI GPUrpc: Exploring Transparent Access to Remote GPUs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE GPU; parallel computing; cloud computing; distributed computing; high
   performance computing
ID PERFORMANCE
AB Graphics processing units (GPUs) are increasingly used for high-performance computing. Programming frameworks for general-purpose computing on GPUs (GPGPU), such as CUDA and OpenCL, are also maturing. Driving this trend is the recent proliferation of mobile devices such as smartphones and wearable computers. These devices are increasingly incorporating computationally intensive applications that involve some form of environmental recognition such as augmented reality (AR) or voice recognition. However, devices with low computational power cannot satisfy such demanding computing requirements. The CPU load of these devices could be reduced by offloading computation onto GPUs on the cloud. This paper presents GPUrpc, a remote procedure call (RPC) extension to Gdev, which is a rich set of runtime libraries and device drivers for achieving first-class GPU resource management. GPUrpc allows developers to use CUDA for GPGPU development work. Existing research uses RPCs based on the CUDA application programming interfaces (APIs); hence, all CUDA APIs require communication. To reduce communication overhead, we use an RPC based on a low-level API than CUDA API and reduced API that does not require communication. Our evaluation conducted on Linux and NVIDIA GPUs shows that the basic performance of our prototype implementation is reliable in comparison with the existing method. Evaluation using the Rodinia benchmark suite designed for research in heterogeneous parallel computing showed that GPUrpc is effective for applications such as image processing and data mining. GPUrpc also can improve power consumption to approximately 1/6 that of CPU processing for performing 512 x 512 matrix multiplication.
C1 [Iida, Yuki; Fujii, Yusuke; Nishio, Nobuhiko] Ritsumeikan Univ, Grad Sch Informat Sci & Engn, 1-1-1 Noji Higashi, Kusatsu, Shiga 5258577, Japan.
   [Azumi, Takuya] Osaka Univ, Grad Sch Engn Sci, Toyonaka, Osaka, Japan.
   [Kato, Shinpei] Nagoya Univ, Grad Sch Informat Sci, Nagoya, Aichi, Japan.
   [Azumi, Takuya] Osaka Univ, Sch Informat Sci & Engn, 1-3 Machikaneyama Cho, Toyonaka, Osaka 5608531, Japan.
   [Kato, Shinpei] Nagoya Univ, Grad Sch Informat Sci, Chikusa Ku, Furo Cho, Nagoya, Aichi 4648603, Japan.
C3 Ritsumeikan University; Osaka University; Nagoya University; Osaka
   University; Nagoya University
RP Iida, Y (corresponding author), Ritsumeikan Univ, Grad Sch Informat Sci & Engn, 1-1-1 Noji Higashi, Kusatsu, Shiga 5258577, Japan.
EM messi@ubi.cs.ritsumei.ac.jp; yukke@ubi.cs.ritsumei.ac.jp;
   takuya@sys.es.osaka-u.ac.jp; nishio@cs.ritsumei.ac.jp;
   shinpei@is.nagoya-u.ac.jp
FU Grants-in-Aid for Scientific Research [16H01712] Funding Source: KAKEN
CR Alerstam E., 2008, J BIOMEDICAL OPTICS, V13
   [Anonymous], 2010, PROC 8 INT C MOBILE, DOI [DOI 10.1145/1814433, 10.1145/1814433.1814441, DOI 10.1145/1814433.1814441]
   [Anonymous], FUTURE COMPUTING 201
   [Anonymous], 2013, OPENCL
   [Anonymous], 2015, CUDA C PROGRAMMING G
   Che S, 2008, J PARALLEL DISTR COM, V68, P1370, DOI 10.1016/j.jpdc.2008.05.014
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Duato Jose, 2010, 2010 International Conference on High Performance Computing & Simulation (HPCS 2010), P224, DOI 10.1109/HPCS.2010.5547126
   Duato Jose, 2009, Euro-Par 2009 Parallel Processing Workshops. HPPC, HeteroPar, PROPER, ROIA, UNICORE, VHPC. Revised Selected Papers, P385
   Elliott GA, 2013, REAL TIM SYST SYMP P, P33, DOI 10.1109/RTSS.2013.12
   Iida Yuki, 2014, 2014 IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, P71, DOI 10.1109/CPSNA.2014.24
   Kato S., 2012, P USENIX ANN TECH C, P401
   Kato S, 2013, ACM IEEE INT CONF CY, P170, DOI 10.1109/ICCPS.2013.6604011
   Kindratenko V, 2011, COMPUT SCI ENG, V13, P92, DOI 10.1109/MCSE.2011.52
   Kolb Andreas., 2005, Proceedings of the 18th Symposium on Simulation Technique, P722
   Ma WJ, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P400
   Nguyen Anh, 2014, 2014 IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, P37, DOI 10.1109/CPSNA.2014.15
   NVIDIA, 2015, CUDA DOC
   Oikawa M, 2012, 2012 SC COMPANION: HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SCC), P1207, DOI 10.1109/SC.Companion.2012.146
   Peña AJ, 2014, PARALLEL COMPUT, V40, P574, DOI 10.1016/j.parco.2014.09.011
   Pillai PS, 2009, NOSSDAV 09: 18TH INTERNATIONAL WORKSHOP ON NETWORK AND OPERATING SYSTEMS SUPPORT FOR DIGITAL AUDIO AND VIDEO, P43
   Ra M.-R., 2011, P 9 INT C MOB SYST A, P43
   Wu HC, 2012, INT SYMP MICROARCH, P107, DOI 10.1109/MICRO.2012.19
   Young J, 2012, 2012 SC COMPANION: HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SCC), P1314, DOI 10.1109/SC.Companion.2012.163
NR 24
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 17
DI 10.1145/2950056
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900017
DA 2024-07-18
ER

PT J
AU Kriebel, F
   Rehman, S
   Subramaniyan, A
   Ahandagbe, SJB
   Shafique, M
   Henkel, J
AF Kriebel, Florian
   Rehman, Semeen
   Subramaniyan, Arun
   Ahandagbe, Segnon Jean Bruno
   Shafique, Muhammad
   Henkel, Joerg
TI Reliability-Aware Adaptations for Shared Last-Level Caches in
   Multi-Cores
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; soft errors; vulnerability; cache; multi-cores; modeling;
   optimization; performance; energy
ID SMART CACHE; ARCHITECTURE; PERFORMANCE
AB On account of their large footprint, on-chip last-level caches in multi-core systems are one of the most vulnerable components to soft errors. However, vulnerability to soft errors highly depends on the configuration and parameters of the last-level cache, especially when executing different applications concurrently. In this article we propose a novel reliability-aware reconfigurable last-level cache architecture (R(2)Cache) and cache vulnerability model for multi-cores. R(2)Cache supports various reliability-wise efficient cache configurations (i.e., cache parameter selection and cache partitioning) for different concurrently executing applications. The proposed vulnerability model takes into account the vulnerability of both the data and tag arrays as well as the active cache area for applications in different execution phases. To enable runtime adaptations, we introduce a lightweight online vulnerability predictor that exploits the knowledge of performance metrics like number of L2 misses to accurately estimate the cache vulnerability to soft errors. Based on the predicted vulnerabilities of different concurrently executing applications in the current execution epoch, our runtime reliability manager reconfigures the cache such that, for the next execution epoch, the total vulnerability for all concurrently executing applications is minimized under user-provided tolerable performance/energy overheads. In scenarios where single-bit error correction for cache lines may be afforded, vulnerability-aware reconfigurations can be leveraged to increase the reliability of the last-level cache against multi-bit errors. Compared to state-of-the-art vulnerability-minimizing and reconfigurable caches, the proposed architecture provides 35.27% and 23.42% vulnerability savings, respectively, when averaged across numerous experiments, while reducing the vulnerability by more than 65% and 60%, respectively, for selected applications and application phases.
C1 [Kriebel, Florian; Subramaniyan, Arun; Ahandagbe, Segnon Jean Bruno; Shafique, Muhammad; Henkel, Joerg] KIT, CES, ITEC, Bldg 07-21,Haid & Neu Str 7, D-76131 Karlsruhe, Germany.
   [Rehman, Semeen] Tech Univ Dresden, CFAED, Chair Processor Design, Georg Schumann Str 7A, D-01062 Dresden, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology; Technische
   Universitat Dresden
RP Shafique, M (corresponding author), KIT, CES, ITEC, Bldg 07-21,Haid & Neu Str 7, D-76131 Karlsruhe, Germany.
EM florian.kriebel@kit.edu; semeen.rehman@tu-dresden.de;
   sarun2006k1in@gmail.com; segnon.ahandagbe@student.kit.edu;
   muhammad.shafique@kit.edu; henkel@kit.edu
RI Sadiq, Muhammad/HMP-3877-2023; Khan, Muhammad/JVN-8626-2024
OI Khan, Muhammad/0000-0002-1463-3031; Shafique,
   Muhammad/0000-0002-2607-8135
FU German Research Foundation (DFG) as part of the priority program
   "Dependable Embedded Systems" [SPP 1500]
FX This work was supported in part by the German Research Foundation (DFG)
   as part of the priority program "Dependable Embedded Systems" (SPP 1500
   - spp1500.itec.kit.edu) [Henkel et al. 2011].
CR Alameldeen AR, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P461, DOI 10.1145/2024723.2000118
   [Anonymous], 2011, IEEE INT REL PHYS S, DOI DOI 10.1109/IRPS.2011.5784522
   [Anonymous], INT C HARDW SOFTW CO
   Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Carlson TE, 2014, INT SYM PERFORM ANAL, P2, DOI 10.1109/ISPASS.2014.6844456
   CHEN CL, 1984, IBM J RES DEV, V28, P124, DOI 10.1147/rd.282.0124
   Duan LD, 2009, INT S HIGH PERF COMP, P129, DOI 10.1109/HPCA.2009.4798244
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Haghdoost A., 2010, Proceedings 2010 IEEE 16th Pacific Rim International Symposium on Dependable Computing (PRDC 2010), P157, DOI 10.1109/PRDC.2010.9
   Intel, 2015, IT PROC
   Jeyapaul R, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2505012
   Kessler RE, 1998, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, P90, DOI 10.1109/ICCD.1998.727028
   Kim J, 2007, INT SYMP MICROARCH, P197, DOI 10.1109/MICRO.2007.19
   Kriebel F., 2015, INT C HARDW SOFTW CO, P1
   Li L, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P132
   Mukherjee SS, 2005, INT S HIGH PERF COMP, P243, DOI 10.1109/HPCA.2005.37
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Muralimanohar N, 2008, IEEE MICRO, V28, P69, DOI 10.1109/MM.2008.2
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Qureshi MK, 2013, I C DEPEND SYS NETWO
   Rawlins M, 2013, IEEE T COMPUT, V62, P1570, DOI 10.1109/TC.2013.44
   Rehman S., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P237
   Sembrant A., 2012, 2012 IEEE International Symposium on Workload Characterization (IISWC 2012), P47, DOI 10.1109/IISWC.2012.6402900
   Sherwood T, 2003, IEEE MICRO, V23, P84, DOI 10.1109/MM.2003.1261391
   Srikantaiah S, 2011, INT S HIGH PERF COMP, P231, DOI 10.1109/HPCA.2011.5749732
   Sundararajan KT, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P294, DOI 10.1109/ICCD.2013.6657056
   Sundararajan KT, 2013, INT J PARALLEL PROG, V41, P305, DOI 10.1007/s10766-012-0220-y
   Wang SC, 2009, QUANT FINANC, V9, P9, DOI 10.1080/14697680701447482
   Wang WX, 2011, DES AUT CON, P948
   Wilkening M, 2014, INT SYMP MICROARCH, P293, DOI 10.1109/MICRO.2014.15
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Yoon DH, 2009, CONF PROC INT SYMP C, P116, DOI 10.1145/1555815.1555771
   Zhang C., 2004, ACM T EMBED COMPUT S, V3, P407
   Zhang CJ, 2003, CONF PROC INT SYMP C, P136, DOI 10.1109/ISCA.2003.1206995
   Zhang W, 2003, 2003 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P291
   Zou Y., 2014, INT C HARDW SOFTW CO, P4
NR 38
TC 6
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 67
DI 10.1145/2961059
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100006
DA 2024-07-18
ER

PT J
AU Spasic, J
   Liu, D
   Cannella, E
   Stefanov, T
AF Spasic, Jelena
   Liu, Di
   Cannella, Emanuele
   Stefanov, Todor
TI On the Improved Hard Real-Time Scheduling of Cyclo-Static Dataflow
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Streaming applications; cyclo-static dataflow; multiprocessor
   system-on-chip; hard real-time scheduling
AB Recently, it has been shown that the hard real-time scheduling theory can be applied to streaming applications modeled as acyclic Cyclo-Static Dataflow (CSDF) graphs. However, this recent approach is not always efficient in terms of throughput and processor utilization. Therefore, in this article, we propose an improved hard real-time scheduling approach to schedule streaming applications modeled as acyclic CSDF graphs on a Multiprocessor System-on-Chip (MPSoC) platform. The proposed approach converts each actor in a CSDF graph to a set of real-time periodic tasks. The conversion enables application of many hard real-time scheduling algorithms that offer fast calculation of the required number of processors for scheduling the tasks. In addition, we propose a method to reduce the graph latency when the converted tasks are scheduled as real-time periodic tasks. We evaluate the performance and time complexity of our approach in comparison to several existing scheduling approaches. Experiments on a set of real-life streaming applications demonstrate that our approach (1) results in systems with higher throughput and better processor utilization in comparison to the existing hard real-time scheduling approach for CSDF graphs, while requiring comparable time for the system derivation; (2) delivers shorter application latency by applying the proposed method for graph latency reduction while providing better throughput and processor utilization when compared to the existing hard real-time scheduling approach; (3) gives the same throughput as the existing periodic scheduling approach for CSDF graphs, but requires much shorter time to derive the task schedule and tasks' parameters (periods, start times, and so on); and (4) gives the throughput that is equal to or very close to the maximum achievable throughput of an application obtained via self-timed scheduling, but requires much shorter time to derive the schedule. The total time needed for the proposed conversion approach and the calculation of the minimum number of processors needed to schedule the tasks and the calculation of the size of communication buffers between tasks is in the range of seconds.
C1 [Spasic, Jelena; Liu, Di; Cannella, Emanuele; Stefanov, Todor] Leiden Univ, Leiden Inst Adv Comp Sci, Niels Bohrweg 1, NL-2333 CA Leiden, Netherlands.
C3 Leiden University - Excl LUMC; Leiden University
RP Spasic, J (corresponding author), Leiden Univ, Leiden Inst Adv Comp Sci, Niels Bohrweg 1, NL-2333 CA Leiden, Netherlands.
EM j.spasic@liacs.leidenuniv.nl; d.liu@liacs.leidenuniv.nl;
   emanuele.cannella@gmail.com; t.p.stefanov@liacs.leidenuniv.nl
RI 迪, 刘/ABU-9202-2022; 迪, 刘/ITU-7887-2023
OI 迪, 刘/0000-0002-4365-2768; 迪, 刘/0000-0002-4365-2768; Stefanov,
   Todor/0000-0001-6006-9366
CR Alvarez P. Mejia, 2004, CINVESTAVCSRTG02
   [Anonymous], 2014, 2014 IEEE 79 VEHICUL
   [Anonymous], 2012, IBM ILOG CPLEX optimization studio
   Bamakhrama MA, 2013, DES AUTOM EMBED SYST, V17, P221, DOI 10.1007/s10617-012-9086-x
   Baruah S, 2005, REAL TIM SYST SYMP P, P321
   Baruah S. K., 1993, Proceedings of the Twenty-Fifth Annual ACM Symposium on the Theory of Computing, P345, DOI 10.1145/167088.167194
   Benazouz M., 2010, 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia 2010), P11, DOI 10.1109/ESTMED.2010.5666980
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Bodin B, 2013, IEEE SYM EMBED SYST, P105, DOI 10.1109/ESTIMedia.2013.6704509
   Bouakaz A., 2012, 2012 12th International Conference on Application of Concurrency to System Design (ACSD), P183, DOI 10.1109/ACSD.2012.16
   Coffman E. G., 1996, Approximation algorithms for bin packing: A survey, P46
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Grant M., 2008, CVX: MATLAB software for disciplined convex programming, Version 2.1
   Hausmans JPHM, 2013, IEEE REAL TIME, P117, DOI 10.1109/RTAS.2013.6531085
   Holman P, 2006, REAL-TIME SYST, V32, P125, DOI 10.1007/s11241-006-4687-8
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   Lipari G, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P151, DOI 10.1109/EMRTS.2003.1212738
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Moreira O, 2005, RTAS 2005: 11th IEEE Real Time and Embedded Technology and Applications Symposium, Proceedings, P332
   Oh H, 2004, J VLSI SIG PROC SYST, V37, P41, DOI 10.1023/B:VLSI.0000017002.91721.0e
   Pellizzoni R., 2009, EMBEDDED SOFTWARE EM, P235, DOI [10.1145/1629335.1629367, DOI 10.1145/1629335.1629367]
   Spasic J, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P65, DOI 10.1109/CODESISSS.2015.7331369
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Stuijk S, 2008, IEEE T COMPUT, V57, P1331, DOI 10.1109/TC.2008.58
   Thies W, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P365, DOI 10.1145/1854273.1854319
   Wiggers MH, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P281
   Zhai J. T., 2013, P DAC, DOI DOI 10.1145/2463209.2488944
   Zitnick CL, 2000, IEEE T PATTERN ANAL, V22, P675, DOI 10.1109/34.865184
NR 29
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 68
DI 10.1145/2932188
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100007
DA 2024-07-18
ER

PT J
AU Baka, MI
   Catthoor, F
   Soudris, D
AF Baka, Maria-Iro
   Catthoor, Francky
   Soudris, Dimitrios
TI Near-Static Shading Exploration for Smart Photovoltaic Module Topologies
   Based on Snake-like Configurations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Modelling; PV module; performance; shading; configurable topology; MPPT
ID ARRAY
AB Variable shading due to clouds and nearby objects has a severe impact on the energy yield of photovoltaic installations. Due to the industry's standard of permanently series-connected cells in a photovoltaic (PV) module, partial shading creates mismatches between the Current-Voltage (I-V) characteristics of cells. This article proposes an alternative configurable intramodule cell interconnection topology whereby cell connections can be adapted during operation to allow an optimized power production. The proposed configurable topology outperforms significantly a conventional 10x6 module under heavy shade. Moreover, this is achieved in a quite flexible way and with negligible overhead under uniform irradiation conditions.
C1 [Baka, Maria-Iro; Soudris, Dimitrios] Natl Tech Univ Athens, Sch Elect & Comp Engn, Dept Comp Sci, Microprocessors & Digital Syst Lab, 9 Heroon Polytech,Zographou Campus, Athens 15780, Greece.
   [Catthoor, Francky] IMEC, Kapeldreef 75, B-3001 Louvain, Belgium.
   [Catthoor, Francky] KULeuven, Leuven, Belgium.
C3 National Technical University of Athens; IMEC; KU Leuven
RP Baka, MI (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, Dept Comp Sci, Microprocessors & Digital Syst Lab, 9 Heroon Polytech,Zographou Campus, Athens 15780, Greece.
EM maro.baka@microlab.ntua.gr; catthoor@imec.be; dsoudris@microlab.ntua.gr
RI Soudris, Dimitrios/O-8843-2019; Soudris, Dimitrios/I-5252-2014
OI Soudris, Dimitrios/0000-0002-6930-6847; 
CR Alonso R., 2010, 25 EUR PHOT SOL EN C
   Anagnostos D., 2014, 29 EUR PHOT SOL EN C
   Bidram A, 2012, IEEE J PHOTOVOLT, V2, P532, DOI 10.1109/JPHOTOV.2012.2202879
   Braisaz B., 2011, 26 EUR PHOT SOL EN C
   Chaaban MA, 2010, IEEE IND ELEC
   Deline C., 2010, CHARACTERIZING SHADI
   Deline C., 2011, TECHNICAL REPORT
   Diaz-Dorado E., 2010, 2010 INT S POW EL EL
   Dimitrios Soudris, 2014, 6 WORLD C PHOT EN CO
   Dorn R., 2006, Patent, WIPO Patent Application, Patent No. [WO/2008/076301, 2008076301]
   Goverde H., 2014, 29 EUR PHOT SOL EN C
   Guerriero P, 2013, 2013 4TH INTERNATIONAL CONFERENCE ON CLEAN ELECTRICAL POWER (ICCEP): RENEWABLE ENERGY RESOURCES IMPACT, P42, DOI 10.1109/ICCEP.2013.6586963
   Guerriero P, 2015, INT J PHOTOENERGY, V2015, DOI 10.1155/2015/824832
   Hansen E., 2008, Patent, International Publication, Patent No. [WO 2010/03793, 201003793]
   Ji YH, 2011, IEEE T POWER ELECTR, V26, P1001, DOI 10.1109/TPEL.2010.2089537
   Li Jiyong, 2009, IEEE, P1
   MacAlpine S., 2011, 26 EUR PHOT SOL EN C
   Mohd A., 2011, 26 EUR PHOT SOL EN C
   Nge Chee Lim, 2010, 25 EUR PHOT SOL EN C
   Nguyen D, 2008, IEEE T IND ELECTRON, V55, P2644, DOI 10.1109/TIE.2008.924169
   Park SH, 2009, APPL POWER ELECT CO, P1246, DOI 10.1109/APEC.2009.4802823
   Petrone G, 2015, IEEE IND ELECTRON M, V9, P62, DOI 10.1109/MIE.2014.2360721
   Scharlack R., 2006, Patent, United States Application, Patent No. [US20080135084, 20080135084]
   Silvestre S, 2009, APPL ENERG, V86, P1632, DOI 10.1016/j.apenergy.2009.01.020
   Velasco-Quesada G, 2009, IEEE T IND ELECTRON, V56, P4319, DOI 10.1109/TIE.2009.2024664
   Vighetti S., 2010, 25 EUR PHOT SOL EN C
   Villa LFL, 2013, IEEE T IND ELECTRON, V60, P1179, DOI 10.1109/TIE.2012.2201431
   Villa LFL, 2012, IEEE J PHOTOVOLT, V2, P154, DOI 10.1109/JPHOTOV.2012.2185040
NR 28
TC 8
Z9 8
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 27
DI 10.1145/2837026
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500008
DA 2024-07-18
ER

PT J
AU Bujtor, F
   Vogler, W
AF Bujtor, Ferenc
   Vogler, Walter
TI Failure Semantics for Modal Transition Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Failure semantics; modal transition systems; testing; thorough
   refinement; conjunction; may-testing; divergence; hiding
ID TESTING EQUIVALENCES; REFINEMENT
AB With the aim to preserve deadlock freedom, we define a new refinement preorder for modal transition systems (MTSs), using an MTS-specific variant of testing inspired by De Nicola and Hennessy. We characterize this refinement with a kind of failure semantics and show that it "supports itself," for example, in the sense of thoroughness-in contrast to standard modal refinements. We present a conjunction operator with respect to our new refinement, which is quite different from existing ones. It always returns an MTS-again in contrast to the case of modal refinement. Finally, we also consider De Nicola's and Hennessy's may- and must-testing, where the latter leads to a semantics that is also compositional for hiding.
C1 [Bujtor, Ferenc; Vogler, Walter] Univ Augsburg, Inst Informat, D-86135 Augsburg, Germany.
C3 University of Augsburg
RP Bujtor, F (corresponding author), Univ Augsburg, Inst Informat, Univ Str 6a, D-86135 Augsburg, Germany.
FU DFG-project "Foundations of Heterogenous Specifications Using State
   Machines and Temporal Logic" [VO 615/12-1]
FX This research was supported by DFG-project "Foundations of Heterogenous
   Specifications Using State Machines and Temporal Logic" VO 615/12-1.
CR [Anonymous], 2008, P 16 ACM SIGSOFT INT
   Bauer SS, 2010, LECT NOTES COMPUT SC, V6015, P175, DOI 10.1007/978-3-642-12002-2_15
   Benes N, 2011, LECT NOTES COMPUT SC, V6996, P228, DOI 10.1007/978-3-642-24372-1_17
   BROOKES SD, 1984, J ACM, V31, P560, DOI 10.1145/828.833
   de Alfaro L., 2001, Software Engineering Notes, V26, P109, DOI 10.1145/503271.503226
   DENICOLA R, 1984, THEOR COMPUT SCI, V34, P83, DOI 10.1016/0304-3975(84)90113-0
   DENICOLA R, 1987, ACTA INFORM, V24, P211, DOI 10.1007/BF00264365
   Fischbein D, 2009, LECT NOTES COMPUT SC, V5684, P215, DOI 10.1007/978-3-642-03466-4_14
   Godefroid P., 2001, CONCUR 2001 - Concurrency Theory. 12th International Conference. Proceedings (Lecture Notes in Computer Science Vol.2154), P426
   Larsen K. G., 1990, Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science (90CH2897-7), P108, DOI 10.1109/LICS.1990.113738
   LARSEN KG, 1990, LECT NOTES COMPUT SC, V407, P232
   Larsen KG, 2007, LECT NOTES COMPUT SC, V4703, P105
   Lüttgen G, 2007, THEOR COMPUT SCI, V373, P19, DOI 10.1016/j.tcs.2006.10.022
   Lüttgen G, 2013, LOG METH COMPUT SCI, V9, DOI 10.2168/LMCS-9(3:4)2013
   Lüttgen G, 2011, THEOR COMPUT SCI, V412, P3337, DOI 10.1016/j.tcs.2011.03.015
   Luttgen Gerald, 2012, Theoretical Computer Science. Proceedings of the 7th IFIP TC 1/WG 2.2 International Conference, TCS 2012, P265, DOI 10.1007/978-3-642-33475-7_19
   MAIN MG, 1987, INT J PARALLEL PROG, V16, P383, DOI 10.1007/BF01407903
   Nyman U, 2007, LECT NOTES COMPUT SC, V4421, P64
   Raclet JB, 2011, FUND INFORM, V108, P119, DOI 10.3233/FI-2011-416
   Rensink A, 2007, INFORM COMPUT, V205, P125, DOI 10.1016/j.ic.2006.06.002
   Sorokin Lev, 2014, THESIS
   Valmari A, 1995, WORK COMP, P326
   Vogler W., 1992, MODULAR CONSTRUCTION
   Vogler Walter, 2007, THEORETICAL COMPUTER, V373, P1
NR 24
TC 4
Z9 4
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 67
DI 10.1145/2746336
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600007
DA 2024-07-18
ER

PT J
AU Santinelli, L
   Cucu-Grosjean, L
AF Santinelli, Luca
   Cucu-Grosjean, Liliana
TI A Probabilistic Calculus for Probabilistic Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Theory; Design; Probabilistic real-time systems; probabilistic real-time
   modeling; probabilistic real-time scheduling; probabilistic calculus
ID PRIORITY
AB Challenges within real-time research are mostly in terms of modeling and analyzing the complexity of actual real-time embedded systems. Probabilities are effective in both modeling and analyzing embedded systems by increasing the amount of information for the description of elements composing the system. Elements are tasks and applications that need resources, schedulers that execute tasks, and resource provisioning that satisfies the resource demand. In this work, we present a model that considers component-based real-time systems with component interfaces able to abstract both the functional and nonfunctional requirements of components and the system. Our model faces probabilities and probabilistic real-time systems unifying in the same framework probabilistic scheduling techniques and compositional guarantees varying from soft to hard real time. We provide an algebra to work with the probabilistic notation developed and form an analysis in terms of sufficient probabilistic schedulability conditions for task systems with either preemptive fixed-priority or earliest deadline first scheduling paradigms.
C1 [Santinelli, Luca] Off Natl Etud & Rech Aerosp, Toulouse, France.
   [Cucu-Grosjean, Liliana] INRIA, Grenoble, France.
C3 National Office for Aerospace Studies & Research (ONERA); Inria
RP Santinelli, L (corresponding author), Off Natl Etud & Rech Aerosp, Toulouse, France.
EM luca.santinelli@onera.fr; liliana.cucu@inria.fr
CR Almeida L., 2004, Proceedings of the 4th ACM international Conference on Embedded Software, P95, DOI DOI 10.1145/1017753.1017772
   [Anonymous], P IEEE INT C 3D SYST
   [Anonymous], J EMBEDDED COMPUTING
   ARTEMIS, 2010, WHAT IS EMB SYST
   Baruah SK, 2003, REAL-TIME SYST, V24, P93, DOI 10.1023/A:1021711220939
   Bini E, 2004, IEEE T COMPUT, V53, P1462, DOI 10.1109/TC.2004.103
   Chakraborty S, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P190
   Cucu L., 2006, ACM SIGBED REV, V3, P7
   Cucu-Grosjean L, 2012, EUROMICRO, P91, DOI 10.1109/ECRTS.2012.31
   Davis RI, 2006, REAL TIM SYST SYMP P, P257, DOI 10.1109/RTSS.2006.42
   de Alfaro L, 2005, NATO SCI SER II-MATH, V195, P83
   de Alfaro L., 2001, LECT NOTES COMPUTER, V2211, P148
   Díaz JL, 2002, REAL TIM SYST SYMP P, P289, DOI 10.1109/REAL.2002.1181583
   Easwaran Arvind., 2006, P ACM IEEE INT C EMB, P272
   Feng X, 2002, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.2002.1181559
   Hanson HA, 2002, IEEE T IND ELECTRON, V49, P1240, DOI 10.1109/TIE.2002.804970
   Henzinger TA, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P253
   Huang K, 2009, IEEE DECIS CONTR P, P6224, DOI 10.1109/CDC.2009.5400034
   Jiang YM, 2006, ACM SIGCOMM COMP COM, V36, P123, DOI 10.1145/1151659.1159929
   Le Boudec J.-Y., 2001, Network calculus: a theory of deterministic queuing systems for the internet, V2050
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   Liu Y., 2008, STOCHASTIC NETWORK C
   López JM, 2008, REAL-TIME SYST, V40, P180, DOI 10.1007/s11241-008-9053-6
   Lorente J. L., 2006, P 20 INT PAR DISTR P
   Marimuthu SP, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P91, DOI 10.1109/RTCSA.2006.7
   Maxiaguine A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1040, DOI 10.1109/DATE.2004.1269030
   Maxim D., 2010, P 4 JUN RES WORKSH R
   Perathoner S, 2009, DES AUTOM EMBED SYST, V13, P27, DOI 10.1007/s10617-008-9015-1
   Plessl C, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P345, DOI 10.1109/FPT.2006.270344
   Refaat KS, 2010, EUROMICRO, P175, DOI 10.1109/ECRTS.2010.29
   Ross Sheldon M., 1995, Stochastic Processes
   Santinelli Luca., 2011, SIGBED Rev, V8, P54, DOI DOI 10.1145/1967021.1967028
   SANTOS L. M., 2011, ENCONTRO ANPAD, P1
   Shin I, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P2, DOI 10.1109/REAL.2003.1253249
   Shin I., 2004, P 25 IEEE INT REAL T
   Shin I, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347383
   Shin I, 2008, REAL TIM SYST SYMP P, P209, DOI 10.1109/RTSS.2008.34
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Wandeler E., 2005, Proceedings of the 5th ACM international Conference on Embedded Software, P80
   Wandeler E., 2006, REAL TIME CALCULAS T
   Wandeler E, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P243
   Zeng HB, 2009, IEEE T IND INFORM, V5, P388, DOI 10.1109/TII.2009.2032067
NR 42
TC 11
Z9 11
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 52
DI 10.1145/2717113
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800014
DA 2024-07-18
ER

PT J
AU Watkins, L
   Robinson, WH
   Beyah, R
AF Watkins, Lanier
   Robinson, William H.
   Beyah, Raheem
TI Using Network Traffic to Infer Hardware State: A Kernel-Level
   Investigation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Experimentation; Measurement; Performance; Security; Theory;
   Verification; LEON4 processor; passive resource discovery; grid
   computing; clusters assembly language instructions
AB In this article, we illustrate that the boundary of a general-purpose node can be extended into the network by extracting information from network traffic generated by that general-purpose node to infer the state of its hardware components. This information is represented in a delay signature latent within the network traffic. In contrast, the traditional approach to determine the internal state of a node's resources meant that a software application with internal processes had to be resident on the node. The aforementioned delay signature is the keystone that provides a correlation between network traffic and the internal state of the source node. We characterize this delay signature by (1) identifying the different types of assembly language instructions that source this delay and (2) describing how architectural techniques, such as instruction pipelining and caching, give rise to this delay signature. In theory, highly utilized nodes (due to multiple threads) will contain excessive context switching and contention for shared resources. One important shared resource is main memory, and excessive use of this resource by applications and internal processes eventually leads to a decrease in cache efficiency that eventually stalls the instruction pipeline. Our results support this theory; specifically, we have observed that excessive context switching in active applications increases the effective memory access time and wastes precious CPU cycles, thus adding additional delay to the execution of load, store, and other instructions. Because the operating system (OS) kernel accesses memory to send network packets, the delay signature is induced into network traffic in situations where user-level utilization is high. We demonstrate this theory in two case studies: (1) resource discovery in cluster grids and (2) network-based detection of bitcoin mining on compromised nodes.
C1 [Watkins, Lanier] Johns Hopkins Univ, Appl Phys Lab, Laurel, MD 20723 USA.
   [Robinson, William H.] Vanderbilt Univ, Nashville, TN 37235 USA.
   [Beyah, Raheem] Georgia Inst Technol, Atlanta, GA 30332 USA.
C3 Johns Hopkins University; Johns Hopkins University Applied Physics
   Laboratory; Vanderbilt University; University System of Georgia; Georgia
   Institute of Technology
RP Watkins, L (corresponding author), Johns Hopkins Univ, Appl Phys Lab, Johns Hopkins Rd, Laurel, MD 20723 USA.
EM lanierwatkins@gmail.com; william.h.robinson@vanderbilt.edu;
   rbeyah@ece.gatech.edu
OI Beyah, Raheem/0000-0002-9188-3464; Robinson, William
   H./0000-0001-9291-689X
FU NSF [CAREER-CNS-844144, CAREER-CCF-0747042]; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1318571] Funding Source: National Science Foundation
FX This work was partly supported by NSF Grant Nos. CAREER-CNS-844144 and
   CAREER-CCF-0747042.
CR [Anonymous], 2003, IMPROVING SYSTEM C 2
   [Anonymous], TCP IP ILLUSTRATED P
   [Anonymous], 2008, BITCOIN PEER PEER EL
   Benvenuti C., 2005, UNDERSTANDING LINUX
   Binkert N., 2005, P 4 INT C PAR ARCH C
   Chaisiri S., 2008, SURVEY RESOURCE DISC
   FOONG A, 2003, P IEEE INT S PERF AN
   Gopu A., 2007, TERAGRID 2007 C MAD
   GUPTA A, 2008, THESIS NW U
   HARCHOLBALTER M, 1999, P ACM S PRINC DISTR
   Holloway R., 2011, P IEEE INT C MOB AD
   Hu L., 2008, P IEEE INT C HIGH PE
   Jones M.T., 2007, Anatomy of the Linux kernel
   Kim H., 2002, P ACM 10 INT C ARCH
   KIM H, 2003, P ACM SIGPLAN S PRIN
   KIM HG, 2005, IEEE T COMPUTERS
   Luckie M., 2001, P 1 ACM SIGCOMM WORK
   Makineni S., 2003, P IEEE INT WORKSH WO
   Mogul J., 1991, ACM SIGARCH COMPUTER, V19, P75
   Mudigonda J., 2005, P ACM S ARCH NETW CO
   Newman R., 2009, SECURITY COMMUNICATI, V6
   Oh S., 2006, P 5 IEEE INT C GRID
   Patterson D.A., 1994, COMPUTER ORG DESIGN
   Peck M., 2012, IEEE SPECTRUM MA JUN
   Radhakrishnan S., 2013, P IEEE GLOB COMM C G
   SecurityFocus, 2002, ISS INT SCANN HTTP B
   Sharma A., 2006, P WORLD ACAD SCI ENG
   Standaert FX, 2010, INTEGR CIRCUIT SYST, P27, DOI 10.1007/978-0-387-71829-3_2
   Stevens R., 2003, UNIX NETWORK PROGRAM
   STORIE S., 2004, P 18 INT PAR DISTR P
   Tullsen D. M., 1995, P ACM INT S COMP ARC
   Wang W., 2005, P 11 IEEE INT C PAR
   Watkins L., 2010, IEEE Transactions on Network and Service Management, V7, P218, DOI 10.1109/TNSM.2010.1012.0326
   Watkins L., 2008, P IEEE INT C COMM IC
   Watkins L, 2011, IEEE T PARALL DISTR, V22, P2000, DOI 10.1109/TPDS.2011.89
   Wu Q., 2008, P 4 ACM S ARCH NETW
   Yung R., 1995, P IEEE INT C COMP DE
NR 37
TC 5
Z9 7
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 55
DI 10.1145/2700094
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800017
DA 2024-07-18
ER

PT J
AU Gong, LK
   Diessel, O
AF Gong, Lingkan
   Diessel, Oliver
TI Simulation-Based Functional Verification of Dynamically Reconfigurable
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; FPGA; dynamically reconfigurable systems; verification
AB Dynamically reconfigurable systems (DRS) implemented using field-programmable gate arrays (FPGAs) allow hardware logic to be partially reconfigured while the rest of the design continues to operate. By mapping multiple reconfigurable hardware modules to the same physical region of an FPGA, such systems are able to time-multiplex their modules at runtime and adapt themselves to changing execution requirements. This architectural flexibility introduces challenges for verifying system functionality. New simulation approaches are required to extend traditional simulation techniques to assist designers in testing and debugging the time-varying behavior of DRS. This article summarizes our previous work on ReSim, the first tool to allow cycle-accurate yet physically independent simulation of a DRS reconfiguring both its logic and state. Furthermore, ReSim-based simulation does not require changing the design for simulation purposes and thereby verifies the implementation-ready design instead of a variation of the design. We discuss the conflicting requirements of simulation accuracy and verification productivity in verifying DRS designs and describe our approach to resolve this challenge. Through a range of case studies, we demonstrate that ReSim assists designers in detecting fabric-independent bugs of DRS designs and helps to achieve verification closure of DRS design projects.
C1 [Gong, Lingkan; Diessel, Oliver] Univ New S Wales, Sch Comp Sci & Engn, Sydney, NSW 2052, Australia.
C3 University of New South Wales Sydney
RP Gong, LK (corresponding author), Univ New S Wales, Sch Comp Sci & Engn, Sydney, NSW 2052, Australia.
EM lingkan.gong@unswalumni.com
RI Gong, Lingkan/AAY-7641-2021
OI Diessel, Oliver/0000-0003-0725-5957
CR [Anonymous], P INT C ENG REC SYST
   [Anonymous], PART REC US GUID
   [Anonymous], PLANAHEAD SOFTW TUT
   [Anonymous], P INT PAR DISTR PROC
   [Anonymous], THESIS TU MUNICH
   [Anonymous], FAST CONFIGURATION P
   [Anonymous], P INT C FIELD PROGR
   [Anonymous], EDK CONC TOOLS TECHN
   [Anonymous], 7 SER FPGAS CONF US
   [Anonymous], RESIM CASE STUDIES
   [Anonymous], VIRT 5 FPGA CONF US
   [Anonymous], 2010, VIRT 6 FPGA CONF US
   [Anonymous], PART REC CAN INS CHI
   [Anonymous], VIRT 4 FPGA CONF US
   [Anonymous], CHIPSCOPE PRO 12 1 S
   [Anonymous], INCR DES FUNCT PART
   Beckhoff C., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P596, DOI 10.1109/FPL.2010.117
   Bobda C, 2005, FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P37, DOI 10.1109/FPT.2005.1568522
   Clausen C. A., 2007, Document - International Research Group on Wood Protection, P1
   Drechsler R., 2004, Advanced formal verification
   Drzevitzky S, 2009, 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, P189, DOI 10.1109/ReConFig.2009.31
   Gong L., 2011, International Conference on Field-Programmable Technology (FPT), P1
   Gong LK, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P241
   Gong LK, 2011, ANN IEEE SYM FIELD P, P9, DOI 10.1109/FCCM.2011.18
   Hansun S., 2013, P 2013 C NEW MED STU, P1, DOI [DOI 10.1109/CONMEDIA.2013.6708545, 10.1109/CoNMedia.2013.6708545, 10.1109/conmedia.2013.6708545]
   Ichinomiya Y, 2010, ANN IEEE SYM FIELD P, P47, DOI 10.1109/FCCM.2010.16
   Jara-Berrocal A, 2010, DES AUT TEST EUROPE, P837
   Luk W, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P56, DOI 10.1109/FPGA.1997.624605
   Paulsson Katarina, 2006, P IEEE COMPUTER SOC, P1
   Raabe A, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297681
   Robertson Ian., 2004, ACM T EMBED COMPUT S, V3, P257
   Schallenberg A, 2009, DES AUT TEST EUROPE, P970
   Sedcole P, 2007, IEEE T VLSI SYST, V15, P1003, DOI 10.1109/TVLSI.2007.902203
   Singh S., 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375), P25, DOI 10.1109/FPGA.1999.803664
   Todman T, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P147, DOI 10.1109/FPT.2012.6412127
   Wirthlin MJ, 1998, IEEE T VLSI SYST, V6, P247, DOI 10.1109/92.678880
NR 36
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 97
DI 10.1145/2560042
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200024
DA 2024-07-18
ER

PT J
AU Mihajlovic, B
   Zilic, Z
   Gross, WJ
AF Mihajlovic, Bojan
   Zilic, Zeljko
   Gross, Warren J.
TI Dynamically Instrumenting the QEMU Emulator for Linux Process Trace
   Generation with the GDB Debugger
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; Performance; Reliability; Software debugging; trace
   generation; instrumentation; emulation; binary translation; QEMU; GDB;
   Linux
AB In software debugging, trace generation techniques are used to resolve highly complex bugs. However, the emulators increasingly used for embedded software development do not yet offer the types of trace generation infrastructure available in hardware. In this article, we make changes to the ARM ISA emulation of the QEMU emulator to allow for continuous instruction-level trace generation. Using a standard GDB client, tracepoints can be inserted to dynamically log registers and memory addresses without altering executing code. The ability to run trace experiments in five different modes allows the scope of trace generation to be narrowed as needed, down to the level of a single Linux process. Our scheme collects the execution traces of a Linux process on average between 9.6x-0.7x the speed of existing QEMU trace capabilities, with 96.7% less trace data volume. Compared to a software-instrumented tracing scheme, our method is both unobtrusive and performs on average between 3-4 orders of magnitude faster.
C1 [Mihajlovic, Bojan; Zilic, Zeljko; Gross, Warren J.] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ, Canada.
C3 McGill University
RP Mihajlovic, B (corresponding author), McGill Univ, Dept Elect & Comp Engn, Montreal, PQ, Canada.
EM bojan.mihajlovic@mail.mcgill.ca
CR Alonso J. C. Garcia, 2013, P 43 ANN IEEE IFIP I, P1
   [Anonymous], 2001, IEEE Std 1149.1-2001, P1, DOI DOI 10.1109/IEEESTD.2001.92950
   [Anonymous], 2011, EMB TRAC MACR ARCH S
   [Anonymous], 2011, DTRACE DYNAMIC TRACI
   ARM, 2001, ARM DEV SUIT DEB TAR
   ARM, 2013, ARM FAST MOD
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Bordin Matteo, 2009, Ada User Journal, V30, P248
   Chiang MC, 2011, IEEE T COMPUT AID D, V30, P593, DOI 10.1109/TCAD.2010.2095631
   Desnoyers M., 2006, PROC OTTAWA LINUX S, P209
   Eigler Frank C, 2005, ARCHITECTURE SYSTEMT
   Giovanazzi Antonio, 2010, THESIS POLITECNICO M
   GNU, 2013, GDB GNU PROJ DEB
   Godefroid P., 2008, P CAV WORKSH EXPL CO
   Gracioli G, 2012, J SYST ARCHITECT, V58, P372, DOI 10.1016/j.sysarc.2012.06.003
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hailpern B, 2002, IBM SYST J, V41, P4, DOI 10.1147/sj.411.0004
   Mcguire Nicholas, 2007, P 8 REAL TIM LIN WOR, P105
   Mihajlovic B., 2011, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, New York, NY, USA, P331, DOI DOI 10.1145/1973009.1973075
   Mihajlovic B, 2014, EMBED MULTI-COR SYST, P257
   Milenkovic M., 2008, Proceedings of the Linux Symposium, P75
   Nohl Achim, 2012, DEBUGGING EMBEDDED S
   PARK MC, 2007, P 1 INT C ADV HYBR I, V4413, P490
   PLATTNER B, 1984, IEEE T SOFTWARE ENG, V10, P756, DOI 10.1109/TSE.1984.5010304
   Spear A, 2012, COMPUTER, V45, P60, DOI 10.1109/MC.2012.191
   Xu M., 2007, P WORKSH MOD BENCHM
   Yeh Chi-Tsai, 2011, P IEEE INT S CONS EL, P615
NR 27
TC 8
Z9 9
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 167
DI 10.1145/2678022
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300023
DA 2024-07-18
ER

PT J
AU Zeng, HB
   Di Natale, M
   Zhu, Q
AF Zeng, Haibo
   Di Natale, Marco
   Zhu, Qi
TI Minimizing Stack and Communication Memory Usage in Real-Time Embedded
   Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Preemption threshold scheduling; stack
   requirement; data synchronization mechanism; memory usage
AB In the development of real-time embedded applications, especially those on systems-on-chip, an efficient use of RAM memory is as important as the effective scheduling of the computation resources. The protection of communication and state variables accessed by concurrent tasks must provide real-time schedulability guarantees while using the least amount of memory. Several schemes, including preemption thresholds, have been developed to improve schedulability and save stack space by selectively disabling preemption. However, the design synthesis problem is still open. In this article, we target the assignment of the scheduling parameters to minimize memory usage for systems of practical interest, including designs compliant with automotive standards. We propose algorithms either proven optimal or shown to improve on randomized optimization methods like simulated annealing.
C1 [Zeng, Haibo] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ, Canada.
   [Di Natale, Marco] Scuola Super Sant Anna, ReTiS Lab, Pisa, Italy.
   [Zhu, Qi] Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA.
C3 McGill University; Scuola Superiore Sant'Anna; University of California
   System; University of California Riverside
RP Zeng, HB (corresponding author), McGill Univ, Dept Elect & Comp Engn, Montreal, PQ, Canada.
EM haibo.zeng@mcgill.ca
RI Zhu, Qi/P-6063-2017
OI Zhu, Qi/0000-0002-7700-4099; DI NATALE, Marco/0000-0002-4480-8808
FU NSERC [RGPIN 418741-12]; NSFC [61070002]
FX This work is partly supported by NSERC Discovery Grant RGPIN 418741-12
   and NSFC Project Grant no. 61070002.
CR Absint, 2014, STACK
   [Anonymous], P 32 IEEE REAL TIM S
   [Anonymous], 2001, P 22 IEEE REAL TIM S
   Audsley N., 1991, Optimal priority assignment and feasibility of static priority tasks with arbitrary start times
   Autosar Consortium, 2014, AUT STAND SPEC VERS
   BARUAH S, 2005, P 17 EUR C REAL TIM
   Bohlin M., 2008, P 20 EUR C REAL TIM
   Bril RJ, 2009, REAL-TIME SYST, V42, P63, DOI 10.1007/s11241-009-9071-z
   Burns Alan., 1995, Advances in real-time systems, P225
   Buttazzo GC, 2013, IEEE T IND INFORM, V9, P3, DOI 10.1109/TII.2012.2188805
   Chen J., 2005, P 11 IEEE REAL TIM E, V13
   CHEN J, 1997, 288 YCS U YORK DEP C
   Di Natale M, 2010, IEEE T IND INFORM, V6, P637, DOI 10.1109/TII.2010.2072511
   Ferrari A., 2009, P DES AUT TEST EUR C
   GHATTAS R, 2007, P 13 IEEE REAL TIM E
   Hanninen K., 2006, P 27 IEEE INT REAL T
   KOPETZ H, 2007, P 4 INT WORKSH SOFTW
   Lamie W., 2013, PREEMPTION THRESHOLD
   Long R., 2009, P INT C EMB SOFTW SY
   Mathworks, 2014, MATHW SIM STAT US MA
   OSEK, 2006, OSEK VDX OP SYST SPE
   REGEHR J, 2002, P 23 IEEE REAL TIM S
   Saksena M., 2000, P 21 IEEE REAL TIM S
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Sofronis C., 2006, P 6 ACM IEEE INT C E
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Wang GQ, 2009, IEEE T IND INFORM, V5, P229, DOI 10.1109/TII.2009.2026745
   Wang Q., 2011, P 32 IEEE REAL TIM S
   Wang Y., 1999, P 6 INT C REAL TIM C
   Yao G., 2010, P 10 ACM INT C EMB S
   Yao G., 2009, P 15 IEEE INT C EMB
   Zeng H., 2012, P IEEE S IND EMB SYS
   Zeng HB, 2013, IEEE T COMPUT, V62, P644, DOI 10.1109/TC.2012.21
   Zhao QL, 2013, IEEE INT CONF EMBED, P227, DOI 10.1109/RTCSA.2013.6732223
   Zhao QL, 2013, DES AUT TEST EUROPE, P141
NR 35
TC 21
Z9 24
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 149
DI 10.1145/2632160
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Bahirat, S
   Pasricha, S
AF Bahirat, Shirish
   Pasricha, Sudeep
TI METEOR: Hybrid Photonic Ring-Mesh Network-on-Chip for Multicore
   Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Network-on-chip; photonic
   interconnect; chip multiprocessor
ID ULTRA-COMPACT; POWER; INTERCONNECTS; DESIGN; CHALLENGES; FUTURE
AB With increasing application complexity and improvements in process technology, Chip MultiProcessors (CMPs) with tens to hundreds of cores on a chip are becoming a reality. Networks-on-Chip (NoCs) have emerged as scalable communication fabrics that can support high bandwidths for these massively parallel multicore systems. However, traditional electrical NoC implementations still need to overcome the challenges of high data transfer latencies and large power consumption. On-chip photonic interconnects with high performance-per-watt characteristics have recently been proposed as an alternative to address these challenges for intra-chip communication. In this article, we explore using low-cost photonic interconnects on a chip to enhance traditional electrical NoCs. Our proposed hybrid photonic ring-mesh NoC (METEOR) utilizes a configurable photonic ring waveguide coupled to a traditional 2D electrical mesh NoC. Experimental results indicate a strong motivation to consider the proposed architecture for future CMPs, as it can provide about 5x reduction in power consumption and improved throughput and access latencies, compared to traditional electrical 2D mesh and torus NoC architectures. Compared to other previously proposed hybrid photonic NoC fabrics such as the hybrid photonic torus, Corona, and Firefly, our proposed fabric is also shown to have lower photonic area overhead, power consumption, and energy-delay product, while maintaining competitive throughput and latency.
C1 [Bahirat, Shirish; Pasricha, Sudeep] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA.
C3 Colorado State University
RP Bahirat, S (corresponding author), Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA.
EM shirishbahirat@comcast.net
RI Pasricha, Sudeep/AAJ-9463-2020
OI Pasricha, Sudeep/0000-0002-0846-0066
FU AFOSR [FA9550-13-1-0110]
FX This research was sponsored by the AFOSR under grant
   no.FA9550-13-1-0110.
CR Adya SN, 2003, IEEE T VLSI SYST, V11, P1120, DOI 10.1109/TVLSI.2003.817546
   Ahn J, 2009, APPL PHYS A-MATER, V95, P989, DOI 10.1007/s00339-009-5109-2
   Al-Awwami ZH, 2001, 2001 INTERNATIONAL CONFERENCE ON COMPUTER NETWORKS AND MOBILE COMPUTING, PROCEEDINGS, P519, DOI 10.1109/ICCNMC.2001.962641
   [Anonymous], 2007, INT TECHNOLOGY ROADM
   Bahirat S., 2009, Proc. 7th IEEE/ACM Int. Conf. Hardware/software codesign and system synthesis, P129
   Banerjee K, 2002, IEEE T ELECTRON DEV, V49, P2001, DOI 10.1109/TED.2002.804706
   Barwicz T, 2007, J OPT NETW, V6, P63, DOI 10.1364/JON.6.000063
   Bashirullah R, 2003, IEEE T VLSI SYST, V11, P406, DOI 10.1109/TVLSI.2003.812366
   Batten C, 2008, SYMP HI PER INT, P21, DOI 10.1109/HOTI.2008.11
   Beausoleil R., 2011, ACM J EMERGING TECHN, V7, P21
   Bernstein K, 2007, DES AUT CON, P562, DOI 10.1109/DAC.2007.375227
   Biberman A., 2008, Optical Fiber communication/National Fiber Optic Engineers Conference, P1
   Biberman A, 2011, ACM J EMERG TECH COM, V7, DOI 10.1145/1970406.1970409
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Carrera E., 2008, P 12 INT C SUP ICS 0, P401
   Carrera E. V., 1998, Conference Proceedings of the 1998 International Conference on Supercomputing, P401, DOI 10.1145/277830.277929
   Chang M.-C., 2008, P IEEE INT S HIGH PE, P191
   Chang MCF, 2008, ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P78
   Chen G., 2005, 7th International Workshop on System- Level Interconnect Prediction (SLIP), P13
   CHIARULLI DM, 1994, P IEEE, V82, P1701, DOI 10.1109/5.333748
   Cianchetti MJ, 2009, CONF PROC INT SYMP C, P441, DOI 10.1145/1555815.1555809
   Collet JH, 2003, IEEE J SEL TOP QUANT, V9, P425, DOI 10.1109/JSTQE.2003.812508
   Cunningham JE, 2010, OPT EXPRESS, V18, P19055, DOI 10.1364/OE.18.019055
   DESOUZA EA, 1995, OPT LETT, V20, P1166, DOI 10.1364/OL.20.001166
   Ding D, 2009, 11TH INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PREDICTION (SLIP 09), P11
   Dobkin R, 2008, SLIP '08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, P43
   Dokania RK, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P275
   Dresselhaus M.S., 2001, Carbon Nanotubes: Synthesis, Structure, Properties, and Applications
   Feero B, 2007, IEEE COMP SOC ANN, P305, DOI 10.1109/ISVLSI.2007.79
   Ghoneima M., 2005, IEEE T CIRCUITS SYST, V56, P2020
   GOODMAN JW, 1984, P IEEE, V72, P850, DOI 10.1109/PROC.1984.12943
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Green WMJ, 2007, OPT EXPRESS, V15, P17106, DOI 10.1364/OE.15.017106
   Gunn C, 2006, IEEE MICRO, V26, P58, DOI 10.1109/MM.2006.32
   Gupta A, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P957, DOI 10.1109/ICVD.2004.1261054
   Ha JH, 1997, J PARALLEL DISTR COM, V41, P78, DOI 10.1006/jpdc.1996.1287
   Haensch W., 2007, P INT SOL STAT CIRC
   Haurylau M, 2006, IEEE J SEL TOP QUANT, V12, P1699, DOI 10.1109/JSTQE.2006.880615
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Hsieh IW, 2006, OPT EXPRESS, V14, P12380, DOI 10.1364/OE.14.012380
   Jin H., 1999, NAS99011 AM RES CTR
   Joshi A., 2009, P ACM IEEE INT S NET
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kao Y., 2011, P ACM IEEE INT S NET
   Kaul H., 2005, P 15 ACM GREAT LAKES, P462
   Kawanishi S, 1999, ELECTRON LETT, V35, P826, DOI 10.1049/el:19990576
   Kimura S, 2003, ISSCC DIG TECH PAP I, V46, P390
   Kirman N., 2006, P 39 ANN IEEE ACM IN
   Kobrinsky M. J., 2004, Intel Technology Journal
   Koch B., 2007, J OPTICS EXPRESS, V15, P18
   Kochar C, 2007, J OPT NETW, V6, P465, DOI 10.1364/JON.6.000465
   Kodi AK, 2004, J LIGHTWAVE TECHNOL, V22, P2101, DOI 10.1109/JLT.2004.833249
   Koka P, 2010, CONF PROC INT SYMP C, P117, DOI 10.1145/1816038.1815977
   Koohi S., 2011, P IEEE ACM INT S NAN
   Kreupl F, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P683, DOI 10.1109/IEDM.2004.1419261
   Kumar A, 2007, CONF PROC INT SYMP C, P150, DOI 10.1145/1273440.1250681
   Larsson-Edefors P, 2003, IEEE COMP SOC ANN, P225, DOI 10.1109/ISVLSI.2003.1183477
   Li Z, 2011, ACM J EMERG TECH COM, V7, DOI 10.1145/1970406.1970410
   Li Z, 2012, IEEE T VLSI SYST, V20, P98, DOI 10.1109/TVLSI.2010.2089072
   MILLER DAB, 1986, IEEE J QUANTUM ELECT, V22, P1816, DOI 10.1109/JQE.1986.1073167
   Morgenshtein A, 2004, 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P185, DOI 10.1109/ISSOC.2004.1411181
   Morris R, 2010, IEEE J SEL TOP QUANT, V16, P1386, DOI 10.1109/JSTQE.2009.2038075
   OConnor I., 2004, P 6 INT WORKSHOP SYS, P79
   Ogras UY, 2006, IEEE T VLSI SYST, V14, P693, DOI 10.1109/TVLSI.2006.878263
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   Pan Y, 2009, CONF PROC INT SYMP C, P429, DOI 10.1145/1555815.1555808
   Pappu AM, 2005, APPL OPTICS, V44, P6361, DOI 10.1364/AO.44.006361
   Pasricha S, 2008, MORG KAUF SER SYST, P1
   Pasricha S., 2008, P AS S PAC DES AUT C
   Pasricha S., 2011, P IEEE ACM AS S PAC
   Pasricha S, 2008, 2008 IEEE INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, P1, DOI 10.1109/NANOARCH.2008.4585785
   Patti RS, 2006, P IEEE, V94, P1214, DOI 10.1109/JPROC.2006.873612
   Pham D., 2005, The design and implementation of a first-generation CELL processor
   Ramaswami R., 2002, OPTICAL NETWORKS PRA
   Saneei M, 2009, CAN J ELECT COMPUT E, V34, P49, DOI 10.1109/CJECE.2009.5291207
   Schow C., 2007, P OPT FIB COMM C
   Shacham A, 2008, IEEE T COMPUT, V57, P1246, DOI 10.1109/TC.2008.78
   Shacham A, 2007, DES AUT CON, P132, DOI 10.1109/DAC.2007.375139
   Srivastava N, 2005, IEEE IC CAD, P383, DOI 10.1109/ICCAD.2005.1560098
   Sudeep P., 2008, IPSJ Transactions on System LSI Design Methodology, V1, P2
   Tan M, 2008, SYMP HI PER INT, P3, DOI 10.1109/HOTI.2008.15
   Tilera Corporation, 2007, TIL MULT PROC
   Tosik G, 2004, ELECTRON LETT, V40, P198, DOI 10.1049/el:20040135
   Vangal S., 2007, P IEEE INT SOL STAT
   Vantrease D, 2008, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2008.35
   Vlasov Y., 2004, OPT EXPRESS, V12, P8
   Vlasov Y., 2008, NATURE PHOTONICS, V2, P4
   Wang PS, 2004, IEEE T VLSI SYST, V12, P453, DOI 10.1109/TVLSI.2004.826196
   Wassel H., 2012, IEEE J EMERG SELECT, V2, P2
   Watts M., 2008, P 5 ANN C GROUP 4 PH
   Wey I., 2005, P INT S CIRC SYST IS, P468
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Xia FN, 2007, OPT EXPRESS, V15, P11934, DOI 10.1364/OE.15.011934
   Xie Y., 2011, OPTICAL ENG, V50, P6
   Xu QF, 2005, NATURE, V435, P325, DOI 10.1038/nature03569
   Xu QF, 2007, OPT EXPRESS, V15, P430, DOI 10.1364/OE.15.000430
   Zhang H, 2000, IEEE T VLSI SYST, V8, P264, DOI 10.1109/92.845893
   Zhang X., 2011, P DES AUT C DAC 11, P156
   Zhao D, 2008, IEEE T COMPUT, V57, P1230, DOI 10.1109/TC.2008.86
   Zheng L., 2009, P DES AUT C DAC 09
NR 100
TC 41
Z9 43
U1 1
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 116
DI 10.1145/2567940
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400018
DA 2024-07-18
ER

PT J
AU Dasari, D
   Nikolic, B
   Nélis, V
   Petters, SM
AF Dasari, Dakshina
   Nikolic, Borislav
   Nelis, Vincent
   Petters, Stefan M.
TI NoC Contention Analysis Using a Branch-and-Prune Algorithm
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Many-core systems; network-on-chip;
   real-time systems; wormhole routing
ID CHIP; NETWORKS
AB "Many-core" systems based on a Network-on-Chip (NoC) architecture offer various opportunities in terms of performance and computing capabilities, but at the same time they pose many challenges for the deployment of real-time systems, which must fulfill specific timing requirements at runtime. It is therefore essential to identify, at design time, the parameters that have an impact on the execution time of the tasks deployed on these systems and the upper bounds on the other key parameters. The focus of this work is to determine an upper bound on the traversal time of a packet when it is transmitted over the NoC infrastructure. Towards this aim, we first identify and explore some limitations in the existing recursive-calculus-based approaches to compute the Worst-Case Traversal Time (WCTT) of a packet. Then, we extend the existing model by integrating the characteristics of the tasks that generate the packets. For this extended model, we propose an algorithm called "Branch and Prune" (BP). Our proposed method provides tighter and safe estimates than the existing recursive-calculus-based approaches. Finally, we introduce a more general approach, namely "Branch, Prune and Collapse" (BPC) which offers a configurable parameter that provides a flexible trade-off between the computational complexity and the tightness of the computed estimate. Therecursive-calculus methods and BP present two special cases of BPC when a trade-off parameter is 1 or 8, respectively. Through simulations, we analyze this trade-off, reason about the implications of certain choices, and also provide some case studies to observe the impact of task parameters on the WCTT estimates.
C1 [Dasari, Dakshina; Nikolic, Borislav; Nelis, Vincent; Petters, Stefan M.] Polytech Inst Porto, CISTER INESC TEC Res Ctr, Oporto, Portugal.
C3 Instituto Politecnico do Porto; INESC TEC
RP Dasari, D (corresponding author), Polytech Inst Porto, CISTER ISEP Res Ctr, Oporto, Portugal.
EM dandi@isep.ipp.pt
OI Nelis, Vincent/0000-0002-2955-0503
FU National Funds through FCT; National Fund through ERDF (European
   Regional Development Fund); National Fund through COMPETE (Operational
   Programme "Thematic Factors of Competitiveness"); FCT; COMPETE (ERDF);
   REPOMUC project [FCOMP-01-0124-FEDER-015050]; ESF (European Social Fund)
   through POPH (Portuguese Human Potential Operational Program)
   [SFRH/BD/71169/2010, SFRH/BD/81087/2011];  [FCOMP-01-0124-FEDER-022701];
   Fundação para a Ciência e a Tecnologia [SFRH/BD/81087/2011,
   SFRH/BD/71169/2010] Funding Source: FCT
FX This work was partially supported by the National Funds through FCT and
   ERDF (European Regional Development Fund) through COMPETE (Operational
   Programme "Thematic Factors of Competitiveness"), within project Ref.
   FCOMP-01-0124-FEDER-022701; by FCT and COMPETE (ERDF), within REPOMUC
   project, ref. FCOMP-01-0124-FEDER-015050; by FCT and ESF (European
   Social Fund) through POPH (Portuguese Human Potential Operational
   Program), under PhD grant SFRH/BD/71169/2010 and SFRH/BD/81087/2011.
CR [Anonymous], TIL PROC US ARCH MAN
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Boudec J.-Y. L., 2004, NETWORK CALCULUS THE
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   DALLY WJ, 1986, DISTRIB COMPUT, V1, P187, DOI 10.1007/BF01660031
   Dasari D, 2011, IEEE INT CONF TRUST, P1068, DOI 10.1109/TrustCom.2011.146
   Diemer Jonas, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P155, DOI 10.1109/NOCS.2010.38
   DRAPER JT, 1994, J PARALLEL DISTR COM, V23, P202, DOI 10.1006/jpdc.1994.1132
   Ferrandiz T., 2011, WORK IN PROGR WIP 23, V8, P44, DOI [10.1145/2038617.2038627, DOI 10.1145/2038617.2038627]
   Ferrandiz T, 2012, EUROMICRO, P47, DOI 10.1109/ECRTS.2012.35
   Ferrandiz T, 2009, INT SYM IND EMBED, P19, DOI 10.1109/SIES.2009.5196187
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   INTEL, 2010, SINGL CHIP CLOUD COM
   Knauber K., 1999, Proceedings. Twenty-Third Annual International Computer Software and Applications Conference (Cat. No.99CB37032), P232, DOI 10.1109/CMPSAC.1999.812706
   Lee S, 2003, J PARALLEL DISTR COM, V63, P299, DOI 10.1016/S0743-7315(02)00055-2
   Lu ZH, 2005, ASIA S PACIF DES AUT, P960
   Paukovits C, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P120, DOI 10.1109/RTCSA.2008.18
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Qian Y, 2010, IEEE T COMPUT AID D, V29, P802, DOI 10.1109/TCAD.2010.2043572
   Rahmati Dara, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P579, DOI 10.1145/1687399.1687507
   Salminen E., 2008, SURV NETW ON CHIP PR
   Schliecker S, 2010, DES AUT TEST EUROPE, P759
   Shi Z, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P161, DOI 10.1109/NOCS.2008.11
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
NR 25
TC 18
Z9 19
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 113
DI 10.1145/2567937
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400015
DA 2024-07-18
ER

PT J
AU Sanz, C
   Gómez, JI
   Tenllado, C
   Prieto, M
   Catthoor, F
AF Sanz, Concepcion
   Ignacio Gomez, Jose
   Tenllado, Christian
   Prieto, Manuel
   Catthoor, Francky
TI System-Level Memory Management Based on Statistical Variability
   Compensation for Frame-Based Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Process variation; parametric yield; variability compensation
ID LOW-POWER; DESIGN
AB Process variability and dynamic domains increase the uncertainty of embedded systems and force designers to apply pessimistic designs, which become unnecessarily conservative and have a tremendous impact on both performance and energy consumption. In this context, developing uncertainty-aware design methodologies that take both variation at platform and at application level into account becomes a must. These methodologies shouldmitigate the effects derived from uncertainty, avoiding worst-case assumptions. In this article we propose a comprehensive methodology to tackle two forms of uncertainty: (1) process variation on the memory system, (2) application dynamism. A statistical model has been developed to deal with variability derived from fabrication process, whereas system scenarios are selected to cope with dynamic domains. Both sources of uncertainty are firstly tackled in combination at design time, to be refined later, at setup. As a result, at run time the platform can be successfully adapted to the current application behaviour as well as the current variations. Our simulations show that this methodology provides significant energy savings while still meeting strict timing constraints.
C1 [Sanz, Concepcion; Ignacio Gomez, Jose; Tenllado, Christian; Prieto, Manuel] Univ Complutense Madrid, Dpto Arquitectura Comp & Automat, Madrid, Spain.
   [Catthoor, Francky] Interuniv Microelect Ctr IMEC, Louvain, Belgium.
C3 Complutense University of Madrid; IMEC
RP Sanz, C (corresponding author), Univ Complutense Madrid, Dpto Arquitectura Comp & Automat, Madrid, Spain.
EM csanzpineda@fdi.ucm.es; jigomez@dacya.ucm.es; tenllado@dacya.ucm.es;
   mpmatias@dacya.ucm.es; catthoor@imec.be
RI Prieto-Matias, Manuel/K-8325-2012; GOMEZ PEREZ, JOSE
   IGNACIO/ABC-1114-2021; Aguaded, Ignacio/R-4281-2016; Gómez-Díaz, José
   Luis/HSC-8221-2023; Tenllado, Christian/O-9954-2014
OI Prieto-Matias, Manuel/0000-0003-0687-3737; GOMEZ PEREZ, JOSE
   IGNACIO/0000-0002-8678-9123; Aguaded, Ignacio/0000-0002-0229-1118;
   Gómez-Díaz, José Luis/0000-0003-1696-0236; Tenllado,
   Christian/0000-0003-2348-4741
FU Spanish government [CICYT-TIN 2008/00508, CSD00C-2007-20811]; HIPEAC
   European Network of Excellence; European Community
FX This research has been supported by the Spanish government through the
   research contracts CICYT-TIN 2008/00508, Ingenio 2010 Consolider
   CSD00C-2007-20811 and the HIPEAC European Network of Excellence. C. Sanz
   was also supported by the Marie Curie Fellowship of the European
   Community.
CR Agarwal A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P900
   Borkar S, 2004, DES AUT CON, P75
   Bougard B, 2003, SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, P298, DOI 10.1109/SIPS.2003.1235686
   Dasygenis M, 2005, DES AUT TEST EUROPE, P946, DOI 10.1109/DATE.2005.19
   Forzan C, 2009, INTEGRATION, V42, P409, DOI 10.1016/j.vlsi.2008.10.002
   Gheorghita SV, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455232
   Gherman V, 2009, DES AUT TEST EUROPE, P1222
   Herbert S, 2009, INT S HIGH PERF COMP, P301, DOI 10.1109/HPCA.2009.4798265
   Kirolos S., 2007, P 50 MIDW S CIRC SYS, P1297
   Kurdahi F., 2006, P 17 INT S QUAL EL D
   Lee J., 2005, 11th European Wireless Conference 2005 - Next Generation Wireless and Mobile Communications and Services (European Wireless), P1
   May M, 2008, DES AUT TEST EUROPE, P413
   MINISKAR NR, 2009, P 9 INT WORKSH EMB C, V5657, P48
   Miranda M, 2009, INT SYM QUAL ELECT, P547, DOI 10.1109/ISQED.2009.4810353
   Mohammad B, 2008, PR IEEE COMP DESIGN, P176, DOI 10.1109/ICCD.2008.4751858
   Mukhopadhyay S, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P64, DOI 10.1109/VLSIC.2004.1346504
   Muller F., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Palkovic M, 2005, LECT NOTES COMPUT SC, V3728, P89
   PELGROM MJM, 1989, IEEE J SOLID-ST CIRC, V24, P1433, DOI 10.1109/JSSC.1989.572629
   Sanz C, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1367045.1367058
   Sanz C, 2009, ASIA S PACIF DES AUT, P254, DOI 10.1109/ASPDAC.2009.4796489
   Väyrynen M, 2009, DES AUT TEST EUROPE, P484
   Wang H, 2005, IEEE T VLSI SYST, V13, P1127, DOI 10.1109/TVLSI.2005.859480
   Wang H, 2005, DES AUT TEST EUROPE, P914
NR 24
TC 1
Z9 2
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 35
DI 10.1145/2536747.2536757
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500010
DA 2024-07-18
ER

PT J
AU Santos, JCM
   Fei, YS
AF Martinez Santos, Juan Carlos
   Fei, Yunsi
TI Leveraging Speculative Architectures for Runtime Program Validation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; Verification; Program validation; control flow validation;
   security attacks
ID HARDWARE; SUPPORT; PROTECTION; EXECUTION
AB Program execution can be tampered with by malicious attackers through exploiting software vulnerabilities. Changing the program behavior by compromising control data and decision data has become the most serious threat in computer system security. Although several hardware approaches have been presented to validate program execution, they either incur great hardware overhead or introduce false alarms. We propose a new hardware-based approach by leveraging the existing speculative architectures for runtime program validation. The on-chip branch target buffer (BTB) is utilized as a cache of the legitimate control flow transfers stored in a secure memory region. In addition, the BTB is extended to store the correct program path information. At each indirect branch site, the BTB is used to validate the decision history of previous conditional branches and monitor the following execution path at runtime. Implementation of this approach is transparent to the upper operating system and programs. Thus, it is applicable to legacy code. Because of good code locality of the executable programs and effectiveness of branch prediction, the frequency of control-flow validations against the secure off-chip memory is low. Our experimental results show a negligible performance penalty and small storage overhead.
C1 [Martinez Santos, Juan Carlos] Univ Tecnol Bolivar, Program Elect & Elect Engn, Cartagena, Columbia, Colombia.
   [Fei, Yunsi] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA.
C3 Universidad Tecnologica de Bolivar; Northeastern University
RP Santos, JCM (corresponding author), Univ Tecnol Bolivar, Program Elect & Elect Engn, Cartagena, Columbia, Colombia.
EM jcmartinezs@unitenologica.edu.co; yfei@ece.neu.edu
RI Martinez-Santos, Juan Carlos/Y-9333-2018; Martinez-Santos, Juan
   Carlos/O-8219-2016
OI Martinez-Santos, Juan Carlos/0000-0003-2755-0718; Martinez-Santos, Juan
   Carlos/0000-0003-2755-0718; Fei, Yunsi/0000-0002-9930-0868
FU National Science Foundation [0845871]; Direct For Computer & Info Scie &
   Enginr; Division Of Computer and Network Systems [0845871] Funding
   Source: National Science Foundation
FX This work was supported in part by the National Science Foundation under
   CAREER award #0845871.
CR [Anonymous], 1996, PHRACK
   Arora D, 2005, DES AUT TEST EUROPE, P178, DOI 10.1109/DATE.2005.266
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   BORIN E., 2005, COMPUTER ARCHITECTUR, P15
   Chen S, 2005, I C DEPEND SYS NETWO, P378
   Chiueh TC, 2001, INT CON DISTR COMP S, P409, DOI 10.1109/ICDSC.2001.918971
   Cowan C, 1998, PROCEEDINGS OF THE SEVENTH USENIX SECURITY SYMPOSIUM, P63
   Crandall J. R., 2006, ACM Transactions on Architecture and Code Optimization, V3, P359, DOI 10.1145/1187976.1187977
   Dalton M, 2007, CONF PROC INT SYMP C, P482, DOI 10.1145/1273440.1250722
   Fei Y, 2007, DES AUT TEST EUROPE, P815
   Feng HH, 2004, P IEEE S SECUR PRIV, P194
   Forrest S, 1996, P IEEE S SECUR PRIV, P120, DOI 10.1109/SECPRI.1996.502675
   Frantzen M, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 10TH USENIX SECURITY SYMPOSIUM, P55
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Jiménez DA, 2005, CONF PROC INT SYMP C, P382, DOI 10.1109/ISCA.2005.40
   Lee CC, 1997, INT SYMP MICROARCH, P4, DOI 10.1109/MICRO.1997.645792
   LIN H., 2007, P INT C COMP DES
   Mao S, 2007, DES AUT CON, P483, DOI 10.1109/DAC.2007.375213
   Michael C, 2000, LECT NOTES COMPUT SC, V1907, P66
   Park YJ, 2006, IEEE MICRO, V26, P62, DOI 10.1109/MM.2006.76
   PERLEBERG CH, 1993, IEEE T COMPUT, V42, P396, DOI 10.1109/12.214687
   Pyo C, 2002, LECT NOTES COMPUT SC, V2513, P25
   Ragel R.G., 2006, CODES ISSS 06, P100
   Santos JCM, 2008, PR IEEE COMP DESIGN, P498, DOI 10.1109/ICCD.2008.4751907
   Shi WD, 2006, INT S HIGH PERF COMP, P225
   Shi Y., 2006, INT C COMP DES ICCD, P506
   Shi Y, 2007, I C DEPEND SYS NETWO, P10, DOI 10.1109/DSN.2007.19
   Suh GE, 2004, ACM SIGPLAN NOTICES, V39, P85, DOI 10.1145/1037187.1024404
   Thomas R, 2003, CONF PROC INT SYMP C, P314, DOI 10.1109/ISCA.2003.1207010
   Tuck N, 2004, INT SYMP MICROARCH, P209
   Vachharajani N, 2004, INT SYMP MICROARCH, P243
   WILANDER J, 2002, P 7 NORD WORKSH SEC, P68
   Ye D., 2005, Computer Architecture News, V33, P73, DOI 10.1145/1055626.1055637
   ZHANG T., 2005, P INT C COMPILERS AR, P43
NR 34
TC 1
Z9 1
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 3
DI 10.1145/2512456
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900003
OA Bronze
DA 2024-07-18
ER

PT J
AU Baruah, S
AF Baruah, Sanjoy
TI Partitioning Sporadic Task Systems upon Memory-Constrained
   Multiprocessors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Multiprocessor systems; partitioned scheduling;
   memory-constrained systems; approximation algorithm
ID ALGORITHMS
AB Most prior theoretical research on real-time partitioning algorithms for multiprocessor platforms has focused on ensuring that the cumulative computing requirements of the tasks assigned to each processor does not exceed the processor's processing power. However, computing capacity is often not the only limiting resource: on many multiprocessor platforms each individual computing unit may have limited amounts of multiple additional types of resources (such as local memory) in addition to having limited processing power. We present algorithms for partitioning a collection of sporadic tasks, each characterized by a WCET, a relative deadline, and a period, upon a multiprocessor platform in a manner that is cognizant of such additional constraints as well as the processing capacity constraints.
C1 Univ N Carolina, Chapel Hill, NC 27515 USA.
C3 University of North Carolina; University of North Carolina Chapel Hill
RP Baruah, S (corresponding author), Univ N Carolina, Chapel Hill, NC 27515 USA.
EM baruah@cs.unc.edu
FU NSF [CNS 0834270, CNS 0834132, CNS 1016954]; ARO [W911NF-09-1-0535];
   AFOSR [FA9550-09-1-0549]; AFRL [FA8750-11-1-0033]; Direct For Computer &
   Info Scie & Enginr; Division Of Computer and Network Systems [1218693]
   Funding Source: National Science Foundation
FX This work is supported by NSF grants CNS 0834270, CNS 0834132, and CNS
   1016954; ARO grant W911NF-09-1-0535; AFOSR grant FA9550-09-1-0549; and
   AFRL grant FA8750-11-1-0033.
CR AUSIELLO G, 1999, COMPLEXITY AND APPRO
   BARUAH S, 2004, PROCEEDINGS OF THE I
   Baruah SK, 2007, REAL-TIME SYST, V36, P199, DOI 10.1007/s11241-007-9022-5
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   Buttazzo GC, 2005, REAL-TIME SYST, V29, P5, DOI 10.1023/B:TIME.0000048932.30002.d9
   CHATTOPADHYAY B., 2011, PROCEEDINGS OF THE I
   Chekuri C, 2004, SIAM J COMPUT, V33, P837, DOI 10.1137/S0097539799356265
   Chekuri C, 1999, PROCEEDINGS OF THE TENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P185
   Dertouzos M.L., 1974, 39 Proceedings of the IFIP Congress, P807
   Fisher N, 2005, 11TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P416, DOI 10.1109/RTCSA.2005.97
   Fisher N. W., 2007, THESIS
   HOCHBAUM DS, 1987, J ACM, V34, P144, DOI 10.1145/7531.7535
   Kalyanasundaram B, 2000, J ACM, V47, P617, DOI 10.1145/347476.347479
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   López JM, 2000, EUROMICRO, P25, DOI 10.1109/EMRTS.2000.853989
   MOK A. K., 1983, TECH REP NO MIT LCS
   Oh DI, 1998, REAL-TIME SYST, V15, P183, DOI 10.1023/A:1008098013753
   Seung Chul Jung, 2010, Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2010), P13, DOI 10.1109/ASAP.2010.5540773
NR 18
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 78
DI 10.1145/2442116.2442128
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900012
DA 2024-07-18
ER

PT J
AU Geuns, SJ
   Hausmans, JPHM
   Bekooij, MJG
AF Geuns, Stefan J.
   Hausmans, Joost P. H. M.
   Bekooij, Marco J. G.
TI Sequential Specification of Time-Aware Stream Processing Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Languages; Design; Automatic Parallelization; Multi-core; Real-time;
   Time-aware
AB Automatic parallelization of Nested Loop Programs (NLPs) is an attractive method to create embedded real-time stream processing applications for multi-core systems. However, the description and parallelization of applications with a time dependent functional behavior has not been considered in NLPs. In such a description, semantic information about time dependent behavior must be made available for the compiler, such that an optimized time independent implementation can be generated automatically.
   This article introduces language constructs with temporal semantics to NLPs. Using these language constructs, time dependent applications can be specified and a corresponding data-driven implementation can be generated for use on a multi-core system. Despite that these time-aware language constructs can be data-dependent, the application remains functionally deterministic. Pipelining is exploited to increase the throughput of an application. The media access control (MAC) protocol of an IEEE 802.11p WLAN transceiver is used to illustrate the relevance and applicability of the introduced concepts.
C1 [Geuns, Stefan J.; Hausmans, Joost P. H. M.; Bekooij, Marco J. G.] Univ Twente, Enschede, Netherlands.
C3 University of Twente
RP Geuns, SJ (corresponding author), Univ Twente, Enschede, Netherlands.
EM stefan.geuns@utwente.nl; joost.hausmans@utwente.nl;
   marco.bekooij@nxp.com
CR Berry G., 2001, Correct Hardware Design and Verification Methods. 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001. Proceedings (Lecture Notes in Computer Science Vol.2144), P110
   BERRY G, 1988, ESTEREL SYNCHRONOUS
   Berry Gerard., 2003, The effectiveness of synchronous languages for the development of safety-critical systems
   BIJLSMA T., 2008, P INT WORKSH SOFTW C, P33
   Bui D, 2011, DES AUT CON, P274
   Derler P., 2008, Tech. Rep. EECS-2008-72
   Gamatie A., 2011, Proc. of the 2011 SIG- PLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems, P71
   GEILEN M., 2011, P INT C HYBR SYST CO
   GEUNS S., 2011, P C DES AUT TEST EUR
   Geuns S., 2011, P C EMB COMP SYST AR
   GIRAULT A., 2005, P INT WORKSH SYNCHR, V5
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Nadezhkin D., 2010, 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia 2010), P21, DOI 10.1109/ESTMED.2010.5666977
   Nikolov H, 2008, IEEE T COMPUT AID D, V27, P542, DOI 10.1109/TCAD.2007.911337
   Stefanov T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P340
   Taft S., 1997, 86521995E ISOIEC
   Wiggers MH, 2007, DES AUT CON, P658, DOI 10.1109/DAC.2007.375247
   Zhao Y, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P259
   Zou J, 2009, ACM SIGPLAN NOTICES, V44, P31, DOI 10.1145/1543136.1542457
NR 19
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 35
DI 10.1145/2435227,2435231
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200004
DA 2024-07-18
ER

PT J
AU Nikitakis, A
   Papaioannou, S
   Papaefstathiou, I
AF Nikitakis, Antonis
   Papaioannou, Savvas
   Papaefstathiou, Ioannis
TI A Novel Low-Power Embedded Object Recognition System Working at
   Multi-Frames per Second
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Multimedia; embedded design; computer vision; object detection;
   performance; FPGAs
AB One very important challenge in the field of multimedia is the implementation of fast and detailed Object Detection and Recognition systems. In particular, in the current state-of-the-art mobile multimedia systems, it is highly desirable to detect and locate certain objects within a video frame in real time. Although a significant number of Object Detection and Recognition schemes have been developed and implemented, triggering very accurate results, the vast majority of them cannot be applied in state-of-the-art mobile multimedia devices; this is mainly due to the fact that they are highly complex schemes that require a significant amount of processing power, while they are also time consuming and very power hungry. In this article, we present a novel FPGA-based embedded implementation of a very efficient object recognition algorithm called Receptive Field Cooccurrence Histograms Algorithm (RFCH). Our main focus was to increase its performance so as to be able to handle the object recognition task of today's highly sophisticated embedded multimedia systems while keeping its energy consumption at very low levels. Our low-power embedded reconfigurable system is at least 15 times faster than the software implementation on a low-voltage high-end CPU, while consuming at least 60 times less energy. Our novel system is also 88 times more energy efficient than the recently introduced low-power multi-core Intel devices which are optimized for embedded systems. This is, to the best of our knowledge, the first system presented that can execute the complete complex object recognition task at a multi frame per second rate while consuming minimal amounts of energy, making it an ideal candidate for future embedded multimedia systems.
C1 [Nikitakis, Antonis; Papaioannou, Savvas; Papaefstathiou, Ioannis] Tech Univ Crete, Iraklion, Greece.
C3 Technical University of Crete
RP Nikitakis, A (corresponding author), Tech Univ Crete, Iraklion, Greece.
EM ygp@synelixis.com
OI Papaioannou, Savvas/0000-0003-3149-4202; Papaefstathiou,
   Ioannis/0000-0001-6386-5616
FU "A Highly Efficient Adaptive multi-processor framework" research project
   (HEAP) within the Seventh Framework Program [247615]; Community Funds;
   SAFEMETAL [262558]
FX This work is partly funded by "A Highly Efficient Adaptive
   multi-processor framework" research project (HEAP, project number:
   247615), within the Seventh Framework Program and financed by Community
   Funds and by "Increasing EU citizen security by utilizing innovative
   intelligent signal processing systems for euro-coin validation and metal
   quality testing" research project (SAFEMETAL, project id: 262558),
   implemented within the Seventh Framework Program and financed by
   Community Funds.
CR [Anonymous], 2011, P COMP VIS PATT REC
   Bhowmik D., 2006, P IEEE SMC UK RI 5 C, P43
   Ekvall S., P IEEE RSJ INT C INT, P84
   Gao CJ, 2008, I C FIELD PROG LOGIC, P372
   Gentsos Christos, 2010, Proceedings of the 2010 17th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2010), P499, DOI 10.1109/ICECS.2010.5724558
   Goshorn D., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P582, DOI 10.1109/FPL.2010.114
   Hadjitheophanous S., P DES AUT TEST EUR C, P1743
   He W., 2008, P 7 WORLD C INT CONT
   Jag B., 2012, PROCESSOR WATCH 0517
   Kyrkou C, 2011, IEEE T VLSI SYST, V19, P1034, DOI 10.1109/TVLSI.2010.2048224
   MacQueen J., 1967, P 5 BERK S MATH STAT, P281
   Nair V., EURASIP J APPL SIGNA, V7, P1
   Saravanan Vijayalakshmi, 2011, WSEAS Transactions on Computers, V10, P93
   Youssef A, 2010, IEEE T VLSI SYST, V18, P1243, DOI 10.1109/TVLSI.2009.2020727
NR 14
TC 2
Z9 2
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 33
DI 10.1145/2435227.2435229
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200002
DA 2024-07-18
ER

PT J
AU Salcic, Z
   Malik, A
AF Salcic, Zoran
   Malik, Avinash
TI GALS-HMP: A Heterogeneous Multiprocessor for Embedded Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; System level design; GALS; SystemJ; reactive
   processor; multiprocessor
AB We present a new heterogeneous multiprocessor (GALS-HMP) for the execution of Globally Asynchronous Locally Synchronous (GALS) programming languages. It specifically targets SystemJ GALS language, which extends Java with asynchronous and synchronous concurrency. A SystemJ program is partitioned by a compiler onto data-driven and control-driven parts, which are then allocated for the execution on traditional and reactive processors, which constitute GALS-HMP. The reactive processor is customized to meet the requirements of the control parts of the SystemJ programs. The prototypes developed on an FPGA show significant improvements in code size and execution speed compared to the case of using just traditional processors.
C1 [Salcic, Zoran] Univ Auckland, Auckland 1, New Zealand.
   [Malik, Avinash] Univ Dublin Trinity Coll, Dublin 2, Ireland.
C3 University of Auckland; Trinity College Dublin
RP Salcic, Z (corresponding author), Univ Auckland, Auckland 1, New Zealand.
EM z.salcic@auckland.ac.nz
OI Salcic, Zoran/0000-0001-7714-9848
CR [Anonymous], P EN 2030 C NOV
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Berry G., 1993, P ACM SIGPLAN SIGACT, V20, P85
   Berry G, 2005, LECT NOTES COMPUTER, V3442
   Berry Gerard., 1999, The Esterel v5 Language Primer
   Edwards SA, 2002, IEEE T COMPUT AID D, V21, P169, DOI 10.1109/43.980257
   Esterel Studio, 2003, REF MAN VERS 5 3
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Gruian F, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P149, DOI 10.1109/MEMCOD.2006.1695918
   Gupta R, 1999, PARALLEL COMPUT, V25, P1741, DOI 10.1016/S0167-8191(99)00086-1
   GUPTA R., 1999, PARALLEL COMPUT, V25, P13
   Hoare CAR., 1985, Communicating Sequential Processes
   Lavagno L., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P511, DOI 10.1109/DAC.1999.781369
   Li X., 2005, P C SYNCHR PROGR SYN
   Malik A., 2009, P 7 INT WORKSH JAV T, P120, DOI [10.1145/1620405.1620423, DOI 10.1145/1620405.1620423]
   Malik A, 2010, COMPUT LANG SYST STR, V36, P317, DOI 10.1016/j.cl.2010.01.001
   Malik A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1529255.1529256
   Plummer B., 2006, P INT WORKSH SYNCHR, P912
   Potop-Butucaru D., 2002, THESIS
   Radojevic I, 2006, IEEE DES TEST COMPUT, V23, P348, DOI 10.1109/MDT.2006.130
   Ramesh S, 1998, P IFAC WORSH SISTRI
   Salcic Z, 2006, MICROPROCESS MICROSY, V30, P72, DOI 10.1016/j.micpro.2005.05.001
   Salcic Z, 2002, LECT NOTES COMPUT SC, V2438, P945
   Salcic Z, 2005, ASIA S PACIF DES AUT, P977, DOI 10.1145/1120725.1120771
   Schoeberl M., 2006, JTRES 06, P202, DOI DOI 10.1145/1167999.1168033]
   Yuan S., 2009, EURASIP J EMBEDD SYS, P1
NR 26
TC 9
Z9 10
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 58
DI 10.1145/2435227.2435254
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400007
DA 2024-07-18
ER

PT J
AU Paul, A
   Chen, BW
   Bharanitharan, K
   Wang, JF
AF Paul, Anand
   Chen, Bo-Wei
   Bharanitharan, Karunanithi
   Wang, Jhing-Fa
TI Video Search and Indexing with Reinforcement Agent for Interactive
   Multimedia Services
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Multimedia information systems; content
   analysis and indexing
ID SOCCER VIDEO
AB In this study, we present a video search and indexing system based on the state support vector (SVM) network, video graph, and reinforcement agent for recognizing and organizing video events. In order to enhance the recognition performance of the state SVM network, two innovative techniques are presented: state transition correction and transition quality estimation. The classification results are also merged into the video indexing graph, which facilitates the search speed. A reinforcement algorithm with an efficient scheduling scheme significantly reduces both the power consumption and time. The experimental results show the proposed state SVM network was able to achieve a precision rate as high as 83.83% and the query results of the indexing graph reached 80% accuracy. The experiments also demonstrate the performance and feasibility of our system.
C1 [Paul, Anand] Kyungpook Natl Univ, Taegu, South Korea.
   [Chen, Bo-Wei; Wang, Jhing-Fa] Natl Cheng Kung Univ, Tainan 70101, Taiwan.
   [Bharanitharan, Karunanithi] Feng Chia Univ, Taipei, Taiwan.
C3 Kyungpook National University; National Cheng Kung University; Feng Chia
   University
RP Paul, A (corresponding author), Kyungpook Natl Univ, Sch Comp Sci & Engn, Taegu, South Korea.
EM anand@knu.ac.kr; chenbw@icwang.ee.ncku.edu.tw; dharan@ieee.org;
   wangjf@mail.ncku.edu.tw
RI Chen, Bowei/AAB-7002-2021; Paul, Anand/V-6724-2017
OI Chen, Bowei/0000-0002-4045-3253; Paul, Anand/0000-0002-0737-2021; Brown,
   Darren K/0000-0003-1246-1974; Paul, Anand/0000-0003-3115-2325
FU Kyungpook National University Research Fund; National Science Council
   [NSC-101-2221-E-035-038]
FX This work was partially supported by the Kyungpook National University
   Research Fund 2012. K. Bharanitharan's work was partially supported by
   the National Science Council under grant NSC-101-2221-E-035-038.
CR Benini L, 1999, IEEE T COMPUT AID D, V18, P813, DOI 10.1109/43.766730
   Benini L, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P173, DOI 10.1109/LPE.1998.708184
   Chen BW, 2009, IEEE T MULTIMEDIA, V11, P295, DOI 10.1109/TMM.2008.2009703
   CHEN CY, 2009, P IEEE INT C AC SPEE, P1933
   Chung E., 1999, P INT C COMP AID DES
   Chung EY, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P77, DOI 10.1109/DATE.1999.761100
   Costa Ribeiro CarlosHenrique., 2002, A tutorial on reinforcement learning techniques
   Ganapathiraju A, 2004, IEEE T SIGNAL PROCES, V52, P2348, DOI 10.1109/TSP.2004.831018
   Golding R., 1996, HPL96140
   Huang CL, 2006, IEEE T MULTIMEDIA, V8, P749, DOI 10.1109/TMM.2006.876289
   Irani S., 2002, P DES AUT TEST C EUR
   Li YN, 2010, IEEE T MULTIMEDIA, V12, P814, DOI 10.1109/TMM.2010.2066960
   Lu YH, 1999, HARDW SOFTW CODES, P157, DOI 10.1109/HSC.1999.777412
   LU YH, 2000, DESIGN AUTOMATION TE, P20
   Shih E., 2003, REDUCING ENERGY CONS
   Shukla S., 2001, P IEEE WORKSH HIGH L
   Simunic T., 1999, Proceedings 12th International Symposium on System Synthesis, P18, DOI 10.1109/ISSS.1999.814255
   Simunic T., 2000, DYNAMIC MANAGEMENT P
   Simunic T., 2000, DESIGN AUTOMATION TE, P736
   Srinivasan P., 2007, IEEE INT C COMPUTER, P1
   Sutton R., 1998, Reinforcement Learning: An Introduction
   TAKAHASHI M, 2008, P 10 IEEE INT S MULT, P15
   Tang JH, 2008, IEEE T MULTIMEDIA, V10, P620, DOI 10.1109/TMM.2008.921853
   Xie LX, 2004, PATTERN RECOGN LETT, V25, P767, DOI 10.1016/j.patrec.2004.01.005
   Xu G, 2005, IEEE T CIRC SYST VID, V15, P1422, DOI 10.1109/TCSVT.2005.856903
   Xuan Huang, 2021, 2021 IEEE Intl Conf on Dependable, Autonomic and Secure Computing, Intl Conf on Pervasive Intelligence and Computing, Intl Conf on Cloud and Big Data Computing, Intl Conf on Cyber Science and Technology Congress (DASC/PiCom/CBDCom/CyberSciTech), P867, DOI 10.1109/DASC-PICom-CBDCom-CyberSciTech52372.2021.00144
   Zhong L., 2004, P IEEE INT C VLSI DE
   Zhong L., 2006, IEEE T MOBILE COMPUT
NR 28
TC 20
Z9 22
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2013
VL 12
IS 2
SI SI
AR 25
DI 10.1145/2423636.2423643
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 258BH
UT WOS:000327432400007
DA 2024-07-18
ER

PT J
AU Seo, S
   Ryoo, S
   Yoon, K
AF Seo, Sanghyun
   Ryoo, Seungtaek
   Yoon, Kyunghyun
TI Artistic Image Generation for Emerging Multimedia Services by
   Impressionist Manner
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Mobile device application; non-photorealistic
   rendering; painterly rendering; multimedia service; entertainment
ID WANG TILES
AB In this article, we propose the rendering framework for painting-like image generation and general system architecture for mobile device. Especially, we focused on a color division method for generating neo-impressionist images. The French painter, George Seurat, introduced pointillism under the theory that the individual pigments of colors on the canvas are reconstructed on the human retina. Pointillism is a painting technique in which many small brush strokes are combined to form a picture and determines the color of brush strokes based on the optical mixing of juxtaposed colors.
   In order to express countless separate dots, we form hierarchical points using Wang Tiles contained points. Also palette will be constructed using neo-impressionist colors. Based on this palette, we propose color division algorithm that distributes hierarchical point's color to pointillist colors using probability function. Finally, hierarchical points set that applied proposed color division rule is converted into brush strokes that possesses properties such as shape and direction. This rendering algorithm is performed in our proposed system. Our scheme is able to produce a painting with artistic style and be applied to the various platform having the different computing performance and display resolution. This system also can be extended to various imaging devices (IPTV, camera, smart phone, digital photo frame and so on).
C1 [Seo, Sanghyun; Yoon, Kyunghyun] Chung Ang Univ, Sch Comp Sci & Engn, Seoul 156756, South Korea.
   [Ryoo, Seungtaek] HanShin Univ, Sch Comp Sci & Engn, Osan 447791, KyungGi Do, South Korea.
C3 Chung Ang University; Hanshin University
RP Seo, S (corresponding author), Chung Ang Univ, Sch Comp Sci & Engn, Seoul 156756, South Korea.
EM shseo@cglab.cau.ac.kr; stryoo@hs.ac.kr; khyoon@cau.ac.kr
RI Sanghyun, Seo/ADZ-4404-2022
OI Sanghyun, Seo/0000-0002-4824-3517
FU Postdoctoral Research Program of Chung-Ang University; Korea Science and
   Engineering Foundation (KOSEF) [20100018445]; Korea government (MEST)
FX This work was supported by the Postdoctoral Research Program of
   Chung-Ang University 2010 and the Korea Science and Engineering
   Foundation (KOSEF) grant No. 20100018445 funded by the Korea government
   (MEST).
CR [Anonymous], 2002, P 2 INT S NONPH AN R, DOI DOI 10.1145/508535.508537
   Blanc C., 1874, GRAMMAR PAINTING ENG
   Chevreul MichelE., 1987, PRINCIPLES HARMONY C
   Cohen MF, 2003, ACM T GRAPHIC, V22, P287, DOI 10.1145/882262.882265
   COOK RL, 1986, ACM T GRAPHIC, V5, P51, DOI 10.1145/7529.8927
   Haeberli P., 1990, Computer Graphics, V24, P207, DOI 10.1145/97880.97902
   Hays J., 2004, PROC NPAR 01, P113
   Herbert Robert L., 2001, SEURAT DRAWINGS PAIN
   Hertzmann A., 1998, Proceedings of the 25th Annual Conference on Computer Graphics and Interactive Techniques, P453
   Hertzmann A., 2002, P 2 INT S NONPH AN R
   Hertzmann A., 2000, NPAR, P7
   Hiller S., 2003, COMPUT GRAPH FORUM, V22, P3
   Jing L, 2005, LECT NOTES COMPUT SC, V3804, P1
   Kopf J, 2006, ACM T GRAPHIC, V25, P509, DOI 10.1145/1141911.1141916
   Litwinowicz P., 1997, Computer Graphics Proceedings, SIGGRAPH 97, P407, DOI 10.1145/258734.258893
   Luong T.-Q., 2005, Proceedings of Graphics Interface 2005, GI'05, P233
   Ostromoukhov V., 1999, J ELECTRON IMAGING, V8, P5
   Park Y, 2008, GRAPH MODELS, V70, P1, DOI 10.1016/j.gmod.2007.06.001
   Rood OgdenN., 1973, Modern Chromatics, with Applications to Art and Industry
   Seo S. H., 2009, P COMP AESTH, P9
   Strothotte T, 2002, NONPHOTOREALISTIC CO
NR 21
TC 2
Z9 2
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2013
VL 12
IS 2
SI SI
AR 22
DI 10.1145/2423636.2423640
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 258BH
UT WOS:000327432400004
DA 2024-07-18
ER

PT J
AU Mery, D
   Singh, NK
AF Mery, Dominique
   Singh, Neeraj Kumar
TI Formal Specification of Medical Systems by Proof-Based Refinement
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Verification; Modeling; event-driven approach; proof-based
   development; refinement; verification and validation
ID SOFTWARE; CODESIGN
AB Formal methods have emerged as an alternative approach to ensuring quality and correctness of highly critical systems, overcoming limitations of traditional validation techniques such as simulation and testing. We propose a refinement-based methodology for complex medical systems design, which possesses all the required key features. A refinement-based combined approach of formal verification, model validation using a model-checker and refinement chart is proposed in this methodology for designing a high-confidence medical device. Furthermore, we show the effectiveness of this methodology for the design of a cardiac pacemaker system.
C1 [Mery, Dominique; Singh, Neeraj Kumar] Univ Nancy 1, LORIA, F-54506 Vandoeuvre Les Nancy, France.
C3 Universite de Lorraine
RP Mery, D (corresponding author), Univ Nancy 1, LORIA, BP 70239, F-54506 Vandoeuvre Les Nancy, France.
EM dominique.mery@loria.fr; singhnne@loria.fr
RI Singh, Neeraj Kumar/AAJ-3674-2021; Mery, Domingo/D-1385-2014
OI Singh, Neeraj Kumar/0000-0002-7894-3354; Mery,
   Domingo/0000-0003-4748-3882
FU Ministry of University and Research
FX The work of N. K. Singh is supported by grant awarded by the Ministry of
   University and Research.
CR Abrial J R, 2010, Modeling in Event-B: system and softeng
   ABRIAL JR, 1996, LECT NOTES COMPUTER, V1165
   Alur R, 2007, NEXT GENERATION DESIGN AND VERIFICATION METHODOLOGIES FOR DISTRIBUTED EMBEDDED CONTROL SYSTEMS, P47, DOI 10.1007/978-1-4020-6254-4_4
   [Anonymous], HIGH CONF MED DEV CY
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Barold S.S., 2004, Cardiac Pacemakers Step by Step: An Illustrated Guide
   Bjorner D., 2006, TEXTS THEORETICAL CO
   BJORNER D, 2007, EATCS TXB COMPUTER S
   *BOST SCI, 2007, PAC SYST SPEC
   BOWEN J, 1993, SOFTWARE ENG J, V8, P189, DOI 10.1049/sej.1993.0025
   Butler R. W, 1996, 110255 NASA LANGL RE
   Cansell D., 2007, LOGICS SPECIFICATION, P33
   Carchiolo V, 2003, SIMUL-T SOC MOD SIM, V79, P494, DOI 10.1177/003759703039952
   Carchiolo V, 2000, ACM T DES AUTOMAT EL, V5, P399, DOI 10.1145/348019.348093
   Clarke EM, 1999, MODEL CHECKING, P1
   Dotti FL, 2009, LECT NOTES COMPUT SC, V5885, P601, DOI 10.1007/978-3-642-10373-5_31
   EB2ALL, 2011, AUT COD GEN EV B MAN
   Ellenbogen KA, 2005, CARDIAC PACING AND ICDS, 4TH EDITION, P1, DOI 10.1002/9780470750674
   Epstein AE, 2008, CIRCULATION, V117, P2820, DOI 10.1161/CIRCUALTIONAHA.108.189741
   FOHLER G, 1992, P 2 INT WORKSH RESP, P287
   Gamma Erich., 1994, DESIGN PATTERNS
   Goldman B S, 1974, Can Med Assoc J, V110, P28
   Gomes AO, 2009, LECT NOTES COMPUT SC, V5850, P692, DOI 10.1007/978-3-642-05089-3_44
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   Henzinger TA, 2003, LECT NOTES COMPUT SC, V2648, P235
   Hesselson AB, 2003, SIMPLIFIED INTERPRET
   Hoare CAR, 2009, ACM COMPUT SURV, V41, DOI 10.1145/1592434.1592439
   Hoare T, 2003, J ACM, V50, P63, DOI 10.1145/602382.602403
   Jackson D, 2002, ACM T SOFTW ENG METH, V11, P256, DOI 10.1145/505145.505149
   JAHANIAN F, 1994, IEEE T SOFTWARE ENG, V20, P933, DOI 10.1109/32.368134
   Jetley R, 2006, COMPUTER, V39, P61, DOI 10.1109/MC.2006.113
   Jetley R. P., 2004, International Journal on Software Tools for Technology Transfer, V5, P320, DOI 10.1007/s10009-003-0137-2
   Keatley K L, 1999, Qual Assur, V7, P49
   Leavens G.T., 2006, Proceedings of the 5th international Conference on Generative Programming and Component Engineering, V26, P221
   Lee I, 2006, COMPUTER, V39, P33
   Love C.J., 2006, Cardiac Pacemakers and Defibrillators: Medical Handbook-Vademecum, V2nd
   Macedo HD, 2008, LECT NOTES COMPUT SC, V5014, P181, DOI 10.1007/978-3-540-68237-0_14
   Magee JH, 2003, ST HEAL T, V94, P196
   Malmivuo J, 1995, BIOELECTROMAGNETISM
   Mery D., 2011, INT J DISCRETE EVENT, V1, P129
   Mery D, 2010, P INT C SOFTW ENG FO
   Mery D., 2009, Pacemaker's Functional Behaviors in Event-B
   Mery D, 2010, FORMAL DEV 2 ELECTRO
   Méry D, 2010, COMPLEX SYSTEMS DESIGN AND MANAGEMENT, P49, DOI 10.1007/978-3-642-15654-0_3
   Méry D, 2010, LECT NOTES COMPUT SC, V6416, P312, DOI 10.1007/978-3-642-16561-0_31
   Miller S. P., 1998, Proceedings of FMSP'98. Second Workshop on Formal Methods in Software Practice, P44, DOI 10.1145/298595.298856
   ProB, PROB ANIM MOD CHECK
   *PROJ RODIN, 2004, RIG OP DEV ENV COMPL
   Real J, 2004, REAL-TIME SYST, V26, P161, DOI 10.1023/B:TIME.0000016129.97430.c6
   Rehm J., 2010, International Journal on Software Tools for Technology Transfer, V12, P39, DOI 10.1007/s10009-009-0130-5
   Smith DR, 2008, LECT NOTES COMPUT SC, V4171, P182
   WALTERS HR, 1990, LECT NOTES COMPUT SC, V463, P40
   Woodcock J, 2007, J UNIVERS COMPUT SCI, V13, P661
   Woodcock J, 2006, COMPUTER, V39, P57, DOI 10.1109/MC.2006.340
NR 54
TC 22
Z9 22
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 15
DI 10.1145/2406336.2406351
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100015
DA 2024-07-18
ER

PT J
AU Paul, A
   Jiang, YC
   Wang, JF
   Yang, JF
AF Paul, Anand
   Jiang, Yung-Chuan
   Wang, Jhing-Fa
   Yang, Jar-Ferr
TI Parallel Reconfigurable Computing-Based Mapping Algorithm for Motion
   Estimation in Advanced Video Coding
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Multicore; reconfigurable computing; graph theory; video
   coding
AB Computational load of motion estimation in advanced video coding (AVC) standard is significantly high and even worse for HDTV and super-resolution sequences. In this article, a video processing algorithm is dynamically mapped onto a new parallel reconfigurable computing (PRC) architecture which consists of multiple dynamic reconfigurable computing (DRC) units. First, we construct a directed acyclic graph (DAG) to represent video coding algorithms in which motion estimation is the focus. A novel parallel partition approach is then proposed to map motion estimation DAG onto the multiple DRC units in a PRC system. This partitioning algorithm is capable of design optimization of parallel processing reconfigurable systems for a given number of processing elements in different search ranges. This speeds up the video processing with minimum sacrifice.
C1 [Paul, Anand] Natl Cheng Kung Univ, Dept Elect Engn Bldg, Tainan 701, Taiwan.
C3 National Cheng Kung University
RP Paul, A (corresponding author), Natl Cheng Kung Univ, Dept Elect Engn Bldg, 92A02, Tainan 701, Taiwan.
EM anand@icwang.ee.ncku.edu.tw
OI Paul, Anand/0000-0003-3115-2325
FU National Science Council of Taiwan
FX This research was supported by the National Science Council of Taiwan.
CR [Anonymous], P IEEE INT SOL STAT
   BJONTEGARRD G., 2001, P 13 VCEG M
   Chen LF, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, P937
   CHEN Y.-K., 2007, INTEL TECHNOLOGY J, V1, P251
   CHEN Z., 2008, IEICE FUNDAM A, VE91-A, P4
   Jiang YC, 2007, IEEE T VLSI SYST, V15, P1351, DOI 10.1109/TVLSI.2007.909806
   JOINT VIDEO TEAM OF ISO/IEC, 2012, H 264 14496 10 AVC R
   KIEFER K., 2007, MOTION ESTIMATION IN
   Krishna R, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P140
   KUHN P., 1999, ALGORITHM COMPLEXITY
   Lai YK, 2006, JPN J APPL PHYS 1, V45, P3336, DOI 10.1143/JJAP.45.3336
   Li E, 2008, IEEE MICRO, V28, P8, DOI 10.1109/MM.2008.64
   Maestre R, 2001, J SYST ARCHITECT, V47, P277, DOI 10.1016/S1383-7621(00)00050-3
   Mehdipour F, 2006, MICROPROCESS MICROSY, V30, P52, DOI 10.1016/j.micpro.2005.03.002
   Motomura M, 1997, 1997 SYMPOSIUM ON VLSI CIRCUITS, P55, DOI 10.1109/VLSIC.1997.623804
   Schmit H, 2002, PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P63, DOI 10.1109/CICC.2002.1012767
   SCHMIT H., 2007, US Patent, Patent No. 7263602
   Schwarz H, 2007, IEEE T CIRC SYST VID, V17, P1103, DOI 10.1109/TCSVT.2007.905532
   Singh H, 2000, DES AUT CON, P573, DOI 10.1145/337292.337583
   Stallings William., 2003, Computer organization and architecture: designing for performance
   Vissers KA, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P396
   Wu GM, 2001, IEEE T COMPUT AID D, V20, P1266, DOI 10.1109/43.952745
   Yagi H, 2009, DES AUT CON, P878
   Yoshizawa S, 2002, 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, P489
   Zhu C, 2002, IEEE T CIRC SYST VID, V12, P349, DOI 10.1109/TCSVT.2002.1003474
NR 25
TC 79
Z9 79
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 40
DI 10.1145/2331147.2331149
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300002
DA 2024-07-18
ER

PT J
AU Wang, WX
   Mishra, P
   Gordon-Ross, A
AF Wang, Weixun
   Mishra, Prabhat
   Gordon-Ross, Ann
TI Dynamic Cache Reconfiguration for Soft Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Real-time systems; low-power; embedded systems;
   cache
ID ENERGY
AB In recent years, efficient dynamic reconfiguration techniques have been widely employed for system optimization. Dynamic cache reconfiguration is a promising approach for reducing energy consumption as well as for improving overall system performance. It is a major challenge to introduce cache reconfiguration into real-time multitasking systems, since dynamic analysis may adversely affect tasks with timing constraints. This article presents a novel approach for implementing cache reconfiguration in soft real-time systems by efficiently leveraging static analysis during runtime to minimize energy while maintaining the same service level. To the best of our knowledge, this is the first attempt to integrate dynamic cache reconfiguration in real-time scheduling techniques. Our experimental results using a wide variety of applications have demonstrated that our approach can significantly reduce the cache energy consumption in soft real-time systems (up to 74%).
C1 [Wang, Weixun; Mishra, Prabhat] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA.
   [Gordon-Ross, Ann] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida; State
   University System of Florida; University of Florida
RP Wang, WX (corresponding author), Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA.
EM wewang@cise.ufl.edu
OI Mishra, Prabhat/0000-0003-3653-6221
FU NSF grant [CCF-0903430]; SRC grant [2009-HJ-1979]; Division of Computing
   and Communication Foundations; Direct For Computer & Info Scie & Enginr
   [0903430] Funding Source: National Science Foundation
FX This work was partially supported by NSF grant CCF-0903430 and SRC grant
   2009-HJ-1979.
CR Andersson B, 2008, REAL TIM SYST SYMP P, P385, DOI 10.1109/RTSS.2008.44
   [Anonymous], 2004, P DES AUT TEST EUR C
   [Anonymous], 2003, Computer Architecture
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Burger D., 1996, EVALUATING FUTURE MI
   BUTTAZZO GC, 1995, HARD REAL TIME COMPU
   Gordon-Ross A, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P323, DOI 10.1109/LPE.2005.195540
   Gordon-Ross A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P208, DOI 10.1109/DATE.2004.1268850
   Gordon-Ross A, 2007, DES AUT TEST EUROPE, P755
   Hong I, 1999, IEEE T COMPUT AID D, V18, P1702, DOI 10.1109/43.811318
   Hong S., 2006, Proceedings of International Conference on Computer-Aided Design (ICCAD), P587
   HP, 2008, CACTI HP LAB
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Hue-Sung Kim, 2000, FPGA'00. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P85
   Jejurikar R, 2005, DES AUT CON, P111
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Jejurikar R, 2006, IEEE T COMPUT AID D, V25, P1024, DOI 10.1109/TCAD.2005.855964
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Leung LF, 2005, DES AUT TEST EUROPE, P634
   Liu J., 2000, Real-Time Systems
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   Modarressi M., 2006, CANADIAN C ELECT COM, P959
   Nacul AC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1376, DOI 10.1109/DATE.2004.1269096
   Oh S, 2008, IEEE INT SYMP CIRC S, P1228, DOI 10.1109/ISCAS.2008.4541646
   Puant I., 2002, P INT WORKSH WORST C
   Puaut I, 2002, REAL TIM SYST SYMP P, P114, DOI 10.1109/REAL.2002.1181567
   Puaut I, 2007, DES AUT TEST EUROPE, P1484
   Quan G, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274867
   Rong P, 2008, J LOW POWER ELECTRON, V4, P1, DOI 10.1166/jolpe.2008.154
   SEGARS S, 2001, P INT SOL STAT CIRC
   Seo J, 2004, DES AUT CON, P87
   Settle A., 2006, J EMBEDDED COMPUTING, V2, P221
   Sherwood T, 2003, IEEE MICRO, V23, P84, DOI 10.1109/MM.2003.1261391
   Shin D, 2001, DES AUT CON, P438, DOI 10.1109/DAC.2001.935549
   SPRUNT B, 1990, THESIS CARNEGIE MELL
   Staschulat J, 2005, EUROMICRO, P41, DOI 10.1109/ECRTS.2005.26
   Tan YD, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1210268.1210275
   VARMA A., 2005, P SPIE 17 ANN S EL I
   Wang WX, 2009, IEEE COMP SOC ANN, P145, DOI 10.1109/ISVLSI.2009.22
   Wolfe A., 1993, P INT WORKSH RESP CO
   ZHANG C, 2005, ACM T EMBED COMPUT S, V6, P362
   Zhang SY, 2007, IMMUNOL REV, V220, P225, DOI 10.1111/j.1600-065X.2007.00564.x
   Zhong XL, 2005, REAL TIM SYST SYMP P, P366
NR 43
TC 23
Z9 24
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2012
VL 11
IS 2
AR 28
DI 10.1145/2220336.2220340
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NT
UT WOS:000307052900003
DA 2024-07-18
ER

PT J
AU Tan, R
   Xing, GL
   Liu, X
   Yao, JG
   Yuan, ZH
AF Tan, Rui
   Xing, Guoliang
   Liu, Xue
   Yao, Jianguo
   Yuan, Zhaohui
TI Adaptive Calibration for Fusion-Based Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Measurement; Performance; Reliability; Calibration; data fusion;
   feedback control; cyber-physical systems
AB Many Cyber-Physical Systems (CPS) are composed of low-cost devices that are deeply integrated with physical environments. As a result, the performance of a CPS system is inevitably undermined by various physical uncertainties, which include stochastic noises, hardware biases, unpredictable environment changes, and dynamics of the physical process of interest. Traditional solutions to these issues (e.g., device calibration and collaborative signal processing) work in an open-loop fashion and hence often fail to adapt to the uncertainties after system deployment. In this article, we propose an adaptive system-level calibration approach for a class of CPS systems whose primary objective is to detect events or targets of interest. Through collaborative data fusion, our calibration approach features a feedback control loop that exploits system heterogeneity to mitigate the impact of aforementioned uncertainties on the system performance. In contrast to existing heuristic-based solutions, our control-theoretical calibration algorithm can ensure provable system stability and convergence. We also develop a routing algorithm for fusion-based multihop CPS systems that is robust to communication unreliability and delay. Our approach is evaluated by both experiments on a testbed of Tmotes as well as extensive simulations based on data traces gathered from a real vehicle detection experiment. The results demonstrate that our calibration algorithm enables a CPS system to maintain the optimal sensing performance in the presence of various system and environmental dynamics.
C1 [Tan, Rui; Xing, Guoliang] Michigan State Univ, Dept Comp Sci & Engn, E Lansing, MI 48824 USA.
   [Liu, Xue] McGill Univ, Sch Comp Sci, Montreal, PQ H3A OE9, Canada.
   [Yao, Jianguo] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
   [Yuan, Zhaohui] Wuhan Univ, Wuhan 430072, Peoples R China.
C3 Michigan State University; McGill University; Shanghai Jiao Tong
   University; Wuhan University
RP Tan, R (corresponding author), Michigan State Univ, Dept Comp Sci & Engn, E Lansing, MI 48824 USA.
RI Yao, Jianguo/P-8110-2014
FU National Science Foundation [CNS-0954039]; Canadian NSERC [341823-07];
   NSERC [364910-08]; FQRNT [2010-NC-131844]
FX The work described in this article was partially supported by the
   National Science Foundation under a CAREER grant CNS-0954039, Canadian
   NSERC Discovery Grant 341823-07, NSERC Strategic Grant STPGP 364910-08,
   and FQRNT grant 2010-NC-131844.
CR Abdelzaher Tarek., 2008, PERFORMANCE MODELING, P185
   [Anonymous], E HDB STAT METH
   [Anonymous], 2006, Rapid deployment with confidence: Calibration and fault detection in environmental sensor networks
   Ash RB, 1999, Probability and Measure Theory, V2
   BALZANO L, 2007, P INT C INF PROC SEN
   BYCHKOVSKY V, 2003, P INT C INF PROC SEN
   CHAIR Z, 1986, IEEE T AERO ELEC SYS, V22, P98, DOI 10.1109/TAES.1986.310699
   CHEN J., 2010, P INT IEEE REAL TIM
   Clouqueur T, 2004, IEEE T COMPUT, V53, P320, DOI 10.1109/TC.2004.1261838
   DUARTE M., 2003, P INT C INF PROC SEN
   Duarte MF, 2004, J PARALLEL DISTR COM, V64, P826, DOI 10.1016/j.jpdc.2004.03.020
   Duda R. O., 2001, PATTERN CLASSIFICATI
   DUTTA P., 2006, P INT C INF PROC SEN
   DUTTA P., 2005, P INT C INF PROC SEN
   FENG J., 2003, P C SENS
   GIROD L., 2006, P INT C EMB NETW SEN
   HATA M, 1980, IEEE T VEH TECHNOL, V29, P317, DOI 10.1109/T-VT.1980.23859
   HE T., 2004, P INT C MOB SYST APP
   HWANG J., 2007, P INT C EMB NETW SEN
   IHLER A., 2004, P INT C INF PROC SEN
   KIM Y., 2008, P INT C EMB NETW SEN
   KIM Y., 2009, P INT C UB COMP UBIC
   LE H., 2007, P INT C INF PROC SEN
   Li D, 2003, EURASIP J APPL SIG P, V2003, P321, DOI 10.1155/S1110865703212075
   Moteiv Corporation, 2006, TMOT SKY DAT
   Niu R., 2005, EURASIP Journal on Wireless Communications and Networking, V2005, P462, DOI 10.1155/WCN.2005.462
   Ogata K., 1995, Discrete-Time Control Systems
   Sheng XH, 2005, IEEE T SIGNAL PROCES, V53, P44, DOI 10.1109/TSP.2004.838930
   SHI L., 2007, P IEEE C DEC CONTR C
   TAN R., 2010, IEEE T MOBI IN PRESS
   TAN R., 2008, P INT WORKSH QUAL SE
   TAN R., 2009, P IEEE INT REAL TIM
   Varshney P. K., 1996, Distributed Detection and Data Fusion, V1st
   Vigorito C. M., 2007, P IEEE C SENS AD HOC
   WHITEHOUSE K., 2002, P INT C WIR SENS NET
   Woo A., 2003, P INT C EMB NETW SEN
   Wren CR, 2006, MULTIMEDIA SYST, V12, P255, DOI 10.1007/s00530-006-0061-x
   XING G., 2009, P ACM IEEE ANN INT C
   ZUNIGA M., 2004, P IEEE C SENS AD HOC
NR 39
TC 8
Z9 9
U1 0
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 80
DI 10.1145/2362336.2362347
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700011
DA 2024-07-18
ER

PT J
AU Schoeberl, M
   Korsholm, S
   Kalibera, T
   Ravn, AP
AF Schoeberl, Martin
   Korsholm, Stephan
   Kalibera, Tomas
   Ravn, Anders P.
TI A Hardware Abstraction Layer in Java
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Languages; Design; Device driver; embedded system; Java; Java virtual
   machine
AB Embedded systems use specialized hardware devices to interact with their environment, and since they have to be dependable, it is attractive to use a modern, type-safe programming language like Java to develop programs for them. Standard Java, as a platform-independent language, delegates access to devices, direct memory access, and interrupt handling to some underlying operating system or kernel, but in the embedded systems domain resources are scarce and a Java Virtual Machine (JVM) without an underlying middleware is an attractive architecture. The contribution of this article is a proposal for Java packages with hardware objects and interrupt handlers that interface to such a JVM. We provide implementations of the proposal directly in hardware, as extensions of standard interpreters, and finally with an operating system middleware. The latter solution is mainly seen as a migration path allowing Java programs to coexist with legacy system components. An important aspect of the proposal is that it is compatible with the Real-Time Specification for Java (RTSJ).
C1 [Schoeberl, Martin] Vienna Univ Technol, Vienna, Austria.
   [Korsholm, Stephan; Ravn, Anders P.] Aalborg Univ, Aalborg, Denmark.
   [Kalibera, Tomas] Purdue Univ, W Lafayette, IN 47907 USA.
C3 Technische Universitat Wien; Aalborg University; Purdue University
   System; Purdue University
RP Schoeberl, M (corresponding author), Vienna Univ Technol, Vienna, Austria.
EM mschoebe@mail.tuwien.ac.at
OI Schoeberl, Martin/0000-0003-2366-382X; Korsholm, Stephan
   Erbs/0000-0001-7301-6183
FU European Community [FP7/2007-2013, 216682]
FX The research leading to these results received funding from the European
   Community's Seventh Framework Programme [FP7/2007-2013] under grant
   agreement number 216682 (JEOPARD).
CR aJile, 2000, AJ 100 REAL TIM LOW
   Armbruster A, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1324969.1324974
   BACON DF, 2003, P 30 ACM SIGPLAN SIG, P285
   BOLLELLA G, 2000, JAVA SERIES
   Burns A., 2001, Real-time Systems and Programming Languages: Ada 95, Real-Time Java and Real-Time POSIX, V3rd
   CASKA J, MICRO VIRTUAL MACHIN
   Chou Andy, 2001, SOSP, P73, DOI 10.1145/502034.502042
   Gamma Erich., 1994, DESIGN PATTERNS
   Gay David., 2003, PLDI 03, P1
   Gerum P., 2004, Xenomai - Implementing a RTOS emulation framework on GNU/Linux
   Golm M, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK, P45
   HANSEN PB, 1977, PRENTICE HALL SERIES
   Hennessy J., 2017, Computer Architecture, Sixth Edition: A Quantitative Approach, V6th
   Henties T., 2009, P 2 INT WORKSH CERT
   Hill J., 2000, Proc. 9 th International Conference on Architectural Support for Programming Languages and Operating Systems, P93, DOI DOI 10.1145/356989.356998
   Hunt G., 2005, MSRT2005135
   KORSHOLM S, 2008, P 11 IEEE INT S OBJ
   Krall A., 1997, P WORKSH JAV SCI ENG
   Kreuzinger J, 2003, MICROPROCESS MICROSY, V27, P19, DOI 10.1016/S0141-9331(02)00082-0
   Lindholm Tim., 1999, JAVA VIRTUAL MACHINE, V2nd
   LOHMEIER S, 2005, JINI JNODE JAVA OS
   Phipps G, 1999, SOFTWARE PRACT EXPER, V29, P345, DOI 10.1002/(SICI)1097-024X(19990410)29:4<345::AID-SPE238>3.0.CO;2-C
   RAVN AP, 1980, IEEE T SOFTWARE ENG, V6, P49, DOI 10.1109/TSE.1980.230462
   *RTJ COMP, 2000, SIMPLERTJ SMALL FOOT
   Schoeberl M., 2008, P 11 IEEE INT S OBJ
   SCHOEBERL M, 2005, THESIS VIENNA U TECH
   SCHOEBERL M, 2007, P 5 INT WORKSH JAV T, P85
   SCHOEBERL M, 2008, P 6 INT WORKSH JAV T
   Schoeberl M, 2008, J SYST ARCHITECT, V54, P265, DOI 10.1016/j.sysarc.2007.06.001
   Schoeberl M, 2006, Ninth IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing, Proceedings, P424, DOI 10.1109/ISORC.2006.66
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   SIEBERT F, 2002, HARD REALTIME GARBAG
   Simon D., 2006, VEE 2006. Proceedings of the Second International Conference on Virtual Execution Environments, P78
   Wellings A, 2009, PROCEEDINGS OF THE 12TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, P275, DOI 10.1109/ISORC.2009.13
   WILKINSON T, 1996, KAFFE VIRTUAL MACHIN
   Wirth N., 1977, Software - Practice and Experience, V7, P3
   WIRTH N, 1982, PROGRAMMING MODULA, V2
   *XEN DEV, 2008, XEN REAL TIM FRAM LI
NR 38
TC 11
Z9 11
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2011
VL 10
IS 4
DI 10.1145/2043662.2043666
PG 40
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 856JO
UT WOS:000297636300004
OA Green Submitted, Green Published
DA 2024-07-18
ER

PT J
AU West, R
   Parmer, G
AF West, Richard
   Parmer, Gabriel
TI Application-Specific Service Technologies for Commodity Operating
   Systems in Real-Time Environments
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; System extensibility; predictability
AB In order to eliminate the costs of proprietary systems and special purpose hardware, many real-time and embedded computing platforms are being built on commodity operating systems and generic hardware. Unfortunately, many such systems are ill-suited to the low-latency and predictable timing requirements of real-time applications. This article, therefore, focuses on application-specific service technologies for low-cost commodity operating systems and hardware, so that real-time service guarantees can be met. We describe contrasting methods to deploy first-class services on commodity systems that are dispatched with low latency and execute asynchronously according to bounds on CPU, memory, and I/O device usage. Specifically, we present a "user-level sandboxing" (ULS) mechanism that relies on hardware protection to isolate application-specific services from the core kernel. This approach is compared with a hybrid language and runtime protection scheme, called SafeX, that allows untrusted services to be dynamically linked and loaded into a base kernel. SafeX and ULS have been implemented on commodity Linux systems. Experimental results have shown-that both approaches are capable of reducing service violations (and, hence, better qualities of service) for real-time tasks, compared to traditional user-level methods of service deployment in process-private address spaces. ULS imposes minimal additional overheads on service dispatch latency compared to SafeX, with the advantage that it does not require application-specific services to execute in the trusted kernel domain. As evidence of the potential capabilities of ULS, we show how a user-level networking stack can be implemented to avoid data copying via the kernel and allow packet processing without explicit process scheduling. This improves throughput and reduces jitter.
C1 [West, Richard; Parmer, Gabriel] Boston Univ, Dept Comp Sci, Boston, MA 02215 USA.
C3 Boston University
RP West, R (corresponding author), Boston Univ, Dept Comp Sci, 111 Cummington St, Boston, MA 02215 USA.
EM richwest@cs.bu.edu; gabep1@cs.bu.edu
CR ABDELZAHER TF, 1998, P 4 REAL TIM TECHN A
   Accetta M., 1986, Proceedings of the Summer 1986 USENIX Conference, P93
   [Anonymous], 2002, P USENIX ANN TECHN C
   BANGA G, 1999, P ANN TECHN C
   Bershad B.N., 1995, P 15 ACM S OP SYST P, P267
   CHANG F, 2000, P 4 WIND SYST S
   Chiueh TC, 1999, OPERATING SYSTEMS REVIEW, VOL 33, NO 5, DECEMBER 1999, P140, DOI 10.1145/319344.319161
   Clark D. D., 1985, Operating Systems Review, V19, P171, DOI 10.1145/323627.323645
   Dunning D, 1998, IEEE MICRO, V18, P66, DOI 10.1109/40.671404
   Engler D.R., 1995, S OPERATING SYSTEMS, P251
   FRY G, 2004, P 10 IEEE REAL TIM E
   GHORMLEY DP, 1997, CSD96920 U CAL
   Gopalakrishnan R, 1998, IEEE ACM T NETWORK, V6, P374, DOI 10.1109/90.720871
   JONES MB, 1993, P 14 ACM S OP SYST P, P80
   Lemon J, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE FREENIX TRACK, P141
   Liedtke Jochen., 1995, On micro-kernel construction, V29
   Morrisett G, 1999, ACM T PROGR LANG SYS, V21, P527, DOI 10.1145/319301.319345
   Morrisett Greg, 1999, ACM SIGPLAN WORKSH C
   PARMER G, 2004, P 5 INT C INT COMP
   QI X, 2004, P IEEE INT C CLUST C
   Rajkumar R., 1998, P IEEE REAL TIM SYST
   ROSU D, 1998, P 4 IEEE REAL TIM TE
   SHIVAM P, 2001, P ACM IEEE C SUP
   Small C, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P41
   SUNDARAM V, 2000, P 8 ACM C MULT
   UHLIG V, 2002, 20021 U KARLSR
   VONEICKEN T, 1995, 15 ACM S OP SYST PRI, P40
   WAHBE R., 1993, P 14 ACM S OP SYST P
   Wallach DA, 1997, IEEE ACM T NETWORK, V5, P460, DOI 10.1109/90.649457
   WANG Y, 1999, P 20 IEEE REAL TIM S
   WEST R, 2002, P 14 EUROMICRO INT C
   WEST R, 2005, P INT C PROGR LANG C
   Yodaiken V, 1997, P LIN APPL DEV DEPL
NR 33
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2011
VL 10
IS 3
AR 30
DI 10.1145/1952522.1952523
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 756NI
UT WOS:000290018800001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Alle, M
   Varadarajan, K
   Fell, A
   Reddy, CR
   Joseph, N
   Das, S
   Biswas, P
   Chetia, J
   Rao, A
   Nandy, SK
   Narayan, R
AF Alle, Mythri
   Varadarajan, Keshavan
   Fell, Alexander
   Reddy, Ramesh C.
   Joseph, Nimmy
   Das, Saptarsi
   Biswas, Prasenjit
   Chetia, Jugantor
   Rao, Adarsh
   Nandy, S. K.
   Narayan, Ranjani
TI REDEFINE: Runtime Reconfigurable Polymorphic ASIC
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Polymorphic ASIC; runtime reconfiguration; honeycomb; NoC;
   router; dataflow software pipeline; custom instruction extension;
   application synthesis
AB Emerging embedded applications are based on evolving standards (e.g., MPEG2/4, H.264/265, IEEE802.11a/b/g/n). Since most of these applications run on handheld devices, there is an increasing need for a single chip solution that can dynamically interoperate between different standards and their derivatives. In order to achieve high resource utilization and low power dissipation, we propose REDEFINE, a polymorphic ASIC in which specialized hardware units are replaced with basic hardware units that can create the same functionality by runtime re-composition. It is a "future-proof" custom hardware solution for multiple applications and their derivatives in a domain. In this article, we describe a compiler framework and supporting hardware comprising compute, storage, and communication resources.
   Applications described in high-level language (e.g., C) are compiled into application substructures. For each application substructure, a set of compute elements on the hardware are interconnected during runtime to form a pattern that closely matches the communication pattern of that particular application. The advantage is that the bounded CEs are neither processor cores nor logic elements as in FPGAs. Hence, REDEFINE offers the power and performance advantage of an ASIC and the hardware reconfigurability and programmability of that of an FPGA/instruction set processor.
   In addition, the hardware supports custom instruction pipelining. Existing instruction-set extensible processors determine a sequence of instructions that repeatedly occur within the application to create custom instructions at design time to speed up the execution of this sequence. We extend this scheme further, where a kernel is compiled into custom instructions that bear strong producer-consumer relationship (and not limited to frequently occurring sequences of instructions). Custom instructions, realized as hardware compositions effected at runtime, allow several instances of the same to be active in parallel. A key distinguishing factor in majority of the emerging embedded applications is stream processing. To reduce the overheads of data transfer between custom instructions, direct communication paths are employed among custom instructions.
   In this article, we present the overview of the hardware-aware compiler framework, which determines the NoC-aware schedule of transports of the data exchanged between the custom instructions on the interconnect. The results for the FFT kernel indicate a 25% reduction in the number of loads/stores, and throughput improves by log(n) for n-point FFT when compared to sequential implementation. Overall, REDEFINE offers flexibility and a runtime reconfigurability at the expense of 1.16x in power and 8x in area when compared to an ASIC. REDEFINE implementation consumes 0.1x the power of an FPGA implementation. In addition, the configuration overhead of the FPGA implementation is 1,000x more than that of REDEFINE.
C1 [Alle, Mythri; Varadarajan, Keshavan; Fell, Alexander; Reddy, Ramesh C.; Joseph, Nimmy; Das, Saptarsi; Biswas, Prasenjit; Chetia, Jugantor; Rao, Adarsh; Nandy, S. K.] Indian Inst Sci, CAD Lab, SERC, Bangalore 560012, Karnataka, India.
   [Narayan, Ranjani] Morphing Machines, Bangalore, Karnataka, India.
C3 Indian Institute of Science (IISC) - Bangalore
RP Alle, M (corresponding author), Indian Inst Sci, CAD Lab, SERC, Bangalore 560012, Karnataka, India.
EM mythri@cadl.iisc.ernet.in; keshavan@cadl.iisc.ernet.in;
   alefel@cadl.iisc.ernet.in; crreddy@cadl.iisc.ernet.in;
   jnimmy@cadl.iisc.ernet.in; sdas@cadl.iisc.ernet.in;
   prasenjit@cadl.iisc.ernet.in; jugantor@cadl.iisc.ernet.in;
   adarsh@cadl.iisc.ernet.in; nandy@cadl.iisc.ernet.in;
   ranjani.narayan@morphing.machines.com
OI Fell, Alexander/0000-0002-9955-2643
FU Ministry of Communication and Information Technology, Govt. of India
FX The authors acknowledge the support for this research obtained from the
   Ministry of Communication and Information Technology, Govt. of India.
CR AKERS SB, 1978, IEEE T COMPUT, V27, P509, DOI 10.1109/TC.1978.1675141
   ALLE M, 2008, P 5 IEEE INT WORKSH
   *AMBR INC, 2007, AM2000 MASS PAR PROC
   [Anonymous], P 15 INT S IEEE FIEL
   [Anonymous], 2006, Tech. rep.
   [Anonymous], 2004, P INT S COD GEN OPT
   Bauer L, 2007, DES AUT CON, P791, DOI 10.1109/DAC.2007.375272
   Chu M, 2003, P SIGPLAN 03 C PROGR, P300
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   *COWARE INC, 2007, PROC DES
   CYTRON R, 1991, ACM T PROGR LANG SYS, V13, P451, DOI 10.1145/115372.115320
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   *EL CXI, 2008, 64 ECA EL CXI
   *FAR, 2008, UMC FREE LIB
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   HICKS J, 1993, J PARALLEL DISTR COM, V18, P273, DOI 10.1006/jpdc.1993.1065
   INAGAMI Y, 1989, P 3 INT C SUP COMP I
   JOSEPH N, 2008, P 19 IEEE INT C APPL
   KIM MM, 2008, P 35 INT S COMP ARCH
   MAHLKE SA, 1992, P 25 ANN INT S MICR
   *MATHST, 2008, FPOA
   *MENT GRAPH, 2008, MOD SE
   Millberg M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P890, DOI 10.1109/DATE.2004.1269001
   Nicopoulos CA, 2006, INT SYMP MICROARCH, P333
   Petersen A., 2006, P 15 INT C PAR ARCH, P182
   *POS DES SYST INC, 2007, TRIT BUILD
   *QUICKS TECHN, 2008, ADAPT2400
   Rong HB, 2007, ACM T ARCHIT CODE OP, V4, DOI 10.1145/1216544.1216550
   Sankaralingam K, 2003, CONF PROC INT SYMP C, P422, DOI 10.1109/ISCA.2003.1207019
   SATRAWALA AN, 2007, P INT C FIELD PROGR
   Swanson S, 2007, ACM T COMPUT SYST, V25, P1, DOI 10.1145/1233307.1233308
   *SYNF INC, 2007, ASP
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   *TENS INC, 2007, XTENS CONF PROC
   VANGAL S, 2007, P IEEE INT SOL STAT, P98
   Varatkar G, 2002, DES AUT CON, P795, DOI 10.1109/DAC.2002.1012731
   VINOD K, 1980, MITLCSTM174
NR 37
TC 42
Z9 45
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2009
VL 9
IS 2
AR 11
DI 10.1145/1596543.1596545
PG 48
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 512AG
UT WOS:000271213500002
DA 2024-07-18
ER

PT J
AU Tseng, KK
   Lai, YC
   Lin, YD
   Lee, TH
AF Tseng, Kuo-Kun
   Lai, Yuan-Cheng
   Lin, Ying-Dar
   Lee, Tsern-Huei
TI A Fast Scalable Automaton-Matching Accelerator for Embedded Content
   Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Design; String matching; content filtering;
   automaton; Aho-Corasick; Bloom filter
AB Home and office network gateways often employ a cost-effective embedded network processor to handle their network services. Such network gateways have received strong demand for applications dealing with intrusion detection, keyword blocking, antivirus and antispam. Accordingly, we were motivated to propose an appropriate fast scalable automaton-matching (FSAM) hardware to accelerate the embedded network processors. Although automaton matching algorithms are robust with deterministic matching time, there is still plenty of room for improving their average-case performance. FSAM employs novel prehash and root-index techniques to accelerate the matching for the nonroot states and the root state, respectively, in automation based hardware. The prehash approach uses some hashing functions to pretest the input sub-string for the nonroot states while the root-index approach handles multiple bytes in one single matching for the root state. Also, FSAM is applied in a prevalent automaton algorithm, Aho-Corasick (AC), which is often used in many content-filtering applications. When implemented in FPGA, FSAM can perform at the rate of 11.1Gbps with the pattern set of 32,634 bytes, demonstrating that our proposed approach can use a small logic circuit to achieve a competitive performance, although a larger memory is used. Furthermore, the amount of patterns in FSAM is not limited by the amount of internal circuits and memories. If the high-speed external memories are employed, FSAM can support up to 21,302 patterns while maintaining similar high performance.
C1 [Tseng, Kuo-Kun] Hungkuang Univ, Dept Comp & Informat Engn, Taichung 433, Taiwan.
   [Lai, Yuan-Cheng] Natl Taiwan Univ Sci & Technol, Dept Informat Management, Taipei 106, Taiwan.
   [Lin, Ying-Dar] Natl Chiao Tung Univ, Dept Comp & Informat Sci, Hsinchu 300, Taiwan.
   [Lee, Tsern-Huei] Natl Chiao Tung Univ, Dept Commun Engn, Hsinchu 300, Taiwan.
C3 Hungkuang University; National Taiwan University of Science &
   Technology; National Yang Ming Chiao Tung University; National Yang Ming
   Chiao Tung University
RP Tseng, KK (corresponding author), Hungkuang Univ, Dept Comp & Informat Engn, Taichung 433, Taiwan.
EM kktseng@sunrise.hk.edu.tw; laiyc@cs.ntust.edu.tw; ydlin@cis.nctu.edu.tw;
   tlee@banyan.cm.nctu.edu.tw
CR AHO AV, 1975, COMMUN ACM, V18, P333, DOI 10.1145/360825.360855
   ALDWAIRI M, 2005, ACM SIGARCH COMPUT A
   ANTONATOS S, 2004, P ACM WORKSH SOFTW P
   ANTONATOS S, 2005, P 20 IFIP INT INF SE
   Attig M, 2004, P 12 ANN IEEE S FIEL
   BAKER ZK, 2004, P ACM SIGDA 12 INT S
   BLUTHGEN HM, 2000, P IEEE INT C APPL SP
   BOSE P, 2005, FALSE POSITIVE RATE
   BOYER RS, 1977, COMMUN ACM, V20, P762, DOI 10.1145/359842.359859
   BU L, 2001, P 14 ACM GREAT LAK S
   Carver D., 2002, P IEEE S FIELD PROGR
   CHO YH, 2005, P 42 ANN C DES AUT
   Clark C., 2004, P 12 ANN IEEE S FIEL
   CLARK CR, 2003, LECT NOTES COMPUTER, V2778
   CLARK CR, 2004, P IEEE INT C FIELD P
   Coit C., 2002, P DARPA INF SURV C E, P367
   DESAI N, 2002, INCREASING PERFORMAN
   DHARMAPURIKAR S, 2004, IEEE MICRO, V24
   ERDOGAN O, 2006, HASH AV FAST VIRUS S
   GOKHALE M, 2002, LECT NOTES COMPUTER, V2438
   LOCKWOOD J, 2001, P INT ENG CONS DES C
   MIKE F, 2001, CS20010670 U CAL
   MITZENMACHER M, 2005, IEEE ACM T NETW
   MOSCOLA J, 2003, P 11 ANN IEEE S FIEL
   Navarro G, 2001, ACM COMPUT SURV, V33, P31, DOI 10.1145/375360.375365
   Navarro G., 2002, FLEXIBLE PATTERN MAT
   PAPADOPOULOS G, 2005, P INT C FIELD PROGR
   PARK JH, P 32 ANN HAW INT C S
   RAFFINOT M, 1997, P 4 S AM WORKSH STRI
   SASTRY R, 1995, IEEE T PATTERN ANAL, V17
   Sidhu R., 2001, P IEEE S FIELD PROGR
   *SNORT, 2006, SNORT OP SOURC NETW
   SOURDIS I, 2003, LECT NOTES COMPUTER, V2778
   SOURDIS I, 2004, P 12 ANN IEEE S FIEL
   SOURDIS I, 2005, P INT C FIELD PROGR
   *SPAMASSASSIN, 2006, AP SPAMASSASSIN PROJ
   *SQUIDGUARD, 2006, SQUIDGUARD FILT
   Tan L., 2005, P 32 ANN INT S COMP
   TRIPP G, 2005, P EICAR C, P26
   TUCK N, 2004, P IEEE INFOCOM C
   WU S, 1992, COMMUN ACM, V35, P83, DOI 10.1145/135239.135244
   2006, DANS GUARDIAN
NR 42
TC 2
Z9 3
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2009
VL 8
IS 3
AR 19
DI 10.1145/1509288.1509291
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CX
UT WOS:000266818500003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Egger, B
   Lee, J
   Shin, H
AF Egger, Bernhard
   Lee, Jaejin
   Shin, Heonshik
TI Dynamic scratchpad memory management for code in portable systems with
   an MMU
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
AB In this work, we present a dynamic memory allocation technique for a novel, horizontally partitioned memory subsystem targeting contemporary embedded processors with a memory management unit (MMU). We propose to replace the on-chip instruction cache with a scratchpad memory (SPM) and a small minicache. Serializing the address translation with the actual memory access enables the memory system to access either only the SPM or the minicache. Independent of the SPM size and based solely on profiling information, a postpass optimizer classifies the code of an application binary into a pageable and a cacheable code region. The latter is placed at a fixed location in the external memory and cached by the minicache. The former, the pageable code region, is copied on demand to the SPM before execution. Both the pageable code region and the SPM are logically divided into pages the size of an MMU memory page. Using the MMU's pagefault exception mechanism, a runtime scratchpad memory manager ( SPMM) tracks page accesses and copies frequently executed code pages to the SPM before they get executed. In order to minimize the number of page transfers from the external memory to the SPM, good code placement techniques become more important with increasing sizes of the MMU pages. We discuss code-grouping techniques and provide an analysis of the effect of the MMU's page size on execution time, energy consumption, and external memory accesses. We show that by using the data cache as a victim buffer for the SPM, significant energy savings are possible. We evaluate our SPM allocation strategy with fifteen applications, including H. 264, MP3, MPEG-4, and PGP. The proposed memory system requires 8% less die are compared to a fully-cached configuration. On average, we achieve a 31% improvement in runtime performance and a 35% reduction in energy consumption with an MMU page size of 256 bytes.
C1 [Egger, Bernhard; Lee, Jaejin; Shin, Heonshik] Seoul Natl Univ, Sch Engn & Comp Sci, Adv Compiler Res Lab, Seoul 151744, South Korea.
C3 Seoul National University (SNU)
RP Egger, B (corresponding author), Seoul Natl Univ, Sch Engn & Comp Sci, Adv Compiler Res Lab, Seoul 151744, South Korea.
EM bernhard.egger@alumini.ethz.ch; jlee@cse.snu.ac.kr; hshin@snu.ac.kr
RI Egger, Bernhard/AAG-6194-2021
OI Egger, Bernhard/0000-0002-6645-6161
CR Angiolini F., 2004, PROC CASES, P259
   [Anonymous], P 10 INT S HARDW SOF
   [Anonymous], 3 WORKSH EMB SYST RE
   Cho H, 2007, LCTES'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P195
   Cormen T.H., 1990, Introduction to Algorithms
   Denning P. J., 1983, Communications of the ACM, V26, P43, DOI 10.1145/357980.357997
   Dominguez A., 2005, J EMBEDDED COMPUTING, V1
   FOTHERINGHAM J, 1961, COMMUN ACM, V4, P435, DOI 10.1145/366786.366800
   GUTHAUS MR, 1998, P 4 ANN WORKSH WORKL
   Janapsatya A, 2006, ASIA S PACIF DES AUT, P612, DOI 10.1109/ASPDAC.2006.1594753
   Kandemir M, 2002, DES AUT CON, P628, DOI 10.1109/DAC.2002.1012701
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Li L, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P329
   NGUYEN NGHI., 2005, CASES 05 PROC 2005 I, P115
   Pettis K., 1990, SIGPLAN Notices, V25, P16, DOI 10.1145/93548.93550
   Shrivastava A., 2005, P 2005 INT C COMPILE, P90
   Steinke S, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P213, DOI 10.1109/ISSS.2002.1227180
   Udayakumaran S., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P276
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   XVID, 2005, XVID MPEG 4 VID COD
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 40
TC 19
Z9 27
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 11
DI 10.1145/1331331.1331335
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800004
DA 2024-07-18
ER

PT J
AU Lee, S
   Shin, I
   Kim, W
   Lee, I
   Min, SL
AF Lee, Sheayun
   Shin, Insik
   Kim, Woonseok
   Lee, Insup
   Min, Sang Lyul
TI A design framework for real-time embedded systems with code size and
   energy constraints
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
DE algorithm; design; performance; embedded; code size; energy; real-time;
   scheduling
AB Real-time embedded systems are typically constrained in terms of three system performance criteria: space, time, and energy. The performance requirements are directly translated into constraints imposed on the system's resources, such as code size, execution time, and energy consumption. These resource constraints often interact or even conflict with each other in a complex manner, making it difficult for a system developer to apply a well-defined design methodology in developing a real-time embedded system. Motivated by this observation, we propose a design framework that can flexibly balance the tradeoff involving the system's code size, execution time, and energy consumption. Given a system specification and an optimization criteria, the proposed technique generates a set of design parameters in such a way that a system cost function is minimized while the given resource constraints are satisfied. Specifically, the technique derives code generation decision for each task so that a specific version of code is selected among a number of different ones that have distinct characteristics in terms of code size and execution time. In addition, the design framework determines the voltage/frequency setting for a variable voltage processor whose supply voltage can be adjusted at runtime in order to minimize the energy consumption while execution performance is degraded accordingly. The proposed technique formulates this design process as a constrained optimization problem. We show that this optimization problem is NP-hard and then provide a heuristic solution to it. We show that these seemingly conflicting design goals can be pursued by using a simple optimization algorithm that works with a single optimization criteria. Moreover, the optimization is driven by an abstract system specification given by the system developer, so that the system development process can be automated. The results from our simulation show that the proposed algorithm finds a solution that is close to the optimal one with the average error smaller than 1.0%.
C1 [Lee, Sheayun] Samsung Elect Co Ltd, Memory Div, Hwasung City 445701, Gyeonggi Do, South Korea.
   [Shin, Insik; Lee, Insup] Univ Penn, Philadelphia, PA 19104 USA.
   Samsung Elect Co Ltd, Digital Media R&D Ctr, Suwon 443742, Gyeonggi Do, South Korea.
   [Min, Sang Lyul] Seoul Natl Univ, Seoul 151742, South Korea.
C3 Samsung; University of Pennsylvania; Samsung Electronics; Samsung; Seoul
   National University (SNU)
RP Lee, S (corresponding author), Samsung Elect Co Ltd, Memory Div, Hwasung City 445701, Gyeonggi Do, South Korea.
EM sheayun.lee@samsung.com; ishin@cis.upenn.edu; woonseok.kim@samsung.com;
   lee@cis.upenn.edu; symin@dandelion.snu.ac.kr
RI Shin, Insik/C-1706-2011
CR [Anonymous], P 8 INT WORKSH SOFTW
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Chang NY, 2002, IEEE T VLSI SYST, V10, P146
   COOPER K, 1999, P ACM SIGPLAN C PROG, P139
   FRASER CW, 1984, P SIGPLAN 84 S COMP, P117
   Furber S., 1996, ARM SYSTEM ARCHITECT
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Gruian F, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P46, DOI 10.1109/LPE.2001.945370
   GUTHAUS MR, 2001, P 4 IEEE ANN WORKSH
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Kim W, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P396
   Kim WS, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P788
   KRISHNASWAMY A, 2002, P LCTES SCOPES
   Kwon WC, 2003, DES AUT CON, P125, DOI 10.1109/DAC.2003.1218855
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LEE S, 2003, P 7 INT WORKSH SOFTW, P33
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Muchnick S., 1997, ADV COMPILER DESIGN
   Pillai P., 2001, SOSP
   Quan G, 2001, DES AUT CON, P828, DOI 10.1109/DAC.2001.935620
   Rusu C, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P95, DOI 10.1109/EMRTS.2003.1212732
   Rusu C, 2002, REAL TIM SYST SYMP P, P246, DOI 10.1109/REAL.2002.1181579
   Saewong S, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P106, DOI 10.1109/RTTAS.2003.1203042
   Seth K, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P40, DOI 10.1109/REAL.2003.1253252
   SHIN I, 2004, P 10 REAL TIM EMB CO
   Shin Y, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P365, DOI 10.1109/ICCAD.2000.896499
   *SNU, SNU REAL TIM BENCHM
   SUTTER BD, 2003, COMMUN ACM, V46, P33
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Zhao WK, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P472
NR 30
TC 7
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 18
DI 10.1145/1331331.1331342
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800011
DA 2024-07-18
ER

PT J
AU Huai, S
   Kong, H
   Luo, XZ
   Li, SQ
   Subramaniam, R
   Makaya, C
   Lin, Q
   Liu, WC
AF Huai, Shuo
   Kong, Hao
   Luo, Xiangzhong
   Li, Shiqing
   Subramaniam, Ravi
   Makaya, Christian
   Lin, Qian
   Liu, Weichen
TI CRIMP: Compact & Reliable DNN Inference on In-Memory Processing via
   Crossbar-Aligned Compression and Non-ideality Adaptation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE In-memory processing; pruning; quantization; ReRAM non-ideality
ID DESIGN
C1 [Huai, Shuo; Kong, Hao; Luo, Xiangzhong; Li, Shiqing; Liu, Weichen] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore.
   [Subramaniam, Ravi; Makaya, Christian; Lin, Qian] HP Inc, Palo Alto, CA USA.
C3 Nanyang Technological University
RP Liu, WC (corresponding author), Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore.
EM shuo.huai@ntu.edu.sg; hao.kong@ntu.edu.sg; xiangzho001@ntu.edu.sg;
   shiqing.li@ntu.edu.sg; ravi.subramaniam@hp.com; christian.makaya@hp.com;
   qian.lin@hp.com; liu@ntu.edu.sg
RI Luo, Xiangzhong/U-8525-2019
OI Luo, Xiangzhong/0000-0002-9546-0960; HUAI, SHUO/0000-0002-4744-304X; Li,
   Shiqing/0000-0002-6875-5691
FU RIE2020 Industry Alignment Fund -Industry Collaboration Projects
   (IAF-ICP) Funding Initiative; HP Inc., through the HPNTU Digital
   Manufacturing Corporate Lab [I1801E0028]; Nanyang Technological
   University, Singapore, under its NAP [M4082282/04INS000515C130]
FX This work is partially supported under the RIE2020 Industry Alignment
   Fund -Industry Collaboration Projects (IAF-ICP) Funding Initiative, as
   well as cash and in-kind contribution from the industry partner, HP
   Inc., through the HPNTU Digital Manufacturing Corporate Lab
   (I1801E0028), and partially supported by Nanyang Technological
   University, Singapore, under its NAP (M4082282/04INS000515C130).
CR Aljaloud Saud, 2023, Tikrit Journal of Pure Science., V28, P89
   Anguita D, 2013, ESANN, P437, DOI DOI 10.3390/S20082200
   Charan G, 2020, IEEE J EXPLOR SOLID-, V6, P27, DOI 10.1109/JXCDC.2020.2987605
   Chen CY, 2015, IEEE T COMPUT, V64, P180, DOI 10.1109/TC.2014.12
   Chen PY, 2018, IEEE T COMPUT AID D, V37, P3067, DOI 10.1109/TCAD.2018.2789723
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Choi Jungwook, 2019, P SYSML C
   Chu CQ, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218523
   Eldebiky Amro, 2022, arXiv
   Ensan S.S., 2019, IEEE IJCNN, P1, DOI DOI 10.1109/ijcnn.2019.8852109
   Furui S, 2012, IEEE SIGNAL PROC MAG, V29, P16, DOI 10.1109/MSP.2012.2209906
   He JY, 2023, ASIA S PACIF DES AUT, P246, DOI 10.1145/3566097.3567858
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hsu K., 2015, SSDM
   Huai S, 2023, ASIA S PACIF DES AUT, P234, DOI 10.1145/3566097.3567856
   Huai S, 2023, FUTURE GENER COMP SY, V142, P314, DOI 10.1016/j.future.2022.12.021
   Huang Chenglong, 2022, ACM Transactions on Design Automation of Electronic Systems., V28, P1
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jung G, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1733
   Kahan W., 1996, Lect. Not. Status IEEE 754 (94720-1776), V754, P94720
   Klachko M, 2019, IEEE IJCNN, DOI 10.1109/ijcnn.2019.8851966
   Kong H, 2022, ICCAD-IEEE ACM INT, DOI 10.1145/3508352.3549397
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Li W, 2019, PR IEEE COMP DESIGN, P91, DOI 10.1109/ICCD46524.2019.00020
   Liang L, 2018, IEEE ACCESS, V6, P58324, DOI 10.1109/ACCESS.2018.2874823
   Lin JL, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P639, DOI 10.1145/3287624.3287715
   Liu CC, 2017, DES AUT CON, DOI [10.1145/3061639.3062310, 10.1109/ICCSN.2017.8230067]
   Liu Chenchen, 2020, P ACM IEEE INT S LOW, P133
   Liu Z, 2017, IEEE I CONF COMP VIS, P2755, DOI 10.1109/ICCV.2017.298
   Long Y, 2019, DES AUT TEST EUROPE, P1769, DOI [10.23919/DATE.2019.8715178, 10.23919/date.2019.8715178]
   Mao HZ, 2017, IEEE COMPUT SOC CONF, P1927, DOI 10.1109/CVPRW.2017.241
   Meng J, 2021, IEEE T CIRCUITS-II, V68, P1576, DOI 10.1109/TCSII.2021.3069011
   Meng ZQ, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1078, DOI 10.23919/DATE51398.2021.9474179
   Muralimanohar Naveen, 2009, Technical report, V27, P28
   Nielsen M. A., 2015, NEURAL NETWORKS DEEP, DOI DOI 10.1145/2939672.2945397
   Paszke A, 2019, ADV NEUR IN, V32
   PyTorch Examples Contributors, 2022, PyTorch Examples.
   Rueda FM, 2018, INFORMATICS-BASEL, V5, DOI 10.3390/informatics5020026
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shi Z., 2021, ADV NEURAL INFORM PR, P18335
   Shimeng Yu, 2016, IEEE Solid-State Circuits Magazine, V8, P43, DOI 10.1109/MSSC.2016.2546199
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Xia LX, 2017, DES AUT CON, DOI 10.1145/3061639.3062248
NR 45
TC 0
Z9 0
U1 3
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609115
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300026
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Sha, ZB
   Wu, JJ
   Li, J
   Gerofi, B
   Cai, ZG
   Liao, JW
AF Sha, Zhibing
   Wu, Jiaojiao
   Li, Jun
   Gerofi, Balazs
   Cai, Zhigang
   Liao, Jianwei
TI Proactive Stripe Reconstruction to Improve Cache Use Efficiency of
   SSD-Based RAID Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE SSD-based RAID; cache use efficiency; stripe reconstruction; modeling;
   performance
ID PERFORMANCE; MANAGEMENT
AB Solid-State Drives (SSDs) exhibit different failure characteristics compared to conventional hard disk drives. In particular, the Bit Error Rate (BER) of an SSD increases as it bears more writes. Then, Parity-based Redundant Array of Inexpensive Disks (RAID) arrays composed from SSDs are introduced to address correlated failures. In the RAID-5 implementation, specifically, the process of parity generation (or update) associating with a data stripe, consists of read and write operations to the SSDs. Whenever a new update request comes to the RAID system, the related parity must be also updated and flushed onto the RAID component of SSD. Such frequent parity updates result in poor RAID performance and shorten the life-time of the SSDs. Consequently, a DRAM cache is commonly equipped accompanying with the RAID controller, called the parity cache, and used to buffer the parity chunks that are most frequently updated data, for boosting I/O performance. To better improve the use efficiency of the parity cache, this paper proposes a stripe reconstruction approach to minimize the number of parity updates on SSDs, thus boosting I/O performance of the SSD RAID system. When the currently updated stripe has both cold and hot updated data chunks, it will proactively carry out stripe reconstruction if we can find another matched stripe that also includes cold and hot update data chunks on the complementary RAID components. In the reconstruction process, we first group the cold data chunks of two matched stripes, to build a new stripe and flush the parity chunk on the RAID component. After that, the hot data chunks are organized as a new stripe as well, and its parity chunk is buffered in the parity cache. This results in better cache use efficiency, as it can reduce the number of parity updates on RAID components of SSDs, as well as proactively free up cache space for quickly absorbing subsequent write requests. In addition, the proposed method adjusts the target SSD of write requests based on stripe reconstructions through considering the I/O workload balance of all SSDs. Experimental results show that our proposal can reduce the number of parity chunk updates in SSDs by 2.3% and overall I/O latency by 12.2% on average, compared to state-of-the-art parity cache management techniques.
C1 [Sha, Zhibing; Wu, Jiaojiao; Li, Jun; Cai, Zhigang; Liao, Jianwei] Southwest Univ China, Chongqing, Peoples R China.
   [Gerofi, Balazs] Intel Corp, Santa Clara, CA USA.
C3 Intel Corporation
RP Liao, JW (corresponding author), Southwest Univ China, Chongqing, Peoples R China.
EM shazb171318515@163.com; wuwudo328@163.com; lijun19991111@126.com;
   balazs.gerofi@intel.com; czg@swu.edu.cn; liaotoad@gmail.com
RI ; Liao, Jianwei/C-5339-2016
OI sha, zhibing/0000-0001-7242-6287; Zhigang, Cai/0000-0002-8406-8461;
   Liao, Jianwei/0000-0001-6149-6650; Li, Jun/0000-0001-5235-6496; Wu,
   Jiaojiao/0000-0002-3312-1541
FU Natural Science Foundation Project of CQ CSTC [cstc2021ycjhbgzxm0199,
   2022NSCQ-MSX0789]; Southwest University Postgraduate Scientific Research
   Innovation Project [SWUS23054]
FX This work was partially supported by "Natural Science Foundation Project
   of CQ CSTC (No. cstc2021ycjhbgzxm0199, 2022NSCQ-MSX0789)", and the
   Southwest University Postgraduate Scientific Research Innovation Project
   (No. SWUS23054).
CR Aritome S, 2016, IEEE PRESS SER MICRO, P1
   Balakrishnan M, 2010, ACM T STORAGE, V6, DOI 10.1145/1807060.1807061
   Chan HHW, 2018, IEEE T PARALL DISTR, V29, P2241, DOI 10.1109/TPDS.2018.2818171
   Chung CC, 2014, IEEE T VLSI SYST, V22, P1470, DOI 10.1109/TVLSI.2013.2275737
   github, Alibaba Block Traces
   Hu Y, 2013, IEEE T COMPUT, V62, P1141, DOI 10.1109/TC.2012.60
   Hu YM, 2002, IEEE T PARALL DISTR, V13, P290, DOI 10.1109/71.993208
   Im S, 2011, IEEE T COMPUT, V60, P80, DOI 10.1109/TC.2010.197
   Kang WH, 2014, SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P529, DOI 10.1145/2588555.2595632
   Kim BS, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P281
   Kim J, 2013, I C DEPEND SYS NETWO
   Kim J, 2016, IEEE T COMPUT, V65, P1116, DOI 10.1109/TC.2014.2375179
   Lee C, 2017, SYSTOR'17: PROCEEDINGS OF THE 10TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, DOI 10.1145/3078468.3078479
   Li J, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3410332
   Li J, 2020, IEEE T COMPUT AID D, V39, P3956, DOI 10.1109/TCAD.2020.3012252
   Liu WG, 2023, IEEE T PARALL DISTR, V34, P383, DOI 10.1109/TPDS.2022.3221410
   Luo YX, 2018, P ACM MEAS ANAL COMP, V2, DOI [10.1145/3224432, 10.1145/3292040.3219659]
   Mei Linjun, 2017, 2017 INT C NETW ARCH, P1
   Narayanan D, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P253
   Pan YBA, 2015, I C DEPEND SYS NETWO, P160, DOI 10.1109/DSN.2015.51
   Schroeder B, 2017, P IEEE, V105, P1751, DOI 10.1109/JPROC.2017.2735969
   Sha ZB, 2021, ACM T ARCHIT CODE OP, V18, DOI 10.1145/3460433
   STODOLSKY D, 1993, CONF PROC INT SYMP C, P64, DOI 10.1145/173682.165143
   Wan JG, 2017, INT PARALL DISTRIB P, P102, DOI 10.1109/IPDPS.2017.54
   Wu SZ, 2018, INT PARALL DISTRIB P, P296, DOI 10.1109/IPDPS.2018.00039
   Xu GX, 2019, PROC INT CONF PARAL, DOI 10.1145/3337821.3337887
   Xu GX, 2018, PR IEEE COMP DESIGN, P59, DOI 10.1109/ICCD.2018.00019
   Yan SQ, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P15
   Ye Rui, 2017, 2017 INT C NETW ARCH, P1
   Yongkun Li, 2016, 2016 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). Proceedings, P49, DOI 10.1109/DSN.2016.14
NR 30
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 104
DI 10.1145/3609099
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300007
DA 2024-07-18
ER

PT J
AU Parra, P
   da Silva, A
   Losa, B
   García, JI
   Polo, OR
   Martínez, A
   Sánchez, S
AF Parra, Pablo
   da Silva, Antonio
   Losa, Borja
   Garcia, J. Ignacio
   Polo, Oscar R.
   Martinez, Agustin
   Sanchez, Sebastian
TI Tailor-made Virtualization Monitor Design for CPU Virtualization on LEON
   Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Full virtualization; binary instrumentation; on-board Software; LEON
   processor
ID MIXED-CRITICALITY; REQUIREMENTS; AVIONICS; SYSTEMS
AB In recent decades, mixed-criticality systems have been widely adopted to reduce the complexity and development times of real-time critical applications. In these systems, applications run on a separation kernel hypervisor, a software element that controls the execution of the different operating systems, providing a virtualized environment and ensuring the necessary spatial and temporal isolation. The guest code can run unmodified and unaware of the hypervisor or be explicitly modified to have a tight coupling with the hypervisor. The former is known as full virtualization, while the latter is known as para-virtualization. Full virtualization offers better compatibility and flexibility than para-virtualization at the cost of a performance penalty.
   LEON is a processor family that implements the SPARC V8 architecture and whose use is widespread in the field of space systems. To the best of our knowledge, all separation kernel hypervisors designed to support the development of mixed-criticality systems for LEON employ para-virtualization, which hinders the adaptation of real-time operating systems.
   This article presents the design of a Virtualization Monitor that allows guest real-time operating systems to run virtualized on LEON-based systems without needing to modify their source code. It is designed as a stand-alone component within a hypervisor and incorporates a set of techniques such as static binary rewriting, automatic code generation, and the use of operating system profiles. To validate the proposed solution, tests and benchmarks have been implemented for three guest systems, RTEMS, FreeRTOS, and Zephyr, analyzing the overhead introduced in certain situations characteristic of real-time applications. Finally, the same benchmarks have been run on AIR, one of the hypervisors that uses para-virtualization. The results obtained show that the use of the proposed techniques allows us to obtain similar results to those obtained using para-virtualization without the need to modify the source code of the guest real-time operating systems.
C1 [Parra, Pablo; da Silva, Antonio; Losa, Borja; Garcia, J. Ignacio; Polo, Oscar R.; Martinez, Agustin; Sanchez, Sebastian] Univ Alcala, Space Res Grp, Escuela Politecn Ctra A-2 Km 33,600, Alcala De Henares 28805, Madrid, Spain.
C3 Universidad de Alcala
RP Parra, P (corresponding author), Univ Alcala, Space Res Grp, Escuela Politecn Ctra A-2 Km 33,600, Alcala De Henares 28805, Madrid, Spain.
EM pablo.parra@uah.es; antonio.dasilva@uah.es; borja.losa@edu.uah.es;
   ignacio.garcia@uah.es; o.rodriguez@uah.es; agustin.martinez@uah.es;
   sebastian.sanchez@uah.es
RI G. Tejedor, J. Ignacio/AAB-5573-2019; Suárez García, José
   Ignacio/F-4925-2013; Prieto, Sebastian Sanchez/JAC-4347-2023; Martinez
   Hellin, Agustin/I-9253-2014; R. Polo, Oscar/I-2857-2015
OI G. Tejedor, J. Ignacio/0000-0003-1397-5950; Suárez García, José
   Ignacio/0000-0002-1829-5105; Prieto, Sebastian
   Sanchez/0000-0002-6729-7932; Da Silva, Antonio/0000-0002-3737-743X;
   Parra, Pablo/0000-0002-4242-8297; Martinez Hellin,
   Agustin/0000-0002-5600-9253; R. Polo, Oscar/0000-0002-7893-4247
FU Comunidad de Madrid; Universidad de Alcala, Spain [CM/JIN/2019-032]
FX This work has been supported by the Comunidad de Madrid and the
   Universidad de Alcala, Spain under Grant No. CM/JIN/2019-032.
CR Adams K, 2006, ACM SIGPLAN NOTICES, V41, P2, DOI 10.1145/1168918.1168860
   Agesen O., 2012, USENIX Annual Technical Conference, P373
   Al Danial, CLOC COUNT LINES COD
   Amsden Z., 2006, Proc. of the Linux Symposium, P363
   [Anonymous], 2014, IFAC Proc., DOI DOI 10.3182/20140824-6-ZA-1003.02004
   [Anonymous], 1992, SPARC ARCHITECTURE M
   ARINC Industry Activities, 2019, AV APPL SOFTW STAND
   Armand Francois, 2008, P EUROPEAN C EMBEDDE
   Barham P., 2003, Operating Systems Review, V37, P164, DOI 10.1145/1165389.945462
   Bhargava R, 2008, ACM SIGPLAN NOTICES, V43, P26, DOI 10.1145/1353536.1346286
   Borgioli N, 2022, IEEE T COMPUT AID D, V41, P4469, DOI 10.1109/TCAD.2022.3202434
   Bredereke Jan, 2017, SURVEY TIME SPACE PA
   Bugnion E, 2012, ACM T COMPUT SYST, V30, DOI 10.1145/2382553.2382554
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Carnevali L, 2013, IEEE T SOFTWARE ENG, V39, P638, DOI 10.1109/TSE.2012.54
   Carnevali L, 2011, LECT NOTES COMPUT SC, V6652, P118, DOI 10.1007/978-3-642-21338-0_9
   Casini D, 2021, IEEE REAL TIME, P306, DOI 10.1109/RTAS52030.2021.00032
   Clinque M, 2022, FUTURE GENER COMP SY, V129, P315, DOI 10.1016/j.future.2021.12.002
   Cobham Gaisler AB, 2020, BCC USERS MANUAL
   Cobham Gaisler AB, 2022, LEON3 PROC
   Cobham Gaisler AB, 2022, GR765 OCT COR LEON5
   Cobham Gaisler AB, 2022, GRLIB IP COR US MAN
   Coppolino L, 2019, INTERNET THINGS-NETH, V6, DOI 10.1016/j.iot.2019.100055
   Craveiro J., 2009, INForum 2009-Simposio de Informatica, P49
   Dall C, 2016, CONF PROC INT SYMP C, P304, DOI 10.1109/ISCA.2016.35
   Dall Christoffer, 2010, P 12 ANN LINUX S
   De Bock Y, 2020, INTERNET THINGS-NETH, V11, DOI 10.1016/j.iot.2020.100238
   Eiraku Hideki, 2003, P BSD C 2003 BSD C B, P10
   European Space Agency, 2022, GR740 ESA NEXT GEN M
   Gaska T, 2015, IEEE AERO EL SYS MAG, V30, P12, DOI 10.1109/MAES.2015.150014
   Gilles K., 2013, EMBEDDED SYSTEMS DES, P293
   Gilles Katharina, 2013, EMBEDDED SYSTEMS DES, P293
   Goldberg R.P., 1973, Architectural Principles for Virtual Computer Systems
   Gomes Bruno, 2019, P EUROPEAN WORKSHOP
   Gordon A, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P411
   Heiser G., 2010, P 1 ACM ASIA PACIFIC, P19
   Kaiser R., 2007, 1st Int. Workshop on Microkernels for Embedded Systems (MIKES 2007), P50
   LeVasseur Joshua, 2005, PREVIRTUALIZATION SL
   Linux Foundation, XEN ARM VIRT EXT WHI
   Linux Foundation, ZEPH PROJ
   Martins J., 2020, OpenAccess Series in Informatics (OASIcs), V77, DOI [10.4230/OASIcs.NG-RES.2020.3, DOI 10.4230/OASICS.NG-RES.2020.3]
   Masmano M., 2009, 11 REAL TIME LINUX W, P263
   Modica P, 2018, IEEE INT CONF INDUST, P1651, DOI 10.1109/ICIT.2018.8352429
   Neiger G., 2006, INTEL TECHNOL J, V10
   OAR Corporation, RTEMS REAL TIM OP SY
   Patel A, 2015, 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), P682, DOI 10.1109/PDP.2015.108
   Paulitsch M, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P453, DOI 10.1109/DSD.2015.100
   Penneman N, 2013, J SYST ARCHITECT, V59, P144, DOI 10.1016/j.sysarc.2013.02.003
   Pinto S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3291047
   POPEK GJ, 1974, COMMUN ACM, V17, P412, DOI 10.1145/361011.361073
   Ramsauer Ralf, 2017, P 13 ANNUALWORKSHOP, DOI [10.48550/arXiv.1705.06932, DOI 10.48550/ARXIV.1705.06932]
   Real Time Engineers Ltd, FREERTOS REAL TIM OP
   Rosenblum M, 2005, COMPUTER, V38, P39, DOI 10.1109/MC.2005.176
   SAVOIR, 2021, SAVOIRTN002 EUR SPAC
   Simó J, 2021, ELECTRONICS-SWITZ, V10, DOI 10.3390/electronics10030226
   Smirnov A, 2013, IEEE INT CONF CLOUD, P855, DOI 10.1109/CLOUD.2013.71
   SYSGO GmbH, PIK OS PROD OV
   The Santa Cruz Operation Inc, 1990, SYST
   Tipaldi M, 2015, J AEROSP INFORM SYST, V12, P235, DOI 10.2514/1.I010307
   Uhlig R, 2005, COMPUTER, V38, P48, DOI 10.1109/MC.2005.163
   Varanasi Prashant., 2011, Proceedings of the Second Asia-Pacific Workshop on Systems, P1, DOI DOI 10.1145/2103799.2103813
   Walters J. P., 2008, 2008 22nd International Conference on Advanced Information Networking and Applications - Workshops, P861, DOI 10.1109/AINA.2008.45
   Watkins CB, 2007, DIGIT AVION SYST CON, P241
   WEICKER RP, 1984, COMMUN ACM, V27, P1013, DOI 10.1145/358274.358283
   Whitaker A, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P195, DOI 10.1145/1060289.1060308
   Wilson A, 2009, IEEE AERO EL SYS MAG, V24, P10, DOI 10.1109/MAES.2009.5344176
   Wind River, VXWORKS SAF PLATF
   Windsor James, 2011, P IEEEAIAA 30 DIGITA, P1
   Yanjun Feng, 2021, Signal and Information Processing, Networking and Computers. Proceedings of the 7th International Conference on Signal and Information Processing, Networking and Computers (ICSINC). Lecture Notes in Electrical Engineering (LNEE 677), P374, DOI 10.1007/978-981-33-4102-9_46
   Zhang XT, 2008, ICICSE: 2008 INTERNATIONAL CONFERENCE ON INTERNET COMPUTING IN SCIENCE AND ENGINEERING, PROCEEDINGS, P367, DOI 10.1109/ICICSE.2008.81
NR 70
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 60
DI 10.1145/3584702
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300001
OA Bronze
DA 2024-07-18
ER

PT J
AU West, R
   Golchin, A
   Njavro, A
AF West, Richard
   Golchin, Ahmad
   Njavro, Andanton
TI Real-Time USB Networking and Device I/O
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Universal Serial Bus (USB); extensible Host Controller Interface (xHCI);
   real-time input/output; real-time host-to-host communication
ID CACHE
AB Multicore PC-class embedded systems present an opportunity to consolidate separate microcontrollers as software-defined functions. For instance, an automotive system with more than 100 electronic control units (ECUs) could be replaced with one or, at most, several multicore PCs running software tasks for chassis, body, powertrain, infotainment, and advanced driver assistance system (ADAS) services. However, a key challenge is how to handle real-time device input and output (I/O) and host-level networking as part of sensor data processing and control. A traditional microcontroller would commonly feature one or more Controller Area Network (CAN) buses for real-time I/O. CAN buses are usually absent in PCs, which instead feature higher bandwidth Universal Serial Bus (USB) interfaces. This article shows how to achieve real-time device I/O and host-to-host communication over USB, using suitably written device drivers and a time-aware POSIX-like "tuned pipe" abstraction. This allows developers to establish task pipelines spanning one or more hosts, with end-to-end latency and throughput guarantees for sensor data processing, control, and actuation.
C1 [West, Richard; Golchin, Ahmad; Njavro, Andanton] Boston Univ, Dept Comp Sci, 111 Cummington Mall, Boston, MA 02215 USA.
C3 Boston University
RP West, R (corresponding author), Boston Univ, Dept Comp Sci, 111 Cummington Mall, Boston, MA 02215 USA.
EM richwest@bu.edu; golchin@bu.edu; njavro@bu.edu
OI Njavro, Anton/0000-0003-2610-8020; Golchin, Ahmad/0000-0002-4797-6380
FU National Science Foundation (NSF) [2007707]
FX This work is funded in part by the National Science Foundation (NSF)
   Grant #2007707.
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   Albonesi DH, 1999, INT SYMP MICROARCH, P248, DOI 10.1109/MICRO.1999.809463
   [Anonymous], 2010, FlexRay Communications System Protocol Specification
   ARAS CM, 1994, P IEEE, V82, P122, DOI 10.1109/5.259431
   Bernat G., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P68, DOI 10.1109/REAL.1999.818829
   Bloom Gedare, 2021, REAL TIME SYSTEMS DE
   Bordoloi UD, 2014, 2014 IEEE 20TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA)
   Brandenburg BB, 2009, IEEE INT CONF EMBED, P273, DOI 10.1109/RTCSA.2009.37
   Cho SY, 2006, INT SYMP MICROARCH, P455
   Cisco, 2017, White Paper
   Danish M, 2011, IEEE REAL TIME, P169, DOI 10.1109/RTAS.2011.24
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Davis RI, 2011, EUROMICRO, P45, DOI [10.1109/ECRTS.2011.13, 10.1109/ICCAIE.2011.6162102]
   de Niz D, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P171, DOI 10.1109/REAL.2001.990608
   Deng LB, 2023, ACM COMPUT SURV, V55, DOI 10.1145/3487330
   Deng Z, 1997, EUROMICRO, P191, DOI 10.1109/EMWRTS.1997.613785
   Dybdahl H, 2006, LECT NOTES COMPUT SC, V4297, P22
   EHCI, 2002, ENH HOST CONTR INT S, V1.0
   Facchinetti W, 2005, EUROMICRO, P98
   FreeRTOS, 2023, ABOUT US
   Garey M.R., 1981, Analysis and Design of Algorithms in Combinatorial Optimization, P147, DOI [10.1007/978- 3- 7091- 2748-3 8, DOI 10.1007/978-3-7091-2748-38, 10.1007/978-3-7091-2748-3_8, DOI 10.1007/978-3-7091-2748-3_8]
   GHAZALIE TM, 1995, REAL-TIME SYST, V9, P31, DOI 10.1007/BF01094172
   Golchin A, 2020, IEEE REAL TIME, P390, DOI 10.1109/RTAS48715.2020.00013
   Golchin A, 2018, REAL TIM SYST SYMP P, P196, DOI 10.1109/RTSS.2018.00037
   Green Hills Software, 2015, INTEGRITY 178B RTOS
   HILDEBRAND D, 1992, PROCEEDINGS OF THE USENIX WORKSHOP ON MICRO-KERNELS AND OTHER KERNEL ARCHITECTURES, P113
   Huang CY, 2004, REAL TIM SYST SYMP P, P395
   Huang CY, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P88
   ISO 11898, 2009, 11898 ISO
   Iyer Ravi, 2004, P 18 ANN INT C SUP, P257
   Jichuan Chang, 2007, 21st International Conference on Supercomputing. ICS 07, P242
   Kernel.org, 2014, LIN DEADL SCHED POL
   Kettler KA, 1995, IEEE REAL TIME, P242, DOI 10.1109/REAL.1995.495214
   Kim SB, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P111
   Kleiman S., 1995, Operating Systems Review, V29, P21, DOI 10.1145/202213.202217
   Kopetz H, 2005, ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P22
   KOPETZ H, 1994, COMPUTER, V27, P14, DOI 10.1109/2.248873
   Kopetz H, 2008, REAL TIM SYST SYMP P, P3, DOI 10.1109/RTSS.2008.33
   Kuhns F, 1999, PROCEEDINGS OF THE FIFTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P154, DOI 10.1109/RTTAS.1999.777670
   Kvaser CANlib, 2023, CAN BUS API
   Labrosse J.J., 2002, MicroC OS II: The Real Time Kernel
   Lamastra G, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P151, DOI 10.1109/REAL.2001.990606
   Lehoczky J. P., 1986, Performance Evaluation Review, V14, P44, DOI 10.1145/317531.317538
   Lelli J, 2016, SOFTWARE PRACT EXPER, V46, P821, DOI 10.1002/spe.2335
   Lewandowski M, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P57
   Leyva-del-Foyo LE, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P14
   Liedtke J, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P213, DOI 10.1109/RTTAS.1997.601360
   Lin J, 2008, INT S HIGH PERF COMP, P339
   Liu C, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P176
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lo Bello Lucia, 2014, P 2014 IEEE EM TECHN, P1, DOI [10.1109/ETFA.2014.7005251, DOI 10.1109/ETFA.2014.7005251]
   Loeser J, 2004, EUROMICRO, P13, DOI 10.1109/EMRTS.2004.1310992
   M68HC11, 2007, M68HC11 REF MAN, V6.1
   Manica Nicola, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P46, DOI 10.1109/RTAS.2010.25
   Masmano M., 2010, P 12 REAL TIME LINUX
   Massa AnthonyJ., 2003, Embedded software development with eCos
   Mercer C. W., 1993, Proceedings. Fourth Workshop on Workstation Operating Systems (Cat. No.93TH0553-8), P129, DOI 10.1109/WWOS.1993.348160
   Miosix Accessed, 2023, ABOUT US
   Missimer E, 2016, PROC EUROMICR, P120, DOI 10.1109/ECRTS.2016.13
   Missimer E, 2013, IEEE REAL TIME, P11, DOI 10.1109/RTAS.2013.6531075
   Mosberger D, 1996, PROCEEDINGS OF THE SECOND SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '96), P153, DOI 10.1145/248155.238771
   NXP Semiconductor, 2021, I2C BUS SPEC US MAN
   Oikawa Shuichi, 1998, P 19 IEEE REAL TIM S
   Pahlevan Maryam, 2019, ACM SIGBED Review, V16, P15, DOI 10.1145/3314206.3314208
   Pineiro R, 2011, IEEE REAL TIME, P23, DOI 10.1109/RTAS.2011.11
   Prolific Technology Inc, 2019, SUPERSPEED USB 3 0 H
   Rafique Nauman., 2006, P 15 INT C PARALLEL, P2
   Ranganathan P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P214, DOI [10.1145/342001.339685, 10.1109/ISCA.2000.854392]
   Regehr J, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P3, DOI 10.1109/REAL.2001.990591
   RTLinux, 2023, ABOUT US
   SHA L, 1994, P IEEE, V82, P68, DOI 10.1109/5.259427
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Sherwood T., 1999, Conference Proceedings of the 1999 International Conference on Supercomputing, P155, DOI 10.1145/305138.305189
   Sprunt B., 1989, CMUSEI89TR011
   SPURI M, 1994, REAL TIM SYST SYMP P, P2, DOI 10.1109/REAL.1994.342735
   Srikantaiah Shekhar, 2008, P ARCHITECTURAL SUPP
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   Suh GE, 2004, J SUPERCOMPUT, V28, P7, DOI 10.1023/B:SUPE.0000014800.27383.8f
   TAYLOR G, 1990, 17TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P355, DOI 10.1109/ISCA.1990.134546
   TIA 232 F, 1997, TIA 232 F INT DAT TE
   TINDELL KW, 1994, REAL TIM SYST SYMP P, P259
   USB 2.0, 2000, UNIVERSAL SERIAL BUS
   VxWorks Accessed, 2023, ABOUT US
   XHCI, 2019, EXTENSIBLE HOST CONT, V1
   Yang Ting, 2008, P 8 USENIX S OP SYST
   Ye Y, 2014, INT CONFER PARA, P381, DOI 10.1145/2628071.2628104
   Zhang YT, 2006, REAL TIM SYST SYMP P, P191, DOI 10.1109/RTSS.2006.37
   Zhao L, 2018, IEEEAAIA DIGIT AVION, P439
   Zuberi K. M., 1995, Proceedings. Real-Time Technology and Applications Symposium (Cat. No.95TH8055), P240, DOI 10.1109/RTTAS.1995.516221
NR 89
TC 0
Z9 0
U1 2
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 67
DI 10.1145/3604429
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300008
DA 2024-07-18
ER

PT J
AU Rodionova, A
   Lindemann, L
   Morari, M
   Pappas, G
AF Rodionova, Alena
   Lindemann, Lars
   Morari, Manfred
   Pappas, George
TI Temporal Robustness of Temporal Logic Specifications: Analysis and
   Control Design
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Time-critical systems; temporal robustness; signal temporal logic;
   control design
ID TIME; SYSTEMS; AUTOMATA
AB We study the temporal robustness of temporal logic specifications and show how to design temporally robust control laws for time-critical control systems. This topic is of particular interest in connected systems and interleaving processes such as multi-robot and human-robot systems where uncertainty in the behavior of individual agents and humans can induce timing uncertainty. Despite the importance of time-critical systems, temporal robustness of temporal logic specifications has not been studied, especially from a control design point of view. We define synchronous and asynchronous temporal robustness and show that these notions quantify the robustness with respect to synchronous and asynchronous time shifts in the predicates of the temporal logic specification. It is further shown that the synchronous temporal robustness upper bounds the asynchronous temporal robustness. We then study the control design problem in which we aim to design a control law that maximizes the temporal robustness of a dynamical system. Our solution consists of a MixedInteger Linear Programming (MILP) encoding that can be used to obtain a sequence of optimal control inputs. While asynchronous temporal robustness is arguably more nuanced than synchronous temporal robustness, we show that control design using synchronous temporal robustness is computationally more efficient. This tradeoff can be exploited by the designer depending on the particular application at hand. We conclude the article with a variety of case studies.
C1 [Rodionova, Alena; Lindemann, Lars; Morari, Manfred; Pappas, George] Univ Penn, Dept Elect & Syst Engn, 200 South 33rd St, Philadelphia, PA 19104 USA.
C3 University of Pennsylvania
RP Rodionova, A (corresponding author), Univ Penn, Dept Elect & Syst Engn, 200 South 33rd St, Philadelphia, PA 19104 USA.
EM alena.rodionova@seas.upenn.edu; larsl@seas.upenn.edu;
   morari@seas.upenn.edu; pappasg@seas.upenn.edu
RI Pappas, George/J-5774-2016
OI Pappas, George/0000-0001-9081-0637
FU AFOSR [FA9550-19-1-0265]; ARL [DCIST CRA W911NF-17-2-0181]
FX This work was supported by the AFOSR under grant FA9550-19-1-0265
   (Assured Autonomy in Contested Environments) and by the ARL under grant
   DCIST CRA W911NF-17-2-0181.
CR Abbas Houssam, 2014, 2014 Twelfth ACM/IEEE Conference on Formal Methods and Models for Codesign (MEMOCODE), P155, DOI 10.1109/MEMCOD.2014.6961854
   Abbas H, 2013, P AMER CONTR CONF, P4405
   Akazaki T, 2015, LECT NOTES COMPUT SC, V9207, P356, DOI 10.1007/978-3-319-21668-3_21
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Alur R, 1996, J ACM, V43, P116, DOI 10.1145/227595.227602
   Asarin E, 1998, SYSTEM STRUCTURE AND CONTROL 1998 (SSC'98), VOLS 1 AND 2, P447
   Bartocci E, 2015, THEOR COMPUT SCI, V587, P3, DOI 10.1016/j.tcs.2015.02.046
   Bartocci E, 2013, ELECTRON P THEOR COM, P3, DOI 10.4204/EPTCS.125.1
   Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   Bemporad A, 1999, AUTOMATICA, V35, P407, DOI 10.1016/S0005-1098(98)00178-2
   Bemporad A, 2001, EUR J CONTROL, V7, P382, DOI 10.3166/ejc.7.382-399
   Bendik J, 2022, Arxiv, DOI arXiv:2108.08018
   Bengtsson J, 2004, LECT NOTES COMPUT SC, V3098, P87, DOI 10.1007/978-3-540-27755-2_3
   Charitidou M, 2021, 2021 EUROPEAN CONTROL CONFERENCE (ECC), P734, DOI 10.23919/ECC54610.2021.9655231
   Connolly K, 2018, GUARDIAN, V20
   De Schutter B., 2000, 0004 BDS FAC INF TEC
   Deshmukh JV, 2015, LECT NOTES COMPUT SC, V9207, P234, DOI 10.1007/978-3-319-21668-3_14
   Donzé A, 2010, LECT NOTES COMPUT SC, V6246, P92, DOI 10.1007/978-3-642-15297-9_9
   Duggirala PS, 2012, REAL TIM SYST SYMP P, P173, DOI 10.1109/RTSS.2012.69
   Fainekos GE, 2009, THEOR COMPUT SCI, V410, P4262, DOI 10.1016/j.tcs.2009.06.021
   Fersman E, 2006, THEOR COMPUT SCI, V354, P301, DOI 10.1016/j.tcs.2005.11.019
   Gazda Maciej, 2020, P INT C AUTOMATA LAN
   Gilpin Y, 2021, IEEE CONTR SYST LETT, V5, P241, DOI 10.1109/LCSYS.2020.3001875
   Guo M, 2015, INT J ROBOT RES, V34, P218, DOI 10.1177/0278364914546174
   Gupta V, 1997, LECT NOTES COMPUT SC, V1201, P331, DOI 10.1007/BFb0014736
   Gurobi Optimization LLC, 2021, Gurobi optimization reference manual 2020
   Haghighi I, 2019, IEEE DECIS CONTR P, P4361, DOI 10.1109/CDC40024.2019.9029429
   Hammond Michael., 2007, INTRO MATH LANGUAGE
   Kamale D, 2021, IEEE INT C INT ROBOT, P6525, DOI 10.1109/IROS51168.2021.9635906
   Kantaros Y, 2019, IEEE T AUTOMAT CONTR, V64, P1916, DOI 10.1109/TAC.2018.2853558
   Kloetzer M, 2008, IEEE T AUTOMAT CONTR, V53, P287, DOI 10.1109/TAC.2007.914952
   Kress-Gazit H, 2009, IEEE T ROBOT, V25, P1370, DOI 10.1109/TRO.2009.2030225
   Laplante P.A, 2004, Real-Time Systems Design and Analysis
   Lin Zhenyu, 2020, P 21 IFAC WORLD C, P1900
   Lindemann L., 2021, ARXIV
   Lindemann L, 2020, P AMER CONTR CONF, P4707, DOI [10.23919/ACC45564.2020.9147796, 10.23919/acc45564.2020.9147796]
   Lindemann L, 2019, IEEE CONTR SYST LETT, V3, P96, DOI 10.1109/LCSYS.2018.2853182
   Lindemann Lars, 2022, 25 ACM INT C HYBRID, P1
   Liu Jane W. S., 2000, REAL TIME SYSTEMS DE
   Lofb J., 2004, P CACSD C, P284, DOI DOI 10.1109/CACSD.2004.1393890
   Maler O, 2004, LECT NOTES COMPUT SC, V3253, P152, DOI 10.1007/978-3-540-30206-3_12
   Maler O., 1995, STACS 95. 12th Annual Symposium on Theoretical Aspects of Computer Science. Proceedings, P229
   Mehdipour N, 2019, IEEE DECIS CONTR P, P5312, DOI 10.1109/CDC40024.2019.9029989
   Pant YV, 2018, ACM IEEE INT CONF CY, P186, DOI 10.1109/ICCPS.2018.00026
   Pant YV, 2017, 2017 IEEE CONFERENCE ON CONTROL TECHNOLOGY AND APPLICATIONS (CCTA 2017), P1235, DOI 10.1109/CCTA.2017.8062628
   Penedo F., 2020, ALGORITHMIC FDN ROBO, P128
   Raman V, 2014, IEEE DECIS CONTR P, P81, DOI 10.1109/CDC.2014.7039363
   Rodionova A, 2021, IEEE DECIS CONTR P, P572, DOI 10.1109/CDC45484.2021.9683477
   Sahin Yunus Emre, 2017, 2017 IEEE 56th Annual Conference on Decision and Control (CDC), P335, DOI 10.1109/CDC.2017.8263687
   Sahin YE, 2020, IEEE T ROBOT, V36, P1189, DOI 10.1109/TRO.2019.2957669
   Selvaratnam D, 2022, Arxiv, DOI arXiv:2204.10493
   Serafini P., 1989, SIAM J. Discrete Math., V2, P550, DOI [DOI 10.1137/0402049, 10.1137/0402049]
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   SONTAG ED, 1981, IEEE T AUTOMAT CONTR, V26, P346, DOI 10.1109/TAC.1981.1102596
   Tabuada P, 2007, IEEE T AUTOMAT CONTR, V52, P1680, DOI 10.1109/TAC.2007.904277
   van der Schaft AJ, 1998, IEEE T AUTOMAT CONTR, V43, P483, DOI 10.1109/9.664151
   Varnai P, 2020, P AMER CONTR CONF, P5394, DOI [10.23919/ACC45564.2020.9147692, 10.23919/acc45564.2020.9147692]
   Vasile CI, 2017, THEOR COMPUT SCI, V691, P27, DOI 10.1016/j.tcs.2017.07.012
   Wolff EM, 2014, IEEE INT CONF ROBOT, P5319, DOI 10.1109/ICRA.2014.6907641
NR 59
TC 3
Z9 3
U1 3
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3550072
PG 44
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Soliman, T
   Laleni, N
   Kirchner, T
   Müller, F
   Shrivastava, A
   Kämpfe, T
   Guntoro, A
   Wehn, N
AF Soliman, Taha
   Laleni, Nellie
   Kirchner, Tobias
   Mueller, Franz
   Shrivastava, Ashish
   Kaempfe, Thomas
   Guntoro, Andre
   Wehn, Norbert
TI FELIX: A Ferroelectric FET Based Low Power Mixed-Signal In-Memory
   Architecture for DNN Acceleration
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE FeFET crossbar array; in-memory computation; convolution neural
   networks; mixed-signal processing; bit-decomposition; current-mode ADC
ID NEURAL-NETWORK ACCELERATOR; HAFNIUM OXIDE; FEFET
AB Today, a large number of applications depend on deep neural networks (DNN) to process data and perform complicated tasks at restricted power and latency specifications. Therefore, processing-in-memory (PIM) platforms are actively explored as a promising approach to improve the throughput and the energy efficiency of DNN computing systems. Several PIM architectures adopt resistive non-volatile memories as their main unit to build crossbar-based accelerators for DNN inference. However, these structures suffer from several drawbacks such as reliability, low accuracy, large ADCs/DACs power consumption and area, high write energy, and so on. In this article, we present a new mixed-signal in-memory architecture based on the bit-decomposition of the multiply and accumulate (MAC) operations. Our in-memory inference architecture uses a single FeFET as a non-volatile memory cell. Compared to the prior work, this system architecture provides a high level of parallelism while using only 3-bit ADCs. Also, it eliminates the need for any DAC. In addition, we provide flexibility and a very high utilization efficiency even for varying tasks and loads. Simulations demonstrate that we outperform state-of-the-art efficiencies with 36.5 TOPS/W and can pack 2.05 TOPS with 8-bit activation and 4-bit weight precision in an area of 4.9 mm(2) using 22 nm FDSOI technology. Employing binary operation, we obtain 1169 TOPS/W and over 261 TOPS/W/mm(2) on system level.
C1 [Soliman, Taha; Kirchner, Tobias; Guntoro, Andre] Robert Bosch GmbH, D-71272 Renningen, Germany.
   [Laleni, Nellie; Mueller, Franz; Shrivastava, Ashish; Kaempfe, Thomas] Ctr Nanoelect Technol, Fraunhofer IPMS, Dresden, Germany.
   [Wehn, Norbert] Univ Kaiserslautern, D-67663 Kaiserslautern, Germany.
C3 Bosch; University of Kaiserslautern
RP Soliman, T (corresponding author), Robert Bosch GmbH, D-71272 Renningen, Germany.
EM taha.soliman@de.bosch.com; nelli.laleni@ipms.fraunhofer.de;
   tobias.kirchner@de.bosch.com; franz.mueller@ipms.fraunhofer.de;
   ashish.shrivastava@ipms.fraunhofer.de;
   thomas.kaempfe@ipms.fraunhofer.de; andre.guntoro@de.bosch.com;
   wehn@eit.uni-kl.de
RI Kämpfe, Thomas/AAM-8339-2021; Mueller, Franz/HCH-2784-2022
OI Kämpfe, Thomas/0000-0002-4672-8676; Mueller, Franz/0000-0002-6564-9121;
   Laleni, Nellie/0000-0002-2445-9989; Guntoro, Andre/0000-0003-4144-0283;
   Kirchner, Tobias/0000-0003-4648-8681
FU ECSEL Joint Undertaking project TEMPO; European Union [826655]; Carl
   Zeiss Foundation under the grant Sustainable Embedded AI
FX This work received funding within the ECSEL Joint Undertaking project
   TEMPO in collaboration with the European Union's H2020 Framework Program
   (H2020/2014-2020) and National Authorities, under grant agreement number
   826655 and was partially funded by the Carl Zeiss Foundation under the
   grant Sustainable Embedded AI.
CR Ali T, 2020, IEEE T ELECTRON DEV, V67, P2981, DOI 10.1109/TED.2020.2995781
   Ambrogio S, 2018, NATURE, V558, P60, DOI 10.1038/s41586-018-0180-5
   Ando K, 2018, IEEE J SOLID-ST CIRC, V53, P983, DOI 10.1109/JSSC.2017.2778702
   Angizi S, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240799
   [Anonymous], 2009, CIFAR-100 (canadian institute for advanced research)
   Beyer S, 2020, IEEE INT MEM WORKSH, P55, DOI 10.1109/imw48823.2020.9108150
   Boescke TS, 2011, APPL PHYS LETT, V99, DOI 10.1063/1.3634052
   Cai Y, 2020, IEEE T COMPUT AID D, V39, P1414, DOI 10.1109/TCAD.2019.2917852
   Chen XM, 2018, DES AUT TEST EUROPE, P1205, DOI 10.23919/DATE.2018.8342199
   Cordts M, 2016, PROC CVPR IEEE, P3213, DOI 10.1109/CVPR.2016.350
   Cosemans S, 2019, INT EL DEVICES MEET
   De la Parra C, 2020, DES AUT TEST EUROPE, P1193, DOI 10.23919/DATE48585.2020.9116476
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dünkel S, 2017, INT EL DEVICES MEET
   Furui S, 2012, IEEE SIGNAL PROC MAG, V29, P16, DOI 10.1109/MSP.2012.2209906
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Judd P, 2017, IEEE COMPUT ARCHIT L, V16, P80, DOI 10.1109/LCA.2016.2597140
   Keshavarzi A, 2020, IEEE MICRO, V40, P33, DOI 10.1109/MM.2020.3026667
   Kim H, 2019, PROC EUR SOLID-STATE, P345, DOI 10.1109/esscirc.2019.8902824
   Kwon Y, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P148, DOI 10.1109/MICRO.2018.00021
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lederer M, 2021, IEEE T ELECTRON DEV, V68, P2295, DOI 10.1109/TED.2021.3068716
   Lederer M, 2019, APPL PHYS LETT, V115, DOI 10.1063/1.5129318
   Lederer M, 2020, IEEE ELECTR DEVICE L, V41, P1762, DOI 10.1109/LED.2020.3031308
   Lee J, 2018, ISSCC DIG TECH PAP I, P218, DOI 10.1109/ISSCC.2018.8310262
   Li BX, 2015, DES AUT CON, DOI 10.1145/2744769.2744870
   Long Y, 2018, IEEE T VLSI SYST, V26, P2781, DOI 10.1109/TVLSI.2018.2819190
   Long Y, 2019, IEEE J EXPLOR SOLID-, V5, P113, DOI 10.1109/JXCDC.2019.2923745
   Ma TP, 2002, IEEE ELECTR DEVICE L, V23, P386, DOI 10.1109/LED.2002.1015207
   MILLER SL, 1992, J APPL PHYS, V72, P5999, DOI 10.1063/1.351910
   Müller J, 2015, ECS J SOLID STATE SC, V4, pN30, DOI 10.1149/2.0081505jss
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   Obradovic B, 2018, IEEE J ELECTRON DEVI, V6, P438, DOI 10.1109/JEDS.2018.2817628
   Jain SR, 2020, Arxiv, DOI arXiv:1903.08066
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sarangi S., 2021, 2021 IEEE ISCAS, P1
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   SOLIMAN T, 2020, IEDM, P29, DOI DOI 10.1109/IEDM13553.2020.9372124
   Soliman T., 2020, P 2020 33 IEEE INT S
   Soliman T, 2020, IEEE INT CONF ASAP, P109, DOI 10.1109/ASAP49362.2020.00027
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Wang LZ, 2018, IEEE ELECTR DEVICE L, V39, P440, DOI 10.1109/LED.2018.2791510
   Wu HQ, 2017, P IEEE, V105, P1770, DOI 10.1109/JPROC.2017.2684830
   Yan H, 2020, IEEE T PARALL DISTR, V31, P408, DOI 10.1109/TPDS.2019.2937517
   Yu FS, 2016, Arxiv, DOI [arXiv:1511.07122, DOI 10.48550/ARXIV.1511.07122]
   Yu S., 2017, Neuro-Inspired Computing Using Resistive Synaptic Devices
   Yu SM, 2018, P IEEE, V106, P260, DOI 10.1109/JPROC.2018.2790840
   Yu SM, 2016, INT EL DEVICES MEET
   Zhang WL, 2020, IEEE ACCESS, V8, P108121, DOI 10.1109/ACCESS.2020.3000865
   Zheng QL, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218590
   Zhu ZH, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317739
NR 51
TC 10
Z9 10
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 84
DI 10.1145/3529760
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900018
OA Bronze
DA 2024-07-18
ER

PT J
AU Gomez, A
   Tretter, A
   Hager, PA
   Sanmugarajah, P
   Benini, L
   Thiele, L
AF Gomez, Andres
   Tretter, Andreas
   Hager, Pascal Alexander
   Sanmugarajah, Praveenth
   Benini, Luca
   Thiele, Lothar
TI Dataflow Driven Partitioning of Machine Learning Applications for
   Optimal Energy Use in Batteryless Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy efficiency; energy harvesting; low-power design
ID STATE RETENTION
AB Sensing systems powered by energy harvesting have traditionally been designed to tolerate long periods without energy. As the Internet of Things (IoT) evolves toward a more transient and opportunistic execution paradigm, reducing energy storage costs will be key for its economic and ecologic viability. However, decreasing energy storage in harvesting systems introduces reliability issues. Transducers only produce intermittent energy at low voltage and current levels, making guaranteed task completion a challenge. Existing ad hoc methods overcome this by buffering enough energy either for single tasks, incurring large data-retention overheads, or for one full application cycle, requiring a large energy buffer. We present Julienning: an automated method for optimizing the total energy cost of batteryless applications. Using a custom specification model, developers can describe transient applications as a set of atomically executed kernels with explicit data dependencies. Our optimization flow can partition data- and energy-intensive applications into multiple execution cycles with bounded energy consumption. By leveraging interkernel data dependencies, these energy-bounded execution cycles minimize the number of system activations and nonvolatile data transfers, and thus the total energy overhead. We validate our methodology with two batteryless cameras running energy-intensive machine learning applications. Using a solar testbed, we replay real-world illuminance traces to experimentally demonstrate optimized batteryless execution with a transducer-to-application energy efficiency of 74.5%. Partitioning results demonstrate that compared to ad hoc solutions, our method can reduce the required energy storage by over 94% while only incurring a 0.12% energy overhead.
C1 [Gomez, Andres] Univ St Gallen, St Gallen, Switzerland.
   [Tretter, Andreas; Hager, Pascal Alexander; Sanmugarajah, Praveenth; Benini, Luca; Thiele, Lothar] Swiss Fed Inst Technol, Zurich, Switzerland.
   [Benini, Luca] Univ Bologna, Bologna, Italy.
C3 University of St Gallen; Swiss Federal Institutes of Technology Domain;
   ETH Zurich; University of Bologna
RP Gomez, A (corresponding author), Univ St Gallen, St Gallen, Switzerland.
EM andres.gomez@unisg.ch; atretter@ethz.ch; phager@ethz.ch;
   sanmugap@student.ethz.ch; benini@ethz.ch; thiele@ethz.ch
FU Swiss National Science Foundation [157048]; University of St. Gallen's
   Basic Research Fund
FX This work has been supported by the Swiss National Science Foundation,
   under Grant no. 157048: Transient Computing Systems, as well as the
   GFF-IPF Grant of the University of St. Gallen's Basic Research Fund.
CR Abdel-Hamid O, 2013, INTERSPEECH, P3365
   Afanasov M., 2020, P 18 C EMB NETW SENS, P368, DOI [10.1145/ 3384419.3430722, DOI 10.1145/3384419.3430722]
   Arreola AR, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18010172
   Asad Hafiz Areeb, 2020, PROC ENSSYS WORKSHOP
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Bhatti N.A., 2016, Proceedings of the 2016 International Conference on Em- bedded Wireless Systems and Networks, P137
   Bhatti NA, 2017, 2017 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P209, DOI 10.1145/3055031.3055082
   Bhatti NA, 2016, ACM T SENSOR NETWORK, V12, DOI 10.1145/2915918
   Buchli B, 2014, LECT NOTES COMPUT SC, V8354, P66, DOI 10.1007/978-3-319-04651-8_5
   Buettner M., 2011, P 8 USENIX C NETWORK, P197
   Colin A, 2018, CC'18: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, P116, DOI 10.1145/3178372.3179525
   Colin A, 2018, ACM SIGPLAN NOTICES, V53, P767, DOI [10.1145/3296957.3173210, 10.1145/3173162.3173210]
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Daulby Tim, 2020, ENSsys '20: Proceedings of the 8th International Workshop on Energy Harvesting and Energy-Neutral Sensing Systems, P77, DOI 10.1145/3417308.3430268
   Dijkstra EW., 1959, NUMER MATH, V1, P269, DOI [10.1007/BF01386390, DOI 10.1007/BF01386390]
   FLIR Systems Inc., 2018, LEPT ENG DAT, P200
   Golonzka O, 2018, INT EL DEVICES MEET
   Gomez Andres, 2020, SenSys '20: Proceedings of the 18th Conference on Embedded Networked Sensor Systems, P629, DOI 10.1145/3384419.3430440
   Gomez A, 2018, 2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P326, DOI 10.1145/3203217.3204465
   Gomez A, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3047499
   Gomez A, 2017, 2017 IEEE SENSORS APPLICATIONS SYMPOSIUM (SAS)
   Gomez A, 2016, DES AUT TEST EUROPE, P349
   Gomez A, 2015, DES AUT TEST EUROPE, P269
   Hager PA, 2017, DES AUT TEST EUROPE, P1171, DOI 10.23919/DATE.2017.7927166
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131673
   Hester J, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P5, DOI 10.1145/2809695.2809707
   Hu JT, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442127
   Jackson N, 2019, IPSN '19: PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P193, DOI 10.1145/3302506.3310400
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Khanna S, 2014, IEEE J SOLID-ST CIRC, V49, P95, DOI 10.1109/JSSC.2013.2284367
   Liang M, 2015, PROC CVPR IEEE, P3367, DOI 10.1109/CVPR.2015.7298958
   Liu YP, 2016, ISSCC DIG TECH PAP I, V59, P84, DOI 10.1109/ISSCC.2016.7417918
   Majid AY, 2020, ACM T SENSOR NETWORK, V16, DOI 10.1145/3360285
   Meli M., 2016, POWERING LONG RANGE
   Meyer M, 2019, IPSN '19: PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P73, DOI 10.1145/3302506.3310390
   Moser C, 2010, IEEE T COMPUT, V59, P478, DOI 10.1109/TC.2009.158
   Naderiparizi S, 2015, IEEE INT CONF RFID, P166, DOI 10.1109/RFID.2015.7113088
   O'Shea K, 2015, Arxiv, DOI arXiv:1511.08458
   OmniVision, 2006, OV7670 OV7171 CMSO V
   Qazi M, 2014, IEEE J SOLID-ST CIRC, V49, P202, DOI 10.1109/JSSC.2013.2282112
   Raghunathan V, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P457
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Rosen B. K., 1988, Conference Record of the Fifteenth Annual ACM Symposium on Principles of Programming Languages, P12, DOI 10.1145/73560.73562
   Sigrist L, 2021, IEEE T IND ELECTRON, V68, P11146, DOI 10.1109/TIE.2020.3036222
   Sigrist L, 2020, ACM T INTERNET THING, V1, DOI 10.1145/3395928
   Sigrist L, 2019, DATA'19: PROCEEDINGS OF THE SECOND ACM WORKSHOP ON DATA ACQUISITION TO ANALYSIS, P47, DOI 10.1145/3359427.3361910
   Sigrist L, 2017, DES AUT TEST EUROPE, P1159, DOI 10.23919/DATE.2017.7927164
   Spies P., 2015, HDB ENERGY HARVESTIN
   Stricker Naomi, 2020, PROC ENSSYS WORKSH
   Tretter Andreas, 2018, THESIS ETH ZURICH
   Verykios TD, 2019, SUSTAIN COMPUT-INFOR, V22, P167, DOI 10.1016/j.suscom.2018.07.003
   Weddell AS, 2013, DES AUT TEST EUROPE, P905
   Wojek C, 2008, LECT NOTES COMPUT SC, V5096, P71, DOI 10.1007/978-3-540-69321-5_8
   Wong HSP, 2010, P IEEE, V98, P2201, DOI 10.1109/JPROC.2010.2070050
NR 54
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 54
DI 10.1145/3520135
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200007
OA Bronze
DA 2024-07-18
ER

PT J
AU Krishnan, AS
   Schaumont, P
AF Krishnan, Archanaa S.
   Schaumont, Patrick
TI Benchmarking and Configuring Security Levels in Intermittent Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Intermittent computing; checkpoint security; non-volatile memory;
   embedded systems; benchmark; AEAD
AB Intermittent computing derives its name from the intermittent character of the power source used to drive the computing, typically an energy harvester of ambient energy sources. Intermittent computing is characterized by frequent transitions between the powered and the non-powered state. To enable the processor to quickly recover from unexpected power loss, regular checkpoints store the run-time state of the program, including variables, control information, and machine state. In sensitive applications such as logged measurements, checkpoints must be secured against tamper and replay. We investigate the overhead of creating, securing, and restoring checkpoints with respect to the application. We propose a configurable checkpoint security setting that leverages application properties to reduce overhead of checkpoint security and implement the same using a secure checkpointing protocol. We discuss a prototype implementation for a FRAM-based microcontroller, and we characterize the cost of adding and configuring security to traditional checkpointing using a suite of embedded benchmark applications.
C1 [Krishnan, Archanaa S.] Virginia Tech, Blacksburg, VA 24061 USA.
   [Schaumont, Patrick] Worcester Polytech Univ, Worcester, MA USA.
C3 Virginia Polytechnic Institute & State University; Worcester Polytechnic
   Institute
RP Krishnan, AS (corresponding author), Virginia Tech, Blacksburg, VA 24061 USA.
EM archanaa@vt.edu; pschaumont@wpi.edu
OI S Krishnan, Archanaa/0000-0001-9233-7310; Schaumont,
   Patrick/0000-0002-4586-5476
FU NSF [1704176]; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [1704176] Funding Source: National Science
   Foundation
FX This work was supported in part by NSF Grant No. 1704176.
CR Ahmed S, 2019, P 20 ACM SIGPLAN SIG, P70, DOI DOI 10.1145/3316482.3326357
   [Anonymous], 2020, Internet of Things (IoT) connected devices installed base worldwide from 2015 to 2025
   [Anonymous], 8021542003 IEEE
   [Anonymous], 2012, NDSS
   [Anonymous], 2018, Lightweight cryptography
   Arreola AR, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18010172
   Asad H.A., 2020, P ENSSYS VIRTUAL EVE, P8, DOI DOI 10.1145/3417308.3430267
   Banik Subhadeep, 2019, GIFT COFB V10 SUBMIS
   Bellare M, 2004, LECT NOTES COMPUT SC, V3017, P389
   Berthou G, 2020, 21ST ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS (LCTES '20), P85, DOI 10.1145/3372799.3394365
   Berthou G, 2017, 2017 GLOBAL INTERNET OF THINGS SUMMIT (GIOTS 2017), P189
   Dinu D, 2019, PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P208, DOI 10.1109/HST.2019.8740834
   Dobraunig C., 2019, ASCON v1.2. Submission to NIST
   DSF 3V Supercapacitor, DSF447Q3R0 DAT
   Ghodsi Z, 2017, ICCAD-IEEE ACM INT, P376, DOI 10.1109/ICCAD.2017.8203802
   Halderman JA, 2009, COMMUN ACM, V52, P91, DOI 10.1145/1506409.1506429
   Hicks M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P228, DOI 10.1145/3079856.3080238
   Jayakumar H, 2015, ACM J EMERG TECH COM, V12, DOI 10.1145/2700249
   Khan MN, 2021, IEEE INTERNET THINGS, V8, P4132, DOI 10.1109/JIOT.2020.3026493
   Kortbeek V, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P85, DOI 10.1145/3373376.3378476
   Krishnan AS, 2019, DES AUT TEST EUROPE, P734, DOI [10.23919/DATE.2019.8714997, 10.23919/date.2019.8714997]
   Krishnan AS, 2018, LECT NOTES COMPUT SC, V11348, P104, DOI 10.1007/978-3-030-05072-6_7
   Li X, 2020, IEEE ACCESS, V8, P167631, DOI 10.1109/ACCESS.2020.3023649
   Li YJ, 2021, IEEE T IND ELECTRON, V68, P2684, DOI 10.1109/TIE.2020.2973911
   Lucia B., 2017, SNAPL, V71, DOI DOI 10.4230/LIPICS.SNAPL.2017.8
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Maene P, 2018, IEEE T COMPUT, V67, P361, DOI 10.1109/TC.2017.2647955
   Maeng K, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1101, DOI 10.1145/3314221.3314613
   Noorman J, 2017, ACM T PRIV SECUR, V20, DOI 10.1145/3079763
   Pallister J., 2013, arXiv, DOI [10.48550/arXiv.1308.5174, DOI 10.48550/ARXIV.1308.5174]
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Ravi S., 2004, ACM T EMBED COMPUT S, V3, P461, DOI [DOI 10.1145/1015047.1015049, 10.1145/1015047.1015049]
   Rogaway P., 2002, P 9 ACM C COMP COMM, P98
   Roy S, 2021, IEEE ACCESS, V9, P39303, DOI 10.1109/ACCESS.2021.3064348
   Surbatovich M, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3360609
   Texas Instruments, 2016, MSP430FR5994 LaunchPad Development Kit
   Texas Instruments, 2017, MSP MCU FRAM UT
   Tsimbalo E, 2015, 2015 IEEE 2ND WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P286, DOI 10.1109/WF-IoT.2015.7389067
   Valea E, 2019, Arxiv, DOI arXiv:1903.04314
   Williams H, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P69, DOI 10.1145/3373376.3378478
NR 40
TC 2
Z9 2
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2022
VL 21
IS 4
AR 36
DI 10.1145/3522748
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5E8PF
UT WOS:000865883500002
OA Bronze, Green Published
DA 2024-07-18
ER

PT J
AU Xiao, J
   Shen, YX
   Pimentel, AD
AF Xiao, Jun
   Shen, Yixian
   Pimentel, Andy D.
TI Cache Interference-aware Task Partitioning for Non-preemptive Real-time
   Multi-core Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Shared caches; partitioned scheduling; schedulability analysis;
   real-time systems
ID PREEMPTION DELAY
AB Shared caches in multi-core processors introduce serious difficulties in providing guarantees on the real-time properties of embedded software due to the interaction and the resulting contention in the shared caches. Prior work has studied the schedulability analysis of global scheduling for real-time multi-core systems with shared caches. This article considers another common scheduling paradigm: partitioned scheduling in the presence of shared cache interference. To achieve this, we propose CITTA, a cache interference-aware task partitioning algorithm. We first analyze the shared cache interference between two programs for setassociative instruction and data caches. Then, an integer programming formulation is constructed to calculate the upper bound on cache interference exhibited by a task, which is required by CITTA. We conduct schedulability analysis of CITTA and formally prove its correctness. A set of experiments is performed to evaluate the schedulability performance of CITTA against global EDF scheduling and other greedy partition approaches such as First-fit and Worst-fit over randomly generated tasksets and realistic workloads in embedded systems. Our empirical evaluations show that CITTA outperforms global EDF scheduling and greedy partition approaches in terms of task sets deemed schedulable.
C1 [Xiao, Jun; Shen, Yixian; Pimentel, Andy D.] Univ Amsterdam, Amsterdam, Netherlands.
C3 University of Amsterdam
RP Xiao, J (corresponding author), Univ Amsterdam, Amsterdam, Netherlands.
EM j.xiao@uva.nl; y.shen@uva.nl; a.d.pimentel@uva.nl
OI Pimentel, Andy/0000-0002-2043-4469; Shen, Yixian/0000-0001-8447-872X;
   Xiao, Jun/0000-0001-9306-3876
CR Albers K, 2004, EUROMICRO, P187, DOI 10.1109/EMRTS.2004.1311020
   Altmeyer S, 2011, J SYST ARCHITECT, V57, P707, DOI 10.1016/j.sysarc.2010.08.006
   Baruah S, 2005, REAL TIM SYST SYMP P, P321
   Baruah S, 2005, EUROMICRO, P137, DOI 10.1109/ECRTS.2005.32
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   Bastoni A, 2010, REAL TIM SYST SYMP P, P14, DOI 10.1109/RTSS.2010.23
   Bertogna M, 2009, IEEE T PARALL DISTR, V20, P553, DOI 10.1109/TPDS.2008.129
   Brandenburg BB, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P99, DOI [10.1109/RTSS.2016.019, 10.1109/RTSS.2016.38]
   Calandrino JM, 2006, REAL TIM SYST SYMP P, P111, DOI 10.1109/RTSS.2006.27
   Casini Daniel, 2017, P 29 EUROMICRO C REA, V76
   CLARKSON KL, 1995, J ASSOC COMPUT MACH, V42, P488, DOI 10.1145/201019.201036
   Cousot P., 1977, C RECORD 4 ANN ACM S, P238, DOI DOI 10.1145/512950.512973
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Falk H., 2016, 16 INT WORKSH WORST
   Fisher Nathan, 2006, P 14 INT C REAL TIME
   George Laurent, 1995, RR2516 INRIA REFLECS
   Gracioli G, 2013, IEEE INT CONF EMBED, P72, DOI 10.1109/RTCSA.2013.6732205
   Guan Nan., 2009, P 7 ACM INT C EMBEDD, P245
   Guo ZS, 2020, PROCEEDINGS OF THE 35TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING (SAC'20), P218, DOI 10.1145/3341105.3374014
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Hardy D., 2017, PROC 17 INT WORKSHOP
   Hardy D, 2009, REAL TIM SYST SYMP P, P68, DOI 10.1109/RTSS.2009.34
   Hardy D, 2008, REAL TIM SYST SYMP P, P456, DOI 10.1109/RTSS.2008.10
   JEFFAY K, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P129, DOI 10.1109/REAL.1991.160366
   Kato S, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P23, DOI 10.1109/RTAS.2009.9
   Kim H, 2013, EUROMICRO, P80, DOI 10.1109/ECRTS.2013.19
   Lee CG, 1998, IEEE T COMPUT, V47, P700, DOI 10.1109/12.689649
   Lee J, 2015, IEEE T COMPUT, V64, P941, DOI 10.1109/TC.2014.2308183
   Li Y, 2009, REAL TIM SYST SYMP P, P57, DOI [10.1109/RTSS.2009.32, 10.1109/ICTM.2009.5412893]
   Liedtke J, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P213, DOI 10.1109/RTTAS.1997.601360
   López JM, 2004, REAL-TIME SYST, V28, P39, DOI 10.1023/B:TIME.0000033378.56741.14
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   Mancuso R, 2013, IEEE REAL TIME, P45, DOI 10.1109/RTAS.2013.6531078
   Negi HS, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P201
   Shekhar M, 2012, EUROMICRO, P331, DOI 10.1109/ECRTS.2012.27
   Stafford R., 2006, Random vectors with fixed sum
   Suhendra V, 2008, DES AUT CON, P300
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Ward BC, 2013, EUROMICRO, P157, DOI 10.1109/ECRTS.2013.26
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Xiao J, 2020, 21ST ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS (LCTES '20), P97, DOI 10.1145/3372799.3394367
   Xiao J, 2020, IEEE T COMPUT, V69, P1487, DOI 10.1109/TC.2020.2974224
   Xiao J, 2017, REAL TIM SYST SYMP P, P199, DOI [10.1109/ICCTEC.2017.00051, 10.1109/RTSS.2017.00026]
   Xu M, 2019, IEEE REAL TIME, P345, DOI 10.1109/RTAS.2019.00036
   Xu MW, 2016, 24TH ACM SIGSPATIAL INTERNATIONAL CONFERENCE ON ADVANCES IN GEOGRAPHIC INFORMATION SYSTEMS (ACM SIGSPATIAL GIS 2016), DOI 10.1145/2996913.2996996
   Yang ML, 2019, IEEE T COMPUT, V68, P882, DOI 10.1109/TC.2018.2889985
   Zhang W, 2009, IEEE INT CONF EMBED, P455, DOI 10.1109/RTCSA.2009.55
NR 48
TC 4
Z9 4
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2022
VL 21
IS 3
AR 28
DI 10.1145/3487581
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A7CR
UT WOS:000827414100008
DA 2024-07-18
ER

PT J
AU Senapati, D
   Sarkar, A
   Karfa, C
AF Senapati, Debabrata
   Sarkar, Arnab
   Karfa, Chandan
TI HMDS: A Makespan Minimizing DAG Scheduler for Heterogeneous Distributed
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE DAG scheduling; list scheduling; depth-first branch and bound; heuristic
   search; state-space search; heterogeneous platforms; distributed systems
ID HEURISTIC-SEARCH; ALGORITHM; WORKFLOWS
AB The problem of scheduling Directed Acyclic Graphs in order to minimize makespan (schedule length), is known to be a challenging and computationally hard problem. Therefore, researchers have endeavored towards the design of various heuristic solution generation techniques both for homogeneous as well as heterogeneous computing platforms. This work first presents HMDS-Bl, a list-based heuristic makespan minimization algorithm for task graphs on fully connected heterogeneous platforms. Subsequently, HMDS-Bl has been enhanced by empowering it with a low-overhead depth-first branch and bound based search approach, resulting in a new algorithm called HMDS. HMDS has been equipped with a set of novel tunable pruning mechanisms, which allow the designer to obtain a judicious balance between performance (makespan) and solution generation times, depending on the specific scenario at hand. Experimental analyses using randomly generated DAGs as well as benchmark task graphs, have shown that HMDS is able to comprehensively outperform state-of-the-art algorithms such as HEFT, PEFT, PPTS, etc., in terms of archived makespans while incurring bounded additional computation time overhead.
C1 [Senapati, Debabrata; Karfa, Chandan] Indian Inst Technol IIT Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
   [Sarkar, Arnab] Indian Inst Technol IIT Kharagpur, Adv Technol Dev Ctr, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kharagpur
RP Senapati, D (corresponding author), Indian Inst Technol IIT Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
EM debab176101003@iitg.ac.in; arnab@atdc.iitkgp.ac.in; ckarfa@iitg.ac.in
RI Senapati, Debabrata/JWO-8919-2024; Karfa, Chandan/K-4960-2019
OI Karfa, Chandan/0000-0002-3835-4184; Senapati, Dr.
   Debabrata/0000-0002-2009-0088
CR Abrishami S, 2012, IEEE T PARALL DISTR, V23, P1400, DOI 10.1109/TPDS.2011.303
   AlEbrahim S, 2017, J SUPERCOMPUT, V73, P2313, DOI 10.1007/s11227-016-1917-2
   Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   BAGCHI A, 1985, J ACM, V32, P1, DOI 10.1145/2455.2458
   Bak S, 2016, 2016 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2968478.2968490
   Bittencourt LF, 2010, EUROMICRO WORKSHOP P, P27, DOI 10.1109/PDP.2010.56
   Bonet B, 2001, ARTIF INTELL, V129, P5, DOI 10.1016/S0004-3702(01)00108-4
   Canon LC, 2008, GRID COMPUTING: ACHIEVEMENTS AND PROSPECTS, P73, DOI 10.1007/978-0-387-09457-1_7
   Chen P, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/33582360
   Daoud MI, 2008, J PARALLEL DISTR COM, V68, P399, DOI 10.1016/j.jpdc.2007.05.015
   DIETTERICH TG, 1981, ARTIF INTELL, V16, P257, DOI 10.1016/0004-3702(81)90002-3
   Djigal H, 2019, PROCEEDINGS OF THE 48TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPP 2019), DOI 10.1145/3339186.3339206
   Djigal H, 2020, 2020 20TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND INTERNET COMPUTING (CCGRID 2020), P330, DOI 10.1109/CCGrid49817.2020.00-60
   ELREWINI H, 1990, J PARALLEL DISTR COM, V9, P138, DOI 10.1016/0743-7315(90)90042-N
   Ijaz Samia, COMPUTING, P1
   Ilavarasan E., 2007, Journal of Computer Sciences, V3, P94, DOI 10.3844/jcssp.2007.94.103
   Ilavarasan E, 2005, LECT NOTES COMPUT SC, V3719, P193
   Juve G, 2013, FUTURE GENER COMP SY, V29, P682, DOI 10.1016/j.future.2012.08.015
   Kandasamy N, 2005, RELIAB ENG SYST SAFE, V89, P81, DOI 10.1016/j.ress.2004.08.008
   Kanemitsu H, 2017, J PARALLEL DISTR COM, V109, P155, DOI 10.1016/j.jpdc.2017.06.005
   Lee K.-F., 1989, ICASSP-89: 1989 International Conference on Acoustics, Speech and Signal Processing (IEEE Cat. No.89CH2673-2), P445, DOI 10.1109/ICASSP.1989.266459
   Lelis L.H., 2013, P 23 INT JOINT C ART, P594
   Liu J, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2935749
   Lowerre Bruce T., 1976, HARPY SPEECH RECOGNI
   Mancuso GM, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2660496
   MARTELLI A, 1978, COMMUN ACM, V21, P1025, DOI 10.1145/359657.359664
   MARTELLI A, 1976, COMMUN ACM, V19, P73, DOI 10.1145/359997.360004
   Marwali MN, 2007, IEEE T ENERGY CONVER, V22, P737, DOI 10.1109/TEC.2006.881397
   Maurya AK, 2018, J SUPERCOMPUT, V74, P3039, DOI 10.1007/s11227-018-2355-0
   Nelson A, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P147, DOI 10.1109/EMSOFT.2015.7318270
   Peterson L. L., 2007, Computer networks: a systems approach
   Razali MM, 2016, IOP CONF SER-MAT SCI, V160, DOI 10.1088/1757-899X/160/1/012002
   Sabuncuoglu I, 1999, EUR J OPER RES, V118, P390, DOI 10.1016/S0377-2217(98)00319-1
   SIH GC, 1993, IEEE T PARALL DISTR, V4, P175, DOI 10.1109/71.207593
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   ULLMAN JD, 1975, J COMPUT SYST SCI, V10, P384, DOI 10.1016/S0022-0000(75)80008-0
   Vadlamudi SG, 2016, NAT COMPUT, V15, P395, DOI 10.1007/s11047-015-9490-9
   Vadlamudi SG, 2012, P 10 AUSTR DAT MIN C, V134, P209
   Wu H, 2000, 2000 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P281, DOI 10.1109/PACT.2000.888352
   Wu QW, 2017, IEEE T PARALL DISTR, V28, P3401, DOI 10.1109/TPDS.2017.2735400
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1068, DOI 10.1109/TII.2017.2676183
   Xu HZ, 2019, J PARALLEL DISTR COM, V127, P44, DOI 10.1016/j.jpdc.2019.01.006
   Yuan CH, 2013, J ARTIF INTELL RES, V48, P23, DOI 10.1613/jair.4039
   Zhao Y, 2019, IEEE INT SYMP PARAL, P588, DOI 10.1109/ISPA-BDCloud-SustainCom-SocialCom48970.2019.00089
   Zhou R, 2002, EIGHTEENTH NATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE (AAAI-02)/FOURTEENTH INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE CONFERENCE (IAAI-02), PROCEEDINGS, P975
NR 45
TC 14
Z9 15
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 106
DI 10.1145/3477037
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600057
DA 2024-07-18
ER

PT J
AU Ahmad, A
   Pasha, MA
AF Ahmad, Afzal
   Pasha, Muhammad Adeel
TI FFConv: An FPGA-based Accelerator for Fast Convolution Layers in
   Convolutional Neural Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE FPGA; convolutional neural networks; hardware acceleration
AB Image classification is known to be one of the most challenging problems in the domain of computer vision. Significant research is being done on developing systems and algorithms improving accuracy, performance, area, and power consumption for related problems. Convolutional Neural Networks (CNNs) have shown to give outstanding accuracies for problems such as image classification, object detection, and semantic segmentation. While CNNs are pioneering the development of high accuracy systems, their excessive computational complexity presents a barrier for a more permeated deployment. Although Graphical Processing Units (GPUs), due to theirmassively parallel architecture, have shown to give performance orders of magnitude better than general purpose processors, the former are limited by their high power consumption and generality. Consequently, Field Programmable Gate Arrays (FPGAs) are being explored to implement CNN architectures, as they also provide massively parallel logic resources but with a relatively lower power consumption than GPUs. In this article, we present FFConv, an efficient FPGA-based fast convolutional layer accelerator for CNNs. We design a pipelined, high-throughput convolution engine based on the Winograd minimal filtering (also called Fast Convolution) algorithms for computing the convolutional layers of three popular CNN architectures: VGG16, Alexnet, and Shufflenet. We implement our accelerator on a Virtex-7 FPGA platform where we exploit the computational parallelization to the maximum while exploring optimizations aimed at improving performance. The resultant design loses only 0.43%, 0.47%, and 0.61% Top-1 classification accuracy for VGG16, Alexnet, and Shufflenet-v1, respectively, while significantly improving throughput, resource, and power efficiency compared to previous state-of-the-art designs.
C1 [Ahmad, Afzal; Pasha, Muhammad Adeel] Lahore Univ Management Sci LUMS, Dept Elect Engn, Lahore, Pakistan.
C3 Lahore University of Management Sciences
RP Ahmad, A (corresponding author), Lahore Univ Management Sci LUMS, Dept Elect Engn, Lahore, Pakistan.
EM afzal.ahmad@lums.edu.pk; adeel.pasha@lums.edu.pk
RI Ahmad, Afzal/AER-4775-2022
OI Ahmad, Afzal/0000-0003-4491-5440; Pasha, Muhammad
   Adeel/0000-0001-9892-5201
CR Ahmad A, 2019, DES AUT TEST EUROPE, P1106, DOI [10.23919/date.2019.8715272, 10.23919/DATE.2019.8715272]
   [Anonymous], 2016, ARXIV160202830
   [Anonymous], 1980, ARITHMETIC COMPLEXIT, DOI DOI 10.1137/1.9781611970364
   Aydonat U, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P55, DOI 10.1145/3020078.3021738
   Boutros A., 2018, TRETS, V11, P3
   Bybell T, 2010, Gtkwave electronic waveform viewer
   Cai ZW, 2017, PROC CVPR IEEE, P5406, DOI 10.1109/CVPR.2017.574
   Chetlur S., 2014, ARXIV14100759
   Cong Jason, 2014, Artificial Neural Networks and Machine Learning - ICANN 2014. 24th International Conference on Artificial Neural Networks. Proceedings: LNCS 8681, P281, DOI 10.1007/978-3-319-11179-7_36
   Courbariaux M., 2015, Advances in Neural Information Processing Systems
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Ding W, 2019, J SYST ARCHITECT, V97, P278, DOI 10.1016/j.sysarc.2018.12.008
   Fan HX, 2018, 2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), P17, DOI 10.1109/FPT.2018.00014
   Girshick R, 2016, IEEE T PATTERN ANAL, V38, P142, DOI 10.1109/TPAMI.2015.2437384
   Han B, 2018, ADV NEUR IN, V31
   Han S., 2016, ARXIV151000149
   Howard A.G., 2017, MOBILENETS EFFICIENT, DOI DOI 10.48550/ARXIV.1704.04861
   Jaderberg M., 2014, CORR
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lavin A, 2016, PROC CVPR IEEE, P4013, DOI 10.1109/CVPR.2016.435
   Long J, 2015, PROC CVPR IEEE, P3431, DOI 10.1109/CVPR.2015.7298965
   Lu LQ, 2017, ANN IEEE SYM FIELD P, P101, DOI 10.1109/FCCM.2017.64
   Nakahara H, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P31, DOI 10.1145/3174243.3174266
   Podili A, 2017, IEEE INT CONF ASAP, P11, DOI 10.1109/ASAP.2017.7995253
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Scherer D, 2010, LECT NOTES COMPUT SC, V6354, P82, DOI 10.1007/978-3-642-15825-4_9
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Soumith Chintala, 2017, CONVNET BENCHMARKS T
   Suda N, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P16, DOI 10.1145/2847263.2847276
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Vasilache N., 2014, Fast convolutional nets with fbfft: A GPU performance evaluation
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
   Williams Stephen., 2006, Icarus verilog
   Wu JX, 2016, PROC CVPR IEEE, P4820, DOI 10.1109/CVPR.2016.521
   Xiao QC, 2017, DES AUT CON, DOI 10.1145/3061639.3062244
   Yang Tien-Ju, 2016, ABS161105123 CORR
   Yu JC, 2017, 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), P227, DOI 10.1109/FPT.2017.8280147
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang C, 2019, IEEE T COMPUT AID D, V38, P2072, DOI 10.1109/TCAD.2017.2785257
   Zhang HY, 2018, PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND APPLICATION ENGINEERING (CSAE2018), DOI 10.1145/3207677.3277958
   Zhang JL, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P25, DOI 10.1145/3020078.3021698
   Zhang NW, 2018, PROTEOMICS, V18, DOI 10.1002/pmic.201800001
   Zhao R, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P15, DOI 10.1145/3020078.3021741
   Zhou A., 2017, ARXIV170203044
NR 44
TC 13
Z9 14
U1 3
U2 42
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2020
VL 19
IS 2
AR 15
DI 10.1145/3380548
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MK
UT WOS:000582626800007
DA 2024-07-18
ER

PT J
AU Restuccia, F
   Pagani, M
   Biondi, A
   Marinoni, M
   Buttazzo, G
AF Restuccia, Francesco
   Pagani, Marco
   Biondi, Alessandro
   Marinoni, Mauro
   Buttazzo, Giorgio
TI Is Your Bus Arbiter Really Fair? Restoring Fairness in AXI Interconnects
   for FPGA SoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE FPGA; AXI BUS; arbitration; embedded systems
ID NETWORKS
AB AMBA AXI is a popular bus protocol that is widely adopted as the medium to exchange data in field-programmable gate array system-on-chips (FPGA SoCs). The AXI protocol does not specify how conflicting transactions are arbitrated and hence the design of bus arbiters is left to the vendors that adopt AXI. Typically, a round-robin arbitration is implemented to ensure a fair access to the bus by the master nodes, as for the popular SoCs by Xilinx.
   This paper addresses a critical issue that can arise when adopting the AXI protocol under round-robin arbitration; specifically, in the presence of bus transactions with heterogeneous burst sizes. First, it is shown that a completely unfair bandwidth distribution can be achieved under some configurations, making possible to arbitrarily decrease the bus bandwidth of a target master node. This issue poses serious performance, safety, and security concerns. Second, a low-latency (one clock cycle) module named AXI burst equalizer (ABE) is proposed to restore fairness. Our investigations and proposals are supported by implementations and tests upon three modern SoCs. Experimental results are reported to confirm the existence of the issue and assess the effectiveness of the ABE with bus traffic generators and hardware accelerators from the Xilinx's IP library.
C1 [Restuccia, Francesco; Pagani, Marco; Biondi, Alessandro; Marinoni, Mauro; Buttazzo, Giorgio] Scuola Super Sant Anna, Via Moruzzi 1, I-56127 Pisa, Italy.
   [Restuccia, Francesco; Pagani, Marco; Biondi, Alessandro; Marinoni, Mauro; Buttazzo, Giorgio] Scuola Super Sant Anna, Area CNR, Pisa, Italy.
   [Pagani, Marco] Univ Lille, CRIStAL, CNRS, Cent Lille,UMR 9189, Lille, France.
C3 Scuola Superiore Sant'Anna; Scuola Superiore Sant'Anna; Universite de
   Lille; Centrale Lille; Centre National de la Recherche Scientifique
   (CNRS)
RP Restuccia, F (corresponding author), Scuola Super Sant Anna, Via Moruzzi 1, I-56127 Pisa, Italy.; Restuccia, F (corresponding author), Scuola Super Sant Anna, Area CNR, Pisa, Italy.
EM francesco.restuccia@santannapisa.it; marco.pagani@santannapisa.it;
   alessandro.biondi@santannapisa.it; mauro.marinoni@santannapisa.it;
   giorgio.buttazzo@santannapisa.it
RI Biondi, Alessandro/KDO-0511-2024; Marinoni, Mauro/E-6275-2017; Biondi,
   Alessandro/AAL-9163-2020
OI Marinoni, Mauro/0000-0002-7041-9777; Biondi,
   Alessandro/0000-0002-6625-9336
CR [Anonymous], 2012, AMBA AXI ACE PROT SP
   [Anonymous], 2016, ZYNQ 7000 ALL PROGR
   [Anonymous], FAST FOUR TRANSF LOG
   [Anonymous], 31 EUR C REAL TIM SY
   [Anonymous], 5 INT C EMB MULT COM
   [Anonymous], P IEEE REAL TIM SYST
   [Anonymous], 2018, FIR COMP LOGICORE IP
   [Anonymous], 2011, ETFA2011
   [Anonymous], CONV ENC LOGICORE IP
   [Anonymous], AXI INT LOGICORE IP
   [Anonymous], VERS AD COMP ACC PLA
   [Anonymous], 2011, DES AUT TEST EUR C E
   [Anonymous], SMARTCONNECT LOGICOR
   [Anonymous], 2017, ZYNQ ULTRASCALE DEV
   [Anonymous], IEEE T VERY LARGE SC
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Burgio P, 2010, PR IEEE COMP DESIGN, P187, DOI 10.1109/ICCD.2010.5647792
   Cong Jason., 2015, Proceedings of the 52nd Annual Design Automation Conference, P8
   Kiasari AE, 2013, IEEE T VLSI SYST, V21, P113, DOI 10.1109/TVLSI.2011.2178620
   Kumar A, 2007, DES AUT TEST EUROPE, P117
   Lin BC, 2007, ASIA S PACIF DES AUT, P165
   Nane R, 2016, IEEE T COMPUT AID D, V35, P1591, DOI 10.1109/TCAD.2015.2513673
   Poletti F, 2003, DES AUTOM EMBED SYST, V8, P189, DOI 10.1023/B:DAEM.0000003962.54165.5c
   Richardson J, 2006, FORESIGHT, V8, P5, DOI 10.1108/14636680610647110
   Sousa É, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P74, DOI 10.1109/DSD.2014.105
   Yuan CC, 2008, 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, P713, DOI 10.1109/APCCAS.2008.4746123
   Yun H, 2016, IEEE T COMPUT, V65, P562, DOI 10.1109/TC.2015.2425889
NR 27
TC 21
Z9 21
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 51
DI 10.1145/3358183
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700007
DA 2024-07-18
ER

PT J
AU Lu, SX
   Lysecky, R
AF Lu, Sixing
   Lysecky, Roman
TI Time and Sequence Integrated Runtime Anomaly Detection for Embedded
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded system security; anomaly detection; software security; timing
   based detection; medical device security
ID SOFTWARE
AB Network-connected embedded systems grow on a large scale as a critical part of Internet of Things, and these systems are under the risk of increasing malware. Anomaly-based detection methods can detect malware in embedded systems effectively and provide the advantage of detecting zero-day exploits relative to signature-based detection methods, but existing approaches incur significant performance overheads and are susceptible to mimicry attacks. In this article, we present a formal runtime security model that defines the normal system behavior including execution sequence and execution timing. The anomaly detection method in this article utilizes on-chip hardware to non-intrusively monitor system execution through trace port of the processor and detect malicious activity at runtime. We further analyze the properties of the timing distribution for control flow events, and select subset of monitoring targets by three selection metrics to meet hardware constraint. The designed detection method is evaluated by a network-connected pacemaker benchmark prototyped in FPGA and simulated in SystemC, with several mimicry attacks implemented at different levels. The resulting detection rate and false positive rate considering constraints on the number of monitored events supported in the on-chip hardware demonstrate good performance of our approach.
C1 [Lu, Sixing; Lysecky, Roman] Univ Arizona, Dept Elect & Comp Engn, 1230 E Speedway Blvd, Tucson, AZ 85721 USA.
C3 University of Arizona
RP Lu, SX (corresponding author), Univ Arizona, Dept Elect & Comp Engn, 1230 E Speedway Blvd, Tucson, AZ 85721 USA.
EM sixinglu@email.arizona.edu; rlysecky@ece.arizona.edu
FU National Science Foundation [CNS-1615890]
FX This research was partially supported by the National Science Foundation
   under Grant CNS-1615890.
CR [Anonymous], 2014, SLOWLORIS HTTP DOS
   [Anonymous], 2011, EMB TRAC MACR ETMV1
   [Anonymous], 2010, IEEE T VERY LARGE SC
   Arora D, 2005, DES AUT TEST EUROPE, P178, DOI 10.1109/DATE.2005.266
   Arora D., 2006, International Conference on Hardware/Software Codesign and System Synthesis, P106
   Bhatkar S., 2006, 2006 IEEE Symposium on Security and Privacy
   Bond M., 2010, P 5 ACM SIGPLAN WORK, P1
   Botev ZI, 2010, ANN STAT, V38, P2916, DOI 10.1214/10-AOS799
   Chen S, 2005, USENIX Association Proceedings of the 14th USENIX Security Symposium, P177
   Deng D. Y., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P137, DOI 10.1109/MICRO.2010.17
   Ellson J, 2002, LECT NOTES COMPUT SC, V2265, P483
   Federal Financial Institutions Examination Council (FFEIC), 2014, CYB FIN I ATM CARD A
   Frossi A, 2009, LECT NOTES COMPUT SC, V5587, P206, DOI 10.1007/978-3-642-02918-9_13
   Gao D., 2003, ACM C COMP COMM SEC, P318
   Idikaand N., 2007, TECHNICAL REPORT
   Jiang ZH, 2012, LECT NOTES COMPUT SC, V7214, P188, DOI 10.1007/978-3-642-28756-5_14
   Liu C, 2014, INTERNATIONAL CONFERENCE ON ELECTRONIC AND ELECTRICAL ENGINEERING (CEEE 2014), P1
   Lu S., 2015, WORKSH EMB SYST SEC
   Lu SX, 2015, ASIA S PACIF DES AUT, P809, DOI 10.1109/ASPDAC.2015.7059110
   Mao SF, 2010, IEEE T COMPUT, V59, P847, DOI 10.1109/TC.2010.32
   Marin E, 2016, CODASPY'16: PROCEEDINGS OF THE SIXTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY, P113, DOI 10.1145/2857705.2857746
   Maxion RA, 2002, IEEE T COMPUT, V51, P108, DOI 10.1109/12.980003
   McAfee Labs, THREATS REP 2015
   McCarthy C., 2014, Characterization of potential security threats in modern automobiles: A composite modeling approach
   MicroBlaze, 2009, MICR PROC REF GUID E, V11, P102
   Mu JQ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442135
   Patel K, 2008, DES AUT CON, P858
   Prates M., 2011, mixsmsn: Fitting finite mixture of scale mixture of skew normal distributions. R package version 0.2-9
   Rahmatian M, 2012, IEEE EMBED SYST LETT, V4, P94, DOI 10.1109/LES.2012.2218630
   Ramilli M., 2012, IEEE Security Privacy, V8, P73
   Sharif M, 2007, LECT NOTES COMPUT SC, V4637, P21
   Singh NK, 2012, PROCEEDINGS OF THE 10TH INTERNATIONAL WORKSHOP ON JAVA TECHNOLOGIES FOR REAL-TIME AND EMBEDDED SYSTEMS, P62
   Stollon N, 2011, ON-CHIP INSTRUMENTATION: DESIGN AND DEBUG FOR SYSTEMS ON CHIP, P1, DOI 10.1007/978-1-4419-7563-8
   Wagner David, 2002, P 9 ACM C COMP COMM, P255, DOI DOI 10.1145/586110.586145
   Yoon M.K., 2015, Design Automation Conference, P1
   Yoon MK, 2013, IEEE REAL TIME, P21, DOI 10.1109/RTAS.2013.6531076
   ZHANG T., 2005, P INT C COMPILERS AR, P43
   Zimmer C., 2010, P 1 ACM IEEE INT C C, P109
NR 38
TC 6
Z9 8
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 38
DI 10.1145/3122785
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500010
DA 2024-07-18
ER

PT J
AU Balkan, A
   Tabuada, P
   Deshmukh, JV
   Jin, XQ
   Kapinski, J
AF Balkan, Ayca
   Tabuada, Paulo
   Deshmukh, Jyotirmoy V.
   Jin, Xiaoqing
   Kapinski, James
TI Underminer: A Framework for Automatically Identifying Nonconverging
   Behaviors in Black-Box System Models
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Automatic testing; stability; machine learning; formal methods
AB Evaluation of industrial embedded control system designs is a time-consuming and imperfect process. While an ideal process would apply a formal verification technique such as model checking or theorem proving, these techniques do not scale to industrial design problems, and it is often difficult to use these techniques to verify performance aspects of control system designs, such as stability or convergence. For industrial designs, engineers rely on testing processes to identify critical or unexpected behaviors. We propose a novel framework called Underminer to improve the testing process; this is an automated technique to identify nonconverging behaviors in embedded control system designs. Underminer treats the system as a black box and lets the designer indicate the model parameters, inputs, and outputs that are of interest. It differentiates convergent from nonconvergent behaviors using Convergence Classifier Functions (CCFs).
   The tool can be applied in the context of testing models created late in the controller development stage, where it assumes that the given model displays mostly convergent behavior and learns a CCF in an unsupervised fashion from such convergent model behaviors. This CCF is then used to guide a thorough exploration of the model with the help of optimization-guided techniques or adaptive sampling techniques, with the goal of identifying rare nonconvergent model behaviors. Underminer can also be used early in the development stage, where models may have some significant nonconvergent behaviors. Here, the framework permits designers to indicate their mental model for convergence by labeling behaviors as convergent/nonconvergent and then constructs a CCF using a supervised learning technique. In this use case, the goal is to use the CCF to test an improved design for the model. Underminer supports a number of convergence-like notions, such as those based on Lyapunov analysis and temporal logic, and also CCFs learned directly from labeled output behaviors using machine-learning techniques such as support vector machines and neural networks. We demonstrate the efficacy of Underminer by evaluating its performance on several academic as well as industrial examples.
C1 [Balkan, Ayca; Tabuada, Paulo] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
   [Deshmukh, Jyotirmoy V.] USC, Dept Comp Sci, 941 Bloom Walk,Sal 340, Los Angeles, CA 90089 USA.
   [Jin, Xiaoqing] Toyota Tech Ctr, 8797 Barnwood Lane, Riverside, CA 92508 USA.
   [Kapinski, James] Toyota Tech Ctr, 1555 Woodridge Ave, Ann Arbor, MI 48105 USA.
C3 University of California System; University of California Los Angeles;
   University of Southern California; Toyota Motor Corporation; Toyota
   Motor Corporation
RP Balkan, A (corresponding author), Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
EM abalkan@ucla.edu; tabuada@ee.ucla.edu; deshmukh@usc.edu;
   jinx@cs.ucr.edu; jim.kapinski@toyota.com
RI Tabuada, Paulo/ABD-5728-2021
OI Tabuada, Paulo/0000-0002-3417-0951
FU NSF project ExCAPE: Expeditions in Computer Augmented Program
   Engineering [CCF-1138996]
FX This research was partially supported by the NSF project ExCAPE:
   Expeditions in Computer Augmented Program Engineering (CCF-1138996).
CR Annapureddy Y, 2011, LECT NOTES COMPUT SC, V6605, P254, DOI 10.1007/978-3-642-19835-9_21
   [Anonymous], 2012, ADV NEURAL INFORM PR
   [Anonymous], 2006, ILOG CPLEX HIGH PERF
   Balkan A., 2017, LABELING NOT STABLE
   Balkan A., 2015, Indian Control Conference, P71
   Balkan A, 2016, 2016 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2968478.2968487
   Bobiti R., 2015, Proceedings of the 18th International Conference on Hybrid Systems: Computation and Control, HSCC '15, P140
   CORTES C, 1995, MACH LEARN, V20, P273, DOI 10.1007/BF00994018
   Dang T, 2009, FORM METHOD SYST DES, V34, P183, DOI 10.1007/s10703-009-0066-0
   Donzé A, 2010, LECT NOTES COMPUT SC, V6246, P92, DOI 10.1007/978-3-642-15297-9_9
   Donzé A, 2010, LECT NOTES COMPUT SC, V6174, P167, DOI 10.1007/978-3-642-14295-6_17
   Dreossi T, 2015, LECT NOTES COMPUT SC, V9058, P127, DOI 10.1007/978-3-319-17524-9_10
   Fainekos GE, 2009, THEOR COMPUT SCI, V410, P4262, DOI 10.1016/j.tcs.2009.06.021
   Geiselhart R, 2014, SYST CONTROL LETT, V70, P49, DOI 10.1016/j.sysconle.2014.05.007
   Haykin S., 1998, NEURAL NETWORKS COMP
   Huang M.-Y., 2016, IEEE MTT S INT MICR, P1, DOI DOI 10.1109/TCST.2016.2529503
   Jin X., 2014, P 17 INT C HYBR SYST, P253
   Jones A, 2014, IEEE DECIS CONTR P, P848, DOI 10.1109/CDC.2014.7039487
   Kapinski J., 2014, HSCC
   KHALIL H., 2014, Nonlinear Systems, V3rd
   Kong Zhaodan, 2014, P 17 INT C HYBRID SY, P273, DOI [10.1145/2562059.2562146, DOI 10.1145/2562059.2562146]
   Kozarev A., 2016, HSCC
   Lakshmikantham V., 1990, PRACTICAL STABILITY
   LENSTRA HW, 1983, MATH OPER RES, V8, P538, DOI 10.1287/moor.8.4.538
   Lofberg J., 2004, 2004 IEEE International Symposium on Computer Aided Control Systems Design (IEEE Cat. No.04TH8770), P284, DOI 10.1109/CACSD.2004.1393890
   Maler O, 2004, LECT NOTES COMPUT SC, V3253, P152, DOI 10.1007/978-3-540-30206-3_12
   Mathworks, 2007, US SIM
   Medhat R., 2015, INT C EMB SOFTW EMSO
   Messner B., CONTROL TUTORIALS MA
   NELDER JA, 1965, COMPUT J, V7, P308, DOI 10.1093/comjnl/7.4.308
   Sastry S. Shankar, 1999, NONLINEAR SYSTEMS AN
   Toh KC, 1999, OPTIM METHOD SOFTW, V11-2, P545, DOI 10.1080/10556789908805762
   Topcu U, 2008, AUTOMATICA, V44, P2669, DOI 10.1016/j.automatica.2008.03.010
NR 33
TC 7
Z9 7
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 20
DI 10.1145/3122787
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100020
DA 2024-07-18
ER

PT J
AU Kähkönen, K
   Heljanko, K
AF Kahkonen, Kari
   Heljanko, Keijo
TI Testing Programs with Contextual Unfoldings
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Testing; dynamic symbolic execution; contextual unfoldings
AB In this article, we present a new algorithm that combines contextual unfoldings and dynamic symbolic execution to systematically test multithreaded programs. The approach uses symbolic execution to limit the number of input values and unfoldings to thus limit the number of thread interleavings that are needed to cover reachable local states of threads in the program under test. We show that the use of contextual unfoldings allows interleavings of threads to be succinctly represented. This can in some cases lead to a substantial reduction in the number of needed test executions when compared to previous approaches.
C1 [Kahkonen, Kari; Heljanko, Keijo] Aalto Univ, Dept Comp Sci, POB 15400, FI-00076 Aalto, Finland.
   [Heljanko, Keijo] Aalto Univ, POB 15400, FI-00076 Aalto, Finland.
C3 Aalto University; Aalto University
RP Kähkönen, K (corresponding author), Aalto Univ, Dept Comp Sci, POB 15400, FI-00076 Aalto, Finland.
EM kari.kahkonen@alumni.aalto.fi; keijo.heljanko@aalto.fi
RI Heljanko, Keijo/C-7603-2011
OI Heljanko, Keijo/0000-0002-4547-2701
FU Tekes - Finnish Agency for Technology and Innovation; Academy of Finland
   [139402, 277522]; Academy of Finland (AKA) [139402, 277522] Funding
   Source: Academy of Finland (AKA)
FX This work has been financially supported by Tekes - Finnish Agency for
   Technology and Innovation, and Academy of Finland (projects 139402 and
   277522).
CR Abdulla P, 2014, ACM SIGPLAN NOTICES, V49, P373, DOI 10.1145/2535838.2535845
   [Anonymous], 1996, LECT NOTES COMPUTER, DOI DOI 10.1007/3-540-60761-7
   [Anonymous], 1991, Applications and Theory of Petri Nets, volume 483 of Lecture Notes in Computer Science
   Baldan P, 2012, THEOR COMPUT SCI, V449, P2, DOI 10.1016/j.tcs.2012.04.046
   Baldan P, 2008, LECT NOTES COMPUT SC, V5100, P199
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Diekert V., 1995, BOOK TRACES
   Esparza J., 2008, UNFOLDINGS PARTIAL O, V1
   Farzan A, 2006, LECT NOTES COMPUT SC, V4144, P315, DOI 10.1007/11817963_30
   Flanagan C, 2005, ACM SIGPLAN NOTICES, V40, P110, DOI 10.1145/1047659.1040315
   Godefroid P., 1997, Conference Record of POPL '97: The 24th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P174, DOI 10.1145/263699.263717
   Godefroid P, 2005, ACM SIGPLAN NOTICES, V40, P213, DOI 10.1145/1064978.1065036
   Kahkonen Kari, 2014, Tests and Proofs. 8th International Conference (TAP 2014). Held as Part of STAF 2014. Proceedings: LNCS 8570, P187, DOI 10.1007/978-3-319-09099-3_15
   Kahkonen K., 2015, THESIS
   Kähkönen K, 2015, AUTOMAT SOFTW ENG, V22, P475, DOI 10.1007/s10515-014-0150-6
   Kähkönen K, 2012, IEEE INT CONF AUTOM, P150, DOI 10.1145/2351676.2351698
   Kahkonen Kari, 2014, P 14 INT C APPL CONC
   Khomenko V, 2005, LECT NOTES COMPUT SC, V3653, P338, DOI 10.1007/11539452_27
   MONTANARI U, 1995, ACTA INFORM, V32, P545, DOI 10.1007/BF01178907
   Peled D., 1993, Computer Aided Verification. 5th International Conference, CAV '93 Proceedings, P409
   Rodriguez Cesar, 2013, Application and Theory of Petri Nets and Concurrency. 34th International Conference, PETRI NETS 2013. Proceedings: LNCS 7927, P29, DOI 10.1007/978-3-642-38697-8_3
   Saarikivi O., 2012, 2012 12th International Conference on Application of Concurrency to System Design (ACSD), P132, DOI 10.1109/ACSD.2012.18
   Sen K., 2006, THESIS
   Sen K, 2007, LECT NOTES COMPUT SC, V4383, P166
NR 24
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 23
DI 10.1145/2810000
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100023
DA 2024-07-18
ER

PT J
AU Namazi, A
   Abdollahi, M
   Safari, S
   Mohammadi, S
AF Namazi, Alireza
   Abdollahi, Meisam
   Safari, Saeed
   Mohammadi, Siamak
TI A Majority-Based Reliability-Aware Task Mapping in High-Performance
   Homogenous NoC Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; high performance; task mapping; many core; network-on-chip
ID TIME; OPTIMIZATION; MPSOCS
AB This article presents a new reliability-aware task mapping approach in a many-core platform at design time for applications with DAG-based task graphs. The main goal is to devise a task mapping which meets a predefined reliability threshold considering a minimized performance degradation. The proposed approach uses a majority-voting replication technique to fulfill error-masking capability. A quantitative reliability model is also proposed for the platform. Our platform is a homogenous many-core architecture with mesh-based interconnection using traditional deterministic XY routing algorithm. Our iterative approach is applicable to an unlimited number of system fault types. All parts of the platform, including cores, links, and routers, are assumed to be prone to failures. We used the MNLP optimization technique to find the optimal mapping of the presented task graph. Experimental results show that our suggested task mappings not only comply with predefined reliability thresholds but also achieve notable time complexity reduction with respect to exhaustive space exploration.
C1 [Namazi, Alireza; Abdollahi, Meisam; Safari, Saeed; Mohammadi, Siamak] Univ Tehran, Sch Elect & Comp Engn, Univ Coll Engn, North Kargar St, Tehran, Iran.
C3 University of Tehran
RP Namazi, A (corresponding author), Univ Tehran, Sch Elect & Comp Engn, Univ Coll Engn, North Kargar St, Tehran, Iran.
RI Abdollahi, Meisam/L-4538-2019; Abdollahi, Meisam/M-9439-2019; Mohammadi,
   Siamak/I-6751-2018
OI Abdollahi, Meisam/0000-0003-0187-6867; Mohammadi,
   Siamak/0000-0003-1515-7281
CR Agarwal A., 2009, Journal of Engineering, Computing and Architecture, V3
   [Anonymous], ACM COMPUTING SURVEY
   [Anonymous], 1996, Safety-critical computer systems
   [Anonymous], 2009, Synthesis Lectures on Computer Architecture, DOI DOI 10.2200/S00209ED1V01Y200907CAC008
   [Anonymous], 17 IFIP INT C VER LA
   [Anonymous], 2013, 2013 IEEE INT C IEEE
   Benoit A, 2013, J PARALLEL DISTR COM, V73, P851, DOI 10.1016/j.jpdc.2013.02.009
   Bertozzi D., 2004, IEEE Circuits and Systems Magazine, V4, P18, DOI 10.1109/MCAS.2004.1330747
   Bhardwaj K, 2012, INT SYM QUAL ELECT, P764, DOI 10.1109/ISQED.2012.6187577
   Bolchini C, 2013, IEEE T COMPUT, V62, P2489, DOI 10.1109/TC.2012.226
   Bolchini C, 2010, INT SYM DEFEC FAU TO, P35, DOI 10.1109/DFT.2010.11
   Borkar Shekhar., 2007, Proceedings of the 44th annual Design Automation Conference (DAC '07), P746, DOI DOI 10.1109/DAC.2007.375263
   Brandenburg BB, 2008, REAL TIM SYST SYMP P, P157, DOI 10.1109/RTSS.2008.23
   Catalán S, 2014, IEEE INT SYMP PARAL, P10, DOI 10.1109/ISPA.2014.11
   Chantem T, 2011, IEEE T VLSI SYST, V19, P1884, DOI 10.1109/TVLSI.2010.2058873
   Chiesi M, 2015, IEEE T PARALL DISTR, V26, P868, DOI 10.1109/TPDS.2014.2315203
   Choi J, 2012, DES AUT CON, P664
   DALLY WJ, 1990, IEEE T COMPUT, V39, P775, DOI 10.1109/12.53599
   DALLY WJ, 1986, DISTRIB COMPUT, V1, P187, DOI 10.1007/BF01660031
   Dave BP, 1999, IEEE T COMPUT, V48, P417, DOI 10.1109/12.762534
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   DUATO J, 1995, IEEE T PARALL DISTR, V6, P1055, DOI 10.1109/71.473515
   Durillo JJ, 2013, IEEE ACM INT SYMP, P203, DOI 10.1109/CCGrid.2013.62
   Ebrahimi M, 2013, ASIA S PACIF DES AUT, P35, DOI 10.1109/ASPDAC.2013.6509555
   Flich J, 2012, IEEE T PARALL DISTR, V23, P405, DOI 10.1109/TPDS.2011.190
   Ghorbani M, 2012, INT SYM QUAL ELECT, P772, DOI 10.1109/ISQED.2012.6187578
   Girault A, 2009, IEEE T DEPEND SECURE, V6, P241, DOI 10.1109/TDSC.2008.50
   Girault A, 2009, J PARALLEL DISTR COM, V69, P326, DOI 10.1016/j.jpdc.2008.11.002
   Huber B, 2012, CONCURR COMP-PRACT E, V24, P753, DOI 10.1002/cpe.1763
   Izosimov V, 2009, DES AUT TEST EUROPE, P682
   Javaid H, 2009, DES AUT CON, P250
   Jeannot E, 2008, LECT NOTES COMPUT SC, V5168, P877, DOI 10.1007/978-3-540-85451-7_94
   Jia Huang, 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P247
   Knight JC, 2002, ICSE 2002: PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P547, DOI 10.1109/ICSE.2002.1007998
   Koren CM Krishna I., 2007, FAULT TOLERANT SYSTE
   Lifa A., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P41
   Lin Chih-Sheng, 2013, J SYSTEMS ARCHITECTU
   Lin Huang, 2008, 2008 14th IEEE Pacific Rim International Symposium on Dependable Computing, P87, DOI 10.1109/PRDC.2008.23
   March JL, 2013, CONCURR COMP-PRACT E, V25, P1987, DOI 10.1002/cpe.2899
   LYONS RE, 1962, IBM J RES DEV, V6, P200, DOI 10.1147/rd.62.0200
   Manevich R., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P39, DOI 10.1109/DSD.2011.10
   Manolache S, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331343
   Mirzoyan D, 2012, INT SYM QUAL ELECT, P41, DOI 10.1109/ISQED.2012.6187472
   Nimer B, 2013, 2013 INTERNATIONAL CONFERENCE ON TECHNOLOGICAL ADVANCES IN ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (TAEECE), P72
   Orsila H, 2007, J SYST ARCHITECT, V53, P795, DOI 10.1016/j.sysarc.2007.01.013
   Ost L, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442125
   Plazar S., 2012, P 10 INT S CODE GENE, P44, DOI DOI 10.1145/2259016.2259023
   Pop P, 2009, IEEE T VLSI SYST, V17, P389, DOI 10.1109/TVLSI.2008.2003166
   Raghunathan B, 2013, DES AUT TEST EUROPE, P39
   Rhee CE, 2004, PR IEEE COMP DESIGN, P438
   Sahu PK, 2014, IEEE T VLSI SYST, V22, P300, DOI 10.1109/TVLSI.2013.2240708
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Schor Lars, 2012, SCENARIO BASED DESIG
   SIEWIOREK DP, 1975, IEEE T COMPUT, VC 24, P525, DOI 10.1109/T-C.1975.224256
   Singh A., 2013, THESIS
   Singh AK, 2010, PROCEDIA COMPUT SCI, V1, P1013, DOI 10.1016/j.procs.2010.04.113
   Tsai Po-An, 2013, 2013 INT S VLSI DES, P1
   Viqiang Ding, 2013, Journal of Computing Science and Engineering, V7, P67, DOI 10.5626/JCSE.2013.7.1.67
   Wang SQ, 2010, INT SYM QUAL ELECT, P399, DOI 10.1109/ISQED.2010.5450548
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
   Yang H., 2013, THERMAL AWARE TASK A, V7542
   Yang J, 2011, EUROMICRO WORKSHOP P, P439, DOI 10.1109/PDP.2011.90
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
NR 63
TC 8
Z9 8
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 28
DI 10.1145/3131273
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100028
DA 2024-07-18
ER

PT J
AU Azimi, I
   Anzanpour, A
   Rahmani, AM
   Pahikkala, T
   Levorato, M
   Liljeberg, P
   Dutt, N
AF Azimi, Iman
   Anzanpour, Arman
   Rahmani, Amir M.
   Pahikkala, Tapio
   Levorato, Marco
   Liljeberg, Pasi
   Dutt, Nikil
TI HiCH: Hierarchical Fog-Assisted Computing Architecture for Healthcare
   IoT
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Internet of Things; Remote Patient Monitoring; Hierarchical Computing;
   Fog Computing; MAPE-K; Machine Learning
ID MONITORING-SYSTEM; INTERNET; THINGS
AB The Internet of Things (IoT) paradigm holds significant promises for remote health monitoring systems. Due to their life-or mission-critical nature, these systems need to provide a high level of availability and accuracy. On the one hand, centralized cloud-based IoT systems lack reliability, punctuality and availability (e.g., in case of slow or unreliable Internet connection), and on the other hand, fully outsourcing data analytics to the edge of the network can result in diminished level of accuracy and adaptability due to the limited computational capacity in edge nodes. In this paper, we tackle these issues by proposing a hierarchical computing architecture, HiCH, for IoT-based health monitoring systems. The core components of the proposed system are 1) a novel computing architecture suitable for hierarchical partitioning and execution of machine learning based data analytics, 2) a closed-loop management technique capable of autonomous system adjustments with respect to patient's condition. HiCH benefits from the features offered by both fog and cloud computing and introduces a tailored management methodology for healthcare IoT systems. We demonstrate the efficacy of HiCH via a comprehensive performance assessment and evaluation on a continuous remote health monitoring case study focusing on arrhythmia detection for patients suffering from CardioVascular Diseases (CVDs).
C1 [Azimi, Iman; Anzanpour, Arman; Pahikkala, Tapio; Liljeberg, Pasi] Univ Turku, Dept Future Technol, Agora 4th Floor,Vesilinnantie 5, Turku 20500, Finland.
   [Rahmani, Amir M.; Dutt, Nikil] Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Dept Comp Sci, Zot Code 3435, Irvine, CA 92697 USA.
   [Levorato, Marco] Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Comp Sci Dept, 3206 Donald Bren Hall, Irvine, CA 92697 USA.
   [Rahmani, Amir M.] TU Wien, Vienna, Austria.
C3 University of Turku; University of California System; University of
   California Irvine; University of California System; University of
   California Irvine; Technische Universitat Wien
RP Azimi, I (corresponding author), Univ Turku, Dept Future Technol, Agora 4th Floor,Vesilinnantie 5, Turku 20500, Finland.
EM imaazi@utu.fi; armanz@utu.fi; aatapa@utu.fi; levorato@uci.edu;
   pasi.liljeberg@utu.fi; dutt@ics.uci.edu
RI Rahmani, Amir M./AAJ-8426-2020; azimi, iman/ADF-7907-2022; Pahikkala,
   Tapio/H-9659-2012; Rahmani, Amir/AAF-4232-2019; Anzanpour,
   Arman/ITV-6480-2023
OI Rahmani, Amir M./0000-0003-0725-1155; azimi, iman/0000-0001-5003-299X;
   Pahikkala, Tapio/0000-0003-4183-2455; Anzanpour,
   Arman/0000-0002-7614-0232
FU Marie Curie Actions of the European Union's H2020 Programme
FX We acknowledge financial support by the Marie Curie Actions of the
   European Union's H2020 Programme.
CR Al Faruque MA, 2016, IEEE INTERNET THINGS, V3, P161, DOI 10.1109/JIOT.2015.2471260
   Al-Fuqaha A, 2015, IEEE COMMUN SURV TUT, V17, P2347, DOI 10.1109/COMST.2015.2444095
   Ambrosin M, 2016, IEEE MICRO, V36, P25, DOI 10.1109/MM.2016.101
   [Anonymous], 2012, Learning_from_data
   Anzanpour A., 2015, SENSORS BASEL
   ANZANPOUR A, 2015, LNICST
   ANZANPOUR A, 2017, DAT C
   Arriba-Perez F., 2016, MOCAST, V16, P9
   ATMEL, 2017, CISC VIS NETW IND GL
   *ATMEL, 2017, ATMEGA328P
   Azimi I., 2016, LNICST, V181
   Azimi I, 2017, J AMB INTEL HUM COMP, V8, P273, DOI 10.1007/s12652-016-0387-y
   BEYER M, 2017, GARTNER SAYS SOLVING
   Bonomi F., 2014, Fog Computing: A Platform for Internet of Things and Analytics, P169
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Botta A, 2016, FUTURE GENER COMP SY, V56, P684, DOI 10.1016/j.future.2015.09.021
   Byers CharlesC., 2015, Ubiquity, V2015, P4
   Domingo MC, 2012, J NETW COMPUT APPL, V35, P584, DOI 10.1016/j.jnca.2011.10.015
   Catarinucci L, 2015, IEEE INTERNET THINGS, V2, P515, DOI 10.1109/JIOT.2015.2417684
   Craciunescu R., 2015, ITNG
   Craciunescu R., 2015, 49 AS C SIGN SYST CO
   Deng RL, 2016, IEEE INTERNET THINGS, V3, P1171, DOI 10.1109/JIOT.2016.2565516
   Dohr A., 2010, ASE BD SI 15
   Dubey H., 2015, ISCC
   Dworkin M., 2004, IMIS
   DWORKIN M, 2004, 80038C NIST
   Fazio M., 2015, CODES ISSS
   Gachet D., 2015, ICIEV
   Goldberger AL, 2000, CIRCULATION, V101, pE215, DOI 10.1161/01.CIR.101.23.e215
   Gómez J, 2016, PROCEDIA COMPUT SCI, V83, P90, DOI 10.1016/j.procs.2016.04.103
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   GULENKO A, 2016, IEEE INT C BIG DAT
   Gulenko A., 2016, ICEEICT
   *I TEL, 2017, BIOSPPY 0 2 0 PYTH P
   IBM Corporation, 2006, RASPB PI ZER
   Instituto de Telecomunicacoes, 2017, RN42 WIRELESS BLUETO
   Jager F, 2003, MED BIOL ENG COMPUT, V41, P172, DOI 10.1007/BF02344885
   Laney D., 2001, META GROUP RES NOTE, P1, DOI [10.1016/j.infsof.2008.09.005, DOI 10.1016/J.INFSOF.2008.09.005]
   Laney D., 2001, CPSCOM
   Leal B, 2010, INTERNET OF THINGS-BOOK, P3, DOI 10.1007/978-1-4419-1674-7_1
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Mohammed J., 2014, CIT C
   Moosavi SR, 2016, FUTURE GENER COMP SY, V64, P108, DOI 10.1016/j.future.2016.02.020
   Murphy KP, 2012, MACHINE LEARNING: A PROBABILISTIC PERSPECTIVE, P1
   O'Keeffe C, 2011, EMERG MED J, V28, P703, DOI 10.1136/emj.2009.086363
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Pescosolido L, 2016, IEEE SECOND INTERNATIONAL SMART CITIES CONFERENCE (ISC2 2016), P160
   Rahimi-Moosavi S., 2016, FGCS, V64, P108
   Rahmani Amir M, 2017, Fog Computing in the Internet of Things-Intelligence at the Edge
   Spanò E, 2016, IEEE SENS J, V16, P5452, DOI 10.1109/JSEN.2016.2564995
   TeleTracking, 2004, CISC VIS NETW IND GL
   Touati F, 2013, J MED SYST, V37, DOI 10.1007/s10916-013-9949-0
   Vaquero LM, 2014, ACM SIGCOMM COMP COM, V44, P27, DOI 10.1145/2677046.2677052
   WHO, 2011, WORLD REPORT ON DISABILITY, P1
   Xue Y., 2016, DATE
   Yi S., 2015, P 2015 WORKSH MOB BI, P37, DOI [DOI 10.1145/2757384.2757397, 10.1145/2757384.2757397]
NR 56
TC 80
Z9 93
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 174
DI 10.1145/3126501
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800057
DA 2024-07-18
ER

PT J
AU Medhat, R
   Lam, MO
   Rountree, BL
   Bonakdarpour, B
   Fischmeister, S
AF Medhat, Ramy
   Lam, Michael O.
   Rountree, Barry L.
   Bonakdarpour, Borzoo
   Fischmeister, Sebastian
TI Managing the Performance/Error Tradeoff of Floating-point Intensive
   Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-valued arithmetic; robotic vision; precision; performance; tradeoff
AB Modern embedded systems are becoming more reliant on real-valued arithmetic as they employ mathematically complex vision algorithms and sensor signal processing. Double-precision floating point is the most commonly used precision in computer vision algorithm implementations. A single-precision floating point can provide a performance boost due to less memory transfers, less cache occupancy, and relatively faster mathematical operations on some architectures. However, adopting it can result in loss of accuracy. Identifying which parts of the program can run in single-precision floating point with low impact on error is a manual and tedious process. In this paper, we propose an automatic approach to identify parts of the program that have a low impact on error using shadow-value analysis. Our approach provides the user with a performance/error tradeoff, using which the user can decide how much accuracy can be sacrificed in return for performance improvement. We illustrate the impact of the approach using a well known implementation of Apriltag detection used in robotics vision. We demonstrate that an average 1.3x speedup can be achieved with no impact on tag detection, and a 1.7x speedup with only 4% false negatives.
C1 [Medhat, Ramy; Fischmeister, Sebastian] Univ Waterloo, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
   [Lam, Michael O.] James Madison Univ, 800 South Main St, Harrisonburg, VA 22807 USA.
   [Rountree, Barry L.] Lawrence Livermore Natl Lab, 7000 East Ave, Livermore, CA 94550 USA.
   [Bonakdarpour, Borzoo] McMaster Univ, 1280 Main St West, Hamilton, ON L8S 4L7, Canada.
   [Fischmeister, Sebastian] Univ Waterloo, Waterloo, ON, Canada.
C3 University of Waterloo; James Madison University; United States
   Department of Energy (DOE); Lawrence Livermore National Laboratory;
   McMaster University; University of Waterloo
RP Medhat, R (corresponding author), Univ Waterloo, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
EM rmed-hat@uwaterloo.ca; lam2mo@jmu.edu; rountree4@llnl.gov;
   borzoo@cs.uwaterloo.ca; sfichme@uwaterloo.ca
OI Lam, Michael/0000-0002-9415-5534
CR Abadi M, ARXIV, DOI DOI 10.48550/ARXIV.1603.04467
   [Anonymous], APRILTAGS
   [Anonymous], 2012, TECH REP
   [Anonymous], 2014, WORKSH APPR COMP SYS
   [Anonymous], 2013, P 2013 OCEANS SAN DI
   [Anonymous], PENNCOSYVIO DATA SET
   [Anonymous], 2016, INT J HIGH PERFORM C
   [Anonymous], 2014, TRAINING DEEP NEURAL
   [Anonymous], POW
   [Anonymous], MICR COG TOOLK
   [Anonymous], QUARC REAL TIME CONT
   Baek W, 2010, ACM SIGPLAN NOTICES, V45, P198, DOI 10.1145/1809028.1806620
   Chippa S. T., 2013, P 50 ACM EDAC IEEE D, P1, DOI [10.1145/2463209.2488873, DOI 10.1145/2463209.2488873]
   Han J., 2013, TEST S ETS 2013 18 I, V370, P1, DOI DOI 10.1109/ETS.2013.6569370
   Lam MO, 2016, PROCEEDINGS OF ESPT 2016: 5TH WORKSHOP ON EXTREME-SCALE PROGRAMMING TOOLS, P18, DOI 10.1109/ESPT.2016.007
   Lam MO, 2012, 2012 SC COMPANION: HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SCC), P1423
   Lam MO, 2013, PARALLEL COMPUT, V39, P146, DOI 10.1016/j.parco.2012.08.002
   Liu C., 2014, Proceedings of the conference on Design, Automation Test in Europe, P95
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Olson E, 2011, IEEE INT CONF ROBOT
   Rubio-González C, 2016, PROC INT CONF SOFTW, P1074, DOI 10.1145/2884781.2884850
   Rubio-Gonzalez Cindy., 2013, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, P27
   Sampson A, 2011, ACM SIGPLAN NOTICES, V46, P164, DOI 10.1145/1993316.1993518
NR 23
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 184
DI 10.1145/3126519
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800067
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Schlatow, J
   Ernst, R
AF Schlatow, Johannes
   Ernst, Rolf
TI Response-Time Analysis for Task Chains with Complex Precedence and
   Blocking Relations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE response-time analysis; component-based software systems;
   service-oriented architectures
AB For the development of complex software systems, we often resort to component-based approaches that separate the different concerns, enhance verifiability and reusability, and for which microkernel-based implementations are a good fit to enforce these concepts. Composing such a system of several interacting software components will, however, lead to complex precedence and blocking relations, which must be taken into account when performing latency analysis. When modelling these systems by classical task graphs, some of these effects are obfuscated and tend to render such an analysis either overly pessimistic or even optimistic.
   We therefore firstly present a novel task (meta-) model that is more expressive and accurate w.r.t. these (functional) precedence and mutual blocking relations. Secondly, we apply the busy-window approach and formulate a modular response-time analysis on task-chain level suitable but not restricted to static-priority scheduled systems. We show that the conjunction of both concepts allows the calculation of reasonably tight latency bounds for scenarios not adequately covered by related work.
C1 [Schlatow, Johannes; Ernst, Rolf] TU Braunschweig, Inst Comp & Network Engn, Hans Sommer Str 66, D-38106 Braunschweig, Germany.
C3 Braunschweig University of Technology
RP Schlatow, J (corresponding author), TU Braunschweig, Inst Comp & Network Engn, Hans Sommer Str 66, D-38106 Braunschweig, Germany.
EM schlatow@ida.ing.tu-bs.de; ernst@ida.ing.tu-bs.de
OI Schlatow, Johannes/0000-0003-0654-4618
FU DFG Research Unit Controlling Concurrent Change [FOR 1800]
FX This work was funded within the DFG Research Unit Controlling Concurrent
   Change, funding number FOR 1800. The authors particularly want to thank
   Mischa Mostl for the fruitful discussions regarding our modelling
   approach.
CR [Anonymous], 2000, MOD AN SUIT REAL TIM
   [Anonymous], 2001, QNX NEUTRINO RTOS
   [Anonymous], 6 INT C HARDW SOFTW
   [Anonymous], REAL TIM EMB TECHN A
   [Anonymous], 2009, MARTE UML MODELING A
   Biondi A, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P291, DOI [10.1109/RTSS.2016.39, 10.1109/RTSS.2016.036]
   Elphinstone K, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133, DOI 10.1145/2517349.2522720
   Ernst Rolf, 2006, DESIGN AUTOMATION TE
   Feske Norman, 2021, GENODE FDN
   Henia R., 2015, WOSP 15, P35
   Kollmann Steffen, 2011, METHODEN BESCHREIBUN, P91
   Kurtin P., 2016, 2016 IEEE REAL TIM E, P1, DOI DOI 10.1109/RTAS.2016.7461325
   LIEDTKE J, 1993, ACM SIGOPS REV, V27, P175
   Maki-Turja J, 2008, REAL-TIME SYST, V40, P77, DOI 10.1007/s11241-008-9050-9
   Negrean Mircea, 2012, S IND EMB SYST SIES
   Parmer G., 2010, INT WORKSH OP SYST P
   Perathoner S, 2010, LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, P37
   Rox J, 2010, DES AUT TEST EUROPE, P226
   Schliecker Simon, 2009, INT C HARDW SOFTW CO
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Steinberg U., 2010, INT WORKSH OP SYST P
   Stigge  M., 2014, THESIS
   Tobuschat Sebastian, 2016, S IND EMB SYST SIES
NR 23
TC 12
Z9 12
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 172
DI 10.1145/3126505
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800055
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Sun, YL
   Wang, LJ
   Wang, C
   Wang, Y
AF Sun, Yuliang
   Wang, Lanjun
   Wang, Chen
   Wang, Yu
TI Exploiting Stable Data Dependency in Stream Processing Acceleration on
   FPGAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Stream processing; algorithm model; high-level synthesis
AB With the unique feature of fine-grained parallelism, field-programmable gate arrays (FPGAs) show great potential for streaming algorithm acceleration. However, the lack of a design framework, restrictions on FPGAs, and ineffective tools impede the utilization of FPGAs in practice. In this study, we provide a design paradigm to support streaming algorithm acceleration on FPGAs. We first propose an abstract model to describe streaming algorithms with homogeneous sub-functions (HSF) and stable data dependency (SDD), which we call the HSF-SDD model. Using this model, we then develop an FPGA framework, PE-Ring, that has the advantages of (1) fully exploiting algorithm parallelism to achieve high performance, (2) leveraging block RAM to serve large scale parameters, and (3) enabling flexible parameter adjustments. Based on the proposed model and framework, we finally implement a specific converter to generate the register-transfer level representation of the PE-Ring. Experimental results show that our method outperforms ordinary FPGA design tools by one to two orders of magnitude. Experiments also demonstrate the scalability of the PE-Ring.
C1 [Sun, Yuliang; Wang, Yu] Tsinghua Univ, TNList, Elect Engn Dept, Beijing 100084, Peoples R China.
   [Wang, Lanjun] Univ Waterloo, David R Cheriton Sch Comp Sci, Waterloo, ON N2L 3G1, Canada.
   [Wang, Chen] Tsinghua Univ, Natl Engn Lab Big Data Software, Beijing, Peoples R China.
   [Wang, Chen] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China.
C3 Tsinghua University; University of Waterloo; Tsinghua University;
   Tsinghua University
RP Wang, Y (corresponding author), Tsinghua Univ, TNList, Elect Engn Dept, Beijing 100084, Peoples R China.
EM sunyuliang13@mails.tsinghua.edu.cn; lanjun.wang@uwaterloo.ca;
   wang_chen@tsinghua.edu.cn; yu-wang@mail.tsinghua.edu.cn
RI WANG, Yu/B-7985-2011; Wang, Lanjun/AAM-7339-2020
OI Wang, Lanjun/0000-0002-7696-5330; Wang, Lanjun/0000-0003-1374-5602
FU 973 project [2013CB329000]; National Natural Science Foundation of China
   [61373026, 61622403]; Huawei Technologies Co. Ltd; Joint fund of
   Equipment pre-Research and Ministry of Education [6141A02022608]
FX This work was supported by 973 project 2013CB329000, National Natural
   Science Foundation of China (No. 61373026, 61622403), Huawei
   Technologies Co. Ltd, and Joint fund of Equipment pre-Research and
   Ministry of Education (No. 6141A02022608).
CR Agarwal PK, 2013, ACM T DATABASE SYST, V38, DOI 10.1145/2500128
   [Anonymous], P 22 AS S PAC DES AU
   [Anonymous], P INT S DAT PROGR LA
   [Anonymous], INF SUBS SIM SEARCH
   Arasu A, 2015, PROC INT CONF DATA, P435, DOI 10.1109/ICDE.2015.7113304
   Arumugam Subi, 2010, P ACM SIGMOD INT C M, P519, DOI DOI 10.1145/1807167.1807224
   Bilmes JA., 1998, INTCOMPUT SCIINST, V4, P126
   Ding H, 2008, PROC VLDB ENDOW, V1, P1542
   Guo C, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P182, DOI 10.1109/FPT.2012.6412132
   Kim C, 2009, LECT NOTES COMPUT SC, V5448, P3
   Kumar NSLP, 2009, HPCC: 2009 11TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, P103, DOI 10.1109/HPCC.2009.45
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Mencer O, 2006, IEEE T COMPUT AID D, V25, P1603, DOI 10.1109/TCAD.2005.857377
   Metwally A, 2006, ACM T DATABASE SYST, V31, P1095, DOI 10.1145/1166074.1166084
   Mueller R, 2012, VLDB J, V21, P1, DOI 10.1007/s00778-011-0232-z
   Muller R., 2010, SIGMOD'10, P1159, DOI [10.1145/1807167.1807307, DOI 10.1145/1807167.1807307]
   Sart Doruk, 2010, Proceedings 2010 10th IEEE International Conference on Data Mining (ICDM 2010), P1001, DOI 10.1109/ICDM.2010.21
   Sukhwani B, 2012, INT CONFER PARA, P411
   Takenaka T., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P237, DOI 10.1109/FPL.2012.6339187
   Teubner J., 2011, Proceedings of the ACM SIGMOD International Conference on Management of Data, P625, DOI [10.1145/1989323.1989389, DOI 10.1145/1989323.1989389]
   Teubner J, 2011, IEEE T KNOWL DATA EN, V23, P1169, DOI 10.1109/TKDE.2010.216
   Wang Z, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON MATERIAL SCIENCE AND ENVIRONMENTAL ENGINEERING (MSEE 2013), P53
   Woods L, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2629551
   Zhang T., 1996, BIRCH EFFICIENT DATA, V25, P103, DOI [DOI 10.1145/233269.233324, 10.1145/235968.233324]
   Zuo W., 2013, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, P9
NR 25
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
DI 10.1145/3092950
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000026
DA 2024-07-18
ER

PT J
AU Zheng, X
   Julien, C
   Chen, HX
   Podorozhny, R
   Cassez, F
AF Zheng, Xi
   Julien, Christine
   Chen, Hongxu
   Podorozhny, Rodion
   Cassez, Franck
TI Real-Time Simulation Support for Runtime Verification of Cyber-Physical
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Runtime verification
AB In Cyber-Physical Systems (CPS), cyber and physical components must work seamlessly in tandem. Runtime verification of CPS is essential yet very difficult, due to deployment environments that are expensive, dangerous, or simply impossible to use for verification tasks. A key enabling factor of runtime verification of CPS is the ability to integrate real-time simulations of portions of the CPS into live running systems. We propose a verification approach that allows CPS application developers to opportunistically leverage real-time simulation to support runtime verification. Our approach, termed BRACEBIND, allows selecting, at runtime, between actual physical processes or simulations of them to support a running CPS application. To build BRACEBIND, we create a real-time simulation architecture to generate and manage multiple real-time simulation environments based on existing simulation models in a manner that ensures sufficient accuracy for verifying a CPS application. Specifically, BRACEBIND aims to both improve simulation speed and minimize latency, thereby making it feasible to integrate simulations of physical processes into the running CPS application. BRACEBIND then integrates this real-time simulation architecture with an existing runtime verification approach that has low computational overhead and high accuracy. This integration uses an aspect-oriented adapter architecture that connects the variables in the cyber portion of the CPS application with either sensors and actuators in the physical world or the automatically generated real-time simulation. Our experimental results show that, with a negligible performance penalty, our approach is both efficient and effective in detecting program errors that are otherwise only detectable in a physical deployment.
C1 [Zheng, Xi] Deakin Univ, Fac Sci Engn & Built Environm, Sch Informat Technol, 221 Burwood Highway, Burwood, Vic 3125, Australia.
   [Julien, Christine] Univ Texas Austin, Dept Elect & Comp Engn, One Univ Stn,C500, Austin, TX 78712 USA.
   [Chen, Hongxu] Tsinghua Univ, Dept Automot Engn, A539-1 Lee Shau Kee Sci & Technol Bldg, Beijing 100084, Peoples R China.
   [Podorozhny, Rodion] Texas State Univ, Coll Sci & Engn, CMAL 307E,San Marcos Campus, San Marcos, TX USA.
   [Cassez, Franck] Macquarie Univ, Fac Sci & Engn, Dept Comp, Sydney, NSW 2109, Australia.
C3 Deakin University; University of Texas System; University of Texas
   Austin; Tsinghua University; Texas State University System; Texas State
   University San Marcos; Macquarie University
RP Zheng, X (corresponding author), Deakin Univ, Fac Sci Engn & Built Environm, Sch Informat Technol, 221 Burwood Highway, Burwood, Vic 3125, Australia.
EM xi.zheng@deakin.edu.au; c.julien@mail.utexas.edu;
   herschel.chen@gmail.com; rp31@txstate.edu; franck.cassez@mq.edu.au
RI Zheng, Xi/AAV-8387-2020
OI Zheng, Xi/0000-0002-2572-2355; Cassez, Franck/0000-0002-4317-5025;
   Julien, Christine/0000-0002-4131-4642
FU National Science Foundation [CNS-1239498]
FX This work is supported by the National Science Foundation, under grant
   CNS-1239498.
CR Al-Hammouri AT, 2012, COMPUT COMMUN, V36, P8, DOI 10.1016/j.comcom.2012.01.003
   [Anonymous], 2016, LABVIEW REALTIME
   [Anonymous], 2016, PXI SAMPLE PRICE
   [Anonymous], 2016, LABVIEW US MAN
   Bastian J., 2011, P 8 INT MOD C CIT
   Baszynski M, 2016, ARCH ELECTR ENG, V65, P463, DOI 10.1515/aee-2016-0034
   Belanger J., 2010, PLANET RT, V1, P25
   Ben Khaled A, 2014, SIMUL MODEL PRACT TH, V47, P79, DOI 10.1016/j.simpat.2014.05.002
   Bgednar R., 2007, PROC SCSC 2007 SUMME, P189
   Blockwitz T., 2012, 9 INT MOD C, P173, DOI DOI 10.3384/ECP12076173
   Chen H. X., 2010, P EL VEH S EVS 2510
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   Fetzer C., 1995, P C COMP ASS COMPASS
   Gholkar A., 2004, P REAL TIM LIN WORKS
   Goswami D., 2011, P AS S PAC DES AUT C
   Harakawa M., 2005, P INT S PAR EX COMP
   Henzinger T. A., 1995, P S THEOR COMP STOC9
   Horling B, 2006, AUTON AGENT MULTI-AG, V12, P35, DOI 10.1007/s10458-005-3998-9
   Hunkeler U, 2008, 2008 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEM SOFTWARE AND MIDDLEWARE AND WORKSHOPS, VOLS 1 AND 2, P791, DOI 10.1109/COMSWA.2008.4554519
   Jin XQ, 2015, IEEE T COMPUT AID D, V34, P1704, DOI 10.1109/TCAD.2015.2421907
   Jones T., 2010, P S COMP ARCH HIGH P
   Joyner ML, 2014, MATH BIOSCI ENG, V11, P1411, DOI 10.3934/mbe.2014.11.1411
   Kiczales G, 1997, LECT NOTES COMPUT SC, V1241, P220, DOI 10.1007/BFb0053381
   Kinsy M., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P305, DOI 10.1109/RTSS.2011.35
   Lesser V, 2004, AUTON AGENT MULTI-AG, V9, P87, DOI 10.1023/B:AGNT.0000019690.28073.04
   Miller B., 2011, P EL SYST LEV SYNTH
   MILLS DL, 1991, IEEE T COMMUN, V39, P1482, DOI 10.1109/26.103043
   PXI, 2016, WHATS PXI
   Rabbath CA, 2000, PROCEEDINGS OF THE 2000 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, P232, DOI 10.1109/WSC.2000.899723
   Robocup Federation, ROB NORM LEAG
   Sanchez-G J. J., 1995, P C POW IND COMP APP
   Wook Hyun Kwon, 1999, Proceedings of the 1999 IEEE International Symposium on Computer Aided Control System Design (Cat. No.99TH8404), P115, DOI 10.1109/CACSD.1999.808634
   Yan W, 2012, HICONS 12: PROCEEDINGS OF THE 1ST ACM INTERNATIONAL CONFERENCE ON HIGH CONFIDENCE NETWORKED SYSTEMS, P81
   Zhang Z., 2013, P INT C CYB PHYS SYS
   Zheng X., 2015, P C MOB AD HOC SENS
   Zheng X, 2014, PROCEEDINGS OF THE 1ST INTERNATIONAL CONFERENCE ON MOBILE SOFTWARE ENGINEERING AND SYSTEMS (MOBILESOFT 2014), P8, DOI 10.1145/2593902.2593907
NR 36
TC 7
Z9 8
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 106
DI 10.1145/3063382
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000016
DA 2024-07-18
ER

PT J
AU Landy, A
   Stitt, G
AF Landy, Aaron
   Stitt, Greg
TI Serial Arithmetic Strategies for Improving FPGA Throughput
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE FPGA; serial arithmetic; SerDes; sliding window
ID MULTIPLIER
AB Serial arithmetic has been shown to offer attractive advantages in area for field-programmable gate array (FPGA) datapaths but suffers from a significant reduction in throughput compared to traditional bit-parallel designs. In this work, we perform a performance and trade-off analysis that counterintuitively shows that, despite the decreased throughput of individual serial operators, replication of serial arithmetic can provide a 2.1x average increase in throughput compared to bit-parallel pipelines for common FPGA applications. We complement this analysis with a novel SerDes architecture that enables existing FPGA pipelines to be replaced with serial logic with potentially higher throughput. We also present a serialized sliding-window architecture that improves average throughput 2.4x compared to existing bit-parallel work.
C1 [Landy, Aaron; Stitt, Greg] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Landy, A (corresponding author), Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
EM landy@hcs.ufl.edu; gstitt@ece.ufl.edu
FU National Science Foundation [CNS-1149285]
FX This work is supported by the National Science Foundation, under grant
   CNS-1149285.
CR Altera, 2002, EV HIGH SPEED TRANS
   Andraka R. J., 1993, P PLD C
   [Anonymous], 2014, P 41 ANN INT S COMP
   [Anonymous], 2013, XIL CONSTR GUID UG62
   Baylock G. A., 1990, Technique for converting either way between a plurality of N synchronized serial bit streams and a parallel TDM format, Patent No. 4924464
   Charych H., 1992, Serial-to-parallel and parallel- to- serial converter, Patent No. 5134702
   CHEN IN, 1979, IEEE T COMPUT, V28, P721
   Coole J, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P275
   CORBETT P, 1992, IEEE T CIRCUITS-II, V39, P62, DOI 10.1109/82.204111
   DADDA L, 1990, PROCEEDINGS OF THE INTERNATIONAL CONF ON APPLICATION SPECIFIC ARRAY PROCESSORS, P530, DOI 10.1109/ASAP.1990.145489
   Dadda L., 1989, Proceedings of 9th Symposium on Computer Arithmetic (Cat. No.89CH2757-3), P78, DOI 10.1109/ARITH.1989.72812
   de Dinechin F, 2011, IEEE DES TEST COMPUT, V28, P18, DOI 10.1109/MDT.2011.44
   Denyer P. B., 1982, P ESSCIRC82, P215
   Elliott J. E., 1983, Parallel to serial converter, Patent No. 4377806
   Flavio M., 1975, Multiplexing/ demultiplexing network with series/ parallel conversion for TDM system, Patent No. 3914553
   Fowers J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P47
   HARTLEY R, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P641, DOI 10.1109/ISCAS.1989.100433
   HARTLEY R, 1990, IEEE T CIRCUITS SYST, V37, P707, DOI 10.1109/31.55029
   Hartley R. I., 1990, To-digit-serial converters for systems processing data in digit-serial format, Patent No. 4942396
   Herrera E., 1966, Serial-parallel mode digital converter, Patent No. 3267460
   Hush G., 1997, Serial to parallel conversion with phase locked loop, Patent No. 5598156
   Khalil A. H., 1998, Proceedings of the Tenth International Conference on Microelectronics (Cat. No.98EX186), P21, DOI 10.1109/ICM.1998.825558
   Koenig H. J., 1977, Parallel to serial digital converter, Patent No. 4023144
   Landry Jr R., 1998, P MIDW S CIRC SYST, P46
   Landy A, 2015, ANN IEEE SYM FIELD P, P9, DOI 10.1109/FCCM.2015.53
   Lavin C, 2011, ANN IEEE SYM FIELD P, P117, DOI 10.1109/FCCM.2011.17
   LYON RF, 1976, IEEE T COMMUN, V24, P418, DOI 10.1109/TCOM.1976.1093315
   Miller A. J., 2003, FPGA implemented bit- serial multiplier and infinite impulse response filter, Patent No. 6584481
   Rao VM, 1996, PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, P61, DOI 10.1109/MWSCAS.1996.594029
   Satyanarayana J. H., 1994, Proceedings of the 26th Southeastern Symposium on System Theory (Cat. No.94TH0599-1), P229, DOI 10.1109/SSST.1994.287878
   Smith S.W., 1997, SCI ENG GUIDE DIGITA
   SMITH SG, 1987, IEE PROC-E, V134, P271, DOI 10.1049/ip-e.1987.0046
   WU IC, 1987, IEEE T COMPUT, V36, P1243, DOI 10.1109/TC.1987.1676865
   Xilinx, 2015, 7 FPGAS SEL RES
   Xilinx, 2013, XIL 7 FPGA ZYNQ7000
   Xilinx, 2013, 7 FPGAS C ONF LOG BL
   YAMANAKA N, 1988, IEEE T COMMUN, V36, P1221, DOI 10.1109/26.8928
NR 37
TC 3
Z9 3
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 84
DI 10.1145/2996459
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300023
DA 2024-07-18
ER

PT J
AU Dietrich, C
   Hoffmann, M
   Lohmann, D
AF Dietrich, Christian
   Hoffmann, Martin
   Lohmann, Daniel
TI Global Optimization of Fixed-Priority Real-Time Systems by RTOS-Aware
   Control-Flow Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Global control-flow graph; static analysis; OSEK; AUTOSAR; static system
   tailoring; whole-system optimization
AB Cyber-physical systems typically target a dedicated purpose; their embedded real-time control system, such as an automotive control unit, is designed with a well-defined set of functionalities. On the software side, this results in a large amount of implicit and explicit static knowledge about the system and its behavior already at compile time. Compilers have become increasingly better at extracting and exploiting such static knowledge. For instance, many optimizations have been lifted up to the interprocedural or even to the whole-program level. However, whole-program optimizations generally stop at the application-kernel boundary: control-flow transitions between different threads are not yet analyzed.
   In this article, we cross the application-kernel boundary by combining the semantics of a real-time operating system (RTOS) with deterministic fixed-priority scheduling (e.g., OSEK/AUTOSAR, ARINC 653, mu ITRON, POSIX.4) and the explicit application knowledge to enable system-wide, flow-sensitive compiler optimizations. We present two methods to extract a cross-kernel, control-flow-graph that provides a global view on all possible execution paths of a real-time system. Having this knowledge at hand, we tailor the operating system kernel more closely to the particular application scenario. For the example of a real-world safety-critical control system, we present three possible use cases. (1) Runtime optimizations, by means of specialized system calls for each call site, allow one speed up the kernel execution path by 28% in our benchmark scenario. Furthermore, we target transient hardware fault tolerance with two automated software-based countermeasures: (2) generation of OS state assertions on the expected system behavior, and (3) a system-wide dominator-region based control-flow error detection, both of which leverage significant robustness improvements.
C1 [Dietrich, Christian; Hoffmann, Martin; Lohmann, Daniel] Friedrich Alexander Univ Erlangen Nurnberg, Martenstr 1, D-91058 Erlangen, Germany.
   [Dietrich, Christian; Lohmann, Daniel] Leibniz Univ Hannover, Appelstr 4, D-30167 Hannover, Germany.
C3 University of Erlangen Nuremberg; Leibniz University Hannover
RP Dietrich, C (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg, Martenstr 1, D-91058 Erlangen, Germany.; Dietrich, C (corresponding author), Leibniz Univ Hannover, Appelstr 4, D-30167 Hannover, Germany.
EM dietrich@sra.uni-hannover.de; hoffmann@cs.fau.de;
   lohmann@sra.uni-hannover.de
RI Dietrich, Christian/U-8964-2019
OI Dietrich, Christian/0000-0001-9258-0513; Lohmann,
   Daniel/0000-0001-8224-4161
FU German Research Foundation (DFG) [LO 1719/1-3 (SPP 1500), SCHR 603/9-1]
FX This work was partly supported by the German Research Foundation (DFG)
   under grant nos. LO 1719/1-3 (SPP 1500) and SCHR 603/9-1.
CR Alkhalifa Z, 1999, IEEE T PARALL DISTR, V10, P627, DOI 10.1109/71.774911
   [Anonymous], 6531 AEEC ARINC
   [Anonymous], OSPERT 15
   [Anonymous], 1970, ACM SIGPLAN NOTICES, DOI DOI 10.1145/390013.808479
   [Anonymous], 2005, OP SYST SPEC 2 2 3
   [Anonymous], 2013, TECHNICAL REPORT
   [Anonymous], TECHNICAL REPORT
   [Anonymous], GUID US C LANG CRIT
   [Anonymous], 2626242011 ISO
   Barthelmann V, 2002, ACM SIGPLAN NOTICES, V37, P149, DOI 10.1145/566225.513855
   Benso A, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P299, DOI 10.1109/ATS.2001.990300
   Bertran Ramon, 2006, 2 WSHOP INT OP SYST
   Broy M., 2006, 28th International Conference on Software Engineering Proceedings, P33, DOI 10.1145/1134285.1134292
   Cooling J.E., 2003, SOFTWARE ENG REAL TI
   Dietrich Christian, 2015, P 2015 ACM SIGPLAN S
   Erhardt C., 2011, JTRES'11: Proceedings of the 9th International Workshop on Java Technologies for Real-Time and Embedded Systems. (York, P96, DOI DOI 10.1145/2043910.2043927
   Goloubeva O, 2003, INT SYM DEFEC FAU TO, P581, DOI 10.1109/DFTVS.2003.1250158
   Hoffmann M, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P259, DOI 10.1109/RTAS.2015.7108449
   JOHNSON R, 1994, SIGPLAN NOTICES, V29, P171, DOI 10.1145/773473.178258
   Lawton KevinP., 1996, Linux Journal, V29es, P7
   Lengauer T., 1979, ACM T PROGR LANG SYS, V1, P121, DOI 10.1145/357062.357071
   Marwedel P., 2006, EMBEDDED SYSTEM DESI
   McNamee D, 2001, ACM T COMPUT SYST, V19, P217, DOI 10.1145/377769.377778
   Oh N, 2002, IEEE T RELIAB, V51, P111, DOI 10.1109/24.994926
   Prosser R.T., 1959, DEC 1 3 1959 E JOINT, P133, DOI DOI 10.1145/1460299.1460314
   Pu C., 1988, Computing Systems, V1, P11
   Scheler Fabian, 2010, Proceedings of the 2010 13th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC 2010). Volume I: Main Symposium, P34, DOI 10.1109/ISORC.2010.11
   Schirmeier H, 2015, 2015 ELEVENTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC), P245, DOI 10.1109/EDCC.2015.28
   SHIVERS O, 1988, SIGPLAN NOTICES, V23, P164, DOI 10.1145/960116.54007
   TAKADA H, 1995, IEEE MICRO, V15, P46, DOI 10.1109/40.476258
   Ulbrich P., 2011, Proceedings of the 26th ACM Symposium on Applied Computing (SAC'11). (TaiChung, P380
   Vemu R, 2008, IEEE INT ON LINE, P73, DOI 10.1109/IOLTS.2008.52
   Waszniowski L, 2008, REAL-TIME SYST, V38, P39, DOI 10.1007/s11241-007-9036-z
   Yanhong Huang, 2011, Proceedings of the 2011 IEEE 5th International Symposium on Theoretical Aspects of Software Engineering (TASE 2011), P142, DOI 10.1109/TASE.2011.11
   YAU SS, 1980, IEEE T SOFTWARE ENG, V6, P126, DOI 10.1109/TSE.1980.234478
NR 35
TC 8
Z9 9
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 35
DI 10.1145/2950053
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900008
DA 2024-07-18
ER

PT J
AU Fu, S
   Xu, GA
   Pan, J
   Wang, ZY
   Wang, A
AF Fu, Shan
   Xu, Guoai
   Pan, Juan
   Wang, Zongyue
   Wang, An
TI Differential Fault Attack on ITUbee Block Cipher
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Differential fault attack; ITUbee
AB Differential Fault Attack (DFA) is a powerful cryptanalytic technique to retrieve secret keys by exploiting the faulty ciphertexts generated during encryption procedure. This article proposes a novel DFA attack that is effective on ITUbee, a software-oriented block cipher for resource-constrained devices. Different from other DFA, our attack makes use of not only faulty values, but also differences between fault-free intermediate values corresponding to 2 plaintexts, which combine traditional differential analysis with DFA. The possible injection positions with different number of faults are discussed. The most efficient attack takes 225 round function operations with 4 faults, which is achieved in a few seconds on a PC.
C1 [Fu, Shan; Xu, Guoai] Beijing Univ Posts & Telecommun, Natl Engn Lab Mobile Network Secur, Beijing 100876, Peoples R China.
   [Pan, Juan; Wang, Zongyue] China Acad Informat & Commun Technol, Beijing 100191, Peoples R China.
   [Wang, An] Beijing Inst Technol, Sch Comp Sci, Beijing 100081, Peoples R China.
C3 Beijing University of Posts & Telecommunications; China Academy of
   Information & Communication Technology; Beijing Institute of Technology
RP Wang, ZY (corresponding author), China Acad Informat & Commun Technol, Beijing 100191, Peoples R China.
EM shanfu.bupt@gmail.com; xga@bupt.edu.cn; panjuan@caict.ac.cn;
   wangzongyue@caict.ac.cn; wanganl@bit.edu.cn
FU National High Technology Research and Development Program ("863"
   Program) of China [2015AA017202]; National Natural Science Foundation of
   China [61402252]; Beijing Natural Science Foundation [4162053]; Beijing
   Institute of Technology Research Fund Program for Young Scholars
FX This work was supported by the National High Technology Research and
   Development Program ("863" Program) of China (Grant No.2015AA017202),
   National Natural Science Foundation of China (Grant No. 61402252),
   Beijing Natural Science Foundation (Grant No. 4162053), and Beijing
   Institute of Technology Research Fund Program for Young Scholars.
   Foundation of Science and Technology on Information Assurance Laboratory
   (No. KJ-15-005).
CR Aumüller C, 2002, LECT NOTES COMPUT SC, V2523, P260
   Bar-El H, 2006, P IEEE, V94, P370, DOI 10.1109/JPROC.2005.862424
   Barenghi Alessandro, 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2010), P7, DOI 10.1109/HST.2010.5513121
   Biham E, 1997, LECT NOTES COMPUT SC, V1294, P513
   Chen CN, 2003, LECT NOTES COMPUT SC, V2727, P118
   Chen H, 2007, LECT NOTES COMPUT SC, V4681, P284, DOI 10.1007/978-3-540-77048-0_22
   Daemen Joan, 2002, DESIGN RIJNDAEL THE
   Dusart P, 2003, LECT NOTES COMPUT SC, V2846, P293
   Fukunaga T, 2009, 2009 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2009), P84, DOI 10.1109/FDTC.2009.34
   Gilbert H, 2010, LECT NOTES COMPUT SC, V6147, P365, DOI 10.1007/978-3-642-13858-4_21
   Karakoc Ferhat, 2013, Lightweight Cryptography for Security and Privacy. Second International Workshop, LightSec 2013. Revised Selected Papers: LNCS 8162, P16, DOI 10.1007/978-3-642-40392-7_2
   Kim CH, 2008, LECT NOTES COMPUT SC, V5189, P48
   Kim CH, 2012, INFORM SCIENCES, V199, P43, DOI 10.1016/j.ins.2012.02.028
   Li RL, 2011, INFORM PROCESS LETT, V111, P156, DOI 10.1016/j.ipl.2010.11.011
   Li W, 2008, INFORM SCIENCES, V178, P3727, DOI 10.1016/j.ins.2008.05.031
   Moradi A, 2006, LECT NOTES COMPUT SC, V4249, P91
   Piret G, 2003, LECT NOTES COMPUT SC, V2779, P77, DOI 10.1007/978-3-540-45238-6_7
   Soleimany H, 2015, IET INFORM SECUR, V9, P179, DOI 10.1049/iet-ifs.2014.0131
   Takahashi J, 2008, FDTC 2008: FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY, PROCEEDINGS, P25, DOI 10.1109/FDTC.2008.14
NR 19
TC 4
Z9 5
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 54
DI 10.1145/2967610
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900027
DA 2024-07-18
ER

PT J
AU Chiew, WM
   Lin, F
   Seah, HS
AF Chiew, Wei Ming
   Lin, Feng
   Seah, Hock Soon
TI A Novel Embedded Interpolation Algorithm with Negative Squared Distance
   for Real-Time Endomicroscopy
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded systems; image processing
ID IMAGE INTERPOLATION
AB Interpolation is the most executed operation and one of the main bottlenecks in embedded imaging, registration, and rendering systems. Existing methods either lack parallelization and scalability capabilities or are too computationally complex to execute efficiently. Acknowledging that improving execution time leads to degradation in image quality, we formulate a novel Negative Squared Distance (NSD) interpolation method that exhibits excellent performance by exploiting Look-Up Table (LUT) optimization for Field Programmable Gate Array (FPGA) speedup, with a balanced trade-off in quality in our embedded endomicroscopic imaging system. Quantitative analysis on performance and resource utilization of NSD against existing methods is reported through an implementation on a Xilinx ML605 platform. Functional validation using practical image resizing and rotation applications to compare qualitative performance against existing algorithms is performed and presented with visual and numerical results. Our method is shown to have a smaller design size and produces a maximum throughput of over twofold against trilinear interpolation with on-par image quality as the baseline method.
C1 [Chiew, Wei Ming; Seah, Hock Soon] Nanyang Technol Univ, Singapore, Singapore.
   [Lin, Feng] Foshan Univ, Foshan Nanyang Inst, Foshan, Peoples R China.
   [Chiew, Wei Ming; Lin, Feng; Seah, Hock Soon] Nanyang Technol Univ, Sch Comp Sci & Engn, Block N4 02a-32,Nanyang Ave, Singapore 639798, Singapore.
C3 Nanyang Technological University; Foshan University; Nanyang
   Technological University
RP Chiew, WM (corresponding author), Nanyang Technol Univ, Singapore, Singapore.; Chiew, WM (corresponding author), Nanyang Technol Univ, Sch Comp Sci & Engn, Block N4 02a-32,Nanyang Ave, Singapore 639798, Singapore.
EM chie0017@e.ntu.edu.sg; asflin@ntu.edu.sg; ashsseah@ntu.edu.sg
RI Seah, Hock Soon/AAK-9900-2020
OI Seah, Hock Soon/0000-0003-2699-7147
FU Ministry of Education, Singapore [MOE2011-T2-2-037]
FX This work is supported by the Ministry of Education, Singapore, under
   grant MOE2011-T2-2-037.
CR [Anonymous], 2 INT S APPL SCI BIO
   Azgin H., 2014, PROC 24 INT C FIELD, P1
   Chen Jiang Bo, 2014, ADV MAT RES, V945, P1739
   Chiew WM, 2014, COMPUT IND, V65, P367, DOI 10.1016/j.compind.2013.10.002
   Chiew WM, 2012, IEEE I C EMBED SOFTW, P1321, DOI 10.1109/HPCC.2012.195
   Chiew WM, 2011, WORLD J CLIN ONCOL, V2, P179, DOI 10.5306/wjco.v2.i4.179
   Chiew Wei Ming, 2010, 1 ANN INT C REAL TIM
   DANIELSSON PE, 1992, CVGIP-GRAPH MODEL IM, V54, P340, DOI 10.1016/1049-9652(92)90080-H
   Fowers J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P47
   Franke R., 1982, MATH COMPUT, V38, P181
   Fung R, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P838, DOI 10.1109/ICCAD.2004.1382691
   Grevera GJ, 1998, IEEE T MED IMAGING, V17, P642, DOI 10.1109/42.730408
   Gross WJ, 2004, ANN IEEE SYM FIELD P, P310, DOI 10.1109/FCCM.2004.16
   Fuentes IOH, 2009, 2009 INTERNATIONAL CONFERENCE ON ELECTRICAL COMMUNICATIONS AND COMPUTERS, P25, DOI 10.1109/CONIELECOMP.2009.47
   Hladuvka J., 2001, Vision, Modeling, and Visualization 2001. Proceedings, P113
   HOU HS, 1978, IEEE T ACOUST SPEECH, V26, P508
   Interrante V., 1997, Computer Graphics Proceedings, SIGGRAPH 97, P109, DOI 10.1145/258734.258796
   Jakhetiya V, 2010, PROC SPIE, V7546, DOI 10.1117/12.855799
   Kelly F, 2004, P SOC PHOTO-OPT INS, V5297, P184, DOI 10.1117/12.526400
   KEYS RG, 1981, IEEE T ACOUST SPEECH, V29, P1153, DOI 10.1109/TASSP.1981.1163711
   Kraus M, 2007, LECT NOTES COMPUT SC, V4522, P532
   Ma HP, 2014, PROC SPIE, V9301, DOI 10.1117/12.2069192
   Moses C. J., 2011, 2011 Proceedings of International Conference on Emerging Trends in Electrical and Computer Technology (ICETECT 2011), P816, DOI 10.1109/ICETECT.2011.5760231
   Moses C. John, 2010, 2010 International Conference on Communication Control and Computing Technologies, P132
   Muyan-Özçelik P, 2008, INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCES AND ITS APPLICATIONS, PROCEEDINGS, P223, DOI 10.1109/ICCSA.2008.22
   Nalder IA, 1998, AGR FOREST METEOROL, V92, P211, DOI 10.1016/S0168-1923(98)00102-6
   Pauwels K, 2012, IEEE T COMPUT, V61, P999, DOI 10.1109/TC.2011.120
   Pellerin David., 2005, Practical FPGA Programming in C, VFirst
   RAYA SP, 1990, IEEE T MED IMAGING, V9, P32, DOI 10.1109/42.52980
   Rowland S. W., 1979, Image reconstruction from projections. Implementation and applications, P9
   Ruijters Daniel, 2008, Journal of Graphics Tools, V13, P61
   Silva C., 2005, BRAZIL J THEO APPL C, V12, P9
   Thévenaz P, 2000, IEEE T MED IMAGING, V19, P739, DOI 10.1109/42.875199
   Thong PSP, 2012, J BIOMED OPT, V17, DOI 10.1117/1.JBO.17.5.056009
   Vuduc R., 2010, P 2 USENIX C HOT TOP, V13
   WATSON DF, 1985, GEO-PROCESSING, V2, P315
NR 36
TC 2
Z9 2
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 75
DI 10.1145/2905367
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100014
DA 2024-07-18
ER

PT J
AU Tanasa, B
   Bordoloi, UD
   Eles, P
   Peng, ZB
AF Tanasa, Bogdan
   Bordoloi, Unmesh D.
   Eles, Petru
   Peng, Zebo
TI Correlation-Aware Probabilistic Timing Analysis for the Dynamic Segment
   of FlexRay
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Automotive networks; correlations; deadline miss ratio; dynamic segment;
   flexray; probabilistic analysis; timing analysis
ID COMMUNICATION
AB We propose an analytical framework for probabilistic timing analysis of the event-triggered Dynamic segment of the FlexRay communication protocol. Specifically, our framework computes the Deadline Miss Ratio of each message. The core problem is formulated as a Mixed Integer Linear Program (MILP). Given the intractability of the problem, we also propose several techniques that help to mitigate the running times of our tool. This includes the re-engineering of the problem to run it on GPUs as well as reformulating the MILP itself.
   Most importantly, we also show how our framework can handle correlations between the queuing events of messages. This is challenging because one cannot apply the convolution operator in the same way as in the case of independent queuing events.
C1 [Tanasa, Bogdan; Bordoloi, Unmesh D.; Eles, Petru; Peng, Zebo] Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
C3 Linkoping University
RP Tanasa, B (corresponding author), Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
EM bogdan.tanasa@liu.se; unmesh.bordoloi@liu.se; petru.eles@liu.se;
   zebo.peng@liu.se
CR AccelerEyes, 2013, JACK HIGH PERF SOFTW
   Ahmed Masud, 2012, RTCSA
   [Anonymous], 2012, ECRTS
   [Anonymous], 2007, NUMERICAL RECIPES
   Bernat G., 2005, J EMBED COMPUT, V1, P179
   Cazorla FJ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465796
   Cucu-Grosjean Liliana, 2013, 60 ANNIVERSARY A BUR
   Davis R. I., 2013, ECRTS
   Díaz JL, 2002, REAL TIM SYST SYMP P, P289, DOI 10.1109/REAL.2002.1181583
   DURRETT R., 2010, PROBABILITY THEORY E
   Durrett Richard, 2010, RTSS, P215
   Feng Jimin, 2007, RTCSA
   Flexray, 2005, FLEXRAY COMM SYST SP
   Haibo Zeng, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1932, DOI 10.1109/CIT.2010.329
   ILOG, 2014, CPLEX HIGH PERF SOFT
   Kim B, 2009, C OPT FIB COMM SAN D, P1
   Li HS, 2008, CHINESE SCI BULL, V53, P2586, DOI 10.1007/s11434-008-0351-0
   Liu R, 2014, REAL TIM SYST SYMP P, P314, DOI 10.1109/RTSS.2014.38
   Lofberg Johan, 2004, S COMP AID CONTR SYS
   Lu Y, 2012, REAL TIM SYST SYMP P, P351, DOI 10.1109/RTSS.2012.85
   Lukasiewycz Martin, 2012, ADV REAL TIME SYSTEM, P323
   Manolache Sorin, 2004, T EMBEDDED COMPUTER, V3, P4
   Maxim D, 2013, REAL TIM SYST SYMP P, P224, DOI 10.1109/RTSS.2013.30
   Neukirchner M., 2012, 2012 7th IEEE International Symposium on Industrial Embedded Systems (SIES 2012). Proceedings, P21, DOI 10.1109/SIES.2012.6356566
   Nolte T, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P200, DOI 10.1109/RTTAS.2003.1203052
   Pop T, 2008, REAL-TIME SYST, V39, P205, DOI 10.1007/s11241-007-9040-3
   Schmidt K., 2010, Vehicular Technology Conference Fall (VTC 2010-Fall), 2010 IEEE 72nd, P1
   Sturm JF, 1999, OPTIM METHOD SOFTW, V11-2, P625, DOI 10.1080/10556789908805766
   Tanasa B, 2012, IEEE REAL TIME, P185, DOI 10.1109/RTAS.2012.10
   Tanasa B, 2010, REAL TIM SYST SYMP P, P385, DOI 10.1109/RTSS.2010.31
   Zeng HB, 2011, IEEE T IND INFORM, V7, P1, DOI 10.1109/TII.2010.2089465
   Zeng HB, 2009, IEEE T IND INFORM, V5, P388, DOI 10.1109/TII.2009.2032067
NR 32
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 54
DI 10.1145/2870635
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700015
DA 2024-07-18
ER

PT J
AU Corre, Y
   Diguet, JP
   Heller, D
   Blouin, D
   Lagadec, L
AF Corre, Youenn
   Diguet, Jean-Philippe
   Heller, Dominique
   Blouin, Dominique
   Lagadec, Loic
TI TBES: Template-Based Exploration and Synthesis of Heterogeneous
   Multiprocessor Architectures on FPGA
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Electronic system level; high-level synthesis;
   multiprocessor; system-on-chip
ID DESIGN
AB This article describes TBES, a software end-to-end environment for synthesizing multitask applications on FPGAs. The implementation follows a template-based approach for creating heterogeneous multiprocessor architectures. Heterogeneity stems from the use of general-purpose processors along with custom accelerators. Experimental results demonstrate substantial speedup for several classes of applications.
   Furthermore, this work allows for reducing development costs and saving development time for the software architect, the domain expert, and the optimization expert. This work provides a framework to bring together various existing tools and optimisation algorithms. The advantages are manifold: modularity and flexibility, easy customization for best-fit algorithm selection, durability and evolution over time, and legacy preservation including domain experts' know-how.
   In addition to the use of architecture templates for the overall system, a second contribution lies in using high-level synthesis for promoting exploration of hardware IPs. The domain expert, who best knows which tasks are good candidates for hardware implementation, selects parts of the initial application to be potentially synthesized as dedicated accelerators. As a consequence, the HLS general problem turns into a constrained and more tractable issue, and automation capabilities eliminate the need for tedious and error-prone manual processes during domain space exploration.
   The automation only takes place once the application has been broken down into concurrent tasks by the designer, who can then drive the synthesis process with a set of parameters provided by TBES to balance tradeoffs between optimization efforts and quality of results.
   The approach is demonstrated step by step up to FPGA implementations and executions with an MJPEG benchmark and a complex Viola-Jones face detection application. We show that TBES allows one to achieve results with up to 10 times speedup to reduce development times and to widen design space exploration.
C1 [Corre, Youenn; Diguet, Jean-Philippe; Heller, Dominique] Univ Bretagne Sud, Lab STICC, Ctr Rech, BP 92116, F-56321 Lorient, France.
   [Diguet, Jean-Philippe] CNRS, Lab STICC, Lorient, France.
   [Heller, Dominique; Blouin, Dominique] Univ Bretagne Sud, Lab STICC, Lorient, France.
   [Lagadec, Loic] ENSTA Bretagne, Lab STICC, 2 Rue Francois Verny, F-29806 Brest 9, France.
   [Blouin, Dominique] Univ Potsdam, Hasso Plattner Inst, Prof Dr Helmert Str 2-3, D-14482 Potsdam, Germany.
C3 Centre National de la Recherche Scientifique (CNRS); ENSTA Bretagne;
   University of Potsdam
RP Corre, Y; Diguet, JP; Heller, D (corresponding author), Univ Bretagne Sud, Lab STICC, Ctr Rech, BP 92116, F-56321 Lorient, France.; Diguet, JP (corresponding author), CNRS, Lab STICC, Lorient, France.; Heller, D; Blouin, D (corresponding author), Univ Bretagne Sud, Lab STICC, Lorient, France.; Lagadec, L (corresponding author), ENSTA Bretagne, Lab STICC, 2 Rue Francois Verny, F-29806 Brest 9, France.; Blouin, D (corresponding author), Univ Potsdam, Hasso Plattner Inst, Prof Dr Helmert Str 2-3, D-14482 Potsdam, Germany.
EM youenn.corre@univ-ubs.fr; jean-philippe.diguet@univ-ubs.fr;
   dominique.heller@univ-ubs.fr; dominique.blouin@hpi.de;
   loic.lagadec@ensta-bretagne.fr
RI Diguet, Jean-Philippe/N-1728-2014
OI lagadec, loic/0000-0003-3778-3144
CR Alqasemi U, 2012, IEEE T ULTRASON FERR, V59, P1344, DOI 10.1109/TUFFC.2012.2335
   [Anonymous], INFORM PROCESSING
   [Anonymous], PLATF FORM SPEC REF
   [Anonymous], P ACM IEEE INT C HAR
   [Anonymous], XIL XUPV5 LX110T FPG
   [Anonymous], MOD BAS ENG DESCR
   [Anonymous], STRAT 10 OV
   [Anonymous], ACM SIGPLAN NOTICES
   [Anonymous], P 2001 IEEE COMP SOC
   [Anonymous], EURASIP J EMBEDDED S
   [Anonymous], P GREAT LAK S VLSI
   [Anonymous], P 2010 INT SOC DES C
   [Anonymous], XIL ML605 FPGA BOARD
   [Anonymous], SPACE
   [Anonymous], P 2012 22 INT C FIEL
   [Anonymous], P WORKSH INT COMP AR
   [Anonymous], CODES ISSS 06
   Augé I, 2005, IEEE T COMPUT AID D, V24, P1811, DOI 10.1109/TCAD.2005.852431
   Benkrid K, 2002, PARALLEL COMPUT, V28, P1141, DOI 10.1016/S0167-8191(02)00106-0
   Coussy P., 2008, High-Level Synthesis: From Algorithm to Digital Circuit, P147
   Feiler PH., 2012, Model-based engineering with AADL: An introduction to the SAE architecture analysis design language
   Fort B, 2014, 2014 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2014), P120, DOI 10.1109/EUC.2014.26
   Ha S, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255461
   Hill MD, 2008, COMPUTER, V41, P33, DOI 10.1109/MC.2008.209
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   Kuhn HW, 2005, NAV RES LOG, V52, P7, DOI 10.1002/nav.20053
   Leeser M, 2004, ANN IEEE SYM FIELD P, P147, DOI 10.1109/FCCM.2004.53
   Pawelczak P, 2011, IEEE COMMUN MAG, V49, P90, DOI 10.1109/MCOM.2011.5723805
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Rashid M, 2009, INT SYM QUAL ELECT, P330, DOI 10.1109/ISQED.2009.4810316
   Sadri M., 2013, Proceedings of the 10th FPGA world Conference, P5
   Suzuki D, 2013, IEICE ELECTRON EXPR, V10, DOI 10.1587/elex.10.20130772
   Thompson M, 2007, PERFORMING SPANISHNESS: HISTORY, CULTURAL IDENTITY AND CENSORSHIP IN THE THEATRE OF JOSE MARIA RODRIGUEZ MENDEZ, P9, DOI 10.1145/1289816.1289823
   Vassiliadis S, 2004, IEEE T COMPUT, V53, P1363, DOI 10.1109/TC.2004.104
   Yankova Y, 2007, I C FIELD PROG LOGIC, P697, DOI 10.1109/FPL.2007.4380748
NR 35
TC 0
Z9 0
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 9
DI 10.1145/2816817
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000009
DA 2024-07-18
ER

PT J
AU Martin, P
   Wanner, L
   Srivastava, M
AF Martin, Paul
   Wanner, Lucas
   Srivastava, Mani
TI Runtime Optimization of System Utility with Variable Hardware
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Management; Performance; Variability; embedded operating
   systems; power consumption
ID LOW-POWER; DESIGN; PERFORMANCE; IMPACT; ARCHITECTURE; VARIABILITY;
   ENERGY; YIELD; NBTI
AB Increasing hardware variability in newer integrated circuit fabrication technologies has caused corresponding power variations on a large scale. These variations are particularly exaggerated for idle power consumption, motivating the need to mitigate the effects of variability in systems whose operation is dominated by long idle states with periodic active states. In systems where computation is severely limited by anemic energy reserves and where a long overall system lifetime is desired, maximizing the quality of a given application subject to these constraints is both challenging and an important step toward achieving high-quality deployments. This work describes VaRTOS, an architecture and corresponding set of operating system abstractions that provide explicit treatment of both idle and active power variations for tasks running in real-time operating systems. Tasks in VaRTOS express elasticity by exposing individual knobs-shared variables that the operating system can tune to adjust task quality and, correspondingly, task power, maximizing application utility both on a per-task and on a system-wide basis. We provide results regarding online learning of instance-specific sleep power, active power, and task-level power expenditure on simulated hardware with demonstrated effects for several prototypical applications. Our results on networked sensing applications, which are representative of a broader category of applications that VaRTOS targets, show that VaRTOS can reduce variability-induced energy expenditure errors from over 70% in many cases to under 2% in most cases and under 5% in the worst case.
C1 [Martin, Paul; Srivastava, Mani] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
   [Wanner, Lucas] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
C3 University of California System; University of California Los Angeles;
   University of California System; University of California Los Angeles
RP Martin, P (corresponding author), Univ Calif Los Angeles, Dept Elect Engn, 420 Westwood Plaza,56-125KK EEIV, Los Angeles, CA 90095 USA.
EM pdmartin@ucla.edu; wanner@ucla.edu; mbs@ucla.edu
RI Wanner, Lucas/AAT-9471-2021; Wanner, Lucas/G-7496-2015
OI Wanner, Lucas/0000-0002-5564-698X; Wanner, Lucas/0000-0002-5564-698X;
   Srivastava, Mani/0000-0002-3782-9192
FU NSF [CCF-1029030, CNS-0905580, CNS-0910706, CNS-1143667]; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [1029030] Funding Source: National Science Foundation
FX The authors would like to thank Supriyo Chakraborty for help with the
   initial problem formalization, Liangzhen Lai for valuable input
   regarding power variation models, and Puneet Gupta for help with the
   VarEMU project and additional prior work. This material is based in part
   on work supported by the NSF under awards CCF-1029030, CNS-0905580,
   CNS-0910706, and CNS-1143667. Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the author(s)
   and do not necessarily reflect the views of the NSF.
CR Agarwal A, 2005, IEEE J SOLID-ST CIRC, V40, P1804, DOI 10.1109/JSSC.2005.852159
   [Anonymous], 2010, INT TECHN ROADM SEM
   Baek W, 2010, ACM SIGPLAN NOTICES, V45, P198, DOI 10.1145/1809028.1806620
   Balaji B., 2012, PROC USENIX C POWER, P8
   Bathen LAD, 2012, DES AUT TEST EUROPE, P284
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Bernstein K, 2006, IBM J RES DEV, V50, P433, DOI 10.1147/rd.504.0433
   Bhardwaj S, 2006, IEEE CUST INTEGR CIR, P189, DOI 10.1109/CICC.2006.320885
   Bhunia S, 2007, I CONF VLSI DESIGN, P699, DOI 10.1109/VLSID.2007.131
   Borkar S, 2003, DES AUT CON, P338
   Cao Y, 2002, P IEEE INT ASIC C&E, P411, DOI 10.1109/ASIC.2002.1158094
   Chan TB, 2012, INT SYM QUAL ELECT, P633, DOI 10.1109/ISQED.2012.6187559
   Chandra S, 2009, IEEE T VLSI SYST, V17, P1220, DOI 10.1109/TVLSI.2009.2019803
   Chen XM, 2012, IEEE T VLSI SYST, V20, P2143, DOI 10.1109/TVLSI.2011.2168433
   Cho HM, 2012, IEEE T COMPUT AID D, V31, P546, DOI 10.1109/TCAD.2011.2179038
   Choi SH, 2004, DES AUT CON, P454, DOI 10.1145/996566.996695
   Datta A, 2005, DES AUT TEST EUROPE, P926, DOI 10.1109/DATE.2005.278
   Dighe Saurabh, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P174, DOI 10.1109/ISSCC.2010.5433997
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   FreeRTOS Project, 2013, FREERTOS PROJ
   Garg S., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P203
   Ghasemzadeh H., 2012, PROC ISLPED, P357
   Ghosh S, 2007, IEEE T COMPUT AID D, V26, P1947, DOI 10.1109/TCAD.2007.896305
   Gregg J, 2007, IEEE T VLSI SYST, V15, P366, DOI 10.1109/TVLSI.2007.893626
   Gupta P, 2003, 4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P273, DOI 10.1109/ISQED.2003.1194745
   Kang KY, 2006, ACM T DES AUTOMAT EL, V11, P848, DOI 10.1145/1179461.1179464
   Khandelwal V, 2007, ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P11
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Lachenmann A, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P131
   LIU JWS, 1994, P IEEE, V82, P83, DOI 10.1109/5.259428
   Matsuda T, 2006, 2006 FIRST INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS, P106, DOI 10.1109/CCE.2006.350835
   McIntire D, 2006, IPSN 2006: THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P449
   Meng K, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P262, DOI 10.1109/LPE.2006.4271847
   Neiroukh S., 2005, P C DES AUT TEST EUR
   NLopt Project, 2013, NLOPT PROJ
   Pant A, 2012, IEEE T VLSI SYST, V20, P1986, DOI 10.1109/TVLSI.2011.2167360
   Rabaey JanM., 1996, Digital integrated circuits, V996
   Rahimi A., 2012, P ACM IEEE INT S LOW, P6
   RUMBLE SM, 2009, P ACM MOB ACM, P49
   Sylvester D, 2006, IEEE DES TEST COMPUT, V23, P484, DOI 10.1109/MDT.2006.145
   Teodorescu R, 2008, CONF PROC INT SYMP C, P363, DOI 10.1109/ISCA.2008.40
   Tiwari A, 2007, CONF PROC INT SYMP C, P323, DOI 10.1145/1273440.1250703
   Tschanz J., 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), P422, DOI 10.1109/ISSCC.2002.993112
   U. S. Climate Reference Network (USCRN), 2012, HOURL TEMP DAT
   VarEMU Project, 2013, EM TESTB VAR AW SOFT
   VEENDRICK HJM, 1984, IEEE J SOLID-ST CIRC, V19, P468, DOI 10.1109/JSSC.1984.1052168
   Wang WP, 2007, DES AUT CON, P364
   Wanner L., 2012, IEEE T VERY LARGE SC, V21, P1000
   Zeng H, 2002, ACM SIGPLAN NOTICES, V37, P123, DOI 10.1145/605432.605411
   Zheng R, 2009, IEEE CUST INTEGR CIR, P427, DOI 10.1109/CICC.2009.5280814
NR 50
TC 3
Z9 3
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 24
DI 10.1145/2656338
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800005
DA 2024-07-18
ER

PT J
AU Rodrigues, R
   Koren, I
   Kundu, S
AF Rodrigues, Rance
   Koren, Israel
   Kundu, Sandip
TI Does the Sharing of Execution Units Improve Performance/Power of
   Multicores?
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Multicore processors; resource sharing; Shared Floating-Point Execution
   Units (S_FP_X); Shared Floating-Point Queue and Execution Units
   (S_FP_QX); Shared Large Execution Units (S_FP_INT); Voltage Frequency
   Islands (VFI); Nominal Mode (NM); High-Frequency Mode (HFM);
   High-Voltage and -Frequency Mode (HVFM); Dynamic Frequency Boosting
   (DFB); Dynamic Voltage and Frequency Boosting (DVFB)
AB Several studies and recent real-world designs have promoted sharing of underutilized resources between cores in a multicore processor to achieve better performance/power. It has been argued that when utilization of such resources is low, sharing has a negligible impact on performance while offering considerable area and power benefits. In this article, we investigate the performance and performance/watt implications of sharing large and underutilized resources between pairs of cores in a multicore. We first study sharing of the entire floating-point datapath (including reservation stations and execution units) by two cores, similar to AMD's Bulldozer. We find that while this architecture results in power savings for certain workload combinations, it also results in significant performance loss of up to 28%. Next, we study an alternative sharing architecture where only the floating-point execution units are shared, while the individual cores retain their reservation stations. This reduces the highest performance loss to 14%. We then extend the study to include sharing of other large execution units that are used infrequently, namely, the integer multiply and divide units. Subsequently, we analyze the impact of sharing hardware resources in Simultaneously Multithreaded (SMT) processors where multiple threads run concurrently on the same core. We observe that sharing improves performance/watt at a negligible performance cost only if the shared units have high throughput. Sharing low-throughput units reduces both performance and performance/watt. To increase the throughput of the shared units, we propose the use of Dynamic Voltage and Frequency Boosting (DVFB) of only the shared units that can be placed on a separate voltage island. Our results indicate that the use of DVFB improves both performance and performance/watt by as much as 22% and 10%, respectively.
RP Rodrigues, R (corresponding author), 151 Holdsworth Way,306 Knowles Engn Bldg, Amherst, MA 01003 USA.
EM rance.rodrigues@gmail.com; koren@ecs.umass.edu; kundu@ecs.umass.edu
OI Kundu, Sandip/0000-0001-8221-3824
CR [Anonymous], 2000, STAND PERF EV CORP S
   Borodin D., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P311, DOI 10.1109/SAMOS.2011.6045477
   BROOKS D, 2000, P 27 INT S COMP ARCH
   Butler M, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.23
   Contreras G, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P221, DOI 10.1109/LPE.2005.195518
   Dolbeau R., 2004, J INSTR LEVEL PARALL, V6
   Eyerman S, 2011, ACM T ARCHIT CODE OP, V8, DOI 10.1145/1952998.1952999
   Fog A., 2012, TECHNICAL REPORT
   Garg S, 2009, DES AUT CON, P818
   Ghosh S, 2010, IEEE T VLSI SYST, V18, P1301, DOI 10.1109/TVLSI.2009.2022531
   Gupta S, 2008, INT SYMP MICROARCH, P141, DOI 10.1109/MICRO.2008.4771786
   Hazucha P, 2005, IEEE J SOLID-ST CIRC, V40, P933, DOI 10.1109/JSSC.2004.842831
   Homayoun H., 2012, Proceedings of International Symposium on High Performance Computer Architecture, P1
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Kumar R, 2004, INT SYMP MICROARCH, P195
   Lackey DE, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P195, DOI 10.1109/ICCAD.2002.1167534
   Lichtenau D, 2004, ISSCC DIG TECH PAP I, V47, P356, DOI 10.1109/ISSCC.2004.1332741
   Renau Jose., 2005, SESC SUPERESCALAR SI
   Rodrigues R., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P121, DOI 10.1109/PACT.2011.18
   Rodrigues R, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390196
   Semeraro G, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P29
   Shivakumar P, 2003, PR IEEE COMP DESIGN, P481, DOI 10.1109/ICCD.2003.1240944
   Shivakumar P., 2001, Technical Report
   Singh Karan, 2009, Computer Architecture News, V37, P46, DOI 10.1145/1577129.1577137
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   Tullsen DM, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P191, DOI 10.1145/232974.232993
   Watanabe Y, 2010, CONF PROC INT SYMP C, P2, DOI 10.1145/1816038.1815965
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Wooyoung Jang, 2010, 2010 International Conference on Green Circuits and Systems (ICGCS 2010), P217, DOI 10.1109/ICGCS.2010.5543066
NR 29
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 17
DI 10.1145/2680543
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200017
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sarkar, A
   Mueller, F
   Ramaprasad, H
AF Sarkar, Abhik
   Mueller, Frank
   Ramaprasad, Harini
TI Static Task Partitioning for Locked Caches in Multicore Real-Time
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Real-time systems; multicore architectures;
   timing analysis
ID LOCKING
AB Growing processing demand on multitasking real-time systems can be met by employing scalable multicore architectures. For such environments, locking cache lines for hard real-time systems ensures timing predictability of data references and may lower worst-case execution time. This work studies the benefits of cache locking on massive multicore architectures with private caches in the context of hard real-time systems. In shared cache architectures, the cache is a single resource shared among all of the tasks. However, in scalable cache architectures with private caches, conflicts exist only among the tasks scheduled on one core. This calls for a cache-aware allocation of tasks onto cores.
   The objective of this work is to increase the predictability of memory accesses resolved by caches while reducing the number of cores for a given task set. This allows designers to reduce the footprint of their subsystem of real-time tasks and thereby cost, either by choosing a product with fewer cores as a target or to allow more subsystems to be co-located on a given fixed number of cores.
   Our work proposes a novel variant of the cache-unaware First Fit Decreasing (FFD) algorithm called Naive locked First Fit Decreasing (NFFD) policy. We propose two cache-aware static scheduling schemes: (a) Greedy First Fit Decreasing (GFFD) and (b) Colored First Fit Decreasing (CoFFD) for task sets where tasks do not have intratask conflicts among locked regions (Scenario A). NFFD is capable of scheduling high utilization task sets that FFD cannot schedule. Experiments also show that CoFFD consistently outperforms GFFD, resulting in a lower number of cores and lower system utilization. CoFFD reduces the number of core requirements by 30% to 60% compared to NFFD.
   For a more generic case where tasks have intratask conflicts, we split the task partitioning between two phases: task selection and task allocation (Scenario B). Instead of resolving conflicts at a global level, these algorithms resolve conflicts among regions while allocating a task onto a core and unlocking at region level instead of task level. We show that a combination of dynamic ordering (task selection) with Chaitin's Coloring (task allocation) scheme reduces the number of cores required by up to 22% over a basic scheme (in a combination of monotone ordering and regional FFD). Regional unlocking allows this scheme to outperform CoFFD for medium utilization task sets from Scenario A. However, CoFFD performs better than any other scheme for high utilization task sets from Scenario A. Overall, this work is unique in considering the challenges of future multicore architectures for real-time systems and provides key insights into task partitioning and cache-locking mechanisms for architectures with private caches.
C1 [Sarkar, Abhik; Mueller, Frank] N Carolina State Univ, Dept Comp Sci, Raleigh, NC 27695 USA.
   [Ramaprasad, Harini] So Illinois Univ, Dept Comp Sci, Carbondale, IL 62901 USA.
C3 North Carolina State University; Southern Illinois University System;
   Southern Illinois University
RP Sarkar, A (corresponding author), N Carolina State Univ, Dept Comp Sci, Raleigh, NC 27695 USA.
OI Sarkar, Abhik/0009-0007-6733-0548
FU NSF [0905181, 0905212, 1239246]; Direct For Computer & Info Scie &
   Enginr; Division Of Computer and Network Systems [0905212, 1239246,
   0905181] Funding Source: National Science Foundation
FX This work was supported in part by NSF grants 0905181, 0905212, and
   1239246. This journal version is an extension of prior work [Sarkar et
   al. 2012]. This article introduces a set of novel algorithms for task
   sets that have intratask conflicts (Scenario B), which are listed fourth
   in our summary of contributions in Section 1. It adds two whole new
   sections: Section 4 and Section 6.2. In Section 5, we explain the
   inclusion of TGFF [Dick et al. 1998] to generate a large set of task
   sets to introduce a wide range of intra- and intertask conflicts. In
   Section 3, we illustrate the inefficiency of CoFFD and GFFD in dealing
   with Scenario B.
CR Adapteva, 2014, PAR COMP SPEC
   Akesson B., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P251
   Anderson JH, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P179
   [Anonymous], P 2007 ACM IEEE C SU
   ARM, 2014, ARM11 MPCORE PROC
   BURCHARD A, 1995, IEEE T COMPUT, V44, P1429, DOI 10.1109/12.477248
   Busquets-Mataix J. V., 1996, Proceedings of the Eighth Euromicro Workshop on Real-Time Systems, P271, DOI 10.1109/EMWRTS.1996.557940
   BusquetsMataix JV, 1997, EUROMICRO, P56, DOI 10.1109/EMWRTS.1997.613764
   CALANDRINO J, 2008, EUR C REAL TIM SYST, P209
   Chaitin G. J., 1982, SIGPLAN Notices, V17, P98, DOI 10.1145/872726.806984
   Chattopadhyay S., 2010, Proceedings of the 13th international workshop on software compilers for embedded systems, P6
   Choffnes David, 2008, Operating Systems Review, V42, P92, DOI 10.1145/1341312.1341328
   de Dinechin BD, 2013, PROCEDIA COMPUT SCI, V18, P1654, DOI 10.1016/j.procs.2013.05.333
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Engblom J, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P152, DOI 10.1109/RTTAS.2003.1203047
   Freescale, 2008, P4080 MULT PROC
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Guan Nan., 2009, P 7 ACM INT C EMBEDD, P245
   Hardy D, 2009, REAL TIM SYST SYMP P, P68, DOI 10.1109/RTSS.2009.34
   Herter J, 2011, EUROMICRO, P23, DOI 10.1109/ECRTS.2011.11
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   Jin Ouyang, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P409, DOI 10.1109/MICRO.2010.21
   Li TH, 2008, CHEM PHYS LETT, V458, P19, DOI 10.1016/j.cplett.2008.04.057
   Liedtke J, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P213, DOI 10.1109/RTTAS.1997.601360
   Liu TT, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P35, DOI 10.1109/RTAS.2009.11
   Mancuso R, 2013, IEEE REAL TIME, P45, DOI 10.1109/RTAS.2013.6531078
   MUELLER F, 1995, P ACM SIGPLAN WORKSH, P137
   Paolieri M, 2011, IEEE REAL TIME, P280, DOI 10.1109/RTAS.2011.34
   Paolieri M, 2009, CONF PROC INT SYMP C, P57, DOI 10.1145/1555815.1555764
   Plazar S., 2012, P 10 INT S CODE GENE, P44, DOI DOI 10.1145/2259016.2259023
   Puaut I, 2002, REAL TIM SYST SYMP P, P114, DOI 10.1109/REAL.2002.1181567
   Puaut I, 2007, DES AUT TEST EUROPE, P1484
   Puaut I, 2006, EUROMICRO, P217, DOI 10.1109/ECRTS.2006.32
   Ramaprasad H, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880063
   Sarkar A, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P161
   Suhendra V, 2008, DES AUT CON, P300
   Tiantian Liu, 2010, Proceedings 39th International Conference on Parallel Processing (ICPP 2010), P573, DOI 10.1109/ICPP.2010.65
   Tilera, 2009, TIL PROC FAM
   Vera X, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P154, DOI 10.1109/REAL.2003.1253263
   Vera X, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1324969.1324973
   Ward BC, 2013, EUROMICRO, P157, DOI 10.1109/ECRTS.2013.26
   Wolfe A., 1993, P WORKSH RESP COMP S
   Yuny H., 2014, P IEEE REAL TIM EMB
NR 43
TC 6
Z9 10
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 4
DI 10.1145/2638557
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Yang, ZF
   Lin, W
   Wu, M
AF Yang, Zhengfeng
   Lin, Wang
   Wu, Min
TI Exact Safety Verification of Hybrid Systems Based on Bilinear SOS
   Representation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Reliability; Verification; Symbolic-numeric computation;
   bilinear SOS programming; nonlinear hybrid system; safety verification;
   invariant generation
ID REACHABILITY; COMPUTATION; INVARIANTS; REGION
AB In this article, we address the problem of safety verification of nonlinear hybrid systems. A hybrid symbolic-numeric method is presented to compute exact inequality invariants of hybrid systems efficiently. Some numerical invariants of a hybrid system can be obtained by solving a bilinear SOS programming via the PENBMI solver or iterative method, then the modified Newton refinement and rational vector recovery techniques are applied to obtain exact polynomial invariants with rational coefficients, which exactly satisfy the conditions of invariants. Experiments on some benchmarks are given to illustrate the efficiency of our algorithm.
C1 [Yang, Zhengfeng; Wu, Min] E China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200062, Peoples R China.
   [Lin, Wang] Wenzhou Univ, Coll Math & Informat Sci, Wenzhou 325035, Zhejiang, Peoples R China.
C3 East China Normal University; Wenzhou University
RP Wu, M (corresponding author), E China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200062, Peoples R China.
EM zfyang@sei.ecnu.edu.cn; linwang@wzu.edu.cn; mwu@sei.ecnu.edu.cn
RI LIN, WANG/JWA-3182-2024
FU National Natural Science Foundation of China [11371143, 11471209,
   91118007, 61321064]; Innovation Program of Shanghai Municipal Education
   Commission [14ZZ046]; Natural Science Foundation of Zhejiang Province
   [LQ13F020041, LY13F030005]
FX This material is supported in part by the National Natural Science
   Foundation of China under Grants 11371143, 11471209, 91118007, and
   61321064, the Innovation Program of Shanghai Municipal Education
   Commission under Grant 14ZZ046, and the Natural Science Foundation of
   Zhejiang Province under Grant LQ13F020041 and LY13F030005.
CR Alur Rajeev., 2006, ACM T EMBED COMPUT S, V5, P152
   Anderson J, 2012, IEEE T AUTOMAT CONTR, V57, P1516, DOI 10.1109/TAC.2011.2175058
   [Anonymous], 2007, ACM Commun. Comput. Algebra, DOI DOI 10.1145/1358190.1358197
   Chesi G, 2010, IEEE T AUTOMAT CONTR, V55, P2500, DOI 10.1109/TAC.2010.2046926
   Chutinan A, 2003, IEEE T AUTOMAT CONTR, V48, P64, DOI 10.1109/TAC.2002.806655
   Dolzmann A., 1997, SIGSAM Bulletin, V31, P2, DOI 10.1145/261320.261324
   El Din M. Safey, 2003, RAGLIB REAL ALGEBRAI
   Golub G.H., 1989, MATRIX COMPUTATIONS
   Gulwani S, 2008, LECT NOTES COMPUT SC, V5123, P190
   Henzinger TA, 1996, IEEE S LOG, P278, DOI 10.1109/LICS.1996.561342
   Jiang Liu, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P97
   Kaltofen E, 2008, P 21 INT S SYMB ALG, P155
   Kaltofen EL, 2012, J SYMB COMPUT, V47, P1, DOI 10.1016/j.jsc.2011.08.002
   Kocvara M, 2003, OPTIM METHOD SOFTW, V18, P317, DOI 10.1080/1055678031000098773
   Kocvara M., 2005, PENBMI USERS GUIDE V
   Lafferriere G, 2001, J SYMB COMPUT, V32, P231, DOI 10.1006/jsco.2001.0472
   LAGARIAS JC, 1985, SIAM J COMPUT, V14, P196, DOI 10.1137/0214016
   Lasserre J.B., 2010, Moments, Positive Polynomials and their Applications
   Leibfritz F, 2002, SIAM J OPTIMIZ, V12, P1048, DOI 10.1137/S1052623400375865
   Lin W, 2014, SCI CHINA INFORM SCI, V57, DOI 10.1007/s11432-013-4961-z
   Parrilo PA, 2003, MATH PROGRAM, V96, P293, DOI 10.1007/s10107-003-0387-5
   Platzer A, 2007, LECT NOTES COMPUT SC, V4416, P473
   Platzer A, 2009, FORM METHOD SYST DES, V35, P98, DOI 10.1007/s10703-009-0079-8
   Prajna S, 2004, LECT NOTES COMPUT SC, V2993, P477
   PRAJNA S, 2005, THESIS CALIFORNIA I
   Ratschan S, 2006, LECT NOTES ARTIF INT, V4120, P196
   Ratschan S, 2010, SIAM J CONTROL OPTIM, V48, P4377, DOI 10.1137/090749955
   Ratschan S, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1210268.1210276
   Rodríguez-Carbonell E, 2005, LECT NOTES COMPUT SC, V3414, P590
   Sankaranarayanan S, 2008, FORM METHOD SYST DES, V32, P25, DOI 10.1007/s10703-007-0046-1
   Shah G. A., 2008, P 17 IFAC WORLD C, P6932
   Sloth C, 2012, HSCC 12: PROCEEDINGS OF THE 15TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P15
   Sturm T, 2011, ISSAC 2011: PROCEEDINGS OF THE 36TH INTERNATIONAL SYMPOSIUM ON SYMBOLIC AND ALGEBRAIC COMPUTATION, P329
   Tiwari A, 2003, LECT NOTES COMPUT SC, V2623, P514
   Wu M, 2011, P 2011 INT WORKSH SY, P104
   Yanami H, 2007, FUTURE GENER COMP SY, V23, P721, DOI 10.1016/j.future.2006.10.009
   Zaki M. H., 2007, TECHNICAL REPORT
   Zaki M.H., 2007, P INT C COMP SCI, P93
NR 38
TC 23
Z9 23
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 16
DI 10.1145/2629424
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200016
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Del Barrio, AA
   Bagherzadeh, N
   Hermida, R
AF Del Barrio, Alberto A.
   Bagherzadeh, Nader
   Hermida, Roman
TI Ultra-Low-Power Adder Stage Design for Exascale Floating Point Units
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Floating point unit; multiply
   accumulation; multispeculation
ID PROCESSOR
AB Currently, the most powerful supercomputers can provide tens of petaflops. Future many-core systems are estimated to provide an exaflop. However, the power budget limitation makes these machines still unfeasible and unaffordable. Floating Point Units (FPUs) are critical from both the power consumption and performance points of view of today's microprocessors and supercomputers. Literature offers very different designs. Some of them are focused on increasing performance no matter the penalty, and others on decreasing power at the expense of lower performance. In this article, we propose a novel approach for reducing the power of the FPU without degrading the rest of parameters. Concretely, this power reduction is also accompanied by an area reduction and a performance improvement. Hence, an overall energy gain will be produced. According to our experiments, our proposed unit consumes 17.5%, 23% and 16.5% less energy for single, double and quadruple precision, with an additional 15%, 21.5% and 14.5% delay reduction, respectively. Furthermore, area is also diminished by 4%, 4.5 and 5%.
C1 [Del Barrio, Alberto A.; Hermida, Roman] Univ Complutense Madrid, E-28040 Madrid, Spain.
   [Bagherzadeh, Nader] Univ Calif Irvine, Ctr Pervas Commun & Comp, Irvine, CA 92717 USA.
C3 Complutense University of Madrid; University of California System;
   University of California Irvine
RP Del Barrio, AA (corresponding author), Univ Complutense Madrid, E-28040 Madrid, Spain.
EM abarriog@ucm.es
RI Hermida, Roman/M-6281-2015; Del Barrio Garcia, Alberto
   Antonio/G-9962-2015
OI Hermida, Roman/0000-0002-8022-6098; Del Barrio Garcia, Alberto
   Antonio/0000-0002-6769-1200; Bagherzadeh, Nader/0000-0001-7216-0546
FU Complutense University Postdoctoral Grant Del Amo; Spanish Government
   Research Grant [TIN 2008/00508, TECS2012-33892]
FX This work has been supported by the Complutense University Postdoctoral
   Grant Del Amo and the Spanish Government Research Grants TIN 2008/00508
   and TECS2012-33892.
CR [Anonymous], 2010, INT S COMP ARCH
   [Anonymous], 2008, EXASCALE COMPUTING S
   Ashmila EM, 2005, IEE P-COMPUT DIG T, V152, P697, DOI 10.1049/ip-cdt:20045185
   Bienia C., 2011, Ph.D. dissertation
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bruguera JD, 2005, P S COMP ARITHM, P42, DOI 10.1109/ARITH.2005.22
   Chatterjee S, 2005, IBM J RES DEV, V49, P377, DOI 10.1147/rd.492.0377
   Del Barrio AA, 2012, IEEE T COMPUT AID D, V31, P1817, DOI 10.1109/TCAD.2012.2208966
   Ercegovac Milos Dragutin, 2003, Digital Arithmetic, V1st
   Fan DR, 2012, IEEE MICRO, V32, P38, DOI 10.1109/MM.2012.32
   HAMMING RW, 1970, BELL SYST TECH J, V49, P1609, DOI 10.1002/j.1538-7305.1970.tb04281.x
   Haring RA, 2012, IEEE MICRO, V32, P48, DOI 10.1109/MM.2011.108
   Huang LB, 2012, IEEE T COMPUT, V61, P745, DOI 10.1109/TC.2011.77
   Huang W, 2011, IEEE MICRO, V31, P16, DOI 10.1109/MM.2011.42
   Jessani RM, 1996, IBM J RES DEV, V40, P559, DOI 10.1147/rd.405.0559
   Jessani RM, 1998, IEEE T COMPUT, V47, P927, DOI 10.1109/12.713312
   Kogge PM, 2009, COMPUT SCI ENG, V11, P10, DOI 10.1109/MCSE.2009.150
   Koren I., 2002, COMPUTER ARITHMETIC
   Lang T, 2004, IEEE T COMPUT, V53, P988, DOI 10.1109/TC.2004.44
   Leavitt N, 2012, COMPUTER, V45, P14, DOI 10.1109/MC.2012.363
   Lu SL, 2004, COMPUTER, V37, P67, DOI 10.1109/MC.2004.1274006
   Luo Z, 2000, IEEE T COMPUT, V49, P208, DOI 10.1109/12.841125
   MONTOYE RK, 1990, IBM J RES DEV, V34, P59, DOI 10.1147/rd.341.0059
   Nowick SM, 1996, IEE P-COMPUT DIG T, V143, P301, DOI 10.1049/ip-cdt:19960704
   OKLOBDZIJA VG, 1992, CONFERENCE RECORD OF THE TWENTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, P391, DOI 10.1109/ACSSC.1992.269243
   Owens JD, 2008, P IEEE, V96, P879, DOI 10.1109/JPROC.2008.917757
   Pillai R. V. K., 1998, P IEEE CAN C EL COMP, P105
   Raman SK, 2000, IEEE MICRO, V20, P47, DOI 10.1109/40.865866
   Schmookler MS, 2001, P S COMP ARITHM, P7, DOI 10.1109/ARITH.2001.930098
   Tan D, 2009, IEEE T COMPUT, V58, P175, DOI 10.1109/TC.2008.203
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   Vangal SR, 2006, IEEE J SOLID-ST CIRC, V41, P2314, DOI 10.1109/JSSC.2006.881557
   Verma AK, 2008, DES AUT TEST EUROPE, P1092
   Verma A, 2009, ASIA S PACIF DES AUT, P203, DOI 10.1109/ASPDAC.2009.4796481
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Zuras D., 2008, 7542008 IEEE, V754-2008, P1, DOI [DOI 10.1109/IEEESTD.2008.4610935, DOI 10.1109/IEEESTD.2008.5976968]
NR 36
TC 8
Z9 9
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 105
DI 10.1145/2567932
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chang, YH
   Yang, MC
   Kuo, TW
   Hwang, RH
AF Chang, Yuan-Hao
   Yang, Ming-Chang
   Kuo, Tei-Wei
   Hwang, Ren-Hung
TI A Reliability Enhancement Design under the Flash Translation Layer for
   MLC-Based Flash-Memory Storage Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Management; Measurement; Performance;
   Reliability; Flash memory; reliability; error correction; RAID; storage
   system; MLC; mirror; bad block; error recover; error rate
AB Although flash memory has gained very strong momentum in the storage market, the reliability of flash-memory chips has been dropped significantly in the past years. This article presents a reliability enhancement design under the flash management layer (i.e., flash translation layer) to address this concern so as to reduce the design complexity of flash-memory management software/firmware and to improve the maintainability and portability of existing and future products. In particular, a log-based write strategy with a hash-based caching policy is proposed to provide extra ECC redundancy and performance improvement. Strategies for bad block management are also presented. The failure rate of flash-memory storage systems is analyzed with the considerations of bit errors. The proposed design is later evaluated by a series of experiments based on realistic traces. It was shown that the proposed approach could significantly improve the reliability of flash memory with very limited system overheads.
C1 [Chang, Yuan-Hao] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
   [Yang, Ming-Chang; Kuo, Tei-Wei] Natl Taiwan Univ, Grad Inst Networking & Multimedia, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
   [Hwang, Ren-Hung] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan.
C3 Academia Sinica - Taiwan; National Taiwan University; National Chung
   Cheng University
RP Chang, YH (corresponding author), Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
EM johnson@iis.sinica.edu.tw; mcyang@iis.sinica.edu.tw;
   ktw@csie.ntu.edu.tw; rhhwang@cs.ccu.edu.tw
RI Chang, Yuan-Hao/ABA-6935-2020; Hwang, Ren-Hung/M-8613-2018; Yang,
   Ming-Chang/ABB-2357-2020
OI Chang, Yuan-Hao/0000-0002-1282-2111; Hwang,
   Ren-Hung/0000-0001-7996-4184; Yang, Ming-Chang/0000-0002-4029-757X; KUO,
   TEI-WEI/0000-0003-1974-0394
CR Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   [Anonymous], 1998, AP684 INT CORP
   Balakrishnan M, 2010, ACM T STORAGE, V6, DOI 10.1145/1807060.1807061
   Birrell A., 2007, Operating Systems Review, V41, P88, DOI 10.1145/1243418.1243429
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   CHANG Y.-H., 2007, P 44 ACM IEEE DES AU
   CHANG Y.-H., 2009, P 46 ACM IEEE DES AU
   CHANG Y.-H., 2010, P ACM INT C EMB SOFT
   CHO H., 2009, P DES AUT TEST EUR C
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   DU Y., 2005, P 11 IEEE C EMB REAL
   GODARD B., 2007, P ACM IEEE DES AUT T
   GRUPP L. M., 2009, MICRO
   GUPTA A., 2009, P INT C ARCH SUPP PR
   GYU H., 2003, P INT S LOW POW EL D
   Hsieh JW, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P334, DOI 10.1145/1283780.1283851
   inSpectrum, 2011, NAND FLASH CONTR PRI
   Jiang AX, 2010, IEEE T INFORM THEORY, V56, P5290, DOI 10.1109/TIT.2010.2059833
   Jo H, 2006, IEEE T CONSUM ELECTR, V52, P485, DOI 10.1109/TCE.2006.1649669
   JOO Y., 2006, P INT C HARDW SOFTW
   Joo YS, 2007, DES AUT CON, P716, DOI 10.1109/DAC.2007.375257
   Kang SY, 2009, IEEE T COMPUT, V58, P744, DOI 10.1109/TC.2008.224
   KANG Y., 2009, P ACM INT C EMB SOFT
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   Kgil Taeho., 2006, P 2006 INT C COMPILE, P103, DOI DOI 10.1145/1176760.1176774
   KIM G., 2006, P 32 INT C VER LARG, P1255
   Kim H, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P239, DOI 10.1145/1378600.1378627
   Kim Jesung., 2002, IEEE Transactions on Consumer Electronics
   LARSON H. J., 1994, INTRO PROBABILITY
   Lee JH, 2005, J SYST ARCHITECT, V51, P111, DOI 10.1016/j.sysarc.2004.10.002
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Matthews J., 2008, Trans. Storage, V4, P1
   Mielke N, 2008, INT RELIAB PHY SYM, P9, DOI 10.1109/RELPHY.2008.4558857
   Moon TK, 2005, ERROR CORRECTION CODING: MATHEMATICAL METHODS AND ALGORITHMS
   Murugan M, 2011, IEEE S MASS STOR SYS
   Narayanan D., 2008, ACM T STORAGE, V4, P3
   NATH S., 2007, P ACM INT C INF PROC
   PAPIRLA V., 2009, P ACM IEEE DES AUT C
   PARK C., 2004, P ACM IEEE INT S LOW
   PARK D., 2010, SIGMETRICS, P14
   Samsung Electronics, 2005, K9K8G08U0M 1G 8 BIT
   Samsung Electronics, 2006, K9GAG08U0M 2G X 8BIT
   SMITH AJ, 1985, ACM T COMPUT SYST, V3, P161, DOI 10.1145/3959.3961
   STMicroelectronics, 2005, NAND08GX3C2A 8GBIT M
   Woodhouse David., 2001, JFFS : The Journalling Flash File System
   WU C.-H., 2003, P 9 INT C REAL TIM E
NR 46
TC 22
Z9 23
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 10
DI 10.1145/2512467
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900010
OA Bronze
DA 2024-07-18
ER

PT J
AU Wouhaybi, RH
   Yarvis, MD
   Sharma, S
   Muse, P
   Wan, CY
   Prasad, S
   Durham, L
   Sahni, R
   Norton, R
   Curry, M
   Jimison, H
   Harper, R
   Lowe, RA
AF Wouhaybi, Rita H.
   Yarvis, Mark D.
   Sharma, Sangita
   Muse, Philip
   Wan, Chieh-Yih
   Prasad, Sai
   Durham, Lenitra
   Sahni, Ritu
   Norton, Robert
   Curry, Merlin
   Jimison, Holly
   Harper, Richard
   Lowe, Robert A.
TI Experiences with Context Management in Emergency Medicine
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Measurement; Design; Experimentation; Human Factors; Telemedicine;
   emergency medicine application; sensor networks; context-aware systems;
   open platform
ID WIRELESS SENSOR NETWORKS
AB In emergency medicine, patient care is intense and stressful, often requiring paramedics to consult with remote physicians to convey the patient's condition. We present a framework for context-management in telemedicine developed in collaboration between engineers, physicians, and paramedics. We describe a mobile platform and embedded wireless sensors to capture physiological and audio context into a comprehensive patient record, accessible locally and remotely. We describe a first evaluation of this technology by trained paramedics in simulated scenarios and evaluate key aspects of system performance. Early results suggest that wireless sensing can provide reliable and low latency data both locally and to remote physicians. In addition, audio context capture is a promising approach to capturing a comprehensive patient record, with a low rate of medically important errors.
C1 [Wouhaybi, Rita H.; Yarvis, Mark D.; Sharma, Sangita; Muse, Philip; Wan, Chieh-Yih; Prasad, Sai; Durham, Lenitra] Intel Corp, Intel Labs, Hillsboro, OR 97124 USA.
   [Sahni, Ritu; Norton, Robert; Curry, Merlin; Jimison, Holly; Harper, Richard; Lowe, Robert A.] Oregon Hlth & Sci Univ, Ctr Policy & Res Emergency Med, Portland, OR 97239 USA.
C3 Intel Corporation; Oregon Health & Science University
RP Wouhaybi, RH (corresponding author), Intel Corp, Intel Labs, 2111 NE 25th Ave, Hillsboro, OR 97124 USA.
EM rita.h.wouhaybi@intel.com; mark.d.yarvis@intel.com
RI Sahni, Ritu/AAQ-2125-2020
OI Sahni, Ritu/0009-0007-6661-9198
FU Intel, Corp.
FX A number of the co-investigators are employees of Intel, Corp., the
   company that sponsors this study. This potential conflict of interest
   has been reviewed and managed by OHSU.
CR A&D MEDICAL, 2010, AUT BLOOD PRESS MON
   [Anonymous], 2014, P WORKSHOP APPL MOBI
   [Anonymous], 2010, DRAG NATURALLYSPEAKI
   CORSCIENCE, 2010, ECG DEV
   CURRY M., 2010, P SOC AC EM MED W RE
   Curtis DW, 2008, J AM MED INFORM ASSN, V15, P44, DOI 10.1197/jamia.M2016
   Dadd M, 2002, J TELEMED TELECARE, V8, P11, DOI 10.1258/13576330260440709
   E-CARDIO, 2010, ETRIGGER AF920
   Farmer Andrew, 2005, Inform Prim Care, V13, P171
   Fraile JA, 2010, IEEE T INF TECHNOL B, V14, P1459, DOI 10.1109/TITB.2010.2053849
   López G, 2010, IEEE T INF TECHNOL B, V14, P1446, DOI 10.1109/TITB.2010.2058812
   LOWE R, 2010, P WIR HLTH
   MARCIN J. P., 2006, P PED AC SOC ANN M
   MEISEL W., 2010, COMP EVLAUATION VOIC
   Milenkovic A, 2006, COMPUT COMMUN, V29, P2521, DOI 10.1016/j.comcom.2006.02.011
   MOTION COMPUTING, 2010, MOT C5 MOB CLIN ASS
   NONIN MEDICAL, 2010, SPO2 SOL
   OLIVER N, 2006, P INT C BOD SENS NET
   OTTO C, 2006, J MOBILE MULTIMEDIA, V1, P4
   PDS HEART, 2010, CARDIONET DIG HOLT S
   PHILIPS, 2010, HEARTSTART MRX MON D
   PHYSIO-CONTROL, 2010, LIFEPAK 12 DEF DAT
   SENNHEISER, 2010, BW900 HEADS
   WAN C-Y, 2009, P 4 INT C BOD AR NET
   Wood AD, 2008, IEEE NETWORK, V22, P26, DOI 10.1109/MNET.2008.4579768
   Zhao XM, 2006, TELEMED J E-HEALTH, V12, P466, DOI 10.1089/tmj.2006.12.466
   ZOLL, 2010, M SER DEF
NR 27
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2013
VL 12
IS 4
AR 100
DI 10.1145/2485984.2485988
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175GC
UT WOS:000321217900003
DA 2024-07-18
ER

PT J
AU Zahavi, E
   Cidon, I
   Kolodny, A
AF Zahavi, Eitan
   Cidon, Israel
   Kolodny, Avinoam
TI GANA: A Novel Low-Cost Conflict-Free NoC Architecture
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Arbitration fairness; network on chip; arbitration
ID CHIP
AB Similar to off-chip networks, current NoC architectures are based on the store and forward of uncoordinated end-to-end packet transmissions through autonomous buffered routers. However, the monolithic nature and the small physical dimensions of on chip networks open up the opportunity for much more tightly controlled architectures. We present GANA, a new Global Arbiter NoC Architecture. In GANA, the transmission of end-to-end data is timed by a global arbiter in a way that avoids any queuing in the network. The arbitration takes into account the complete transfer of the end-to-end packets through the entire network path, avoiding any intermediate queuing and hop-by-hop packet arbitration. Consequently, buffers and arbiters are no longer required in the routers, resulting in smaller area and low power consumption. It is demonstrated through detailed design and synthesis that the additional area of the central arbiter and the control path are negligible in comparison to the provided area saving. For example, an 8x8 GANA consumes only 16% of the area of an equivalent autonomous NoC while providing a better end-to-end throughput. The end-to-end performance of GANA at high network loads is typically much better than in a distributed-control NOC, because resource contention and queuing in the network are avoided. This comes at the cost of a few percentage increase in latency at light loads due to the additional arbitration phase. GANA architecture combines the inherent benefits of a network (parallelism and spatial reuse of links) with the inherent benefits of high integration (global view of the system state, central control, and synchronization). The scalability of GANA is evaluated analytically, showing that it can be superior to fully-distributed networks in systems up to a size of about 100 modules manufactured in 45nm technology, which can be used today as well as in the foreseeable future.
C1 [Zahavi, Eitan; Cidon, Israel; Kolodny, Avinoam] Technion Israel Inst Technol, Dept Elect Engn, IL-32000 Haifa, Israel.
C3 Technion Israel Institute of Technology
RP Zahavi, E (corresponding author), Technion Israel Inst Technol, Dept Elect Engn, IL-32000 Haifa, Israel.
EM zahavi.eitan@gmail.com
FU Mellanox Technologies
FX The authors would like to thank Mellanox Technologies for sponsoring
   this research.
CR [Anonymous], 2006, NETWORKS CHIPS TECHN
   Chen Y, 2004, IEEE NETWORK, V18, P16, DOI 10.1109/MNET.2004.1301018
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   HANSSON A., 2009, AELITE A FLIT SYNCHR
   IZU C, 1993, MICROPROC MICROPROG, V38, P33, DOI 10.1016/0165-6074(93)90122-2
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kim J, 2005, DES AUT CON, P559, DOI 10.1109/DAC.2005.193873
   Kim J, 2009, IEEE CUST INTEGR CIR, P255, DOI 10.1109/CICC.2009.5280852
   KOLODNY AVINOAM, 2010, IEEE COMPUT ARCHIT L
   Lee MM, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P575, DOI 10.1145/1854273.1854359
   Manevich R, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P173, DOI 10.1109/NOCS.2009.5071465
   Mangano D., 2006, 1 INT C NAN NAN, P1
   Michelogiannakis George, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P9, DOI 10.1109/NOCS.2010.10
   MOSCIBRODA T., 2009, PROCEEDINGS OF THE A
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   NYCHIS G., 2010, PROCEEDINGS OF THE 9
   Soteriou V, 2009, IEEE COMPUT ARCHIT L, V8, P21, DOI 10.1109/L-CA.2009.5
   Walter I, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P137
NR 19
TC 3
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2013
VL 12
IS 4
AR 109
DI 10.1145/2485984.2485997
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175GC
UT WOS:000321217900012
DA 2024-07-18
ER

PT J
AU Crenne, J
   Vaslin, R
   Gogniat, G
   Diguet, JP
   Tessier, R
   Unnikrishnan, D
AF Crenne, Jeremie
   Vaslin, Romain
   Gogniat, Guy
   Diguet, Jean-Philippe
   Tessier, Russell
   Unnikrishnan, Deepak
TI Configurable Memory Security in Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; Design; AES-GCM; embedded system; FPGA
ID ENCRYPTION
AB System security is an increasingly important design criterion for many embedded systems. These systems are often portable and more easily attacked than traditional desktop and server computing systems. Key requirements for system security include defenses against physical attacks and lightweight support in terms of area and power consumption. Our new approach to embedded system security focuses on the protection of application loading and secure application execution. During secure application loading, an encrypted application is transferred from on-board flash memory to external double data rate synchronous dynamic random access memory (DDR-SDRAM) via a microprocessor. Following application loading, the core-based security technique provides both confidentiality and authentication for data stored in a microprocessor's system memory. The benefits of our low overhead memory protection approaches are demonstrated using four applications implemented in a field-programmable gate array (FPGA) in an embedded system prototyping platform. Each application requires a collection of tasks with varying memory security requirements. The configurable security core implemented on-chip inside the FPGA with the microprocessor allows for different memory security policies for different application tasks. An average memory saving of 63% is achieved for the four applications versus a uniform security approach. The lightweight circuitry included to support application loading from flash memory adds about 10% FPGA area overhead to the processor-based system and main memory security hardware.
C1 [Crenne, Jeremie; Vaslin, Romain; Gogniat, Guy; Diguet, Jean-Philippe] Univ Bretagne Sud UEB, Bretagne, France.
   [Tessier, Russell; Unnikrishnan, Deepak] Univ Massachusetts, Amherst, MA 01003 USA.
C3 University of Massachusetts System; University of Massachusetts Amherst
RP Crenne, J (corresponding author), Univ Bretagne Sud UEB, Bretagne, France.
EM jeremie.crenne@lirmm.fr
RI Diguet, Jean-Philippe/N-1728-2014
OI GOGNIAT, Guy/0000-0002-9528-5277
CR ALTERA CORPORATION, 2008, FPGA DES SEC SOL US
   Alves T., 2004, Information Quarterly
   Anderson R., 2001, SECURITY ENG
   [Anonymous], 2003, KENTRON
   Arbaugh WA, 1997, P IEEE S SECUR PRIV, P65, DOI 10.1109/SECPRI.1997.601317
   Badrignans B, 2008, I C FIELD PROG LOGIC, P317, DOI 10.1109/FPL.2008.4629951
   Dietrich K, 2008, PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, P2360, DOI 10.1109/ICYCS.2008.535
   Dougherty ER, 2003, SPIE TUTORIAL TEXTS, VTT5
   Drimer S, 2010, ACM T RECONFIG TECHN, V3, DOI 10.1145/1661438.1661441
   Elbaz R, 2006, DES AUT CON, P506, DOI 10.1109/DAC.2006.229264
   Gassend B, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P295, DOI 10.1109/HPCA.2003.1183547
   KLIMOV A., 2006, WIRELESS DESIGN MAGA
   Labrosse J.J., 2002, MicroC OS II: The Real Time Kernel
   Lee K., 2008, CODES/ISSS '08: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, P31
   McGrew David A, 2004, NIST MODES OPE UNPUB
   National Institute of Standards and Technology, 2007, SPECIAL PUBLICATION, V800-56A
   Pasotti M, 2003, 2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P213, DOI 10.1109/VLSIC.2003.1221206
   Suh GE, 2005, CONF PROC INT SYMP C, P25, DOI 10.1109/ISCA.2005.22
   Suh GE, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P339
   Vaslin R, 2008, PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, P153, DOI 10.1109/FPT.2008.4762378
   *XIL CORP, 2009, MICR PROC REF GUID
   *XIL CORP, UG526 XIL CORP
   *XIL CORP, 2010, DS160 XIL CORP
   *XIL CORP, 2005, LOCK YOUR DES VIRT 4
   Yan CY, 2006, CONF PROC INT SYMP C, P179, DOI 10.1145/1150019.1136502
NR 25
TC 12
Z9 12
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 71
DI 10.1145/2442116.2442121
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900005
OA Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Göhringer, D
   Meder, L
   Oey, O
   Becker, J
AF Goehringer, Diana
   Meder, Lukas
   Oey, Oliver
   Becker, Juergen
TI Reliable and Adaptive Network-on-Chip Architectures for Cyber Physical
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Network-on-Chip; Fault Tolerance;
   FPGA; Dynamic and Partial Reconfiguration; Error Correction Codes (ECC);
   Triple Modular Redundancy (TMR)
AB Reliability in embedded systems is crucial for many application domains. Especially, for safety critical application, as they can be found in the automotive and avionic domain, a high reliability has to be ensured. The technology in chip production undergoes a steady shrinking process from nowadays 25 nanometers. It is proven that coming technologies, which are much smaller, can have a higher defect rate after production, but also at runtime. The physical effects at runtime come from a higher susceptibility for radiation. Since the silicon die of a field programmable gate array (FPGA) includes a high amount of physical wiring, the radiation effect plays here a major role. Therefore, this article describes an approach of a reliable Network-on-Chip (NoC) which can be used for an FPGA-based system. The article describes the concept and the physical realization of this NoC and evaluates its reliability.
C1 [Meder, Lukas; Oey, Oliver; Becker, Juergen] Karlsruhe Inst Technol, Inst Informat Proc Technol ITIV, D-76131 Karlsruhe, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology
RP Göhringer, D (corresponding author), Karlsruhe Inst Technol, Inst Data Proc & Electon IPE, D-76344 Eggenstein Leopoldshafen, Germany.
EM diana.goehringer@kit.edu; lukas.meder@kit.edu; oliver.oey@kit.edu;
   juergen.becker@kit.edu
RI Goehringer, Diana/ABG-4285-2021
OI Becker, Jurgen/0000-0002-5082-5487
CR Ali M, 2007, INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, P1027
   [Anonymous], 2010, PART REC US GUID UG7
   Baloeh S., 2006, P 2006 IEEE AER C BI, P1
   Coppola M, 2004, 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P15, DOI 10.1109/ISSOC.2004.1411133
   Dumitras T, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P225, DOI 10.1109/ASPDAC.2003.1195021
   Goehringer D., 2011, P 11 INT C EMB COMP
   KILLIAN C., 2011, P 6 INT WORKSH REC C, P1
   Kim YB, 2007, INT SYM DEFEC FAU TO, P12, DOI 10.1109/DFT.2007.14
   Mavis DG, 2007, INT RELIAB PHY SYM, P293, DOI 10.1109/RELPHY.2007.369907
   Morgan KS, 2007, IEEE T NUCL SCI, V54, P2065, DOI 10.1109/TNS.2007.910871
   Paulsson K., 2006, P IEEE ANN S EM VLSI
   Pirretti M, 2004, IEEE COMP SOC ANN, P46, DOI 10.1109/ISVLSI.2004.1339507
   Riemzenman M. J., 1996, IEEE SPECTRUM, P75
   Sedghi M, 2007, ASIAN TEST SYMPOSIUM, P453, DOI 10.1109/ATS.2007.97
   Xilinx, 2001, TRIPL MOD RED DES TE
NR 15
TC 3
Z9 3
U1 0
U2 27
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 51
DI 10.1145/2435227.2435247
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200020
DA 2024-07-18
ER

PT J
AU Ahmed, ZH
AF Ahmed, Zakir Hussain
TI A Hybrid Genetic Algorithm for the Bottleneck Traveling Salesman Problem
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Bottleneck traveling salesman problem; NP-complete; hybrid
   genetic algorithm; sequential constructive crossover; local search;
   2-opt search; immigration
AB The bottleneck traveling salesman problem is to find a Hamiltonian circuit that minimizes the largest cost of any of its arcs in a graph. A simple genetic algorithm (GA) using sequential constructive crossover has been developed to obtain heuristic solution to the problem. The hybrid GA incorporates 2-opt search, another proposed local search and immigration to the simple GA for obtaining better solution. The efficiency of our hybrid GA to the problem against two existing heuristic algorithms has been examined for some symmetric TSPLIB instances. The comparative study shows the effectiveness of our hybrid algorithm. Finally, we present solutions to the problem for asymmetric TSPLIB instances.
C1 Al Imam Mohammad Ibn Saud Islamic Univ, Dept Comp Sci, Riyadh 11432, Saudi Arabia.
C3 Imam Mohammad Ibn Saud Islamic University (IMSIU)
RP Ahmed, ZH (corresponding author), Al Imam Mohammad Ibn Saud Islamic Univ, Dept Comp Sci, POB 5701, Riyadh 11432, Saudi Arabia.
EM zhahmed@gmail.com
RI Ahmed, Zakir Hussain/C-8123-2018
OI Ahmed, Zakir Hussain/0000-0003-1938-6137
CR Ahmed Zakir Hussain, 2011, International Journal of Operational Research, V12, P20, DOI 10.1504/IJOR.2011.041857
   Ahmed Z.H., 2010, Int. J. Biometrics Bioinform., V3, P96
   Ahmed Z.H., 2010, Int. J. Comput. Intell. Res., V6, P475
   Ahmed Z.H., 2010, INT J COMPUT SCI SEC, V3, P569
   Ahmed Z. H., 2000, THESIS TEZPUR U ASSA
   Ahmed Z. H, 1999, P ANN TECHN SESS ASS, P64
   Burkard RE, 1998, SIAM REV, V40, P496, DOI 10.1137/S0036144596297514
   CARPANETO G, 1984, OPER RES, V32, P380, DOI 10.1287/opre.32.2.380
   Deb K., 1995, OPTIMIZATION ENG DES
   Gabovic E., 1971, Trudy Vycisl. Centra Tartu. Gos. Univ, V22, P3
   GARFINKEL RS, 1978, J ACM, V25, P435, DOI 10.1145/322077.322086
   GILMORE PC, 1964, OPER RES, V12, P655, DOI 10.1287/opre.12.5.655
   Goldberg David E, 1989, GENETIC ALGORITHMS S
   Johnson D. S, 2006, MACHINE COMP SITE
   Kabadi S.N., 2002, TRAVELING SALESMAN P
   Kao MY, 2009, J DISCRET ALGORITHMS, V7, P315, DOI 10.1016/j.jda.2008.11.007
   Li LJ, 2007, COMM COM INF SC, V2, P208
   Liu F, 2009, EXPERT SYST APPL, V36, P6995, DOI 10.1016/j.eswa.2008.08.026
   PARKER RG, 1984, OPER RES LETT, V2, P269, DOI 10.1016/0167-6377(84)90077-4
   Phillips JM, 1998, INFORM PROCESS LETT, V67, P105, DOI 10.1016/S0020-0190(98)00094-5
   Radcliffe N., 1994, FOGA3, P51
   Ramakrishnan R, 2009, OPSEARCH, V46, P275, DOI 10.1007/s12597-009-0018-x
   Vairaktarakis GL, 2003, OPER RES LETT, V31, P483, DOI 10.1016/S0167-6377(03)00050-6
   Wang CX, 2005, LECT NOTES COMPUT SC, V3611, P1269
   Watson J, 1998, LECT NOTES COMPUT SC, V1498, P823, DOI 10.1007/BFb0056924
   Whitley D., 1991, HDB GENETIC ALGORITH, P350
NR 26
TC 27
Z9 27
U1 0
U2 20
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 9
DI 10.1145/2406336.2406345
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100009
DA 2024-07-18
ER

PT J
AU Wu, NQ
   Zhou, MC
   Hu, G
AF Wu, Naiqi
   Zhou, Mengchu
   Hu, Gang
TI One-Step Look-Ahead Maximally Permissive Deadlock Control of AMS by
   Using Petri Nets
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Deadlock avoidance; automated manufacturing
   systems (AMS); Petri net; discrete event systems; supervisory control
ID FLEXIBLE MANUFACTURING SYSTEMS; RESOURCE-ALLOCATION SYSTEMS; PREVENTION
   POLICY; ELEMENTARY SIPHONS; DEPENDENT SIPHONS; AVOIDING DEADLOCK;
   AVOIDANCE; RESOLUTION; ALGORITHM; DESIGN
AB It is desired that a deadlock control policy for automated manufacturing systems (AMS) is maximally permissive. However, its tractability issue remains open, and this work addresses this important issue. It models AMS with a resource-oriented Petri net (ROPN) and presents a necessary and sufficient condition under which there exists a one-step look-ahead maximally permissive control policy for deadlock avoidance in AMS. It further identifies some conditions under which a one-step look-ahead maximally permissive deadlock control policy exists for a single-capacity system. The conditions can be conveniently examined by using the developed ROPN model.
C1 [Wu, Naiqi; Hu, Gang] Guangdong Univ Technol, Sch Electromech Engn, Dept Ind Engn, Guangzhou 510006, Guangdong, Peoples R China.
   [Zhou, Mengchu] Tongji Univ, Minist Educ, Key Lab Embedded Syst & Serv Comp, Shanghai 201804, Peoples R China.
   [Zhou, Mengchu] New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA.
C3 Guangdong University of Technology; Tongji University; New Jersey
   Institute of Technology
RP Wu, NQ (corresponding author), Guangdong Univ Technol, Sch Electromech Engn, Dept Ind Engn, Guangzhou 510006, Guangdong, Peoples R China.
EM nqwu@gdut.edu.cn; zhou@njit.edu
RI Wu, Naiqi/C-2953-2017; Zhou, MengChu/H-9897-2014
FU NSF of China [60974098, 61273036]; National Basic Research Program of
   P.R. China (973 Program) [2011CB302804]
FX This work was supported partly by NSF of China under grants 60974098 and
   61273036 and National Basic Research Program of P.R. China (973 Program)
   under grant 2011CB302804.
CR Abdallah IB, 1998, INT J ADV MANUF TECH, V14, P704, DOI 10.1007/BF01438223
   BANASZAK ZA, 1990, IEEE T ROBOTIC AUTOM, V6, P724, DOI 10.1109/70.63273
   Chao DY, 2009, IET CONTROL THEORY A, V3, P391, DOI 10.1049/iet-cta.2007.0470
   Cormen T.H., 1990, Introduction to Algorithms
   Ezpeleta J, 2004, IEEE T SYST MAN CY A, V34, P93, DOI 10.1109/TSMCA.2003.820575
   EZPELETA J, 1995, IEEE T ROBOTIC AUTOM, V11, P173, DOI 10.1109/70.370500
   Fanti MP, 2006, CONTROL ENG PRACT, V14, P1231, DOI 10.1016/j.conengprac.2006.02.007
   Fanti MP, 2002, INT J PROD RES, V40, P1453, DOI 10.1080/00207540110118073
   Fanti MP, 1997, IEEE T ROBOTIC AUTOM, V13, P347, DOI 10.1109/70.585898
   Holt R. C., 1972, Computing Surveys, V4, P179, DOI 10.1145/356603.356607
   Hsieh FS, 2004, IEEE T SYST MAN CY A, V34, P65, DOI 10.1109/TSMCA.2003.820574
   Hu HS, 2009, IEEE T MULTIMEDIA, V11, P1457, DOI 10.1109/TMM.2009.2032678
   Huang YS, 2006, IEEE T SYST MAN CY A, V36, P1248, DOI 10.1109/TSMCA.2006.878953
   JENG MD, 1995, IEEE T ROBOTIC AUTOM, V11, P317, DOI 10.1109/70.388774
   JENSEN K, 1981, THEOR COMPUT SCI, V14, P317, DOI 10.1016/0304-3975(81)90049-9
   Lawley M, 2001, INT J FLEX MANUF SYS, V13, P385, DOI 10.1023/A:1012203214611
   Lawley MA, 1999, IEEE T ROBOTIC AUTOM, V15, P497, DOI 10.1109/70.768182
   LEE CC, 1995, INT J PROD RES, V33, P3249, DOI 10.1080/00207549508904872
   LEUNG YT, 1993, J MANUF SYST, V12, P291, DOI 10.1016/0278-6125(93)90320-S
   Lewis FL, 1998, AUTOMATICA, V34, P1083, DOI 10.1016/S0005-1098(98)00048-X
   Li Z, 2009, IET CONTROL THEORY A, V3, P362, DOI 10.1049/iet-cta:20070399
   Li ZW, 2008, IEEE T SYST MAN CY A, V38, P667, DOI 10.1109/TSMCA.2008.918605
   Li ZW, 2008, IEEE T SYST MAN CY C, V38, P173, DOI 10.1109/TSMCC.2007.913920
   Li ZW, 2008, IEEE T SYST MAN CY A, V38, P369, DOI 10.1109/TSMCA.2007.914741
   Li ZW, 2008, IEEE T AUTOM SCI ENG, V5, P182, DOI 10.1109/TASE.2006.884674
   Li ZW, 2008, IEEE T SYST MAN CY A, V38, P133, DOI 10.1109/TSMCA.2007.909548
   Li ZW, 2009, IEEE T SYST MAN CY C, V39, P156, DOI 10.1109/TSMCC.2008.2007246
   Li ZW, 2006, IEEE T IND INFORM, V2, P313, DOI 10.1109/TII.2006.885185
   Li ZW, 2004, IEEE T SYST MAN CY A, V34, P38, DOI 10.1109/TSMCA.2003.820576
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Park J, 2001, IEEE T AUTOMAT CONTR, V46, P1572, DOI 10.1109/9.956052
   Reveliotis SA, 2000, IIE TRANS, V32, P647
   Reveliotis SA, 1997, IEEE T AUTOMAT CONTR, V42, P1344, DOI 10.1109/9.633824
   Roszkowska E, 2004, IEEE T SYST MAN CY A, V34, P52, DOI 10.1109/TSMCA.2003.820572
   Uzam M, 2007, IEEE T SYST MAN CY A, V37, P362, DOI 10.1109/TSMCA.2007.893484
   VISWANADHAM N, 1990, IEEE T ROBOTIC AUTOM, V6, P713, DOI 10.1109/70.63257
   Wang AR, 2009, IEEE T SYST MAN CY A, V39, P912, DOI 10.1109/TSMCA.2009.2019880
   Wu N, 2007, INT J PROD RES, V45, P3439, DOI 10.1080/00207540600863738
   Wu NQ, 2008, IEEE T SYST MAN CY A, V38, P56, DOI 10.1109/TSMCA.2007.909542
   Wu NQ, 2007, IEEE T AUTOM SCI ENG, V4, P474, DOI 10.1109/TASE.2006.888049
   Wu NQ, 2007, IEEE-ASME T MECH, V12, P63, DOI 10.1109/TMECH.2006.886255
   Wu NQ, 2010, ASIAN J CONTROL, V12, P267, DOI 10.1002/asjc.184
   Wu NQ, 1999, IEEE T SYST MAN CY C, V29, P192, DOI 10.1109/5326.760564
   Wu NQ, 2001, IEEE T ROBOTIC AUTOM, V17, P658, DOI 10.1109/70.964666
   Wu NQ, 2004, IEEE-ASME T MECH, V9, P50, DOI 10.1109/TMECH.2004.823875
   Wu NQ, 2005, IEEE T SYST MAN CY B, V35, P1193, DOI 10.1109/TSMCB.2005.850141
   WYSK RA, 1991, IEEE T ROBOTIC AUTOM, V7, P853, DOI 10.1109/70.105378
   Yan MM, 2009, J INF SCI ENG, V25, P167
   ZHOU MC, 1992, AUTOMATICA, V28, P1199, DOI 10.1016/0005-1098(92)90061-J
   ZHOU MC, 1991, IEEE T ROBOTIC AUTOM, V7, P515, DOI 10.1109/70.86081
   ZHOU MC, 1992, IEEE T ROBOTIC AUTOM, V8, P350, DOI 10.1109/70.143353
   Zhou MC., 1998, MODELING SIMULATION
NR 52
TC 46
Z9 46
U1 0
U2 25
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 10
DI 10.1145/2406336.2406346
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100010
DA 2024-07-18
ER

PT J
AU Kumar, K
   Nimmagadda, Y
   Lu, YH
AF Kumar, Karthik
   Nimmagadda, Yamini
   Lu, Yung-Hsiang
TI Energy Conservation for Image Retrieval on Mobile Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Measurement; Performance; Mobile content-based image
   retrieval; energy saving; adaptive feature reduction; similarity index;
   computation offloading
ID INTERNET; DEVICES
AB Mobile systems such as PDAs and cell phones play an increasing role in handling visual contents such as images. Thousands of images can be stored in a mobile system with the advances in storage technology: this creates the need for better organization and retrieval of these images. Content Based Image Retrieval (CBIR) is a method to retrieve images based on their visual contents. In CBIR, images are compared by matching their numerical representations called features; CBIR is computation and memory intensive and consumes significant amounts of energy. This article examines energy conservation for CBIR on mobile systems. We present three improvements to save energy while performing the computation on the mobile system: selective loading, adaptive loading, and caching features in memory. Using these improvements adaptively reduces the features to be loaded into memory for each search. The reduction is achieved by estimating the difficulty of the search. If the images in the collection are dissimilar, fewer features are sufficient; less computation is performed and energy can be saved. We also consider the effect of consecutive user queries and show how features can be cached in memory to save energy. We implement a CBIR algorithm on an HP iPAQ hw6945 and show that these improvements can save energy and allow CBIR to scale up to 50,000 images on a mobile system. We further investigate if energy can be saved by migrating parts of the computation to a server, called computation offloading. We analyze the impact of the wireless bandwidth, server speed, number of indexed images, and the number of image queries on the energy consumption. Using our scheme, CBIR can be made energy efficient under all conditions.
C1 [Kumar, Karthik] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Kumar, K (corresponding author), Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM karthik.kumar@intel.com
CR Ahmad I., 2005, Finnish Signal Processing Symposium, P35
   Andrysiak T, 2005, INT J AP MAT COM-POL, V15, P471
   [Anonymous], 2007, P IEEE INT C PAR DIS
   Balan RK, 2003, PROCEEDINGS OF MOBISYS 2003, P273, DOI 10.1145/1066116.1066125
   BUFORD J., 2006, P 9 INT C INF FUS FL, P1
   Chen DM, 2008, IEEE DATA COMPR CONF, P143, DOI 10.1109/DCC.2009.33
   Chen GY, 2004, IEEE T PARALL DISTR, V15, P795, DOI 10.1109/TPDS.2004.47
   Datta R, 2008, ACM COMPUT SURV, V40, DOI 10.1145/1348246.1348248
   Davidson A., 2001, ACM Workshops on Multimedia: Multimedia Information Retrieval, P6
   Enser PGB, 2006, LECT NOTES COMPUT SC, V3736, P177
   Forster J., 2007, Informatiktage, P143
   French JC, 2002, 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, P655
   Goldsworthy J.S., 2007, P PROBABILISTIC APPL, P1
   Gunther NJ, 2001, PROC SPIE, V4311, P252
   Haruechaiyasak C, 2010, LECT NOTES COMPUT SC, V6102, P212, DOI 10.1007/978-3-642-13654-2_26
   He RH, 2008, 2008 IEEE ASIA-PACIFIC SERVICES COMPUTING CONFERENCE, VOLS 1-3, PROCEEDINGS, P1584, DOI 10.1109/APSCC.2008.109
   Hong YJ, 2009, IEEE INT SYMP CIRC S, P1673, DOI 10.1109/ISCAS.2009.5118095
   Jacobs C. E., 1995, Computer Graphics Proceedings. SIGGRAPH 95, P277, DOI 10.1145/218380.218454
   Jia Li, 2000, Proceedings ACM Multimedia 2000, P147
   Jia M., 2006, International Conference on Mobile Data Management, P46
   Kotoulas L, 2003, IEE P-CIRC DEV SYST, V150, P387, DOI 10.1049/ip-cds:20030481
   Kumar Karthik, 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P153, DOI 10.1145/1393921.1393963
   KUMAR K., 2008, THESIS PURDUE U
   Kumar K, 2010, COMPUTER, V43, P51, DOI 10.1109/MC.2010.98
   Li J, 2003, IEEE T PATTERN ANAL, V25, P1075, DOI 10.1109/TPAMI.2003.1227984
   Li Z., 2001, P ACM INT C COMPILER, P238, DOI DOI 10.1145/502217.502257
   Macii A., 2002, Memory design techniques for low energy embedded systems
   Manjunath BS, 2001, IEEE T CIRC SYST VID, V11, P703, DOI 10.1109/76.927424
   Noda M., 2002, Proceedings of the IASTED International Conference Information Systems and Databases, P25
   Oliva A, 2001, INT J COMPUT VISION, V42, P145, DOI 10.1023/A:1011139631724
   Park B. G., 2008, J IMAGE VIDEO PROCES, V2008, P1
   Pavlidis T, 2009, IEEE INT CON MULTI, P1432, DOI 10.1109/ICME.2009.5202771
   Prasad B. G., 2001, Visual Form 2001. 4th International Workshop on Visual Form IWVF4. Proceedings (Lecture Notes in Computer Science Vol.2059), P716
   Qian G., 2004, P 2004 ACM S APPL CO, P1232
   Quig B., 2003, International Conference on Principles and Practice of Programming in Java, P195
   Robles OD, 2005, CAMP 2005: SEVENTH INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURE FOR MACHINE PERCEPTION , PROCEEDINGS, P309
   Rohs M, 2004, ADV PERVASIVE COMPUT, P265
   Rong P, 2003, DES AUT CON, P906
   Rudinac S, 2007, SECOND INTERNATIONAL WORKSHOP ON SEMANTIC MEDIA ADAPTATION AND PERSONALIZATION, PROCEEDINGS, P199, DOI 10.1109/SMAP.2007.23
   Sonobe H., 2004, International Workshop on Advanced Image Technology, P33
   Tian Q, 2001, J ELECTRON IMAGING, V10, P835, DOI 10.1117/1.1406945
   Wang C, 2004, ACM SIGPLAN NOTICES, V39, P119, DOI 10.1145/996893.996857
   Wang C, 2004, J PARALLEL DISTR COM, V64, P740, DOI 10.1016/j.jpdc.2003.10.005
   Wolski R, 2008, 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, P807, DOI 10.1109/ipdps.2008.4536215
   Yang J., 2008, International Conference on Pattern Recognition, P265
   YANG J., 2008, P INT C CONT BAS IM, P231
   Yang K, 2008, IEEE COMMUN MAG, V46, P56, DOI 10.1109/MCOM.2008.4427231
   Yeh T, 2004, PROC CVPR IEEE, P76
   ZHANG D., 2003, P IEEE INT C MULT EX, P1139
   Zhang H., 2006, P 14 ANN ACM INT C M, P287
   Zhu CY, 2009, MOBISYS'09: PROCEEDINGS OF THE 7TH ACM INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P277
NR 51
TC 8
Z9 9
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2012
VL 11
IS 3
AR 66
DI 10.1145/2345770.2345779
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018OP
UT WOS:000309671200008
DA 2024-07-18
ER

PT J
AU Zhong, ZG
   He, T
AF Zhong, Ziguo
   He, Tian
TI Sensor Node Localization with Uncontrolled Events
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Experimentation; Wireless sensor
   networks; node localization; events
AB Event-driven localization has been proposed as a low-cost solution for node positioning in wireless sensor networks. In order to eliminate the costly requirement for accurate event control in existing methods, we present a practical design using uncontrolled events. The main idea is to estimate both event generation parameters and the location of sensor nodes simultaneously, by processing node sequences that can be easily obtained from event detections. Besides the basic design, we proposed two enhancements to further extract information embedded in node orderings for two scenarios: (i) node density is high; and (ii) abundant events are available. To demonstrate the generality of our design, both straight-line scan and circular wave propagation events are addressed in the article, and we evaluated the design with extensive simulation as well as a testbed implementation with 41 MICAz motes. Results show that with only randomly generated events, our design can effectively localize nodes with great flexibility while adding little extra cost at the resource constrained sensor node side. In addition, localization via uncontrolled events provides a potential option of achieving node positioning through long-term ambient events.
C1 [Zhong, Ziguo; He, Tian] Univ Minnesota, St Paul, MN USA.
C3 University of Minnesota System; University of Minnesota Twin Cities
RP Zhong, ZG (corresponding author), Univ Minnesota, Dept Comp Sci & Engn, 200 Union St SE, Minneapolis, MN 55455 USA.
EM zhong@cs.umn.edu; tianhe@cs.umn.edu
FU NSF [CNS-0626609, CNS-0626614, CRI-0708344]
FX This research was supported in part by NSF grants CNS-0626609 and
   CNS-0626614 and CRI-0708344.
CR [Anonymous], P ANN JOINT C IEEE C
   BASU A., 2006, P ACM INT S MOB AD H
   BRUCK J., 2005, P ACM INT S MOB AD H
   Bulusu N, 2000, IEEE PERS COMMUN, V7, P28, DOI 10.1109/98.878533
   CHANG H.-L., 2008, P INT C EMB NETW SEN
   CHENG X. Z., 2004, P ANN JOINT C IEEE C
   CHENG X. Z., 2008, IEEE T VEH TECHNOL, V57, P3
   CHINTALAPUDI K., 2004, P ANN JOINT C IEEE C
   CULLER D., 2004, IEEE COMPUT MAG, V37, P8
   GAYNOR M., 2004, P AM C INF SYST AMCI
   GOLDENBERG D. K., 2006, P ANN INT C MOB COMP
   GOVINDAN R., 2005, P ACM USENIX S NETW
   HE T, 2003, P ANN INT C MOB COMP
   Karp B., 2000, P ANN INT C MOB COMP
   KUMAR S., 2005, P ANN INT C MOB COMP
   LANZISERA S., 2006, P INT C WEB INF SYST
   LAZOS L., 2004, P INT C WEB INF SYST
   LEDERER S., 2008, P ANN JOINT C IEEE C
   LI M., 2007, P ANN INT C MOB COMP
   Liu J., 2006, P ACM INT S MOB AD H
   Maroti M., 2004, SENSYS
   MOORE D, 2004, P INT C EMB NETW SEN
   NASIPURI A., 2006, P 2 INT WORKSH WIR N
   Niculescu D., 2003, P ANN JOINT C IEEE C
   PRIYANTHA N. B., 2000, P ANN INT C MOB COMP
   ROMER K., 2003, P INT C MOB SYST APP
   SAVVIDES A., 2001, P ANN INT C MOB COMP
   SHANG Y., 2003, P ACM INT S MOB AD H
   Simon G., 2004, P INT C EMB NETW SEN
   Stoleru R., 2005, P INT C EMB NETW SEN
   Stoleru R., 2006, P INT C EMB NETW SEN
   TERZIS A., 2006, P INT S INF PROC SEN
   Tian H., 2006, ACM Trans. Sensor Networks, V2, P1, DOI DOI 10.1145/1138127.1138128
   WANG C., 2006, P ANN JOINT C IEEE C, P1
   Weisstein Eric W., MathWorld-A Wolfram Web Resource
   Whitehouse C.D., 2002, DESIGN CALAMARI AD H
   WHITEHOUSE K., 2007, SIGMOBILE MOB COMPUT, V11, P1
   WHITEHOUSE K., 2005, P INT S INF PROC SEN
   YANG Z., 2008, P IEEE INT C DISTR C
   Yedavalli K., 2005, P INT S INF PROC SEN
   ZHA H., 2004, P ANN JOINT C IEEE C
   ZHONG Z., 2008, P IEEE INT C DISTR C
   Zhong Z., 2009, P INT C EMB NETW SEN
   Zhong Z., 2007, P INT C EMB NETW SEN
NR 44
TC 5
Z9 7
U1 0
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2012
VL 11
IS 3
AR 65
DI 10.1145/2345770.2345777
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018OP
UT WOS:000309671200007
DA 2024-07-18
ER

PT J
AU Khajeh, A
   Kim, M
   Dutt, N
   Eltawil, AM
   Kurdahi, FJ
AF Khajeh, Amin
   Kim, Minyoung
   Dutt, Nikil
   Eltawil, Ahmed M.
   Kurdahi, Fadi J.
TI Error-Aware Algorithm/Architecture Coexploration for Video Over Wireless
   Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Error resilience; video; wireless communication; cross-layer
ID YIELD ENHANCEMENT; SRAM; DESIGN; OPTIMIZATION
AB In this article, we propose a cross-layer algorithm/architecture coexploration for wireless multimedia systems to coordinate interactions among sublayer optimizers for improvements in energy/QoS/reliability. By exploiting the inherent redundancy in wireless multimedia systems, we generate an expanded design space over traditional layer-specific approaches. Specifically, we control the error resilient encoder at the application layer to provide awareness of architectural exploration at the physical layer allowing new design points with lower power consumption via aggressive voltage scaling. While trying to reduce energy consumption, the fault tolerant technique compensates the effect of the hardware and network errors due to aggressive voltage scaling and lossy transmission, respectively. Our experiments on H.263 video over a WCDMA communication system demonstrate that coexploration enlarges the feasible design space, which results in significant power savings of more than 20% in the WCDMA modem.
C1 [Khajeh, Amin; Kim, Minyoung; Dutt, Nikil; Eltawil, Ahmed M.; Kurdahi, Fadi J.] Univ Calif Irvine, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Khajeh, A (corresponding author), Univ Calif Irvine, Irvine, CA 92697 USA.
EM akhajehd@uci.edu; minyounk@uci.edu; dutt@uci.edu; aeltawil@uci.edu;
   kurdahi@uci.edu
RI Khajeh, Amin/B-3547-2018; Eltawil, Ahmed/M-6893-2019
OI Eltawil, Ahmed/0000-0003-1849-083X; Kurdahi, Fadi/0000-0002-6982-365X
FU NSF [CCF0702097]
FX This work was partially supported by NSF Grant CCF0702097.
CR Agarwal A, 2006, IEEE MICRO, V26, P68, DOI 10.1109/MM.2006.39
   [Anonymous], 1998, Fundamentals of Modern VLSI Devices
   [Anonymous], PREDICTIVE TECHNOLOG
   [Anonymous], 1996, VID COD LOW BITR COM
   [Anonymous], 2000, 1449622000 ISOIEC
   Bhavnagarwala AJ, 2001, IEEE J SOLID-ST CIRC, V36, P658, DOI 10.1109/4.913744
   Calhoun BH, 2006, IEEE J SOLID-ST CIRC, V41, P238, DOI 10.1109/JSSC.2005.859886
   Chen GK, 2007, IEEE IC CAD, P660, DOI 10.1109/ICCAD.2007.4397341
   CHENG L., 2003, P SPIE VIS COMM IM P
   CHENG L., 2004, P IEEE WIR COMM NETW
   Chiang M, 2007, P IEEE, V95, P255, DOI 10.1109/JPROC.2006.887322
   Cui SG, 2006, SIGNAL PROCESS, V86, P1804, DOI 10.1016/j.sigpro.2005.09.034
   Delmastro F, 2005, Third IEEE International Conference on Pervasive Computing and Communications, Workshops, P60, DOI 10.1109/PERCOMW.2005.38
   Djahromi AK, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P192
   Duan F, 2003, 4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P119, DOI 10.1109/ISQED.2003.1194719
   DUTT N., 2008, ACM SIGBED REV, V5, P1
   Eltawil AM, 2004, IEEE J SOLID-ST CIRC, V39, P1321, DOI 10.1109/JSSC.2004.831466
   Guha RK, 2007, IEEE T MOBILE COMPUT, V6, P206, DOI 10.1109/TMC.2007.27
   GUPTA T., 2003, P 3 IEEE C NAN
   Hohlt B, 2004, IPSN '04: THIRD INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P205
   Khajeh A, 2007, GLOB TELECOMM CONF, P4066
   Khajeh A, 2008, EMB SYST REAL TIME M, P13, DOI 10.1109/ESTMED.2008.4696987
   KHAN S., 2005, P IEEE INT C MULT EX
   Kim M., 2006, ACM SIGMOBILE MOB CO, V10, P58
   Korhonen J., 2007, MV 07, P25, DOI DOI 10.1145/1290050.1290057
   KOZAT U. C., 2004, P ANN JOINT C IEEE C
   MOHAPATRA S., 2005, P IEEE 19 INT PAR DI
   Mohapatra S, 2007, IEEE J SEL AREA COMM, V25, P722, DOI 10.1109/JSAC.2007.070509
   Mukhopadhyay S, 2005, IEEE T COMPUT AID D, V24, P1859, DOI 10.1109/TCAD.2005.852295
   Mukhopadhyay S, 2007, IEEE J SOLID-ST CIRC, V42, P1370, DOI 10.1109/JSSC.2007.897161
   NAVARRO A., 2002, P ANN IEEE INT S PER
   SCHULZRINNE A., 1993, RTP TRANSPO IN PRESS
   STEHR M.-O., 2008, P DES AUT TEST EUR C
   Valenti M. C., 2001, International Journal of Wireless Information Networks, V8, P203, DOI 10.1023/A:1017925603986
   VITERBI AJ, 1967, IEEE T INFORM THEORY, V13, P260, DOI 10.1109/TIT.1967.1054010
   Wang X, 2004, 19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, P11, DOI 10.1109/DFTVS.2004.1347820
   Wang Y, 1998, P IEEE, V86, P974, DOI 10.1109/5.664283
   Wang Y, 2000, IEEE SIGNAL PROC MAG, V17, P61, DOI 10.1109/79.855913
   Worrall ST, 2001, INT CONF ACOUST SPEE, P1389, DOI 10.1109/ICASSP.2001.941188
   Yuan WH, 2006, IEEE T MOBILE COMPUT, V5, P799, DOI 10.1109/TMC.2006.98
NR 40
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2012
VL 11
IS 1
SI SI
AR 15
DI 10.1145/2180887.2180892
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NC
UT WOS:000307050900005
DA 2024-07-18
ER

PT J
AU Hamers, J
   Eeckhout, L
AF Hamers, Juan
   Eeckhout, Lieven
TI Exploiting Media Stream Similarity for Energy-Efficient Decoding and
   Resource Prediction
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Experimentation; Video decoding; Video stream
   similarity; Scenario-based design; Energy-efficiency; Resource
   prediction
AB This article introduces a novel approach to energy-efficient media stream decoding that is based on the notion of media stream similarity. The key idea is that platform-independent scenarios with similar decoding complexity can be identified within and across media streams. A device that decodes a media stream annotated with scenario information can then adjust its processor clock frequency and voltage level based on these scenarios for lower energy consumption. Our evaluation, done using the H.264 AVC decoder and 12 reference video streams, shows an average energy reduction of 44% while missing less than 0.2% of the frame deadlines using scenario-driven video decoding.
   An additional application of scenario-based media stream annotation is to predict required resources (compute power and energy) for consuming a given service on a given device. Resource prediction is extremely useful in a client-server setup in which the client requests a media service from the server or content provider. The content provider (in cooperation with the client) can then determine what service quality to deliver, given the client's available resources. Scenario-aware resource prediction can predict (compute power and energy) consumption with errors less than 4% (and an overall average 1.4% error).
C1 [Hamers, Juan; Eeckhout, Lieven] Univ Ghent, ELIS Dept, B-9000 Ghent, Belgium.
C3 Ghent University
RP Hamers, J (corresponding author), Univ Ghent, ELIS Dept, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM jmhamers@elis.UGent.be; leeckhou@elis.UGent.be
FU BOF from Ghent University; FWO [G.0160.02, G.0255.08]
FX J. Hamers was supported by a BOF grant from Ghent University. This
   research was also partly supported by the FWO projects G.0160.02 and
   G.0255.08.
CR Acquaviva A, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P273, DOI 10.1109/DATE.2001.915037
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Brooks DM, 2000, IEEE MICRO, V20, P26, DOI 10.1109/40.888701
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   Burger D., 1997, COMPUTER ARCHITECTUR
   Choi KW, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P732, DOI 10.1109/ICCAD.2002.1167613
   Chung EY, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P42, DOI 10.1109/LPE.2002.1029515
   GHEORGHITA S. V., 2005, CASES, P177
   Gheorghita SV, 2005, DES AUT CON, P101
   Hamers J, 2007, DES AUT TEST EUROPE, P594
   Hamers J, 2007, LECT NOTES COMPUT SC, V4352, P11
   Horowitz M, 2003, IEEE T CIRC SYST VID, V13, P704, DOI 10.1109/TCSVT.2003.814967
   Hughes CJ, 2001, INT SYMP MICROARCH, P250, DOI 10.1109/MICRO.2001.991123
   Intel, 2004, INT XSCALE COR DEV M
   *ISO IEC, 2001, ISOIECJTC1SC29WG11N3
   ISO/IEC, 2004, ISOIEC14496142003
   Johnson R.A., 2002, Applied Multivariate Statistical Analysis, V5th ed.
   Lu Z., 2002, INT C COMPILERS ARCH, P156, DOI DOI 10.1145/581630.581654
   Mattavelli M, 1998, IEEE T CONSUM ELECTR, V44, P760, DOI 10.1109/30.713192
   Mohapatra Shivajit., 2003, P 11 ANN ACM INT C M, P582
   Ostermann J., 2004, IEEE Circuits and Systems Magazine, V4, P7, DOI 10.1109/MCAS.2004.1286980
   Shin D, 2001, IEEE DES TEST COMPUT, V18, P20, DOI 10.1109/54.914596
   Suhring K. H., H 264 AVC REFERENCE
   *TRANSM CORP, 2001, LONGRUN POW MAN DYN
   Yicheng Huang, 2005, 13th Annual ACM International Conference on Multimedia, P299, DOI 10.1145/1101149.1101209
   Yuan W., 2004, Proc. of ACM International Conference on Multimedia, P924
NR 26
TC 7
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2012
VL 11
IS 1
AR 2
DI 10.1145/2146417.2146419
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 922ON
UT WOS:000302557400002
OA Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Seo, E
   Kim, S
   Park, S
   Lee, J
AF Seo, Euiseong
   Kim, Sangwon
   Park, Seonyeong
   Lee, Joonwon
TI Dynamic Alteration Schemes of Real-Time Schedules for I/O Device Energy
   Efficiency
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Theory; Performance; Reliability; Dynamic power management;
   DPM; power-aware computing; real-time scheduling; real-time systems
AB Many I/O devices provide multiple power states known as the dynamic power management (DPM) feature. However, activating from sleep state requires significant transition time and this obstructs utilizing DPM in nonpreemptive real-time systems. This article suggests nonpreemptive real-time task scheduling schemes maximizing the effectiveness of the I/O device DPM support. First, we introduce a runtime schedulability check algorithm for nonpreemptive real-time systems that can check whether a modification from a valid schedule is still valid. By using this, we suggest three heuristic algorithms. The first algorithm reorders the execution sequence of tasks according to the similarity of their required device sets. The second one gathers dispersed short idle periods into one long idle period to extend sleeping state of I/O devices and the last one inserts an idle period between two consecutively scheduled tasks to prepare the required devices of a task right before the starting time of the task. The suggested schemes were evaluated for both the real-world task sets and the hypothetical task sets with simulation and the results showed that the suggested algorithms produced better energy efficiency than the existing comparative algorithms.
C1 [Seo, Euiseong] Ulsan Natl Inst Sci & Technol, Sch ECE, Ulsan, South Korea.
   [Kim, Sangwon] Agcy Def Dev, Taejon 300600, South Korea.
   [Park, Seonyeong] Korea Adv Inst Sci & Technol, CS Dept, Taejon, South Korea.
   [Lee, Joonwon] Sungkyunkwan Univ, Sch ICE, Suwon, South Korea.
C3 Ulsan National Institute of Science & Technology (UNIST); Agency of
   Defense Development (ADD), Republic of Korea; Korea Advanced Institute
   of Science & Technology (KAIST); Sungkyunkwan University (SKKU)
RP Seo, E (corresponding author), Ulsan Natl Inst Sci & Technol, Sch ECE, Ulsan, South Korea.
EM euiseong@unist.ac.kr; michael@add.re.kr; parksy@calab.kaist.ac.kr;
   joonwon@skku.edu
RI Seo, Euiseong/F-6212-2010
FU UNIST(Ulsan National Institute of Science and Technology); Korea
   government (MEST) [2009-0080381]
FX This work was supported by the 2009 Research Fund of the UNIST(Ulsan
   National Institute of Science and Technology) and also supported by the
   Korea Science and Engineering Foundation KOSEF grant funded by the Korea
   government (MEST) (No. 2009-0080381).
CR BARUAH S, 2005, P 17 EUR C REAL TIM
   Baruah S. K., 2006, P 20 INT PAR DISTR P
   Benini L, 1999, IEEE T COMPUT AID D, V18, P813, DOI 10.1109/43.766730
   Cheng H, 2006, DES AUT TEST EUROPE, P1054
   Cheng H, 2006, EUROMICRO, P251
   CHUNG EY, 1999, P INT C COMP AID DES, P274
   Dolev S, 1999, REAL-TIME SYST, V17, P23, DOI 10.1023/A:1008033411290
   GOLDING R, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P201
   HOWELL RR, 1995, INFORM COMPUT, V117, P50, DOI 10.1006/inco.1995.1028
   Hwang CH, 2000, ACM T DES AUTOMAT EL, V5, P226, DOI 10.1145/335043.335046
   Irani S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P117, DOI 10.1109/DATE.2002.998258
   JEFFAY K, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P129, DOI 10.1109/REAL.1991.160366
   Jejurikar R, 2005, DES AUT CON, P111
   Jejurikar R, 2005, EUROMICRO, P21, DOI 10.1109/ECRTS.2005.13
   Kim NY, 1996, REAL TIM SYST SYMP P, P300, DOI 10.1109/REAL.1996.563726
   Kim S, 2006, INFORM PROCESS LETT, V97, P83, DOI 10.1016/j.ipl.2005.10.010
   Kim WS, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P788
   LOCKE DC, 1991, P REAL TIM SYST S, P181
   Lu Y., 2000, P INT WORKSH HARDW S, P39
   Lu YH, 2001, IEEE DES TEST COMPUT, V18, P10, DOI 10.1109/54.914592
   Lu YH, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P37, DOI 10.1109/LPE.2000.876754
   Piaggio M, 2000, J EXP THEOR ARTIF IN, V12, P235, DOI 10.1080/095281300409856
   Pillai P., 2001, ACM S OP SYST PRINC, P89
   SEO E, 2009, SOFTWARE PRACTICE EX
   Simunic T., 1999, Proceedings 12th International Symposium on System Synthesis, P18, DOI 10.1109/ISSS.1999.814255
   Swaminathan V, 2003, IEEE T COMPUT AID D, V22, P847, DOI 10.1109/TCAD.2003.814245
   Swaminathan V., 2005, ACM T EMBED COMPUT S, V4, P141
NR 27
TC 6
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2010
VL 10
IS 2
AR 23
DI 10.1145/1880050.1880059
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 702DT
UT WOS:000285875500009
DA 2024-07-18
ER

PT J
AU Zhu, D
AF Zhu, Dakai
TI Reliability-Aware Dynamic Energy Management in Dependable Embedded
   Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Management; Power management; dynamic voltage scaling
ID POWER MANAGEMENT
AB Recent studies show that voltage scaling, which is an efficient energy management technique, has a direct and negative effect on system reliability because of the increased rate of transient faults (e.g., those induced by cosmic particles). In this article, we propose energy management schemes that explicitly take system reliability into consideration. The proposed reliability-aware energy management schemes dynamically schedule recoveries for tasks to be scaled down to recuperate the reliability loss due to energy management. Based on the amount of available slack, the application size, and the fault rate changes, we analyze when it is profitable to reclaim the slack for energy savings without sacrificing system reliability. Checkpoint technique is further explored to efficiently use the slack. Analytical and simulation results show that the proposed schemes can achieve comparable energy savings as ordinary energy management schemes (which are reliability-ignorant) while preserving system reliability. The ordinary energy management schemes that ignore the effects of voltage scaling on fault rate changes could lead to drastically decreased system reliability.
C1 Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX 78249 USA.
C3 University of Texas System; University of Texas at San Antonio (UTSA)
RP Zhu, D (corresponding author), Univ Texas San Antonio, Dept Comp Sci, 6900 N Loop 1604 W, San Antonio, TX 78249 USA.
RI Zhu, Dakai/L-8034-2015
OI Zhu, Dakai/0000-0002-1938-9947
CR Aydin H, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P95, DOI 10.1109/REAL.2001.990600
   Bohrer P, 2002, S COMP SCI, P261
   Burd T. D., 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, P288, DOI 10.1109/HICSS.1995.375385
   CASTILLO X, 1982, IEEE T COMPUT, V31, P658, DOI 10.1109/TC.1982.1676063
   Ejlali A, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P281, DOI 10.1109/LPE.2005.195528
   Elnozahy E, 2002, REAL TIM SYST SYMP P, P256, DOI 10.1109/REAL.2002.1181580
   Ernst D, 2004, IEEE MICRO, V24, P10, DOI 10.1109/MM.2004.85
   Ernst R, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P598, DOI 10.1109/ICCAD.1997.643600
   FAN X, 2003, P WORKSH POW AW COMP, P164
   Hazucha P, 2000, IEEE T NUCL SCI, V47, P2586, DOI 10.1109/23.903813
   *INT CORP, 2001, 298340002 INT CORP
   Irani S, 2003, SIAM PROC S, P37
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   IYER RK, 1986, ACM T COMPUT SYST, V4, P214, DOI 10.1145/6420.6422
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   KRISHNA CM, 1993, IEEE T RELIAB, V42, P427, DOI 10.1109/24.257826
   LEBECK AR, 2000, ARCHITECTURAL SUPPOR, P105
   LEE H, 1999, P REAL TIM COMP SYST, P410
   Melhem R, 2004, IEEE T COMPUT, V53, P217, DOI 10.1109/TC.2004.1261830
   MOSSE D, 2000, P WORKSH COMP OS LOW
   Pering T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P76, DOI 10.1109/LPE.1998.708159
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   Pradhan D.K., 1986, Fault Tolerance Computing: Theory and Techniques
   Quaglia F, 2003, IEEE T PARALL DISTR, V14, P593, DOI 10.1109/TPDS.2003.1206506
   Rashid MW, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P315
   Saewong S, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P106, DOI 10.1109/RTTAS.2003.1203042
   Seifert N, 2001, INT RELIAB PHY SYM, P259, DOI 10.1109/RELPHY.2001.922911
   Semiconductor T., 2004, SOFT ERRORS ELECT ME
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Sinha A, 2001, DES AUT CON, P220, DOI 10.1109/DAC.2001.935508
   Unsal OS, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P124, DOI 10.1109/LPE.2002.1029573
   VELARDI P, 1984, IEEE T COMPUT, V33, P564, DOI 10.1109/TC.1984.1676482
   Wang NJ, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P61
   WEISER M, 1994, OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI), P13
   XU R, 2005, P 2005 ACM SIGPLAN S, P1
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Zhang Y, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1170, DOI 10.1109/DATE.2004.1269050
   Zhang Y, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P209
   Zhang Y, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P918
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
   ZHU D, 2005, P 5 EUR DEP COMP C, P122
   Zhu DK, 2004, TENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P559
   Ziegler J.F., 2004, Trends in Electronic Reliability - Effects of Terrestrial Cosmic Rays
   Ziegler JF, 1998, IBM J RES DEV, V42, P117, DOI 10.1147/rd.421.0117
NR 44
TC 35
Z9 37
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2010
VL 10
IS 2
AR 26
DI 10.1145/1880050.1880062
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 702DT
UT WOS:000285875500012
DA 2024-07-18
ER

PT J
AU Zerzelidis, A
   Wellings, A
AF Zerzelidis, Alexandros
   Wellings, Andy
TI A Framework for Flexible Scheduling in the RTSJ
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Scheduling framework; flexible scheduling; RTSJ
AB This article presents a viable solution to introducing flexible scheduling in the Real-Time specification for Java (RTSJ), in the form of a flexible scheduling framework. The framework allows the concurrent use of multiple application-defined scheduling policies, each scheduling a subset of the total set of threads. Moreover, all threads, regardless of the policy under which they are scheduled, are permitted to share common resources. Thus, the framework can accommodate a variety of interworking applications (soft, firm, and hard) running under the RTSJ. The proposed approach is a two-level scheduling framework, where the first level is the RTSJ priority scheduler and the second level is under application control. This article describes the framework's protocol, examines the different types of scheduling policies that can be supported, and evaluates the proposed framework by measuring its execution cost. A description of an application-defined Earliest-Deadline-First (EDF) scheduler illustrates how the interface can be used. Minimum backward-compatible changes to the RTSJ specification are discussed to motivate the required interface. The only assumptions made about the underlying real-time operating system is that it supports preemptive priority-based dispatching of threads and that changes to priorities have immediate effect.
C1 [Zerzelidis, Alexandros; Wellings, Andy] Univ York, Dept Comp Sci, York YO10 5DD, N Yorkshire, England.
C3 University of York - UK
RP Zerzelidis, A (corresponding author), Univ York, Dept Comp Sci, York YO10 5DD, N Yorkshire, England.
EM alex@it.teithe.gr; andy@cs.york.ac.uk
CR Aldea M, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P113
   Aldea M, 2004, LECT NOTES COMPUT SC, V3063, P283
   [Anonymous], 86522007E ISOIEC
   Aswathanarayana T, 2005, RTAS 2005: 11th IEEE Real Time and Embedded Technology and Applications Symposium, Proceedings, P32
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Belliardi R, 2006, REAL TIME SPECIFICAT
   BENVENISTE A, 1994, P REAL TIM SYST C N
   Bollella Greg., 2000, REAL TIME SPECIFICAT
   Brandt SA, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P396, DOI 10.1109/REAL.2003.1253287
   Burns A, 2004, LECT NOTES COMPUT SC, V3063, P156
   Burns A, 2003, LECT NOTES COMPUT SC, V2655, P334
   Burns A., 1997, CONCURRENCY ADA
   Burns A., 2001, Real-time Systems and Programming Languages: Ada 95, Real-Time Java and Real-Time POSIX, V3rd
   Corsaro A, 2001, DOA'01: 3RD INTERNATIONAL SYMPOSIUM ON DISTRIBUTED OBJECTS & APPLICATIONS, PROCEEDINGS, P289, DOI 10.1109/DOA.2001.954094
   Davis R, 1995, IEEE REAL TIME, P100, DOI 10.1109/REAL.1995.495200
   DAVIS RI, 1995, P 26 IEEE REAL TIM S, P389
   Deng Z, 1997, REAL TIM SYST SYMP P, P308, DOI 10.1109/REAL.1997.641292
   Dibble P, 2004, SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P71, DOI 10.1109/ISORC.2004.1300331
   Dipippo LC, 2001, REAL-TIME SYST, V20, P155, DOI 10.1023/A:1008189804392
   *EUR UN PROJ, 2001, 1 FLEX INT REAL TIM
   Feizabadi S, 2003, LECT NOTES COMPUT SC, V2889, P550
   GAI P, 2001, P 13 IEEE EUR C REAL
   Ganssle J., 2003, Embedded Systems Dictionary
   Gill C, 2002, PROCEEDINGS OF THE SEVENTH IEEE INTERNATIONAL WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE SYSTEMS, P311, DOI 10.1109/WORDS.2002.1000068
   Gill CD, 2003, P IEEE, V91, P183, DOI 10.1109/JPROC.2002.805822
   Goyal P, 1996, PROCEEDINGS OF THE SECOND SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '96), P107, DOI 10.1145/248155.238766
   JEMANDER T, 2005, P 1 INT WORKSH OP SY
   Jones MB, 1999, PROCEEDINGS OF THE 3RD USENIX WINDOWS NT SYMPOSIUM, P93
   Kalogeraki V., 2000, Proceedings Third IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 2000) (Cat. No. PR00607), P114, DOI 10.1109/ISORC.2000.839518
   Kuo Tei-Wei., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P256, DOI [10.1109/REAL.1999.818851, DOI 10.1109/REAL.1999.818851]
   Li P, 2004, IEEE T SOFTWARE ENG, V30, P613, DOI 10.1109/TSE.2004.45
   Liu J., 2000, Real-Time Systems
   Mok A. K., 1983, THESIS MIT
   Object Management Group, 2005, REAL TIM CORBA SPEC
   REGHER J, 2000, MSRT200089
   RIVAS M, 2003, P 12 INT WORKSH REAL, P42
   Rivas MA, 2002, EUROMICRO, P67, DOI 10.1109/EMRTS.2002.1019186
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Spuri M, 1996, REAL-TIME SYST, V10, P179, DOI 10.1007/BF00360340
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   *TIMESYS CORP, 2007, RTSJ REF IMPL RI TEC
   Wolfe V. F., 1999, Fourth International Workshop on Object-Oriented Real-Time Dependable Systems (Cat. No.PR00101), P34, DOI 10.1109/WORDS.1999.806558
   ZERZELIDIS A, 2008, THESIS U YORK
   ZERZELIDIS A, 2006, P 4 INT WORKSH JAV T, V7, P20
   Zerzelidis A, 2006, NINTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT AND COMPONENT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P3, DOI 10.1109/ISORC.2006.38
   Zhang XQ, 2005, AUTON AGENT MULTI-AG, V10, P5, DOI 10.1007/s10458-004-5020-3
NR 46
TC 7
Z9 8
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2010
VL 10
IS 1
SI SI
AR 3
DI 10.1145/1814539.1814542
PG 44
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WQ
UT WOS:000282763900003
DA 2024-07-18
ER

PT J
AU Xue, CJ
   Hu, JT
   Shao, ZL
   Sha, E
AF Xue, Chun Jason
   Hu, Jingtong
   Shao, Zili
   Sha, Edwin
TI Iterational Retiming with Partitioning: Loop Scheduling with Complete
   Memory Latency Hiding
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Languages; Hardware/software; codesign; loop
   transformation; memory latency hiding
AB The widening gap between processor and memory performance is the main bottleneck for modern computer systems to achieve high processor utilization. To hide memory latency, a variety of techniques have been proposed-from intermediate fast memories (caches) to various prefetching and memory management techniques. In this article, we propose a new loop scheduling with memory management technique, Iterational Retiming with Partitioning (IRP), that can completely hide memory latencies for applications with multidimensional loops on architectures like CELL processor. In IRP, the iteration space is first partitioned carefully. Then a two-part schedule, consisting of processor and memory parts, is produced such that the execution time of the memory part never exceeds the execution time of the processor part. These two parts are executed simultaneously and complete memory latency hiding is reached. In this article, we prove that such optimal two-part schedule can always be achieved given the right partition size and shape. Experiments on DSP benchmarks show that IRP consistently produces optimal solutions as well as significant improvement over previous techniques.
C1 [Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
   [Hu, Jingtong; Sha, Edwin] Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75083 USA.
   [Shao, Zili] Hong Kong Polytech Univ, Dept Comp, Kowloon, Hong Kong, Peoples R China.
C3 City University of Hong Kong; University of Texas System; University of
   Texas Dallas; Hong Kong Polytechnic University
RP Xue, CJ (corresponding author), City Univ Hong Kong, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
EM jasonxue@cityu.edu.hk; hujingtong@utdallas.edu;
   cszlshao@comp.polyu.edu.hk; edsha@utdallas.edu
RI Shao, Zili/AAX-3339-2020
OI Shao, Zili/0000-0002-2173-2847; Xue, Chun Jason/0000-0002-6431-9868; Hu,
   Jingtong/0000-0003-4029-4034
FU TI University; NSF [CCF-0309461,, IIS-0513669]; NSFC [60728206];
   Microsoft;  [GRF CityU 123609];  [GRF PolyU 5260/07E];  [HK CityU
   7002473];  [HK PolyU 1-ZV5S]
FX The work described in this article is partially supported by the grants
   from the Research Grants Council of the Hong Kong Special Administrative
   Region, China (GRF CityU 123609, GRF PolyU 5260/07E) and HK CityU
   7002473, HK PolyU 1-ZV5S, TI University Program, NSF CCF-0309461, NSF
   IIS-0513669, NSFC 60728206, Microsoft.
CR AGARWAL A, 1995, IEEE T PARALL DISTR, V6, P943, DOI 10.1109/71.466632
   BIANCHINI R, 1998, INT C SUP, P385
   Chao LF, 1997, IEEE T COMPUT AID D, V16, P229, DOI 10.1109/43.594829
   CHEN F, 1999, P INT S SYST SYNTH
   CHEN TF, 1998, P INT S COMP ARCH, P223
   Cheng XG, 2000, OSTEOPOROSIS INT, V11, P6
   DAHLGREN F, 1995, IEEE T PARALL DISTR, V6, P733, DOI 10.1109/71.395402
   Huang C, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P564, DOI 10.1109/ICCAD.2002.1167588
   Kahle J.A., 2005, IBM Journal of Research and Development, V49
   LEISERSON CE, 1991, ALGORITHMICA, V6, P5, DOI 10.1007/BF01759032
   Manjikian N, 1997, PROC INT CONF PARAL, P78, DOI 10.1109/ICPP.1997.622560
   Ozawa T., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P243, DOI 10.1109/MICRO.1995.476832
   Passos NL, 1998, IEEE T VLSI SYST, V6, P719, DOI 10.1109/92.736145
   PHILBIN J, 1996, COMPUT ARCHITECT NEW, V24, P60
   Pinter SS, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P214, DOI 10.1109/MICRO.1996.566463
   Skeppstedt J, 1997, PROC INT CONF PARAL, P298, DOI 10.1109/ICPP.1997.622659
   Tcheun MK, 1997, PROC INT CONF PARAL, P306, DOI 10.1109/ICPP.1997.622660
   Wallace S, 1998, IEEE T PARALL DISTR, V9, P570, DOI 10.1109/71.689444
   Wang Z, 2002, EURASIP J APPL SIG P, V2002, P926, DOI 10.1155/S1110865702205041
   Wang Z, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P183, DOI 10.1109/ISSS.2001.957936
   Wang ZL, 2003, CONF PROC INT SYMP C, P388
   WOLF ME, 1991, P ACM SIGPLAN C PROG, V2, P30
   XUE C, 2005, P IEEE INT S SYST SY, P309
   Yamada Y., 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P118
NR 24
TC 15
Z9 15
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 22
DI 10.1145/1698772.1698780
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000008
DA 2024-07-18
ER

PT J
AU Lloyd, S
   Snell, Q
AF Lloyd, Scott
   Snell, Quinn
TI A Packet-Switched Network Architecture for Reconfigurable Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Standardization; access patterns; interface;
   modules; network; protocol
AB A packet-switched network architecture named Qnet and programming interface is presented that simplifies the integration of reconfigurable computing modules within a Field-Programmable Gate Array (FPGA). Qnet provides an abstraction layer to the designer of FPGA accelerator modules that hides the complexities of the system, while supporting a high degree of parallelism and performance. The architecture facilitates system design with pluggable, reusable modules. A network protocol is described that supports a three-party communication scheme between an initiator, a sender and a receiver. This protocol allows a master device to manage the state of other devices and the data flow within the system. An example using a high-level language is given. The Qnet architecture opens the computational power of FPGAs to computer scientists and software developers.
C1 [Lloyd, Scott; Snell, Quinn] Brigham Young Univ, Dept Comp Sci, Provo, UT 84602 USA.
C3 Brigham Young University
RP Lloyd, S (corresponding author), Brigham Young Univ, Dept Comp Sci, 3361 TMCB, Provo, UT 84602 USA.
EM gslloyd@cs.byu.edu; snell@cs.byu.edu
CR *AG, 2007, DK DES SUIT SOFTW PR
   *AG, 2007, HAND C LANG REF MAN
   [Anonymous], COMM OBJ REQ BROK AR
   [Anonymous], 2005, RECONFIGURABLE COMPUTING
   Bailey S., 2005, The architecture of direct data placement (DDP) and remote direct memory access (RDMA) on internet protocols. Architecture
   BOVE VM, 1999, P SPIE MED PROC SPIE
   Buell D.A., 1996, Splash 2: FPGAs in a Custom Computing Machine
   DALLY WJ, 2001, P DES AUT C IEEE LOS
   DINIZ PC, 2002, P 10 INT S FIELD PRO
   ELGHAZAWI T, 2006, P ACM IEEE SUP C ACM
   MAK T, 2006, P INT C FIELD PROGR
   *MPI, 2003, MPI MESS PASS INT ST
   PARK J, 2001, P 9 ANN IEEE S FIELD
   *PCI SIG, PCI EXPR
   PIONTECK T, 2007, P 21 IEEE INT PAR DI
   Sanderson C., 2004, XCELL J, V51, P104
   UNDERWOOD KD, 2006, P ACM IEEE SUP COMP
   VONEICKEN T, 1992, P 19 ANN INT S COMP
   *XIL, 2007, EDK CONC TOOLS TECHN
   *XIL, 2007, MULT MEM CONTR 2 MPM
   [No title captured]
NR 21
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2009
VL 9
IS 1
AR 7
DI 10.1145/1596532.1596539
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 512AD
UT WOS:000271213200007
DA 2024-07-18
ER

PT J
AU Tan, YD
   Mooney, V
AF Tan, Yudong
   Mooney, Vincent
TI Timing analysis for preemptive multitasking real-time systems with
   caches
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithms; performance; real-time; worst-case response time
ID PATH
AB In this paper, we propose an approach to estimate the worst-case response time (WCRT) of each task in a preemptive multitasking single-processor real-time system utilizing an L1 cache. The approach combines intertask cache-eviction analysis and intratask cache-access analysis to estimate the number of cache lines that can possibly be evicted by the preempting task and also be accessed again by the preempted task after preemptions (thus requiring the preempted task to reload the cache line(s)). This cache-reload delay caused by preempting task(s) is then incorporated into WCRT analysis. Three sets of applications with up to six concurrent tasks running are used to test our approach. The experimental results show that our approach can tighten the WCRT estimate by up to 32% (1.4X) over prior state-of-the-art.
C1 [Tan, Yudong; Mooney, Vincent] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Tan, YD (corresponding author), 655 S Fair Oaks Ave, Sunnyvale, CA 94086 USA.
EM yudong.tan@gmail.com
CR ALTM, 1996, P STAT AN S SAS 96, P52
   [Anonymous], BEHAV INTERVALS EMBE
   BusquetsMataix JV, 1996, 1996 IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P204, DOI 10.1109/RTTAS.1996.509537
   Ermedahl A., 2003, P INT C COMP ARCH SY, P51, DOI [10.1145/951710.951720, DOI 10.1145/951710.951720]
   Ferdinand Christian., 2001, EMSOFT 01, P469
   HENNESSY J, 2004, COMPUTER ARCHITECTUR
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kirk D. B., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P229, DOI 10.1109/REAL.1989.63574
   Lee CG, 1998, IEEE T COMPUT, V47, P700, DOI 10.1109/12.689649
   Lee CG, 1997, REAL TIM SYST SYMP P, P187, DOI 10.1109/REAL.1997.641281
   Lee CG, 1996, REAL TIM SYST SYMP P, P264, DOI 10.1109/REAL.1996.563723
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   Li Y.S., 1999, Performance Analysis of Real-Time Embedded Software
   Li Y.-T. S., 1999, ACM Transactions on Design Automation of Electronic Systems, V4, P257, DOI 10.1145/315773.315778
   Li YTS, 1995, IEEE REAL TIME, P298, DOI 10.1109/REAL.1995.495219
   Liedtke J, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P213, DOI 10.1109/RTTAS.1997.601360
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lundqvist T, 1999, REAL-TIME SYST, V17, P183, DOI 10.1023/A:1008138407139
   *MENT GRAPH, MENT GRAPH XRAY DEB
   *MENT GRAPH, HARDW SOFTW COV SEAM
   MULLER F, 1995, P ACM SIGPLAN WORKSH, P125
   Negi HS, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P201
   Suh G.E., 2001, IASTED PDCS '01, P116
   SUN D, 2002, GITCC0219
   Tan Y, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1034, DOI 10.1109/DATE.2004.1269029
   TAN Y, 2005, THESIS GEORGIA I TEC
   TAN Y, 2004, P 8 INT WORKSH SOFTW, P200
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   TINDELL KW, 1994, REAL-TIME SYST, V6, P133, DOI 10.1007/BF01088593
   Tomiyama H., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P67, DOI 10.1109/HSC.2000.843709
   White RT, 1999, REAL-TIME SYST, V17, P209, DOI 10.1023/A:1008190423977
   Wolf F, 2002, DES AUT CON, P622, DOI 10.1109/DAC.2002.1012700
   Wolf F, 2002, DES AUTOM EMBED SYST, V7, P271, DOI 10.1023/A:1019734423460
   Wolf F, 2001, IEEE T VLSI SYST, V9, P773, DOI 10.1109/92.974891
NR 35
TC 40
Z9 44
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2007
VL 6
IS 1
AR 7
DI 10.1145/1210268.1210275
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 314SV
UT WOS:000256830000007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Hua, SX
   Qu, G
   Bhattacharyya, SS
AF Hua, Shaoxiong
   Qu, Gang
   Bhattacharyya, Shuvra S.
TI Probabilistic design of multimedia embedded systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithms; design; performance
AB In this paper, we propose the novel concept of probabilistic design for multimedia embedded systems, which is motivated by the challenge of how to design, but not overdesign, such systems while systematically incorporating performance requirements of multimedia application, uncertainties in execution time, and tolerance for reasonable execution failures. Unlike most present techniques that are based on either worst-or average-case execution times of application tasks, where the former guarantees the completion of each execution, but often leads to overdesigned systems, and the latter fails to provide any completion guarantees, the proposed probabilistic design method takes advantage of unique features mentioned above of multimedia systems to relax the rigid hardware requirements for software implementation and avoid overdesigning the system. In essence, this relaxation expands the design space and we further develop an off-line on-line minimum effort algorithm for quick exploration of the enlarged design space at early design stages. This is the first step toward our goal of bridging the gap between real-time analysis and embedded software implementation for rapid and economic multimedia system design. It is our belief that the proposed method has great potential in reducing system resource while meeting performance requirements. The experimental results confirm this as we achieve significant saving in system's energy consumption to provide a statistical completion ratio guarantee (i.e., the expected number of completions over a large number of iterations is greater than a given value).
C1 [Hua, Shaoxiong] Synopsys Inc, Mountain View, CA 94043 USA.
   Univ Maryland, Elect & Comp Engn Dept, College Pk, MD 20742 USA.
   Univ Maryland, Inst Adv Comp Studies, College Pk, MD 20742 USA.
C3 Synopsys Inc; University System of Maryland; University of Maryland
   College Park; University System of Maryland; University of Maryland
   College Park
RP Hua, SX (corresponding author), Synopsys Inc, 700 E Middlefield Rd, Mountain View, CA 94043 USA.
EM huas@synopsys.com; gangqu@glue.umd.edu; ssb@glue.umd.edu
OI Qu, Gang/0000-0001-6759-8949
CR ALMOUHAMED MA, 1990, IEEE T SOFTWARE ENG, V16, P1390, DOI 10.1109/32.62447
   BOLOT J, 1996, P IEEE INF
   BURD T, 2000, IEEE INT SOL STAT CI, P294
   Chatha KS, 1998, P IEEE RAP SYST PROT, P218, DOI 10.1109/IWRSP.1998.676695
   CHEN C, 1999, IEEE ACM INT C COMP, P76
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Eikerling HJ, 1996, IEEE SYMPOSIUM AND WORKSHOP ON ENGINEERING OF COMPUTER-BASED SYSTEMS, PROCEEDINGS, P252, DOI 10.1109/ECBS.1996.494536
   Ernst R, 1998, IEEE DES TEST COMPUT, V15, P45, DOI 10.1109/54.679207
   Henkel J, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P353, DOI 10.1109/ASPDAC.1998.669500
   Hong I, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P653, DOI 10.1109/ICCAD.1998.743089
   Hong I, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P176, DOI 10.1109/DAC.1998.724462
   Hsieh H, 2000, DES AUT CON, P607, DOI 10.1145/337292.337593
   Hu XBS, 2001, IEEE T VLSI SYST, V9, P833, DOI 10.1109/92.974897
   Hua SX, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P26
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Johnson MC, 1997, ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV, P2152, DOI 10.1109/ISCAS.1997.621596
   Kalavade A, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P257, DOI 10.1109/DAC.1998.724478
   KARAM MJ, 2001, ANAL DELAY JITTER VO
   Madsen J, 1997, DES AUTOM EMBED SYST, V2, P195, DOI 10.1023/A:1008884219274
   Malik S, 1997, DES AUT CON, P147
   Marculescu R, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P207, DOI 10.1109/ICCAD.2001.968620
   MCCREARY CL, 1994, P INT PAR PROC S
   Qu G, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P560, DOI 10.1109/ICCAD.2001.968707
   Qu G, 2000, DES AUT CON, P810
   Quan G, 2001, DES AUT CON, P828, DOI 10.1109/DAC.2001.935620
   RAJE S, 1995, INT S LOW POW DES, P9
   SHIN Y, 1999, 36 ACM IEEE DES AUT, P134
   Tia T.-S., 1995, Proceedings. Real-Time Technology and Applications Symposium (Cat. No.95TH8055), P164, DOI 10.1109/RTTAS.1995.516213
   WU M, 1990, IEEE T PARALLEL DIST, V3
   Yang P, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P112, DOI 10.1109/ISSS.2002.1227162
   YANG T, 1994, IEEE T PARALL DISTR, V5, P951, DOI 10.1109/71.308533
   YUAN W, 2003, 19 ACM S OP SYST PRI, P149
   Yuan W., 2004, ACM INT C MULT, P924
NR 33
TC 5
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 3
AR 15
DI 10.1145/1275986.1275987
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LC
UT WOS:000256880500001
DA 2024-07-18
ER

PT J
AU Xie, T
   Qin, X
AF Xie, Tao
   Qin, Xiao
TI Improving security for periodic tasks in embedded systems through
   scheduling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithms; performance; real-time systems; security-sensitive
   applications; periodic tasks; scheduling; embedded systems
ID CONSTRAINTS; PRECEDENCE; POWER; LINE
AB While many scheduling algorithms for periodic tasks ignore security requirements posed by sensitive applications and are, consequently, unable to perform properly in embedded systems with security constraints, in this paper, we present an approach to scheduling periodic tasks in embedded systems subject to security and timing constraints. We design a necessary and sufficient feasibility check for a set of periodic tasks with security requirements. With the feasibility test in place, we propose a scheduling algorithm, or SASES (security-aware scheduling for embedded systems), which accounts for both security and timing requirements. SASES judiciously distributes slack times among a variety of security services for a set of periodic tasks, thereby optimizing security for embedded systems without sacrificing schedulability. To demonstrate the effectiveness of SASES, we apply the proposed SASES to real-world embedded systems such as an automated flight control system. We show, through extensive simulations, that SASES is able to maximize security for embedded systems while guaranteeing timeliness. In particular, SASES significantly improves security over three baseline algorithms by up to 107%.
C1 [Xie, Tao] San Diego State Univ, Dept Comp Sci, San Diego, CA 92182 USA.
   [Qin, Xiao] New Mexico Inst Min & Technol, Dept Comp Sci, Socorro, NM 87801 USA.
C3 California State University System; San Diego State University; New
   Mexico Institute of Mining Technology
RP Xie, T (corresponding author), San Diego State Univ, Dept Comp Sci, San Diego, CA 92182 USA.
EM xietao@nmt.edu; xqin@cs.nmt.edu
CR Abdelzaher TF, 1999, IEEE T PARALL DISTR, V10, P1179, DOI 10.1109/71.809575
   Abdelzaher TF, 2000, IEEE T COMPUT, V49, P1170, DOI 10.1109/12.895935
   AHMED Q, 1998, P 14 ANN COMP SEC AP
   Chen PS, 2004, CHINESE ASTRON ASTR, V28, P160, DOI 10.1016/j.chinastron.2004.04.006
   Elkeelany O, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, CONFERENCE PROCEEDINGS, P1164, DOI 10.1109/ICC.2002.997033
   FALLER WE, 1995, IEEE T NEURAL NETWOR, V6, P1461, DOI 10.1109/72.471362
   GEORGE B, 1997, P ACM SIGMOD C MAY
   GODBOLE DN, 1994, IEEE DECIS CONTR P, P1592, DOI 10.1109/CDC.1994.411215
   Grajcar M, 2000, PROC INT SYMP SYST, P123, DOI 10.1109/ISSS.2000.874038
   Hou CJ, 1997, IEEE T COMPUT, V46, P1338, DOI 10.1109/12.641934
   Kadayif I, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P193, DOI 10.1109/CODES.2002.1003624
   Kalogeraki V., 2000, Proceedings Third IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 2000) (Cat. No. PR00607), P114, DOI 10.1109/ISORC.2000.839518
   KAWANO K, 2001, P IEEE 2001 INT GEOS, V5, P2277
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mahafza B, 1998, RADAR CONF, P62, DOI 10.1109/NRC.1998.677978
   Maheswaran M, 1998, SEVENTH HETEROGENEOUS COMPUTING WORKSHOP (HCW '98), P57, DOI 10.1109/HCW.1998.666545
   Muresan R, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P184
   Nilsson J., 1999, Proceedings of the 1999 International Conference on Parallel Processing, P246, DOI 10.1109/ICPP.1999.797410
   Qin X, 2002, PROC INT CONF PARAL, P360, DOI 10.1109/ICPP.2002.1040892
   Qin X, 2001, PROC INT CONF PARAL, P113
   QIN X, 2003, P 10 INT C HIGH PERF, P300
   QIN X, 2000, P INT C PAR DISTR CO
   RAMAMRITHAM K, 1984, IEEE SOFTWARE, V1, P65, DOI 10.1109/MS.1984.234713
   RAO KN, 1989, P ANN COMP SEC APPL, P78
   Ravi S., 2004, ACM T EMBED COMPUT S, V3, P461, DOI [DOI 10.1145/1015047.1015049, 10.1145/1015047.1015049]
   Salmeron J, 2004, IEEE T POWER SYST, V19, P905, DOI 10.1109/TPWRS.2004.825888
   Saputra H, 2005, IEEE COMP SOC ANN, P104, DOI 10.1109/ISVLSI.2005.4
   Sen S, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P271, DOI 10.1109/ICVD.2003.1183149
   Shao Z., 2004, P INT C INF TECHN CO, VI, P409
   Son SH, 2000, IEEE T KNOWL DATA EN, V12, P865, DOI 10.1109/69.895799
   Stankovic J. A., 1998, Deadline Scheduling for RealTime Systems EDF and Related Algorithms
   Suzuki S, 2002, IEEE T MAGN, V38, P3006, DOI 10.1109/TMAG.2002.803185
   Thomadakis M. E., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P148, DOI 10.1109/REAL.1999.818836
   van Dijk LPL, 1998, IEEE J SOLID-ST CIRC, V33, P291, DOI 10.1109/4.658633
   XIE T, 2005, P 34 INT C PAR PROC
   XIE T, 2005, P 11 WORKSH JOB SCH
   XIE T, 2005, P 7 IEEE INT C CLUST
   XIE T, 2006, P 25 IEEE INT PERF C
   ZHANG Y, 2001, P INT S PAR ARCH ALG
NR 39
TC 48
Z9 49
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 3
AR 20
DI 10.1145/1275986.1275992
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LC
UT WOS:000256880500006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Fu, Y
   Lin, JQ
   Feng, DG
   Wang, W
   Wang, MY
   Wang, WJ
AF Fu, Yu
   Lin, Jingqiang
   Feng, Dengguo
   Wang, Wei
   Wang, Mingyu
   Wang, Wenjie
TI RegKey: A Register-based Implementation of ECC Signature Algorithms
   Against One-shot Memory Disclosure
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE One-shot memory disclosure; registers; ECC signature algorithms;
   cryptographic key protection
ID COLD-BOOT ATTACKS; CRYPTOGRAPHIC KEYS; LEST
AB To ensure the security of cryptographic algorithm implementations, several cryptographic key protection schemes have been proposed to prevent various memory disclosure attacks. Among them, the register-based solutions do not rely on special hardware features and offer better applicability. However, due to the size limitation of register resources, the performance of register-based solutions is much worse than conventional cryptosystem implementations without security enhancements. This paper presents RegKey, an efficient register-based implementation of ECC (elliptic curve cryptography) signature algorithms. Different from other schemes that protect the whole cryptographic operations, RegKey only uses CPU registers to execute simple but critical operations, significantly reducing the usage of register resources and performance overheads. To achieve this goal, RegKey splits the ECC signing into two parts, (1) complex elliptic curve group operations on non-sensitive data in main memory as normal implementations, and (2) simple prime field operations on sensitive data inside CPU registers. RegKey guarantees the plaintext private key and random number used for signing only appear in registers to effectively resist one-shot memory disclosure attacks such as cold-boot attacks and warm-boot attacks, which are usually launched by physically accessing the victim machine to acquire partial or even entire memory data but only once. Compared with existing cryptographic key protection schemes, the performance of RegKey is greatly improved. Regkey is applicable to different platforms because it does not rely on special CPU hardware features. Since RegKey focuses on one-shot memory disclosure instead of persistent software-based attacks, it works as a choice suitable for embedded devices or offline machines where physical attacks are the main threat.
C1 [Fu, Yu; Lin, Jingqiang] Univ Sci & Technol China, Sch Cyber Sci & Technol, 443 Huangshan Rd, Hefei, Peoples R China.
   [Feng, Dengguo] Chinese Acad Sci, Inst Software, 4 South Fourth St, Beijing 100190, Peoples R China.
   [Wang, Wei; Wang, Mingyu; Wang, Wenjie] Chinese Acad Sci, Inst Informat Engn, 19 Shucun Rd, Beijing 100085, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; Chinese Academy of Sciences; Institute of Software, CAS;
   Chinese Academy of Sciences
RP Lin, JQ (corresponding author), Univ Sci & Technol China, Sch Cyber Sci & Technol, 443 Huangshan Rd, Hefei, Peoples R China.
EM fuyu22@mail.ustc.edu.cn; linjq@ustc.edu.cn; fengdg@263.net;
   wangwei@iie.ac.cn; wangmingyu@iie.ac.cn; wangwenjie@iie.ac.cn
RI Wang, Wenjie/X-5226-2018
OI Wang, Wenjie/0000-0002-7731-7044; Lin, Jingqiang/0000-0003-2639-3722;
   Fu, Yu/0000-0002-9895-3816
FU National Key RD Plan of China [2020YFB1005803]
FX This work was supported by National Key RD Plan of China (Grant No.
   2020YFB1005803).
CR [Anonymous], 2014, OpenSSL Heartbleed
   [Anonymous], 2016, Public Key Cryptographic Algorithm SM2 Based on Elliptic Curves Part 2: Digital Signature Algorithm
   [Anonymous], 2010, Intel™advanced encryption standard (aes) new instructions set
   Bauer J, 2016, DIGIT INVEST, V16, pS65, DOI 10.1016/j.diin.2016.01.009
   Benger N, 2014, LECT NOTES COMPUT SC, V8731, P75, DOI 10.1007/978-3-662-44709-3_5
   Blass EO, 2012, 28TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2012), P71
   Carr SA, 2017, PROCEEDINGS OF THE 2017 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIA CCS'17), P193, DOI 10.1145/3052973.3052983
   Chan EM, 2008, CCS'08: PROCEEDINGS OF THE 15TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P555
   Cheng H, 2021, LECT NOTES COMPUT SC, V12804, P698, DOI 10.1007/978-3-030-81652-0_27
   Chow J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 13TH USENIX SECURITY SYMPOSIUM, P321
   Colp P, 2015, ACM SIGPLAN NOTICES, V50, P177, DOI [10.1145/2694344.2694380, 10.1145/2775054.2694380]
   Costan V., 2016, IACR Cryptol. ePrint Arch, DOI DOI 10.1159/000088809
   Dunn Alan M, 2012, Proc USENIX Symp Oper Syst Des Implement (OSDI), P61
   Elbahrawy J., 2020, Analysis of bitcoin improvement proposal 340-Schnorr signatures
   Fan SQ, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1505, DOI 10.1145/2976749.2978400
   Faz-Hernández A, 2019, ACM T MATH SOFTWARE, V45, DOI 10.1145/3309759
   Fu Y, 2021, LECT NOTES COMPUT SC, V12918, P293, DOI 10.1007/978-3-030-86890-1_17
   Galbraith SD, 2016, DESIGN CODE CRYPTOGR, V78, P51, DOI 10.1007/s10623-015-0146-7
   Garmany Behrad, 2013, P 29 ANN COMP SEC AP, P149, DOI [10.1145/2523649.2523656, DOI 10.1145/2523649.2523656]
   Gruss D, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P217
   Guan L, 2014, 21ST ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2014), DOI 10.14722/ndss.2014.23125
   Guan L, 2018, IEEE T DEPEND SECURE, V15, P742, DOI 10.1109/TDSC.2016.2631548
   Guan L, 2015, P IEEE S SECUR PRIV, P3, DOI 10.1109/SP.2015.8
   Halderman JA, 2009, COMMUN ACM, V52, P91, DOI 10.1145/1506409.1506429
   Harrison K, 2007, I C DEPEND SYS NETWO, P137, DOI 10.1109/DSN.2007.77
   Hofmann OS, 2011, ACM SIGPLAN NOTICES, V46, P279, DOI 10.1145/1961296.1950398
   Huang JH, 2020, LECT NOTES COMPUT SC, V12248, P204, DOI 10.1007/978-3-030-55304-3_11
   Intel, 2017, SGX SSL
   Intel, 2022, INT 64 IA 32 ARCH SO
   Jiang FJ, 2019, 35TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSA), P57, DOI 10.1145/3359789.3359795
   Jin XC, 2022, P IEEE S SECUR PRIV, P650, DOI [10.1109/SP46214.2022.9833650, 10.1109/SP46214.2022.00028]
   Johnson D., 2001, International Journal of Information Security, V1, P36, DOI 10.1007/s102070100002
   Kemerlis Vasileios P, 2012, USENIX SEC S, V16
   Kim T., 2012, 2012 IEEE Power & Energy Society General Meeting. New Energy Horizons - Opportunities and Challenges, DOI 10.1109/PESGM.2012.6345454
   KOBLITZ N, 1987, MATH COMPUT, V48, P203, DOI 10.1090/S0025-5718-1987-0866109-5
   Li CW, 2021, IEEE T DEPEND SECURE, V18, P1196, DOI 10.1109/TDSC.2019.2897666
   Lindenlauf S, 2015, PROCEEDINGS 10TH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY ARES 2015, P287, DOI 10.1109/ARES.2015.28
   Liu F, 2016, INT S HIGH PERF COMP, P406, DOI 10.1109/HPCA.2016.7446082
   Lomont C., 2011, Introduction to Intel advanced vector extensions
   MILLER VS, 1986, LECT NOTES COMPUT SC, V218, P417, DOI 10.1007/3-540-39799-x_31
   Muller T., 2011, USENIX Security Symposium, P17
   Muller T., 2010, ACM P EUROSEC 10 PAR, P42
   OpenSSL Project, 2021, OpenSSL-1.1.1k
   Parker TP, 2010, LECT NOTES COMPUT SC, V6163, P39
   Pettersson T., 2007, Chaos Communication Camp
   Qureshi MK, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P775, DOI [10.1109/MICR0.2018.00068, 10.1109/MICRO.2018.00068]
   Simmons P, 2011, 27TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2011), P73
   Stewin Patrick, 2013, Detection of Intrusions and Malware, and Vulnerability Assessment. 9th International Conference, DIMVA 2012. Revised Selected Papers, P21, DOI 10.1007/978-3-642-37300-8_2
   Stewin P, 2013, LECT NOTES COMPUT SC, V8145, P1
   Tan QH, 2020, 27TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2020), DOI 10.14722/ndss.2020.24086
   Vahldiek-Oberwagner A, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P1221
   Wang W., 2021, INT C INF SEC CRYPT, P531, DOI DOI 10.1007/978-3-030-88323-2_28
   Wang WB, 2018, SCI CHINA INFORM SCI, V61, DOI 10.1007/s11432-016-9030-0
   Yang Y, 2015, LECT NOTES COMPUT SC, V8958, P49, DOI 10.1007/978-3-319-21966-0_4
   Yarom Y., 2014, 2014140 CRYPT EPRINT
   Zhao Y, 2016, IFIP ADV INF COMM TE, V471, P293, DOI 10.1007/978-3-319-33630-5_20
NR 56
TC 1
Z9 1
U1 3
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 97
DI 10.1145/3604805
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600009
DA 2024-07-18
ER

PT J
AU Javadi, MHS
   Faryabi, M
   Mahdiani, HR
AF Javadi, Mohammad Haji Seyed
   Faryabi, Mohsen
   Mahdiani, Hamid Reza
TI A Comprehensive Model for Efficient Design Space Exploration of
   Imprecise Computational Blocks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Adder; multiplier; approximate computing; design space exploration;
   imprecise computing; imprecise computational blocks
ID APPROXIMATE ADDER DESIGN; POWER; IMPLEMENTATION; MULTIPLIER; FRAMEWORK
AB After almost a decade of research, development of more efficient imprecise computational blocks is still a major concern in imprecise computing domain. There are many instances of the introduced imprecise components of different types, while their main difference is that they propose different precision-cost-performance trade-offs. In this paper, a novel comprehensive model for the imprecise components is introduced, which can be exploited to cover a wide range of precision-cost-performance trade-offs, for different types of imprecise components. The model helps to find the suitable imprecise component based on any desired error criterion. Therefore, the most significant advantage of the proposed model is that it can be simply exploited for design space exploration of different imprecise components to extract the suitable components, with the desired precision-cost-performance trade-off for any specific application. To demonstrate the efficiency of the proposed model, two novel families of Lowest-cost Imprecise Adders (LIAs) and Lowest-cost Imprecise Multipliers (LIMs) are introduced in the paper, which are systematically extracted based on exploration of the design space provided by the proposed model. A wide range of simulation and synthesis results are also presented in the paper to prove the comparable efficiency of the systematically extracted LIA/LIM structures with respect to the most efficient existing human-made imprecise components both individually and in a Multiply-Accumulate application.
C1 [Javadi, Mohammad Haji Seyed] Shahid Beheshti Univ, Dept Elect Engn, Tehran 1983969411, Iran.
   [Faryabi, Mohsen; Mahdiani, Hamid Reza] Shahid Beheshti Univ, Dept Comp Sci & Engn, Tehran 1983969411, Iran.
C3 Shahid Beheshti University; Shahid Beheshti University
RP Javadi, MHS (corresponding author), Shahid Beheshti Univ, Dept Elect Engn, Tehran 1983969411, Iran.
EM m_seyedjavadi@sbu.ac.ir; m_faryabi@sbu.ac.ir; mahdiani@gmail.com
CR Ahmad W, 2021, IEEE ACCESS, V9, P117232, DOI 10.1109/ACCESS.2021.3107370
   Bhardwaj K, 2015, INT SYM QUAL ELECT, P263
   Camus V, 2018, IEEE J EM SEL TOP C, V8, P746, DOI 10.1109/JETCAS.2018.2851749
   Castro-Godínez J, 2021, IEEE T CIRCUITS-II, V68, P2845, DOI 10.1109/TCSII.2021.3068757
   Dalloo A, 2018, IEEE T VLSI SYST, V26, P1595, DOI 10.1109/TVLSI.2018.2822278
   De Caro D, 2013, IEEE T CIRCUITS-I, V60, P2375, DOI 10.1109/TCSI.2013.2245252
   Dutt S, 2019, IEEE T COMPUT, V68, P314, DOI 10.1109/TC.2018.2871096
   Dutt S, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3131274
   Esposito D, 2016, IEEE INT SYMP CIRC S, P1970, DOI 10.1109/ISCAS.2016.7538961
   Gillani GA, 2019, IEEE ACCESS, V7, P77142, DOI 10.1109/ACCESS.2019.2920335
   Gillani GA, 2018, IEEE ACCESS, V6, P49112, DOI 10.1109/ACCESS.2018.2868036
   Gupta V, 2013, IEEE T COMPUT AID D, V32, P124, DOI 10.1109/TCAD.2012.2217962
   Hanif MA, 2017, DES AUT CON, DOI 10.1145/3061639.3062306
   Hashemi S, 2018, DES AUT CON, DOI 10.1145/3195970.3196001
   Javadi MHS, 2020, IEEE T COMPUT, V69, P1376, DOI 10.1109/TC.2020.2972549
   Jiang HL, 2019, IEEE T CIRCUITS-I, V66, P189, DOI 10.1109/TCSI.2018.2856245
   Kahng AB, 2012, DES AUT CON, P820
   Kulkarni P., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P346, DOI 10.1109/VLSID.2011.51
   Lee J, 2021, IEEE ACCESS, V9, P119939, DOI 10.1109/ACCESS.2021.3108443
   Lin CH, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P33, DOI 10.1109/ICCD.2013.6657022
   Ma DN, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P920, DOI 10.23919/DATE51398.2021.9474069
   Mahdiani HR, 2010, IEEE T CIRCUITS-I, V57, P850, DOI 10.1109/TCSI.2009.2027626
   Mahdiani HR, 2012, IEEE T NEUR NET LEAR, V23, P1215, DOI 10.1109/TNNLS.2012.2199517
   Mandiani HR, 2017, MICROELECTRON J, V61, P57, DOI 10.1016/j.mejo.2017.01.002
   Mohapatra D, 2011, DES AUT TEST EUROPE, P950
   Momeni A, 2015, IEEE T COMPUT, V64, P984, DOI 10.1109/TC.2014.2308214
   Najafi A, 2018, IEEE J EM SEL TOP C, V8, P736, DOI 10.1109/JETCAS.2018.2833284
   Ning Zhu, 2010, Proceedings 2010 International SoC Design Conference (ISOCC 2010), P323, DOI 10.1109/SOCDC.2010.5682905
   Qiqieh I, 2018, IEEE J EM SEL TOP C, V8, P417, DOI 10.1109/JETCAS.2018.2846410
   Rezaalipour M, 2018, 2018 CSI INTERNATIONAL SYMPOSIUM ON REAL-TIME AND EMBEDDED SYSTEMS AND TECHNOLOGIES (RTEST), P8, DOI 10.1109/RTEST.2018.8397073
   Sabetzadeh F, 2019, IEEE T CIRCUITS-I, V66, P4200, DOI 10.1109/TCSI.2019.2918241
   Shafique M, 2015, DES AUT CON, DOI 10.1145/2744769.2744778
   Strollo AGM, 2018, 2018 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2018), P21, DOI 10.1109/ICICDT.2018.8399746
   Tajasob S, 2018, I SYMPOS LOW POWER E, P73, DOI 10.1145/3218603.3218638
   Venkataramani S, 2015, DES AUT CON, DOI 10.1145/2744769.2744904
   Verma AK, 2008, DES AUT TEST EUROPE, P1092
   Xu WB, 2018, IEEE T VLSI SYST, V26, P1112, DOI 10.1109/TVLSI.2018.2803081
   Ye R, 2013, ICCAD-IEEE ACM INT, P48, DOI 10.1109/ICCAD.2013.6691096
   Zhu N, 2010, IEEE T VLSI SYST, V18, P1225, DOI 10.1109/TVLSI.2009.2020591
NR 39
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 103
DI 10.1145/3625555
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600015
DA 2024-07-18
ER

PT J
AU Shu, JW
   Fang, KD
   Chen, YM
   Wang, S
AF Shu, Jiwu
   Fang, Kedong
   Chen, Youmin
   Wang, Shuo
TI TH-iSSD: Design and Implementation of a Generic and Reconfigurable
   Near-Data Processing Framework
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Near data processing; information retrieval; deep learning; storage
   architecture
ID ACTIVE DISKS; STORAGE; MEMORY
AB We present the design and implementation of TH-iSSD, a near-data processing framework to address the data movement problem. TH-iSSD does not pose any restriction to the hardware selection and is highly reconfigurable-its core components, such as the on-device compute unit (e.g., FPGA, embedded CPUs) and data collectors (e.g., camera, sensors), can be easily replaced to adapt to different use cases. TH-iSSD achieves this goal by incorporating highly flexible computation and data paths. In the data path, TH-iSSD adopts an efficient device-level data switch that exchanges data with both host CPUs and peripheral sensors; it also enables direct accesses between the sensing, computation, and storage hardware components, which completely eliminates the redundant data movement overhead, and thus delivers both high performance and energy efficiency. In the computation path, TH-iSSD provides an abstraction of filestream for developers, which abstracts a collection of data along with the related computation task as a file. Since existing applications are familiar with POSIX-like interfaces, they can be ported on top of our platform with minimal code modification. Moreover, TH-iSSD also introduces mechanisms including pipelined near-data processing and priority-aware I/O scheduling to make TH-iSSD perform more effectively. We deploy TH-iSSD to accelerate two types of applications: the content-based information retrieval system and the edge zero-streaming system. Our experimental results show that TH-iSSD achieves up to 1.6x higher throughput and 36% lower latency than compute-centric designs.
C1 [Shu, Jiwu; Fang, Kedong; Chen, Youmin; Wang, Shuo] Tsinghua Univ, Comp Sci Dept, Storage Syst Res Grp, 30 Shuangqing Rd, Beijing 100084, Peoples R China.
C3 Tsinghua University
RP Shu, JW (corresponding author), Tsinghua Univ, Comp Sci Dept, Storage Syst Res Grp, 30 Shuangqing Rd, Beijing 100084, Peoples R China.
EM shujw@tsinghua.edu.cn; fkd19@mails.tsinghua.edu.cn;
   chenym16@mails.tsinghua.edu.cn; shvowang@tsinghua.edu.cn
OI Shu, Jiwu/0000-0002-7362-2789
FU National Natural Science Foundation of China [61832011]; Open Research
   Program of Zhejiang Lab [2020KC0AB03]
FX This work was supported by the National Natural Science Foundation of
   China (grant no. 61832011) and the Open Research Program of Zhejiang Lab
   (no. 2020KC0AB03).
CR Acharya A, 1998, ACM SIGPLAN NOTICES, V33, P81, DOI 10.1145/291006.291026
   Agarwal S, 2017, S VLSI TECH, pT174, DOI 10.23919/VLSIT.2017.7998164
   Akinaga H, 2010, P IEEE, V98, P2237, DOI 10.1109/JPROC.2010.2070830
   Andersen DG, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P1
   [Anonymous], Cloud TPU
   [Anonymous], 2013, P 27 INT ACM C INT C, DOI [DOI 10.1145/2464996.2465003, 10.1145/2464996.2465003]
   [Anonymous], 2019, arXiv, DOI DOI 10.48550/ARXIV.1905.05950
   Balasubramonian R, 2016, IEEE MICRO, V36, P4, DOI 10.1109/MM.2016.1
   Balasubramonian R, 2014, IEEE MICRO, V34, P36, DOI 10.1109/MM.2014.55
   Barbalace A, 2017, PROCEEDINGS OF THE 16TH WORKSHOP ON HOT TOPICS IN OPERATING SYSTEMS (HOTOS 2017), P56, DOI 10.1145/3102980.3102990
   Burr GW, 2015, IEEE T ELECTRON DEV, V62, P3498, DOI 10.1109/TED.2015.2439635
   Burrows M, 2006, USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P335
   Caulfield AM, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P387
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Choe H, 2017, Arxiv, DOI arXiv:1610.02273
   Do J., 2013, SIGMOD, P1221
   Felix Evan J., 2006, P 6 LCI INT C LIN CL, P85
   Ghemawat S., 2003, Operating Systems Review, V37, P29, DOI 10.1145/1165389.945450
   Gu B, 2016, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2016.23
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Intel, Intel Optane SSD DC P4800X
   Jun SW, 2018, CONF PROC INT SYMP C, P411, DOI 10.1109/ISCA.2018.00042
   Jun SW, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P1, DOI 10.1145/2749469.2750412
   Kang Y, 2013, IEEE S MASS STOR SYS
   Keeton K., 1998, SIGMOD Record, V27, P42, DOI 10.1145/290593.290602
   Kestor G, 2013, I S WORKL CHAR PROC, P56, DOI 10.1109/IISWC.2013.6704670
   Kim S, 2016, INFORM SCIENCES, V327, P183, DOI 10.1016/j.ins.2015.07.056
   Kim Sungchan, 2011, P INT WORKSH ACC DAT
   Koo G, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P219, DOI 10.1145/3123939.3124553
   Kufeldt Philip., 2018, login, V43, P16
   Kumar P, 2020, ACM T STORAGE, V15, DOI 10.1145/3364180
   Kumar P, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P830, DOI 10.1109/SC.2016.70
   Lee J, 2017, PROC VLDB ENDOW, V10, P1706, DOI 10.14778/3137765.3137776
   Lee JH, 2020, IEEE COMPUT ARCHIT L, V19, P110, DOI 10.1109/LCA.2020.3009347
   Li C, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P14, DOI 10.1145/2749469.2750381
   Liang SW, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P395
   Lin Kevin, 2015, 2015 IEEE Conference on Computer Vision and Pattern Recognition Workshops (CVPRW), P27, DOI 10.1109/CVPRW.2015.7301269
   Liu HM, 2016, PROC CVPR IEEE, P2064, DOI 10.1109/CVPR.2016.227
   Liu Q, 2012, ADV MATER, V24, P1844, DOI 10.1002/adma.201104104
   Liu TY, 2014, IEEE J SOLID-ST CIRC, V49, P140, DOI [10.1109/JSSC.2013.2280296, 10.1109/ISSCC.2013.6487703]
   Maass S, 2017, PROCEEDINGS OF THE TWELFTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS 2017), P527, DOI 10.1145/3064176.3064191
   Mailthody VS, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P224, DOI 10.1145/3352460.3358320
   Manolakos E. S., 2010, 2010 IEEE International Symposium on Circuits and Systems. ISCAS 2010, P4133, DOI 10.1109/ISCAS.2010.5537602
   Mao HY, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P669, DOI [10.1109/MICR0.2018.00060, 10.1109/MICRO.2018.00060]
   Matam KK, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P116, DOI 10.1145/3307650.3322275
   Micron, 2017, Micron NAND Flash by Technology
   Novakovic S, 2014, ACM SIGPLAN NOTICES, V49, P3, DOI 10.1145/2541940.2541965
   Ouyang J, 2013, I SYMPOS LOW POWER E, P286, DOI 10.1109/ISLPED.2013.6629310
   Park Dongchul., 2016, IEEE Transactions on Computers
   Priebe C. E., 2015, P 13 USENIX C FIL ST, P45
   Reddi VJ, 2020, ANN I S COM, P446, DOI 10.1109/ISCA45697.2020.00045
   Riedel E., 1998, Proceedings of the Twenty-Fourth International Conference on Very-Large Databases, P62
   Riedel E, 2001, COMPUTER, V34, P68, DOI 10.1109/2.928624
   Riedel Erik, 1999, Active Disks: Remote Execution for Network-Attached Storage
   Ruan ZY, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P379
   Samsung, Samsung NVMe SSD 960 Pro
   Seshadri Sudharsan, 2014, 11 USENIX S OP SYST
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shoeybi M, 2020, Arxiv, DOI arXiv:1909.08053
   Son Y, 2014, 2014 INTERNATIONAL CONFERENCE ON CLOUD AND AUTONOMIC COMPUTING (ICCAC 2014), P258, DOI 10.1109/ICCAC.2014.14
   Song LH, 2018, INT S HIGH PERF COMP, P531, DOI 10.1109/HPCA.2018.00052
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Tiwari Devesh, 2013, FAST 13, P119
   Tseng HW, 2016, CONF PROC INT SYMP C, P53, DOI 10.1109/ISCA.2016.15
   van de Burgt Y, 2017, NAT MATER, V16, P414, DOI [10.1038/NMAT4856, 10.1038/nmat4856]
   Vincon Tobias, 2020, DaMoN '20: Proceedings of the 16th International Workshop on Data Management on New Hardware, DOI 10.1145/3399666.3399934
   Wang J., 2016, P INT WORKSH DAT MAN, DOI 10.1145/2933349.2933353
   Wang JZ, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P839, DOI 10.1145/3219819.3219869
   Wei Z, 2008, INT EL DEVICES MEET, P293, DOI 10.1109/IEDM.2008.4796676
   Woods L, 2014, PROC VLDB ENDOW, V7, P963, DOI 10.14778/2732967.2732972
   Woods Louis, 2013, P 2013 ACM SIGMOD IN, P1073, DOI DOI 10.1145/2463676.2463685
   Yeh YJ, 2007, LECT NOTES COMPUT SC, V4522, P512
NR 72
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 96
DI 10.1145/3563456
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600008
OA hybrid
DA 2024-07-18
ER

PT J
AU Ye, WH
   Zhou, X
   Zhou, J
   Chen, C
   Li, KL
AF Ye, Wenhua
   Zhou, Xu
   Zhou, Joey
   Chen, Cen
   Li, Kenli
TI Accelerating Attention Mechanism on FPGAs based on Efficient
   Reconfigurable Systolic Array
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Transformer; attention; FPGA; reconfigurable systolic array; softmax;
   Accelerator
ID CO-DESIGN; CNN
AB Transformer model architectures have recently received great interest in natural language, machine translation, and computer vision, where attention mechanisms are their building blocks. However, the attention mechanism is expensive because of its intensive matrix computations and complicated data flow. The existing hardware architecture has some disadvantages for the computing structure of attention, such as inflexibility and low efficiency. Most of the existing papers accelerate attention by reducing the amount of computation through various pruning algorithms, which will affect the results to a certain extent with different sparsity. This paper proposes the hardware accelerator for the multi-head attention (MHA) on field-programmable gate arrays (FPGAs) with reconfigurable architecture, efficient systolic array, and hardware-friendly radix-2 softmax. We propose a novel method called Four inputs Processing Element (FPE) to double the computation rate of the data-aware systolic array (SA) and make it efficient and load balance. Especially, the computation framework is well designed to ensure the utilization of SA efficiently. Our design is evaluated on a Xilinx Alveo U250 card, and the proposed architecture achieves 51.3x, 17.3x improvement in latency, and 54.4x, 17.9x energy savings compared to CPU and GPU.
C1 [Ye, Wenhua; Zhou, Xu; Li, Kenli] Hunan Univ, Coll Informat Sci & Engn, 2 Lushan South Rd, Changsha 410082, Hunan, Peoples R China.
   [Ye, Wenhua] China Elect Technol Grp Corp, Res Inst 36, 387 Hongxin Rd, Jiaxing 314033, Zhejiang, Peoples R China.
   [Zhou, Joey] ASTAR, Ctr Frontier AI Res, 1 Fusionopolis Way,08-01 Connexis, Singapore 138632, Singapore.
   [Chen, Cen] Hunan Univ, Shenzhen Inst, Shenzhen Hightech Ind Pk South Dist Virtual Univ, Shenzhen 518000, Guangdong, Peoples R China.
C3 Hunan University; China Electronics Technology Group; Agency for Science
   Technology & Research (A*STAR); Hunan University
RP Zhou, X (corresponding author), Hunan Univ, Coll Informat Sci & Engn, 2 Lushan South Rd, Changsha 410082, Hunan, Peoples R China.
RI zhou, joey/KOZ-7579-2024
FU Key-Area Research and Development Program of Guangdong Province
   [2021B0101190004]; Natural Science Foundation of Hunan Province
   [2022JJ30009]; NSFC [62172146, 62172157]; Open Research Projects of
   Zhejiang Lab [2021KD0AB02]; Cultivation of Shenzhen Excellent
   Technological and Innovative Talents [RCBS20200714114943014]; Basic
   research of Shenzhen Science and technology Plan [JCYJ20210324123802006]
FX This work was supported in part by the Key-Area Research and Development
   Program of Guangdong Province under Grant 2021B0101190004, the Natural
   Science Foundation of Hunan Province under Grant 2022JJ30009, the NSFC
   under Grants 62172146 and 62172157, the Open Research Projects of
   Zhejiang Lab under Grant 2021KD0AB02, the Cultivation of Shenzhen
   Excellent Technological and Innovative Talents (Ph.D. Basic Research
   Started) RCBS20200714114943014, and the Basic research of Shenzhen
   Science and technology Plan under Grant JCYJ20210324123802006.
CR Challapalle N, 2020, DES AUT TEST EUROPE, P180, DOI 10.23919/DATE48585.2020.9116469
   Chen YX, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P6199, DOI 10.1109/ICASSP39728.2021.9414313
   Cho H, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3476984
   Dai ZH, 2019, Arxiv, DOI [arXiv:1901.02860, DOI 10.48550/ARXIV.1901.02860]
   Devlin J, 2019, Arxiv, DOI arXiv:1810.04805
   Ding Luchang, 2019, 2019 IEEE 13 INT C A, P1
   Nguyen DT, 2019, IEEE T VLSI SYST, V27, P1861, DOI 10.1109/TVLSI.2019.2905242
   Gao JJ, 2022, COMPUT COMMUN, V181, P329, DOI 10.1016/j.comcom.2021.10.023
   Guo KY, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3289185
   Ham TJ, 2021, CONF PROC INT SYMP C, P692, DOI 10.1109/ISCA52012.2021.00060
   Ham TJ, 2020, INT S HIGH PERF COMP, P328, DOI 10.1109/HPCA47549.2020.00035
   He WJ, 2021, BIOINFORMATICS, V37, P4684, DOI 10.1093/bioinformatics/btab560
   Jie Wang, 2021, FPGA '21: The 2021 ACM/SIGDA International Symposium on Field-Programmable, P93, DOI 10.1145/3431920.3439292
   Lee S, 2019, IEEE T COMPUT AID D, V38, P888, DOI 10.1109/TCAD.2018.2824280
   Li B., 2020, P ACMIEEE INT S LOW, P175, DOI [10.1145/3370748.3406567, DOI 10.1145/3370748.3406567]
   Li B, 2021, COMPUT INTEL NEUROSC, V2021, DOI 10.1155/2021/3846078
   Li XT, 2021, IEEE-ACM T AUDIO SPE, V29, P2606, DOI 10.1109/TASLP.2021.3097939
   Li YL, 2020, IMAGE VISION COMPUT, V103, DOI 10.1016/j.imavis.2020.104039
   Liu DY, 2022, IEEE GEOSCI REMOTE S, V19, DOI 10.1109/LGRS.2021.3100294
   Liu ZG, 2020, IEEE COMPUT ARCHIT L, V19, P34, DOI 10.1109/LCA.2020.2979965
   Lu LQ, 2021, INT SYMP MICROARCH, P977, DOI 10.1145/3466752.3480125
   Lu SY, 2020, Arxiv, DOI arXiv:2009.08605
   Merity S, 2016, Arxiv, DOI [arXiv:1609.07843, DOI 10.48550/ARXIV.1609.07843]
   Peng HW, 2021, INT SYM QUAL ELECT, P142, DOI 10.1109/ISQED51717.2021.9424344
   Radford A., 2019, LANGUAGE MODELS ARE
   Roy A, 2021, T ASSOC COMPUT LING, V9, P53, DOI 10.1162/tacl_a_00353
   Rush AM, 2018, NLP OPEN SOURCE SOFTWARE (NLP-OSS), P52
   Turc I, 2019, Arxiv, DOI arXiv:1908.08962
   Vaswani A, 2017, ADV NEUR IN, V30
   Venkataramanaiah SK, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415643
   Wang AL, 2019, Arxiv, DOI arXiv:1804.07461
   Wang HR, 2021, INT S HIGH PERF COMP, P97, DOI 10.1109/HPCA51647.2021.00018
   Wang MQ, 2018, 2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), P223, DOI 10.1109/APCCAS.2018.8605654
   Wang XL, 2018, PROC CVPR IEEE, P7794, DOI 10.1109/CVPR.2018.00813
   Wei XC, 2017, DES AUT CON, DOI 10.1145/306l639.3062207
   Xu K, 2015, PR MACH LEARN RES, V37, P2048
   Xu R, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P657, DOI 10.23919/DATE51398.2021.9474145
   Xu R, 2021, ACM T ARCHIT CODE OP, V18, DOI 10.1145/3460776
   Yates A, 2021, WSDM '21: PROCEEDINGS OF THE 14TH ACM INTERNATIONAL CONFERENCE ON WEB SEARCH AND DATA MINING, P1154, DOI 10.1145/3437963.3441667
   Zeng HQ, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P255, DOI 10.1145/3373087.3375312
   Zhang BY, 2020, ANN IEEE SYM FIELD P, P241, DOI 10.1109/FCCM48280.2020.00074
   Zhang H, 2019, PR MACH LEARN RES, V97
   Zhang JY, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P667, DOI 10.23919/DATE51398.2021.9474215
   Zhang XY, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477002
NR 44
TC 1
Z9 1
U1 6
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 93
DI 10.1145/3549937
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600005
DA 2024-07-18
ER

PT J
AU Pan, YJ
   Yu, JC
   Lukefahr, A
   Das, R
   Mahlke, S
AF Pan, Yunjie
   Yu, Jiecao
   Lukefahr, Andrew
   Das, Reetuparna
   Mahlke, Scott
TI BitSET: Bit-Serial Early Termination for Computation Reduction in
   Convolutional Neural Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Convolutional neural networks; CNN; deep neural networks; DNN;
   accelerator; approximate computing; early termination; software-hardware
   co-design
AB Convolutional Neural Networks (CNNs) have demonstrated remarkable performance across a wide range of machine learning tasks. However, the high accuracy usually comes at the cost of substantial computation and energy consumption, making it difficult to be deployed on mobile and embedded devices. In CNNs, the compute-intensive convolutional layers are usually followed by a ReLU activation layer, which clamps negative outputs to zeros, resulting in large activation sparsity. By exploiting such sparsity in CNN models, we propose a software-hardware co-design BitSET, that aggressively saves energy during CNN inference. The bit-serial BitSET accelerator adopts a prediction-based bit-level early termination technique that terminates the ineffectual computation of negative outputs early. To assist the algorithm, we propose a novel weight encoding that allows more accurate predictions with fewer bits. BitSET leverages the bit-level computation reduction both in the predictive early termination algorithm and in the non-predictive, energy-efficient bit-serial architecture. Compared to UNPU, an energy-efficient bit-serial CNN accelerator, BitSET yields an average 1.5x speedup and 1.4x energy efficiency improvement with no accuracy loss due to a 48% reduction in bit-level computations. Relaxing the allowed accuracy loss to 1% increases the gains to an average of 1.6x speedup and 1.4x energy efficiency improvement.
C1 [Pan, Yunjie; Das, Reetuparna; Mahlke, Scott] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Yu, Jiecao] Facebook Inc, Boston, MA USA.
   [Lukefahr, Andrew] Indiana Univ, Indiana, PA USA.
C3 University of Michigan System; University of Michigan; Facebook Inc;
   Pennsylvania State System of Higher Education (PASSHE); Indiana
   University of Pennsylvania
RP Pan, YJ (corresponding author), Univ Michigan, Ann Arbor, MI 48109 USA.
EM panyj@umich.edu; jiecaoyu@fb.com; lukefahr@iu.edu; reetudas@umich.edu;
   mahlke@umich.edu
OI Das, Reetuparna/0000-0002-5894-8342
CR Akhlaghi V, 2018, CONF PROC INT SYMP C, P662, DOI 10.1109/ISCA.2018.00061
   Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   Baccouche Moez, 2011, Human Behavior Unterstanding. Proceedings Second International Workshop, HBU 2011, P29, DOI 10.1007/978-3-642-25446-8_4
   Bolukbasi T, 2017, PR MACH LEARN RES, V70
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Courbariaux M, 2016, Arxiv, DOI [arXiv:1602.02830, 10.48550/arXiv.1602.02830]
   Dong XY, 2017, PROC CVPR IEEE, P1895, DOI 10.1109/CVPR.2017.205
   Dorrance Richard., 2014, P ACM SIGDA INT S FI, P161, DOI DOI 10.1145/2554688.2554785
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   Gysel P., 2016, Hardware-oriented approximation of convolutional neural networks
   Han S, 2016, Arxiv, DOI [arXiv:1510.00149, DOI 10.48550/ARXIV.1510.00149]
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He KM, 2017, IEEE I CONF COMP VIS, P2980, DOI [10.1109/ICCV.2017.322, 10.1109/TPAMI.2018.2844175]
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hoefler T, 2021, J MACH LEARN RES, V23
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Ioffe S, 2015, Arxiv, DOI [arXiv:1502.03167, DOI 10.48550/ARXIV.1502.03167]
   Judd P, 2016, INT SYMP MICROARCH
   Kirillov A, 2019, PROC CVPR IEEE, P6392, DOI 10.1109/CVPR.2019.00656
   Krishnamoorthi R, 2018, Arxiv, DOI arXiv:1806.08342
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Lascorz AD, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P749, DOI 10.1145/3297858.3304041
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lee D, 2018, INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2018), P139, DOI 10.1145/3205289.3205295
   Lee J, 2019, IEEE J SOLID-ST CIRC, V54, P173, DOI 10.1109/JSSC.2018.2865489
   Lin Y, 2017, IEEE INT CONF COMMUN, P782
   Liu L, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P738, DOI 10.1109/MICRO50266.2020.00066
   Molchanov P, 2017, Arxiv, DOI arXiv:1611.06440
   Nair V., 2010, P 27 INT C MACHINE L, P807
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Paszke A, 2019, ADV NEUR IN, V32
   Qin E, 2020, INT S HIGH PERF COMP, P58, DOI 10.1109/HPCA47549.2020.00015
   Ramachandran P, 2017, Arxiv, DOI arXiv:1710.05941
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Redmon J., 2018, arXiv, DOI DOI 10.48550/ARXIV.1804.02767
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Reed R., 1999, NEURAL SMITHING SUPE
   Ren A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P925, DOI 10.1145/3297858.3304076
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sharify S, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P304, DOI 10.1145/3307650.3322255
   Sharma H, 2016, INT SYMP MICROARCH
   Song MC, 2018, CONF PROC INT SYMP C, P752, DOI 10.1109/ISCA.2018.00068
   Song ZR, 2020, ANN I S COM, P1010, DOI 10.1109/ISCA45697.2020.00086
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tang X, 2021, Mach. Learn. Syst., V3, P21
   Springenberg JT, 2015, Arxiv, DOI [arXiv:1412.6806, DOI 10.48550/ARXIV.1412.6806]
   Vaswani A, 2023, Arxiv, DOI [arXiv:1706.03762, DOI 10.48550/ARXIV.1706.03762, 10.48550/arXiv.1706.03762]
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Wang XW, 2019, INT S HIGH PERF COMP, P81, DOI 10.1109/HPCA.2019.00029
   Wang X, 2018, LECT NOTES COMPUT SC, V11217, P420, DOI 10.1007/978-3-030-01261-8_25
   Xu B, 2015, Arxiv, DOI [arXiv:1505.00853, DOI 10.48550/ARXIV.1505.00853]
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Zhang DQ, 2018, LECT NOTES COMPUT SC, V11212, P373, DOI 10.1007/978-3-030-01237-3_23
   Zhang JQ, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P292, DOI 10.1145/3307650.3322263
   Zhang JF, 2021, IEEE J SOLID-ST CIRC, V56, P636, DOI 10.1109/JSSC.2020.3043870
   Zhou A., 2017, ARXIV170203044
   Zhou Shuchang, 2016, arXiv
NR 60
TC 2
Z9 2
U1 5
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 98
DI 10.1145/3609093
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300001
DA 2024-07-18
ER

PT J
AU Xia, CP
   Chen, YW
   Zhang, HB
   Wu, JG
AF Xia, Chengpeng
   Chen, Yawen
   Zhang, Haibo
   Wu, Jigang
TI STADIA: Photonic Stochastic Gradient Descent for Neural Network
   Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Stochastic gradient descent; neural networks accelerator; optical;
   computing
ID BACKPROPAGATION
AB Deep Neural Networks (DNNs) have demonstrated great success in many fields such as image recognition and text analysis. However, the ever-increasing sizes of both DNN models and training datasets make deep leaning extremely computation- and memory-intensive. Recently, photonic computing has emerged as a promising technology for accelerating DNNs. While the design of photonic accelerators for DNN inference and forward propagation of DNN training has been widely investigated, the architectural acceleration for equally important backpropagation of DNN training has not been well studied. In this paper, we propose a novel silicon photonic-based backpropagation accelerator for high performance DNN training. Specifically, a general-purpose photonic gradient descent unit named STADIA is designed to implement the multiplication, accumulation, and subtraction operations required for computing gradients using mature optical devices including Mach-Zehnder Interferometer (MZI) and Mircoring Resonator (MRR), which can significantly reduce the training latency and improve the energy efficiency of backpropagation. To demonstrate efficient parallel computing, we propose a STADIA-based backpropagation acceleration architecture and design a dataflow by using wavelength-division multiplexing (WDM). We analyze the precision of STADIA by quantifying the precision limitations imposed by losses and noises. Furthermore, we evaluate STADIA with different element sizes by analyzing the power, area and time delay for photonic accelerators based on DNN models such as AlexNet, VGG19 and ResNet. Simulation results show that the proposed architecture STADIA can achieve significant improvement by 9.7x in time efficiency and 147.2x in energy efficiency, compared with the most advanced optical-memristor based backpropagation accelerator.
C1 [Xia, Chengpeng; Chen, Yawen; Zhang, Haibo] Univ Otago, Otago 9016, New Zealand.
   [Wu, Jigang] Guangdong Univ Technol, Guangzhou 510006, Guangdong, Peoples R China.
C3 University of Otago; Guangdong University of Technology
RP Xia, CP (corresponding author), Univ Otago, Otago 9016, New Zealand.
EM cheng-peng.xia@postgrad.otago.ac.nz; yawen.chen@colostate.edu;
   haibo.zhang@otago.ac.nz; asjgwucn@outlook.com
OI Xia, Chengpeng/0000-0002-9520-0229; Zhang, Haibo/0000-0002-3752-0806;
   Chen, Yawen (Wendy)/0000-0001-7006-2459
CR Akiyama S, 2012, OPT EXPRESS, V20, P2911, DOI 10.1364/OE.20.002911
   Al-Qadasi MA, 2022, APL PHOTONICS, V7, DOI 10.1063/5.0070992
   Al-Qadi M, 2019, 2019 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC)
   Alexoudi T, 2020, LIGHT-SCI APPL, V9, DOI 10.1038/s41377-020-0325-9
   Awny A, 2018, IEEE T MICROW THEORY, V66, P973, DOI 10.1109/TMTT.2017.2752170
   Chen X, 2018, P IEEE, V106, P2101, DOI 10.1109/JPROC.2018.2854372
   Chetlur S, 2014, Arxiv, DOI [arXiv:1410.0759, DOI 10.48550/ARXIV.1410.0759]
   Coarer FDL, 2018, IEEE J SEL TOP QUANT, V24, DOI 10.1109/JSTQE.2018.2836985
   Dang Dharanidhar, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P27, DOI 10.1145/3386263.3406932
   Dang D, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3446212
   Dang D, 2020, DES AUT CON
   De Sa C, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P561, DOI 10.1145/3079856.3080248
   Dean J., 2012, ADV NEURAL INFORM PR, P1223
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Descos A., 2013, 39 EUR C EXH OPT COM, P1
   Fang MYS, 2019, OPT EXPRESS, V27, P14009, DOI 10.1364/OE.27.014009
   Fedus W., 2021, Switch transformers: Scaling to trillion parameter models with simple and efficient sparsity
   Feldmann J, 2021, NATURE, V589, P52, DOI 10.1038/s41586-020-03070-1
   Floridi L, 2020, MIND MACH, V30, P681, DOI 10.1007/s11023-020-09548-1
   Furui S, 2012, IEEE SIGNAL PROC MAG, V29, P16, DOI 10.1109/MSP.2012.2209906
   Guo XX, 2021, PHOTONICS RES, V9, pB71, DOI 10.1364/PRJ.411104
   Han S, 2016, Arxiv, DOI [arXiv:1510.00149, DOI 10.48550/ARXIV.1510.00149]
   Hartenstein Reiner, 2016, ResearchGate, V113, P1, DOI [10.13140/RG.2.2.19501.49124, DOI 10.13140/RG.2.2.19501.49124]
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Kaleem Rashid., 2015, P 8 WORKSHOP GEN PUR, P81, DOI DOI 10.1145/2716282.2716289
   Koetsier J., 2021, Forbes
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Liao K, 2022, NANOPHOTONICS-BERLIN, V11, P4089, DOI 10.1515/nanoph-2022-0109
   Lin X, 2018, SCIENCE, V361, P1004, DOI 10.1126/science.aat8084
   Liu Qijun, 2022, IEEE Journal of SolidState Circuits, V2022
   Mehrabian A, 2018, INT SOC DESIGN CONF, P169
   OConnor Ian, 2012, Integrated Optical Interconnect Architectures for Embedded Systems
   Pai S, 2023, SCIENCE, V380, P398, DOI 10.1126/science.ade8450
   Shafaei A, 2014, IEEE COMP SOC ANN, P291, DOI 10.1109/ISVLSI.2014.94
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shen YC, 2017, NAT PHOTONICS, V11, P441, DOI [10.1038/NPHOTON.2017.93, 10.1038/nphoton.2017.93]
   Shiflett K, 2021, CONF PROC INT SYMP C, P860, DOI 10.1109/ISCA52012.2021.00072
   Shiflett K, 2020, INT S HIGH PERF COMP, P474, DOI 10.1109/HPCA47549.2020.00046
   Shokraneh F, 2019, IEEE PHOTONICS J, V11, DOI 10.1109/JPHOT.2019.2952562
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Singh J, 2009, IEEE T COMMUN, V57, P3629, DOI 10.1109/TCOMM.2009.12.080559
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Sun X., 2019, Advances in neural information processing systems, V32
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tait AN, 2014, J LIGHTWAVE TECHNOL, V32, P4029, DOI 10.1109/JLT.2014.2345652
   Texas, 2023, Texas Instruments ADS1285 32-Bit Low-Power ADC
   van Wijk A, 2020, OPT EXPRESS, V28, P14618, DOI 10.1364/OE.394783
   Xiang C, 2021, NAT COMMUN, V12, DOI 10.1038/s41467-021-26804-9
   Xiang SY, 2021, J SEMICOND, V42, DOI 10.1088/1674-4926/42/2/023105
   Xie XL, 2017, HPDC'17: PROCEEDINGS OF THE 26TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE PARALLEL AND DISTRIBUTED COMPUTING, P79, DOI 10.1145/3078597.3078602
   Zhou SJ, 2020, IEEE T PARALL DISTR, V31, P1897, DOI 10.1109/TPDS.2020.2974744
   Zhu F, 2020, PROC CVPR IEEE, P1966, DOI 10.1109/CVPR42600.2020.00204
NR 54
TC 0
Z9 0
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3607920
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300029
DA 2024-07-18
ER

PT J
AU Zheng, YC
   Li, CL
   Xiong, Y
   Liu, WH
   Ji, C
   Zhu, ZW
   Yu, LC
AF Zheng, Yongchun
   Li, Changlong
   Xiong, Yi
   Liu, Weihong
   Ji, Cheng
   Zhu, Zongwei
   Yu, Lichen
TI iAware: Interaction Aware Task Scheduling for Reducing Resource
   Contention in Mobile Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Task scheduling; mobile system; user experience
ID LATENCY; SCHEME
AB To ensure the user experience of mobile systems, the foreground application can be differentiated tominimize the impact of background applications. However, this article observes that system services in the kernel and framework layer, instead of background applications, are now the major resource competitors. Specifically, these service tasks tend to be quiet when people rarely interact with the foreground application and active when interactions become frequent, and this high overlap of busy times leads to contention for resources. This article proposes iAware, an interaction-aware task scheduling framework in mobile systems. The key insight is to make use of the previously ignored idle period and schedule service tasks to run at that period. iAware quantify the interaction characteristic based on the screen touch event, and successfully stagger the periods of frequent user interactions. With iAware, service tasks tend to run when few interactions occur, for example, when the device's screen is turned off, instead of when the user is frequently interacting with it. iAware is implemented on real smartphones. Experimental results show that the user experience is significantly improved with iAware. Compared to the state-of-the-art, the application launching speed and frame rate are enhanced by 38.89% and 7.97% separately, with no more than 1% additional battery consumption.
C1 [Zheng, Yongchun; Zhu, Zongwei] Univ Sci & Technol China, Sch Software Engn, Hefei 230026, Peoples R China.
   [Zheng, Yongchun; Zhu, Zongwei] Univ Sci & Technol China, Suzhou Inst Adv Res, Suzhou 215123, Peoples R China.
   [Li, Changlong] East China Normal Univ, Sch Comp Sci & Technol, Shanghai 200063, Peoples R China.
   [Xiong, Yi; Liu, Weihong] Univ Sci & Technol China, Sch Comp Sci & Technol, Hefei 230026, Peoples R China.
   [Xiong, Yi; Liu, Weihong] Univ Sci & Technol China, Suzhou Inst Adv Res, Suzhou 215123, Peoples R China.
   [Ji, Cheng] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Peoples R China.
   [Yu, Lichen] Xian Jiaotong Liverpool Univ, Suzhou 215123, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; Chinese Academy of Sciences; University of Science &
   Technology of China, CAS; East China Normal University; Chinese Academy
   of Sciences; University of Science & Technology of China, CAS; Chinese
   Academy of Sciences; University of Science & Technology of China, CAS;
   Nanjing University of Science & Technology; Xi'an Jiaotong-Liverpool
   University
RP Zhu, ZW (corresponding author), Univ Sci & Technol China, Sch Software Engn, Hefei 230026, Peoples R China.; Zhu, ZW (corresponding author), Univ Sci & Technol China, Suzhou Inst Adv Res, Suzhou 215123, Peoples R China.
EM zyongchun@mail.ustc.edu.cn; clli@ecnu.edu.cn; xiongyi@mail.ustc.edu.cn;
   lwh2017@mail.ustc.edu.cn; cheng.ji@njust.edu.cn; zzw1988@ustc.edu.cn;
   lichen.yu19@student.xjtlu.edu.cn
RI weihong, liu/ACE-4948-2022
OI weihong, liu/0000-0002-0308-0259; zongwei, zhu/0000-0003-3607-2631;
   Xiong, Yi/0009-0002-7439-2505
FU OPPO Foundation [2022310031000638]; National Natural Science Foundation
   of China [62102390, 62102179]; special fund for Jiangsu Natural
   Resources Development (Innovation Project of Marine Science and
   Technology) [JSZRHYKJ202218]; National Key Laboratory of Science and
   Technology on Space Microwave [HTKJ2022KL504021]; Natural Science
   Foundation of Jiangsu Province [BK20200462]
FX This work was partially supported by the OPPO Foundation (No.
   2022310031000638), the National Natural Science Foundation of China (No.
   62102390, 62102179), the special fund for Jiangsu Natural Resources
   Development (Innovation Project of Marine Science and Technology, No.
   JSZRHYKJ202218), and the Funded by National Key Laboratory of Science
   and Technology on Space Microwave (No. HTKJ2022KL504021), and Natural
   Science Foundation of Jiangsu Province (BK20200462).
CR Balsini A, 2019, J SYST SOFTWARE, V152, P182, DOI 10.1016/j.jss.2019.03.013
   Begam R, 2016, J SYST ARCHITECT, V69, P1, DOI 10.1016/j.sysarc.2016.07.005
   Chang HC, 2018, PROCEEDINGS OF 4TH IEEE INTERNATIONAL CONFERENCE ON APPLIED SYSTEM INNOVATION 2018 ( IEEE ICASI 2018 ), P13, DOI 10.1109/ICASI.2018.8394254
   Chang J, 2022, FinancesOnline
   Charbuty B., 2021, J APPL SCI TECHNOL T, VVol. 2, P20, DOI [10.38094/jastt20165, DOI 10.38094/JASTT20165]
   Chartier Mathieu, 2018, Do fewer GCs shortly after zygote fork.
   Cheng ZN, 2016, I S MOD ANAL SIM COM, P439, DOI 10.1109/MASCOTS.2016.18
   Cheng ZN, 2015, IEEE INT CONF ASAP, P158, DOI 10.1109/ASAP.2015.7245726
   Choi H, 2019, IEEE REAL TIME, P241, DOI 10.1109/RTAS.2019.00028
   Cotroneo D, 2021, IEEE T RELIAB, V70, P346, DOI 10.1109/TR.2019.2954384
   Fu JJ, 2022, INFORM SOFTWARE TECH, V141, DOI 10.1016/j.infsof.2021.106728
   Google, 2022, ANDR DEB BRIDG ADB
   Guo WC, 2016, IEEE T COMPUT, V65, P916, DOI 10.1109/TC.2015.2428692
   Gupta U, 2019, IEEE COMPUT ARCHIT L, V18, P14, DOI 10.1109/LCA.2019.2892151
   Hahn SS, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P15
   Henderi H., 2021, International Journal of Informatics and Information System, V4, P13, DOI [DOI 10.47738/IJIIS.V4I1.73, 10.47738/ijiis.v4i1.73]
   Hu WJ, 2017, INT CON DISTR COMP S, P2314, DOI 10.1109/ICDCS.2017.74
   Huang G, 2017, IEEE T MOBILE COMPUT, V16, P2913, DOI 10.1109/TMC.2017.2651823
   Jacek N, 2019, ACM T PROGR LANG SYS, V41, DOI 10.1145/3282438
   Jo SW, 2017, IEICE T INF SYST, VE100D, P65, DOI 10.1587/transinf.2016EDP7148
   Kalkov I, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.4122
   Lawall J, 2022, PROCEEDINGS OF THE SEVENTEENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS '22), P368, DOI 10.1145/3492321.3519585
   Lebeck N, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P873
   Lee C, 2020, DES AUT CON
   Li CL, 2020, IEEE T COMPUT AID D, V39, P4102, DOI 10.1109/TCAD.2020.3012316
   Li Tianxing., 2015, Proceedings of the 13th Annual International Conference on Mobile Systems, Applications, and Services, P197, DOI 10.1145/2742647.2742667
   Liang Y, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P897
   Liu BZ, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P307
   Maia C., 2010, Proceedings of the 6th International Workshop on Operating Systems Platforms for Embedded Real-Time Applications, Brussels, Belgium, OSPERT '10, P63
   Moore GE, 1998, P IEEE, V86, P82, DOI 10.1109/JPROC.1998.658762
   Neelakandan S, 2020, INT J WAVELETS MULTI, V18, DOI 10.1142/S0219691320500277
   Obradov Anja, 2021, 2021 44th International Convention on Information, Communication and Electronic Technology (MIPRO), P995, DOI 10.23919/MIPRO52101.2021.9597181
   Scordino C, 2018, APPL COMPUT REV, V18, P18, DOI 10.1145/3307624.3307627
   Scordino C, 2018, 33RD ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, P601, DOI 10.1145/3167132.3167198
   Seyeon Kim, 2021, MobiSys '21: Proceedings of the 19th Annual International Conference on Mobile Systems, Applications, and Services, P41, DOI 10.1145/3458864.3468161
   Sha'abani M. N. A. H., 2020, InECCE2019. Proceedings of the 5th International Conference on Electrical, Control & Computer Engineering. Lecture Notes in Electrical Engineering (LNEE 632), P555, DOI 10.1007/978-981-15-2317-5_47
   Speiser JL, 2019, EXPERT SYST APPL, V134, P93, DOI 10.1016/j.eswa.2019.05.028
   Tian ZY, 2021, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS51556.2021.9401447
   ul Islam FMM, 2018, INFORM SCIENCES, V433, P315, DOI 10.1016/j.ins.2017.08.042
   Usorac Srdjan, 2021, 2021 Zooming Innovation in Consumer Technologies Conference (ZINC), P209, DOI 10.1109/ZINC52049.2021.9499302
   Wickramasinghe I, 2021, SOFT COMPUT, V25, P2277, DOI 10.1007/s00500-020-05297-6
   Yacouby R., 2020, P 1 WORKSHOP EVALUAT, P79, DOI DOI 10.18653/V1/2020.EVAL4NLP-1.9
   Yan Y, 2019, ACM T EMBED COMPUT S, V17, DOI 10.1145/3289257
   Zhang X, 2019, IEEE REAL TIME, P54, DOI 10.1109/RTAS.2019.00013
   Zhang Z, 2021, TSINGHUA SCI TECHNOL, V26, P72, DOI 10.26599/TST.2019.9010040
   Zhu X, 2017, DES AUT CON, DOI 10.1145/3061639.3062317
   Zhu X, 2015, IEEE I C EMBED SOFTW, P497, DOI 10.1109/HPCC-CSS-ICESS.2015.262
NR 47
TC 0
Z9 0
U1 3
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 145
DI 10.1145/3609391
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300048
DA 2024-07-18
ER

PT J
AU Feldtkeller, J
   Sasdrich, P
   Güneysu, T
AF Feldtkeller, Jakob
   Sasdrich, Pascal
   Gueneysu, Tim
TI Challenges and Opportunities of Security-Aware EDA
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware design; electronic design automation; computer aided design;
   Information Flow Analysis; Side-Channel Analysis; Fault Injection
   Analysis
ID INFORMATION-FLOW TRACKING; PRIVATE CIRCUITS; RANDOMNESS COMPLEXITY;
   HARDWARE SECURITY; SIDE-CHANNEL; COUNTERMEASURES
AB The foundation of every digital system is based on hardware in which security, as a core service of many applications, should be deeply embedded. Unfortunately, the knowledge of system security and efficient hardware design is spread over different communities and, due to the complex and ever-evolving nature of hardware-based system security, state-of-the-art security is not always implemented in state-of-the-art hardware. However, automated security-aware hardware design seems to be a promising solution to bridge the gap between the different communities.
   In this work, we systematize state-of-the-art research with respect to security-aware Electronic Design Automation (EDA) and identify a modern security-aware EDA framework. As part of this work, we consider threats in the form of information flow, timing and power side channels, and fault injection, which are the fundamental building blocks of more complex hardware-based attacks. Based on the existing research, we provide important observations and research questions to guide future research in support ofmodern, holistic, and security-aware hardware design infrastructures.
C1 [Feldtkeller, Jakob; Sasdrich, Pascal; Gueneysu, Tim] Ruhr Univ Bochum, Horst Gortz Inst IT Secur, Univ Str 140, D-44801 Bochum, Nordrhein Westf, Germany.
   [Gueneysu, Tim] DFKI, Cyberphys Syst, Bibliothekstr 5, D-28359 Bremen, Germany.
C3 Ruhr University Bochum; German Research Center for Artificial
   Intelligence (DFKI)
RP Feldtkeller, J (corresponding author), Ruhr Univ Bochum, Horst Gortz Inst IT Secur, Univ Str 140, D-44801 Bochum, Nordrhein Westf, Germany.
EM jakob.feldtkeller@rub.de; pascal.sasdrich@rub.de; tim.gueneysu@rub.de
RI Sasdrich, Pascal/AAG-8648-2020; Guneysu, Tim/AAF-9041-2020
OI Sasdrich, Pascal/0000-0002-5443-626X; Feldtkeller,
   Jakob/0000-0001-9797-1257; Guneysu, Tim/0000-0002-3293-4989
FU Deutsche Forschungsgemeinschaft (DFG, German Research Foundation) [EXC
   2092 CASA - 390781972]; German Federal Ministry of Education and
   Research BMBF [01IS22086I]; 6GEM [16KISK038]; VE-HEP [16KIS1345];
   European Commission through the project CONVOLVE [101070374]; Horizon
   Europe - Pillar II [101070374] Funding Source: Horizon Europe - Pillar
   II
FX Funded by the Deutsche Forschungsgemeinschaft (DFG, German Research
   Foundation) under Germany's Excellence Strategy - EXC 2092 CASA -
   390781972. The work described in this paper has been supported by the
   German Federal Ministry of Education and Research BMBF through the
   project FlexKI (01IS22086I), 6GEM (16KISK038), and VE-HEP (16KIS1345).
   The work was also supported by the European Commission through the
   project CONVOLVE (101070374).
CR Aghaie A, 2020, IEEE T COMPUT, V69, P361, DOI 10.1109/TC.2019.2948617
   Alvim M. S., 2020, The Science of Quantitative Information Flow, DOI 10.1007/978-3-319-96131-6
   [Anonymous], 1883, J SCI MILITAIRES
   Ardeshiricham A, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P1623, DOI 10.1145/3319535.3354246
   Ardeshiricham A, 2017, ICCAD-IEEE ACM INT, P147, DOI 10.1109/ICCAD.2017.8203772
   Ardeshiricham A, 2017, DES AUT TEST EUROPE, P1691, DOI 10.23919/DATE.2017.7927266
   Arribas V, 2020, PROCEEDINGS OF THE 2020 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P229, DOI [10.1109/host45689.2020.9300264, 10.1109/HOST45689.2020.9300264]
   Arribas V, 2018, IEEE I C ELECT CIRC, P381, DOI 10.1109/ICECS.2018.8617841
   Barenghi A, 2021, IEEE ACCESS, V9, P156507, DOI 10.1109/ACCESS.2021.3124761
   BARRETT P, 1987, LECT NOTES COMPUT SC, V263, P311
   Barthe G, 2004, LECT NOTES COMPUT SC, V2937, P2
   Barthe G., 2016, P ACM SIGSAC C COMP, P116, DOI DOI 10.1145/2976749
   Barthe G, 2019, LECT NOTES COMPUT SC, V11735, P300, DOI 10.1007/978-3-030-29959-0_15
   Barthe G, 2017, LECT NOTES COMPUT SC, V10210, P535, DOI 10.1007/978-3-319-56620-7_19
   Barthe G, 2015, LECT NOTES COMPUT SC, V9056, P457, DOI 10.1007/978-3-662-46800-5_18
   Becker A., 2017, 2017 54 ACMEDACIEEE, P1
   Belaid Sonia, 2018, Advances in Cryptology - ASIACRYPT 2018. 24th International Conference on the Theory and Application of Cryptology and Information Security. Proceedings: Lecture Notes in Computer Science (LNCS 11273), P343, DOI 10.1007/978-3-030-03329-3_12
   Belaid S., 2021, IACR CRYPTOL EPRINT, V2021
   Belaid S, 2020, LECT NOTES COMPUT SC, V12170, P339, DOI 10.1007/978-3-030-56784-2_12
   Belaïd S, 2020, LECT NOTES COMPUT SC, V12107, P311, DOI 10.1007/978-3-030-45727-3_11
   Belaid S, 2016, LECT NOTES COMPUT SC, V9666, P616, DOI 10.1007/978-3-662-49896-5_22
   Besson F, 2019, P IEEE COMPUT SECUR, P230, DOI 10.1109/CSF.2019.00023
   Biham E, 1997, LECT NOTES COMPUT SC, V1294, P513
   Bloem R, 2018, LECT NOTES COMPUT SC, V10821, P321, DOI 10.1007/978-3-319-78375-8_11
   Boneh D., 1997, Advances in Cryptology - EUROCRYPT '97. International Conference on the Theory and Application of Cryptographic Techniques Proceedings, P37
   Buhan I, 2022, ASIA CCS'22: PROCEEDINGS OF THE 2022 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P756, DOI 10.1145/3488932.3517415
   Burchard J, 2017, 2017 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P65, DOI 10.1109/FDTC.2017.13
   Canetti R, 2001, ANN IEEE SYMP FOUND, P136, DOI 10.1109/sfcs.2001.959888
   Canetti R, 2020, DES AUT TEST EUROPE, P520, DOI 10.23919/DATE48585.2020.9116295
   Cassiers G., 2021, IACR T CRYPTOGR HARD, V2021, P136, DOI [10.46586/tches.v2021.i2.136-158, DOI 10.46586/TCHES.V2021.I2.136-158]
   Cassiers G., 2019, IACR Trans. Cryptogr. Hardw. Embed. Syst., V2, P162, DOI 10.13154/tches.v2019.i2.162-198
   Cassiers G, 2021, IEEE T COMPUT, V70, P1677, DOI 10.1109/TC.2020.3022979
   Cassiers G, 2020, IEEE T INF FOREN SEC, V15, P2542, DOI 10.1109/TIFS.2020.2971153
   Chari S., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P398
   Chatzikokolakis K, 2008, J COMPUT SECUR, V16, P531, DOI 10.3233/JCS-2008-0333
   Chinnery D., ELECT DESIGN AUTOMAT
   Coron JS, 2020, LECT NOTES COMPUT SC, V12107, P342, DOI 10.1007/978-3-030-45727-3_12
   Deng SW, 2019, PROCEEDINGS OF THE 8TH INTERNATIONAL WORKSHOP ON HARDWARE AND ARCHITECTURAL SUPPORT FOR SECURITY AND PRIVACY, HASP '19, DOI 10.1145/3337167.3337174
   Duc A, 2019, J CRYPTOL, V32, P151, DOI 10.1007/s00145-018-9284-1
   Eldib H, 2016, LECT NOTES COMPUT SC, V9780, P343, DOI 10.1007/978-3-319-41540-6_19
   Fadiheh MR, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218572
   Fadiheh MR, 2019, DES AUT TEST EUROPE, P994, DOI [10.23919/date.2019.8715004, 10.23919/DATE.2019.8715004]
   Faust S., 2018, TCHES, V2018, P89, DOI [10.13154/tches.v2018.i3.89-120, DOI 10.13154/TCHES.V2018.I3.89-120]
   Faust S, 2017, LECT NOTES COMPUT SC, V10624, P781, DOI 10.1007/978-3-319-70694-8_27
   Feldtkeller Jakob, 2022, CCS '22: Proceedings of the 2022 ACM SIGSAC Conference on Computer and Communications Security, P1023, DOI 10.1145/3548606.3560614
   Feldtkeller J., 2022, IACR T CRYPTOGR HARD, V4, P188, DOI [10.46586/tches.v2022.i4.188-227, DOI 10.46586/TCHES.V2022.I4.188-227]
   Ferraiuolo A, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P1583, DOI 10.1145/3243734.3243743
   Ferraiuolo Andrew., 2017, Security results for SIRRTL, a hardware description language for information flow security
   Fogh A., 2016, COVERT SHOTGUN AUTOM
   Gandolfi K., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P251
   Gao S., 2021, IACR CRYPTOL EPRINT, P794
   Gay Mael, 2019, 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC). Proceedings, P25, DOI 10.1109/FDTC.2019.00012
   Ge Q, 2018, J CRYPTOGR ENG, V8, P1, DOI 10.1007/s13389-016-0141-6
   Goguen J. A., 1982, Proceedings of the 1982 Symposium on Security and Privacy, P11
   Goodwill B. J. Gilbert, 2011, NIST NON ATT TEST WO, V7, P115
   Goyal V, 2022, LECT NOTES COMPUT SC, V13277, P192, DOI 10.1007/978-3-031-07082-2_8
   Gras B, 2020, 27TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2020), DOI 10.14722/ndss.2020.23018
   Gruss D., 2017, ARXIV170605973
   Guo XL, 2019, PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P91, DOI 10.1109/HST.2019.8740840
   He M, 2019, IEEE VLSI TEST SYMP
   Hu W, 2021, IEEE T COMPUT AID D, V40, P1010, DOI 10.1109/TCAD.2020.3047976
   Hu W, 2016, 2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV), P51, DOI 10.1109/MTV.2016.12
   Hu W, 2014, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2676548
   Hu W, 2012, IEEE T INF FOREN SEC, V7, P1067, DOI 10.1109/TIFS.2012.2189105
   Hu W, 2011, IEEE T COMPUT AID D, V30, P1128, DOI 10.1109/TCAD.2011.2120970
   Huss S.A., 2017, J LOW POWER ELECT AP, V7, P4
   Hutter M, 2014, LECT NOTES COMPUT SC, V8419, P219, DOI 10.1007/978-3-319-08302-5_15
   Ishai Y, 2003, LECT NOTES COMPUT SC, V2729, P463, DOI 10.1007/978-3-540-45146-4_27
   Ishai Y, 2013, LECT NOTES COMPUT SC, V7965, P576, DOI 10.1007/978-3-642-39206-1_49
   Izraelevitz A, 2017, ICCAD-IEEE ACM INT, P209, DOI 10.1109/ICCAD.2017.8203780
   Jiang ZH, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240813
   Khairallah M, 2018, DES AUT TEST EUROPE, P1171, DOI 10.23919/DATE.2018.8342190
   Khanna P, 2017, DES AUT CON, DOI 10.1145/3061639.3062340
   Kiaei P., 2022, ARXIV
   Kiaei P., 2021, IACR CRYPTOL EPRINT, P1235
   Kiaei P, 2022, PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, P3, DOI 10.1145/3526241.3530337
   Kici R., 2020, THESIS UC SAN DIEGO
   Kim Y, 2014, CONF PROC INT SYMP C, P361, DOI 10.1109/ISCA.2014.6853210
   Knechtel J, 2020, DES AUT TEST EUROPE, P508, DOI 10.23919/DATE48585.2020.9116483
   Knichel David, 2022, CCS '22: Proceedings of the 2022 ACM SIGSAC Conference on Computer and Communications Security, P1799, DOI 10.1145/3548606.3559362
   Knichel D., 2022, IACR TCHES, P323
   Knichel D., 2020, ADV CRYPTOLOGY ASIAC
   Knichel David, 2022, IACR Transactions on Cryptographic Hardware and Embedded Systems 2022, V2022, P589, DOI [10.46586/tches.v2022.i1.589-629, DOI 10.46586/TCHES.V2022.I1.589-629]
   Koblah DS, 2022, Arxiv, DOI [arXiv:2204.09579, 10.48550/arXiv.2204.09579, DOI 10.48550/ARXIV.2204.09579]
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kocher P. C., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P104
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Lai XH, 2019, IEEE INT ON LINE, P239, DOI [10.1109/IOLTS.2019.8854458, 10.1109/iolts.2019.8854458]
   Lakshmy AV, 2022, ASIA S PACIF DES AUT, P660, DOI 10.1109/ASP-DAC52403.2022.9712551
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lattner C, 2021, INT SYM CODE GENER, P2, DOI 10.1109/CGO51591.2021.9370308
   Li X, 2014, ACM SIGPLAN NOTICES, V49, P97, DOI [10.1145/10.1145/2541940.2541947, 10.1145/2541940.2541947]
   Li X, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P109
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
   Ma HC, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P79, DOI 10.1145/3489517.3530413
   Marshall B., 2022, IACR T CRYPTOGR HARD, V2022, P175, DOI 10.46586/tches.v2022.i1.175-220
   McDonald John H., 2014, Handbook of Biological Statistics, V2
   MEALY GH, 1955, AT&T TECH J, V34, P1045, DOI 10.1002/j.1538-7305.1955.tb03788.x
   Moghimi D, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P1427
   Muller N., 2022, IACR T CRYPTOGR HARD, V2022, P311, DOI [10.46586/tches.v2022.i4.311-348, DOI 10.46586/TCHES.V2022.I4.311-348]
   Nahiyan A, 2016, DES AUT CON, DOI 10.1145/2897937.2897992
   Oberg J, 2013, DES AUT TEST EUROPE, P1281
   Oberg J, 2014, IEEE T COMPUT AID D, V33, P1288, DOI 10.1109/TCAD.2014.2331332
   Peter S, 2016, PR IEEE COMP DESIGN, P452, DOI 10.1109/ICCD.2016.7753326
   Pilato C, 2019, IEEE T COMPUT AID D, V38, P798, DOI 10.1109/TCAD.2018.2834421
   Pundir N, 2022, IEEE T VLSI SYST, V30, P1207, DOI 10.1109/TVLSI.2022.3175067
   Qin MY, 2020, INTEGRATION, V72, P123, DOI 10.1016/j.vlsi.2020.02.001
   Qin MY, 2019, COMPUT SECUR, V85, P225, DOI 10.1016/j.cose.2019.05.005
   Rasoolzadeh S, 2021, INT TEST CONF P, P163, DOI 10.1109/ITC50571.2021.00024
   Ravi P, 2019, MICROPROCESS MICROSY, V68, P17, DOI 10.1016/j.micpro.2019.03.003
   Reimann LM, 2021, PR IEEE COMP DESIGN, P603, DOI 10.1109/ICCD53106.2021.00097
   Richter-Brockmann J., 2022, IACR Trans. Cryptogr. Hardw. Embed. Syst., P255
   Richter-Brockmann J, 2020, IEEE INT CONF ASAP, P117, DOI 10.1109/ASAP49362.2020.00029
   Richter-Brockmann Jan, 2021, IACR Cryptol. ePrint Arch., P296
   Roy I, 2020, IEEE T COMPUT AID D, V39, P752, DOI 10.1109/TCAD.2019.2897629
   Roy PB, 2022, ASIA S PACIF DES AUT, P417, DOI 10.1109/ASP-DAC52403.2022.9712539
   Saha S., 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst., V2018, P242
   Schneider T, 2016, LECT NOTES COMPUT SC, V9815, P302, DOI 10.1007/978-3-662-53008-5_11
   Schuiki F, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P258, DOI 10.1145/3385412.3386024
   Schwarz M, 2020, IEEE SECUR PRIV, V18, P18, DOI 10.1109/MSEC.2020.2993896
   Shahmirzadi AR, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218615
   Sharifian A, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P940, DOI 10.1145/3352460.3358292
   Shenoy N, 1997, INTEGRATION, V22, P1, DOI 10.1016/S0167-9260(97)00002-3
   Sison R., 2019, 10 INT C INTERACTIVE, V27, P1, DOI [10.4230/LIPIcs.ITP.2019.27, DOI 10.4230/LIPICS.ITP.2019.27]
   Slpsk P, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942173
   Smith G, 2009, LECT NOTES COMPUT SC, V5504, P288
   Solar-Lezama Armando, 2013, International Journal on Software Tools for Technology Transfer, V15, P475, DOI 10.1007/s10009-012-0249-7
   Srivastava M, 2020, DES AUT TEST EUROPE, P310, DOI 10.23919/DATE48585.2020.9116380
   Szefer J., 2019, Journal of Hardware and Systems Security, V3, P219, DOI 10.1007/s41635-018-0046-1
   Tang A, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P1057
   Tiwari M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P189
   Tiwari M, 2009, ACM SIGPLAN NOTICES, V44, P109, DOI 10.1145/1508284.1508258
   Tseitin G., 1983, AUTOMATION REASONING, P466, DOI [DOI 10.1007/978-3-642-81955-1_28, 10.1007/978-3-642-81955-128, DOI 10.1007/978-3-642-81955-128, 10.1007/978-3-642-81955-1_28]
   v Gleissenthall K, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P1411
   Vu ST, 2020, PROCEEDINGS OF THE 29TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION (CC '20), P14, DOI 10.1145/3377555.3377897
   Wang HY, 2022, IEEE T COMPUT AID D, V41, P452, DOI 10.1109/TCAD.2021.3063998
   Weber D, 2021, Arxiv, DOI arXiv:2106.03470
   Weijia Wang, 2020, Advances in Cryptology - ASIACRYPT 2020. 26th International Conference on the Theory and Application of Cryptology and Information Security. Proceedings. Lecture Notes in Computer Science (LNCS 12491), P851, DOI 10.1007/978-3-030-64837-4_28
   Xiao K, 2016, COMPUTER, V49, P54, DOI 10.1109/MC.2016.226
   Yao Y., 2021, IACR Cryptol. ePrint Arch., V2021
   Zhang DF, 2015, ACM SIGPLAN NOTICES, V50, P503, DOI 10.1145/2694344.2694372
   Zohner M., 2012, Proceedings 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2012), P43, DOI 10.1109/HST.2012.6224317
NR 142
TC 1
Z9 1
U1 3
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 43
DI 10.1145/3576199
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400004
OA Bronze, Green Published
DA 2024-07-18
ER

PT J
AU Sifakis, J
   Harel, D
AF Sifakis, Joseph
   Harel, David
TI Trustworthy Autonomous System Development
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Autonomous system; trustworthy system development; dependability;
   machine learning; critical systems engineering; validation; simulation
   and testing; requirement and scenario specification
ID ARCHITECTURE
AB Autonomous systems emerge from the need to progressively replace human operators by autonomous agents in a wide variety of application areas. We offer an analysis of the state of the art in developing autonomous systems, focusing on design and validation and showing that the multi-faceted challenges involved go well beyond the limits of weak AI. We argue that traditional model-based techniques are defeated by the complexity of the problem, while solutions based on end-to-end machine learning fail to provide the necessary trustworthiness. We advocate a hybrid design approach, which combines the two, adopting the best of each, and seeks tradeoffs between trustworthiness and performance. We claim that traditional risk analysis and mitigation techniques fail to scale and discuss the trend of moving away from correctness at design time and toward reliance on runtime assurance techniques. We argue that simulation and testing remain the only realistic approach for global validation and show how current methods can be adapted to autonomous systems. We conclude by discussing the factors that will play a decisive role in the acceptance of autonomous systems and by highlighting the urgent need for new theoretical foundations.
C1 [Sifakis, Joseph] Verimag Lab, St Martin Dhere, France.
   [Harel, David] Weizmann Inst Sci, Rehovot, Israel.
C3 Weizmann Institute of Science
RP Sifakis, J (corresponding author), Verimag Lab, St Martin Dhere, France.
EM Joseph.Sifakis@univ-grenoble-alpes.fr; dharel@weizmann.ac.il
OI Harel, David/0000-0001-7240-3931
CR Abdulkhaleq A, 2016, Arxiv, DOI [arXiv:1612.03109, 10.48550/arXiv.1612.03109, DOI 10.48550/ARXIV.1612.03109]
   Abdulkhaleq A, 2017, PROCEDIA ENGINEER, V179, P41, DOI 10.1016/j.proeng.2017.03.094
   Agile Alliance, AG 101
   Albus JS, 2005, ANNU REV CONTROL, V29, P87, DOI 10.1016/j.arcontrol.2004.12.003
   Aldrich J, 2019, IEEE SOFTWARE, V36, P83, DOI 10.1109/MS.2018.2885058
   Althoff M, 2021, IEEE T INTELL VEHICL, V6, P159, DOI 10.1109/TIV.2020.2991953
   [Anonymous], NDTV WATCH TESL AUT
   [Anonymous], SAE INT REL UPD VIS
   [Anonymous], 1992, Dependability: Basic Concepts and Terminology
   Apostolakis GE, 2004, RISK ANAL, V24, P515, DOI 10.1111/j.0272-4332.2004.00455.x
   ASAM e.V, 2020, V160 ASAM EV
   ASAM Open, 2020, V100 ASAM
   Bagschik G, 2018, IEEE INT VEH SYM, P1813, DOI 10.1109/IVS.2018.8500632
   Bauer A, 2011, ACM T SOFTW ENG METH, V20, DOI 10.1145/2000799.2000800
   Beetz J, 2018, LECT NOTES COMPUT SC, V10864, P245, DOI 10.1007/978-3-319-91638-5_13
   Bliudze S, 2019, SOFTW SYST MODEL, V18, P1613, DOI 10.1007/s10270-017-0642-5
   Bloch N, 2015, PLOS ONE, V10, DOI 10.1371/journal.pone.0133484
   Bloem Roderick P., 2015, Decidability of parameterized verification.
   Bozga M, 2021, Arxiv, DOI arXiv:2109.06478
   Braud T, 2021, AUTON AGENT MULTI-AG, V35, DOI 10.1007/s10458-021-09499-6
   Bucchiarone Antonio, 2008, ELECT COMMUN EUR ASS, V10, DOI [10.14279/tuj.eceasst.10.145, DOI 10.14279/TUJ.ECEASST.10.145]
   Computing A., 2006, IBM White Paper, 31, V31, P1
   Dambrot S.M., 2018, An FDC Initiative White Paper II
   Damm W, 2001, FORM METHOD SYST DES, V19, P45, DOI 10.1023/A:1011227529550
   Damm W., 2018, P EUROPEAN C EMBEDDE
   Davis E, 2015, COMMUN ACM, V58, P92, DOI 10.1145/2701413
   Dersten S, 2015, ANN IEEE SYST CONF, P582, DOI 10.1109/SYSCON.2015.7116814
   Efroni S, 2005, COMPUTER, V38, P38, DOI 10.1109/MC.2005.31
   El-Hokayem A, 2021, 36TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, SAC 2021, P1419, DOI 10.1145/3412841.3442017
   El-Hokayem A, 2020, LECT NOTES COMPUT SC, V12310, P284, DOI 10.1007/978-3-030-58768-0_16
   Esterle K, 2019, IEEE INT VEH SYM, P2140, DOI 10.1109/IVS.2019.8814241
   Franco N, 2022, Arxiv, DOI arXiv:2205.00900
   Fremont DJ, 2020, IEEE INT C INTELL TR, DOI 10.1109/itsc45102.2020.9294368
   Galdon Fernando, 2020, ARTIF INTELL
   Harel D., 1985, Logics and Models of Concurrent Systems, VF-13, P477, DOI [DOI 10.1007/978-3-642-82453-1_17, 10.1007/978-3-642-82453-1_17]
   Harel D., 2003, COME LETS PLAY SCENA, DOI 10.1007/978-3-642-19029-2
   Harel D, 2022, IEEE DES TEST, V39, P49, DOI 10.1109/MDAT.2021.3069959
   Harel D, 2020, P NATL ACAD SCI USA, V117, P17491, DOI 10.1073/pnas.2003162117
   ISO Online Browsing Platform, ROAD VEH FUNCT SAF 9
   Fremont DJ, 2020, Arxiv, DOI arXiv:2010.06580
   Jerrold M., 2020, COMMUN ACM, V63, P39
   Jordan Michael., 2018, Artificial Intelligence - The Revolution Hasn't Happened Yet
   Karimi A, 2020, ACM IEEE INT CONF CY, P41, DOI 10.1109/ICCPS48487.2020.00012
   Katz G, 2017, Arxiv, DOI arXiv:1702.01135
   LEE WS, 1985, IEEE T RELIAB, V34, P194, DOI 10.1109/TR.1985.5222114
   Madhavan R., 2006, INTELLIGENT VEHICLE
   Mayo J. R., 2018, CYBERPHYSICAL SYSTEM, P1, DOI [10.1007/978-3-319-98935-8_1, DOI 10.1007/978-3-319-98935-8_1]
   Neumann PG, 2017, COMMUN ACM, V60, P26, DOI 10.1145/3084344
   NHTSA, 2007, 810767 NHTSA DOT HS
   Poggenhans F, 2018, IEEE INT C INTELL TR, P1672, DOI 10.1109/ITSC.2018.8569929
   Rizaldi Albert, 2017, Integrated Formal Methods. 13th International Conference, IFM 2017. Proceedings: LNCS 10510, P50, DOI 10.1007/978-3-319-66845-1_4
   Rizaldi A, 2015, IEEE INT C INTELL TR, P1658, DOI 10.1109/ITSC.2015.269
   Schierman John D., 2015, AFRLRQWPTR20160001 S
   Setty Y, 2008, P NATL ACAD SCI USA, V105, P20374, DOI 10.1073/pnas.0808725105
   Sha L, 2001, IEEE SOFTWARE, V18, P20
   Sifakis J, 2018, Arxiv, DOI arXiv:1811.10277
   Sifakis J, 2012, FOUND TRENDS ELECTRO, V6, P293, DOI 10.1561/1000000034
   Ulbrich S, 2017, Arxiv, DOI arXiv:1703.08557
   VIRES Simulationstechnologie GmbH, 2006, V14 VIRES SIM GMBH
   Wallace M, 2005, ELECTRON NOTES THEOR, V141, P53, DOI 10.1016/j.entcs.2005.02.051
   WAYMO, 2018, Waymo reaches 5 million self-driven miles.
   Wikipedia, PRECAUTIONARY PRINCI
   Wikipedia, V MOD
   Zhou ZQ, 2019, COMMUN ACM, V62, P61, DOI 10.1145/3241979
   Zolghadri A, 2012, PROG AEROSP SCI, V53, P18, DOI 10.1016/j.paerosci.2012.02.004
NR 65
TC 4
Z9 5
U1 2
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 40
DI 10.1145/3545178
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400001
DA 2024-07-18
ER

PT J
AU Gkeka, MR
   Patras, A
   Tavoularis, N
   Piperakis, S
   Hourdakis, E
   Trahanias, P
   Antonopoulos, CD
   Lalis, S
   Bellas, N
AF Gkeka, Maria Rafaela
   Patras, Alexandros
   Tavoularis, Nikolaos
   Piperakis, Stylianos
   Hourdakis, Emmanouil
   Trahanias, Panos
   Antonopoulos, Christos D.
   Lalis, Spyros
   Bellas, Nikolaos
TI Reconfigurable System-on-Chip Architectures for Robust Visual SLAM on
   Humanoid Robots
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Simultaneous localization and mapping; humanoid robots; FPGA;
   approximate computing
ID SIMULTANEOUS LOCALIZATION
AB Visual Simultaneous Localization and Mapping (vSLAM) is the method of employing an optical sensor to map the robot's observable surroundings while also identifying the robot's pose in relation to that map. The accuracy and speed of vSLAM calculations can have a very significant impact on the performance and effectiveness of subsequent tasks that need to be executed by the robot, making it a key building component for current robotic designs. The application of vSLAM in the area of humanoid robotics is particularly difficult due to the robot's unsteady locomotion. This paper introduces a pose graph optimization module based on RGB (ORB) features, as an extension of the KinectFusion pipeline (a well-known vSLAM algorithm), to assist in recovering the robot's stance during unstable gait patterns when the KinectFusion tracking system fails. We develop and test a wide range of embedded MPSoC FPGA designs, and we investigate numerous architectural improvements, both precise and approximation, to study their impact on performance and accuracy. Extensive design space exploration reveals that properly designed approximations, which exploit domain knowledge and efficient management of CPU and FPGA fabric resources, enable real-time vSLAM at more than 30 fps in humanoid robots with high energy-efficiency and without compromising robot tracking and map construction. This is the first FPGA design to achieve robust, real-time dense SLAM operation targeting specifically humanoid robots. An open source release of our implementations and data can be found in [1].
C1 [Gkeka, Maria Rafaela; Patras, Alexandros; Antonopoulos, Christos D.; Lalis, Spyros; Bellas, Nikolaos] Univ Thessaly, Dept Elect & Comp Engn, Sekeri Cheiden Str, Volos 38334, Thessaly, Greece.
   [Tavoularis, Nikolaos; Piperakis, Stylianos; Hourdakis, Emmanouil; Trahanias, Panos] Fdn Res & Technol Hellas FORTH, 100 Nikolaou Plastira Str, Iraklion 70013, Crete, Greece.
C3 University of Thessaly
RP Gkeka, MR (corresponding author), Univ Thessaly, Dept Elect & Comp Engn, Sekeri Cheiden Str, Volos 38334, Thessaly, Greece.
EM margkeka@uth.gr; patras@uth.gr; tavu@ics.forth.gr;
   spiperakis@ics.forth.gr; ehourdak@ics.forth.gr; trahania@ics.forth.gr;
   cda@uth.gr; lalis@uth.gr; nbellas@uth.gr
RI Lalis, Spyros/AAP-2139-2021; Antonopoulos, Christos/AAE-6341-2019
OI Antonopoulos, Christos/0000-0002-6486-062X; Gkeka, Maria
   Rafaela/0000-0003-3181-7884; Lalis, Spyros/0000-0003-2232-3559;
   Trahanias, Panos/0000-0002-3022-2574; Bellas,
   Nikolaos/0000-0002-9522-9136; Patras, Alexandros/0000-0001-6432-415X
CR Abouzahir M, 2018, ROBOT AUTON SYST, V100, P14, DOI 10.1016/j.robot.2017.10.019
   [Anonymous], 1987, P 1987 IEEE INT C RO
   Atanasov N, 2015, IEEE INT CONF ROBOT, P4775, DOI 10.1109/ICRA.2015.7139863
   Bansal R, 2016, PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON SYSTEM MODELING & ADVANCEMENT IN RESEARCH TRENDS (SMART-2016), P63, DOI 10.1109/SYSMART.2016.7894491
   BESL PJ, 1992, IEEE T PATTERN ANAL, V14, P239, DOI 10.1109/34.121791
   Bodin Bruno, 2018, IEEE INT CONF ROBOT
   Boikos Konstantinos, 2019, Applied Reconfigurable Computing. 15th International Symposium, ARC 2019. Proceedings: Lecture Notes in Computer Science (LNCS 11444), P181, DOI 10.1007/978-3-030-17227-5_14
   Boikos K, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577365
   Boikos Konstantinos, 2017, International Conference on Field Programmable Logic and Applications (FPL), P1
   Bonato V, 2009, J SIGNAL PROCESS SYS, V56, P41, DOI 10.1007/s11265-008-0257-8
   Bresson G, 2017, IEEE T INTELL VEHICL, V2, P194, DOI 10.1109/TIV.2017.2749181
   Bruemmer David J., 2003, Encyclopedia of physical science and technology, VThird, P401
   Bujanca M, 2019, IEEE INT CONF ROBOT, P6351, DOI [10.1109/icra.2019.8794369, 10.1109/ICRA.2019.8794369]
   Cadena C, 2016, IEEE T ROBOT, V32, P1309, DOI 10.1109/TRO.2016.2624754
   Computer Systems Lab, 2021, Zenodo, DOI 10.5281/ZENODO.5616787
   Curless B., 1996, Computer Graphics Proceedings. SIGGRAPH '96, P303, DOI 10.1145/237170.237269
   Cvisic I, 2018, J FIELD ROBOT, V35, P578, DOI 10.1002/rob.21762
   Davison AJ, 2007, IEEE T PATTERN ANAL, V29, P1052, DOI 10.1109/TPAMI.2007.1049
   DeTone D, 2018, IEEE COMPUT SOC CONF, P337, DOI 10.1109/CVPRW.2018.00060
   Engel J, 2014, LECT NOTES COMPUT SC, V8690, P834, DOI 10.1007/978-3-319-10605-2_54
   Fang WK, 2017, 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), P275, DOI 10.1109/FPT.2017.8280159
   Flottmann M., 2021, P 2021 INT C FIELD P, P1, DOI DOI 10.1109/ICFPT52863.2021.9609934
   Forster C, 2013, IEEE INT C INT ROBOT, P3963, DOI 10.1109/IROS.2013.6696923
   Gautier Q, 2019, IEEE INT CONF ASAP, P83, DOI 10.1109/ASAP.2019.00-25
   Gautier Q, 2014, PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P326, DOI 10.1109/FPT.2014.7082810
   Gil A, 2010, ROBOT AUTON SYST, V58, P68, DOI 10.1016/j.robot.2009.07.026
   Gkeka Maria Rafaela, 2021, 24 C DESIGN AUTOMATI
   Gu MY, 2015, 2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), P200, DOI 10.1109/FPT.2015.7393150
   Handa A, 2014, IEEE INT CONF ROBOT, P1524, DOI 10.1109/ICRA.2014.6907054
   Hornung A, 2010, IEEE INT C INT ROBOT, P1690, DOI 10.1109/IROS.2010.5649751
   Jinyu L., 2019, VIRTUAL REAL INTELL, V1, P386, DOI DOI 10.1016/J.VRIH.2019.07.002
   Kahler Olaf, 2015, IEEE T VIS COMPUT GR, V21, P11
   Kerl C, 2013, IEEE INT C INT ROBOT, P2100, DOI 10.1109/IROS.2013.6696650
   Kummerle Rainer, 2011, IEEE International Conference on Robotics and Automation, P3607
   Liu HM, 2018, PROC CVPR IEEE, P1974, DOI 10.1109/CVPR.2018.00211
   Liu R., 2019, P 2019 56 ACMEDACIEE, P193
   Mallick T, 2014, IEEE SENS J, V14, P1731, DOI 10.1109/JSEN.2014.2309987
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Montemerlo Michael., 2003, IJCAI
   Muja M, 2009, VISAPP 2009: PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON COMPUTER VISION THEORY AND APPLICATIONS, VOL 1, P331
   Mur-Artal R, 2017, IEEE T ROBOT, V33, P1255, DOI 10.1109/TRO.2017.2705103
   Mur-Artal R, 2015, IEEE T ROBOT, V31, P1147, DOI 10.1109/TRO.2015.2463671
   Nardi L, 2015, IEEE INT CONF ROBOT, P5783, DOI 10.1109/ICRA.2015.7140009
   Newcombe RA, 2011, INT SYM MIX AUGMENT, P127, DOI 10.1109/ISMAR.2011.6092378
   Nikolic J, 2014, IEEE INT CONF ROBOT, P431, DOI 10.1109/ICRA.2014.6906892
   Oh J, 2016, 2016 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), P51, DOI 10.1109/SiPS.2016.17
   Oriolo G, 2012, IEEE-RAS INT C HUMAN, P153, DOI 10.1109/HUMANOIDS.2012.6651513
   Ozawa R, 2005, IEEE SYS MAN CYBERN, P2643
   Pei Y, 2020, INT CONFER PARA, P373, DOI 10.1145/3410463.3414636
   Pei Y, 2019, INT CONFER PARA, P295, DOI 10.1109/PACT.2019.00031
   Piperakis Stylianos, 2019, HUMANOID ROBOT DENSE, DOI [10.13140/RG.2.2.13008.76803, DOI 10.13140/RG.2.2.13008.76803]
   Rublee E, 2011, IEEE I CONF COMP VIS, P2564, DOI 10.1109/ICCV.2011.6126544
   Saeedi S, 2018, P IEEE, V106, P2020, DOI 10.1109/JPROC.2018.2856739
   Salas-Moreno RF, 2013, PROC CVPR IEEE, P1352, DOI 10.1109/CVPR.2013.178
   Schmuck Patrik, 2017, 2017 IEEE International Conference on Robotics and Automation (ICRA), P3863, DOI 10.1109/ICRA.2017.7989445
   Schöps T, 2019, PROC CVPR IEEE, P134, DOI 10.1109/CVPR.2019.00022
   Sidiroglou S., 2011, FSE
   Simo-Serra E, 2015, IEEE I CONF COMP VIS, P118, DOI 10.1109/ICCV.2015.22
   Suleiman Amr, 2019, IEEE J SOLID-ST CIRC, V54, P4
   Takaoka Y, 2004, IEEE SYS MAN CYBERN, P4444
   Tareen S.A.K., 2018, 2018 INT C COMPUTING, P1, DOI DOI 10.1109/ICOMET.2018.8346440
   Tertei Daniel Tortei, 2014, 2014 International Conference on Reconfigurable Computing and FPGAs (ReConFig14), P1, DOI 10.1109/ReConFig.2014.7032523
   Tertei DT, 2016, COMPUT ELECTR ENG, V55, P123, DOI 10.1016/j.compeleceng.2016.05.003
   Thompson S, 2006, IEEE-RAS INT C HUMAN, P13, DOI 10.1109/ICHR.2006.321357
   Tianwei Zhang, 2018, 2018 IEEE-RAS 18th International Conference on Humanoid Robots (Humanoids), P270, DOI 10.1109/HUMANOIDS.2018.8625019
   Tibshirani R, 1996, J ROY STAT SOC B, V58, P267, DOI 10.1111/j.2517-6161.1996.tb02080.x
   Tomasi C, 1998, SIXTH INTERNATIONAL CONFERENCE ON COMPUTER VISION, P839, DOI 10.1109/ICCV.1998.710815
   Vincke B, 2012, EURASIP J EMBED SYST, DOI 10.1186/1687-3963-2012-5
   Whelan T, 2015, ROBOTICS: SCIENCE AND SYSTEMS XI
   Wirbel E, 2013, IEEE INT C NETW SENS, P678, DOI 10.1109/ICNSC.2013.6548820
   Xu ZL, 2020, ANN IEEE SYM FIELD P, P33, DOI 10.1109/FCCM48280.2020.00014
NR 71
TC 2
Z9 2
U1 4
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 24
DI 10.1145/3570210
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600005
DA 2024-07-18
ER

PT J
AU Song, SH
   Chong, H
   Balaji, A
   Das, A
   Shackleford, J
   Kandasamy, N
AF Song, Shihao
   Chong, Harry
   Balaji, Adarsha
   Das, Anup
   Shackleford, James
   Kandasamy, Nagarajan
TI DFSynthesizer: Dataflow-based Synthesis of Spiking Neural Networks to
   Neuromorphic Hardware
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neuromorphic computing; Synchronous Dataflow Graph (SDFG); machine
   learning; Spiking Neural Networks (SNN); compiler; mapping
ID NEURONS
AB Spiking Neural Networks (SNNs) are an emerging computation model that uses event-driven activation and bio-inspired learning algorithms. SNN-based machine learning programs are typically executed on tile-based neuromorphic hardware platforms, where each tile consists of a computation unit called a crossbar, which maps neurons and synapses of the program. However, synthesizing such programs on an off-the-shelf neuromorphic hardware is challenging. This is because of the inherent resource and latency limitations of the hardware, which impact both model performance, e.g., accuracy, and hardware performance, e.g., throughput. We propose DFSynthesizer, an end-to-end framework for synthesizing SNN-based machine learning programs to neuromorphic hardware. The proposed framework works in four steps. First, it analyzes a machine learning program and generates SNN workload using representative data. Second, it partitions the SNN workload and generates clusters that fit on crossbars of the target neuromorphic hardware. Third, it exploits the rich semantics of the Synchronous Dataflow Graph (SDFG) to represent a clustered SNN program, allowing for performance analysis in terms of key hardware constraints such as number of crossbars, dimension of each crossbar, buffer space on tiles, and tile communication bandwidth. Finally, it uses a novel scheduling algorithm to execute clusters on crossbars of the hardware, guaranteeing hardware performance. We evaluate DFSynthesizer with 10 commonly used machine learning programs. Our results demonstrate that DFSynthesizer provides a much tighter performance guarantee compared to current mapping approaches.
C1 [Song, Shihao; Chong, Harry; Balaji, Adarsha; Das, Anup; Shackleford, James; Kandasamy, Nagarajan] Drexel Univ, 3141 Chestnut St, Philadelphia, PA 19104 USA.
C3 Drexel University
RP Song, SH (corresponding author), Drexel Univ, 3141 Chestnut St, Philadelphia, PA 19104 USA.
EM ss3695@dragons.drexel.edu; hjc39@dragons.drexel.edu; ab3586@drexel.edu;
   anup.das@drexel.edu; jas64@drexel.edu; nk78@drexel.edu
RI Das, Anup/AAZ-4792-2021
OI Das, Anup/0000-0002-5673-2636
FU US DOE CAREER Award [DE-SC0022014]; National Science Foundation
   [CCF-1937419]; National Science Foundation Faculty Early Career
   Development Award [CCF-1942697]; U.S. Department of Energy (DOE)
   [DE-SC0022014] Funding Source: U.S. Department of Energy (DOE)
FX This work is supported by (1) the US DOE CAREER Award DE-SC0022014
   (Architecting the Hardware-Software Interface for Neuromorphic
   Computers), (2) the National Science Foundation Award CCF-1937419 (RTML:
   Small: Design of System Software to Facilitate Real-Time Neuromorphic
   Computing), and (3) the National Science Foundation Faculty Early Career
   Development Award CCF-1942697 (CAREER: Facilitating Dependable
   Neuromorphic Computing: Vision, Architecture, and Impact on
   Programmability).
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Amir A, 2013, IEEE IJCNN
   Ankit A, 2017, ICCAD-IEEE ACM INT, P533, DOI 10.1109/ICCAD.2017.8203823
   Ankit Aayush, 2018, INT WORKSHOP SIGNAL
   [Anonymous], 2006, INT C APPL CONC SYST
   [Anonymous], 2015, NATURE
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Bacis Marco, 2017, INT PARALLEL DISTRIB
   Balaji Adarsha, 2021, ICONS 2021: International Conference on Neuromorphic Systems 2021, DOI 10.1145/3477145.3477156
   Balaji A, 2020, 2020 11TH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING WORKSHOPS (IGSC), DOI 10.1109/igsc51522.2020.9290830
   Balaji A, 2021, IEEE EMBED SYST LETT, V13, P142, DOI 10.1109/LES.2020.3025873
   Balaji A, 2020, IEEE T VLSI SYST, V28, P76, DOI 10.1109/TVLSI.2019.2951493
   Balaji A, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9207142
   Balaji A, 2020, J SIGNAL PROCESS SYS, V92, P1293, DOI 10.1007/s11265-020-01573-8
   Balaji A, 2019, IEEE COMP SOC ANN, P194, DOI 10.1109/ISVLSI.2019.00043
   Balaji A, 2019, IEEE COMPUT ARCHIT L, V18, P149, DOI 10.1109/LCA.2019.2951507
   Balaji A, 2019, PR GR LAK SYMP VLSI, P495, DOI 10.1145/3299874.3319491
   Balaji A, 2019, PR GR LAK SYMP VLSI, P489, DOI 10.1145/3299874.3319490
   Balaji A, 2018, J LOW POWER ELECTRON, V14, P508, DOI 10.1166/jolpe.2018.1582
   Battacharyya S. S., 1996, Software Synthesis from Dataflow Graphs
   Bekolay T, 2014, FRONT NEUROINFORM, V7, DOI 10.3389/fninf.2013.00048
   Benini L, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P418, DOI 10.1109/DATE.2002.998307
   Benjamin B, 2014, P IEEE, V102, P699, DOI 10.1109/JPROC.2014.2313565
   Bichler O., 2017, N2D2-neural network design & deployment
   Bonfietti A, 2013, J PARALLEL DISTR COM, V73, P1337, DOI 10.1016/j.jpdc.2013.05.004
   Burr GW, 2017, ADV PHYS-X, V2, P89, DOI 10.1080/23746149.2016.1259585
   Catthoor F., 2018, CMOS Circuits for Biological Sensing and Processing
   Chen YH, 2017, IEEE MICRO, V37, P12, DOI 10.1109/MM.2017.54
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chou TS, 2018, IEEE IJCNN
   Cong J, 2006, DES AUT CON, P433, DOI 10.1109/DAC.2006.229228
   Damavandpeyma M, 2012, DES AUT TEST EUROPE
   Das A., 2012, 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP 2012), P149, DOI 10.1109/RSP.2012.6380704
   Das A, 2018, PR GR LAK SYMP VLSI, P419, DOI 10.1145/3194554.3194627
   Das A, 2018, 2018 IEEE/ACM INTERNATIONAL CONFERECE ON CONNECTED HEALTH: APPLICATIONS, SYSTEMS AND ENGINEERING TECHNOLOGIES (CHASE), P69, DOI 10.1145/3278576.3278598
   Das A, 2018, DES AUT TEST EUROPE, P1217, DOI 10.23919/DATE.2018.8342201
   Das A, 2018, NEURAL NETWORKS, V99, P134, DOI 10.1016/j.neunet.2017.12.015
   Das A, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2834120
   Das A, 2016, IEEE T PARALL DISTR, V27, P869, DOI 10.1109/TPDS.2015.2412137
   Das A, 2015, I SYMPOS LOW POWER E, P165, DOI 10.1109/ISLPED.2015.7273508
   Das A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544392
   Das A, 2014, FUTURE GENER COMP SY, V30, P216, DOI 10.1016/j.future.2013.06.016
   Das A, 2012, INT C PAR DISTRIB SY, P564, DOI 10.1109/ICPADS.2012.82
   Das Anup, 2013, RECONFIGURABLE COMMU
   Das Anup, 2013, DESIGN AUTOMATION TE
   Das Anup, 2013, INT C COMP ARCH SYNT
   Davies M, 2018, IEEE MICRO, V38, P82, DOI 10.1109/MM.2018.112130359
   Davison Andrew P, 2008, Front Neuroinform, V2, P11, DOI 10.3389/neuro.11.011.2008
   DeBole MV, 2019, COMPUTER, V52, P20, DOI 10.1109/MC.2019.2903009
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Diehl PU, 2015, FRONT COMPUT NEUROSC, V9, DOI 10.3389/fncom.2015.00099
   Eppler Jochen Martin, 2008, Front Neuroinform, V2, P12, DOI 10.3389/neuro.11.012.2008
   Furber SB, 2014, P IEEE, V102, P652, DOI 10.1109/JPROC.2014.2304638
   Galluppi F, 2015, FRONT NEUROSCI-SWITZ, V8, DOI 10.3389/fnins.2014.00429
   Goodman DFM, 2009, FRONT NEUROSCI-SWITZ, V3, P192, DOI 10.3389/neuro.01.026.2009
   Gopalakrishnan R, 2020, FRONT NEUROSCI-SWITZ, V14, DOI 10.3389/fnins.2020.00907
   Gulli A., 2017, DEEP LEARNING KERAS
   Heidergott Bernd, 2014, MAX PLUS WORK MODELI
   Hines ML, 1997, NEURAL COMPUT, V9, P1179, DOI 10.1162/neco.1997.9.6.1179
   Hong H, 2017, DES AUT CON, DOI 10.1145/3061639.3062260
   Hu M, 2016, DES AUT CON, DOI 10.1145/2897937.2898010
   Indiveri G, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, P820
   Ji Y, 2016, INT SYMP MICROARCH
   Kashyap HJ, 2018, IEEE IJCNN
   Kernighan B. W., 1970, Bell System Technical Journal, V49, P291
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lee MKF, 2019, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3291054
   Li Deng, 2012, IEEE Signal Processing Magazine, V29, P141, DOI [10.1109/MSP.2012.2211477, DOI 10.1109/MSP.2012.2211477]
   Maass W, 1997, NEURAL NETWORKS, V10, P1659, DOI 10.1016/S0893-6080(97)00011-7
   Mallik A, 2017, S VLSI TECH, pT178, DOI 10.23919/VLSIT.2017.7998166
   Moradi S, 2018, IEEE T BIOMED CIRC S, V12, P106, DOI 10.1109/TBCAS.2017.2759700
   Moreira OM, 2007, EURASIP J ADV SIG PR, DOI 10.1155/2007/83710
   Moyer E, 2020, IEEE SIG PROC MED, DOI 10.1109/SPMB50085.2020.9353634
   Paszke A, 2019, ADV NEUR IN, V32
   Pedram M., 2021, ARXIV
   Ramasubramanian SG, 2014, I SYMPOS LOW POWER E, P15, DOI 10.1145/2627369.2627625
   Reddi VJ, 2020, ANN I S COM, P446, DOI 10.1109/ISCA45697.2020.00045
   Rueckauer B., 2016, ARXIV
   Schemmel J, 2012, IEEE INT SYMP CIRC S
   Shafik Rishad A., 2015, WORKSHOP PARALLEL PR
   Shihao Song, 2020, ISMM 2020: Proceedings of the 2020 ACM SIGPLAN International Symposium on Memory Management, P30, DOI 10.1145/3381898.3397210
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Song S., 2021, ICCAD
   Song SA, 2020, 2020 11TH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING WORKSHOPS (IGSC), DOI 10.1109/igsc51522.2020.9291024
   Song SA, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3462330
   Song SH, 2020, 2020 16TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2020), P17, DOI 10.1109/EDCC51268.2020.00013
   Song SA, 2021, ASIA S PACIF DES AUT, P657, DOI 10.1145/3394885.3431529
   Song SH, 2020, 21ST ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS (LCTES '20), P38, DOI 10.1145/3372799.3394364
   Song SA, 2020, MIDWEST SYMP CIRCUIT, P596, DOI [10.1109/mwscas48704.2020.9184557, 10.1109/MWSCAS48704.2020.9184557]
   Song SH, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358180
   Song Shihao, INT C APPL SPECIFIC
   Song Shihao, 2020, INT S MEM MAN ISMM
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Stemmer Ralf, 2020, EUROMICRO C REAL TIM
   Stuijk S, 2007, DES AUT CON, P777, DOI 10.1109/DAC.2007.375269
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Titirsha T, 2020, 2020 11TH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING WORKSHOPS (IGSC), DOI 10.1109/igsc51522.2020.9290845
   Titirsha T, 2022, IEEE T PARALL DISTR, V33, P288, DOI 10.1109/TPDS.2021.3065591
   Titirsha T, 2021, PROCEEDINGS OF THE 18TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2021 (CF 2021), P124, DOI 10.1145/3457388.3458664
   Titirsha Twisha, 2020, LANGUAGES COMPILERS
   Wen W, 2015, DES AUT CON, DOI 10.1145/2744769.2744795
   Wijesinghe P, 2018, IEEE TETCI, V2, P345, DOI 10.1109/TETCI.2018.2829924
   Xia QF, 2019, NAT MATER, V18, P309, DOI 10.1038/s41563-019-0291-x
   Zhang XJ, 2018, PHYS STATUS SOLIDI A, V215, DOI 10.1002/pssa.201700875
   Zhang ZR, 2013, ICCAD-IEEE ACM INT, P211, DOI 10.1109/ICCAD.2013.6691121
   Zhu Xue-Yang, 2012, IEEE REAL TIM EMB TE
NR 107
TC 11
Z9 11
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2022
VL 21
IS 3
AR 27
DI 10.1145/3479156
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A7CR
UT WOS:000827414100007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Nie, SQ
   Wu, WG
   Zhang, C
AF Nie, Shiqiang
   Wu, Weiguo
   Zhang, Chi
TI Data Pattern Aware Reliability Enhancement Scheme for 3D Solid-State
   Drives
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE 3D NAND flash; one-shot program; program step voltage; reliability
ID FLASH; RETENTION; REDUCE
AB 3D charge-trap (CT) NAND flash-based SSD has been used widely for its large capacity, low cost per bit, and high endurance. One-shot program (OSP) scheme, as a variation of incremental step pulse programming (ISPP) scheme, has been employed to program data for CT flash, whose program unit is the Word-Line (WL) instead of the page. The existing program optimization schemes either make trade-offs among program latency and reliability by adjusting the program step voltage Delta V-pp on demand; or remap the most error-prone cell states to others by re-encoding programmed data. However, the data pattern, which represents the ratio of 1s in data values, has not been thoroughly studied. In this paper, we observe that most small files do not contain uniform 1s and 0s among these common file types (i.e., image, audio, text, executable file), leading to programming WL cells in different states unevenly. Some cell states dominate over the WL, while others are not. Based on this observation, we propose a flexible reliability enhancement scheme based on the OSP scheme. This scheme programs the cells into different states with varied Delta V-pp, i.e., these cells in one state, whose number is the largest in one WL, are programmed with a fine-grained Delta V-pp (namely slow write). In contrast, the minority are programmed with a coarse-grained Delta V-pp (namely fast write). So the reliability is improved due to averaging the major enhanced cells with the minor degraded cells without program latency overhead. A series of experiments have been conducted, and the results indicate that the proposed scheme achieves 34% read performance improvement and 16% lifetime elongation on average.
C1 [Nie, Shiqiang; Wu, Weiguo; Zhang, Chi] Xi An Jiao Tong Univ, Xian 710049, Shaanxi, Peoples R China.
C3 Xi'an Jiaotong University
RP Nie, SQ (corresponding author), Xi An Jiao Tong Univ, Xian 710049, Shaanxi, Peoples R China.
EM nsqiang@gmail.com; wgwu@xjtu.edu.cn; chi.zhang@stu.xjtu.edu.cn
RI zhang, chi/HTS-3863-2023
OI zhang, chi/0009-0002-7365-5158
FU National Key Research and Development Program of China [2017YFB1001701];
   National Science Foundation of China [61972311]; Shandong Provincial
   Natural Science Foundation, China [ZR2019LZH007]
FX This work is supported in part by the National Key Research and
   Development Program of China under Grant 2017YFB1001701, in part by the
   National Science Foundation of China underGrant 61972311, in part by
   Shandong Provincial Natural Science Foundation, China under Grant
   ZR2019LZH007.
CR [Anonymous], 2015, P USENIX C FILE STOR
   Cai Y, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P123, DOI 10.1109/ICCD.2013.6657034
   Cai Y, 2012, PR IEEE COMP DESIGN, P94, DOI 10.1109/ICCD.2012.6378623
   Doi M, 2014, SOLID STATE ELECTRON, V92, P63, DOI 10.1016/j.sse.2013.12.004
   Du Y., 2018, 2018 IEEE International Conference on Communications (ICC), P1, DOI DOI 10.1109/NAPS.2017.8107305
   Du YJ, 2017, DES AUT CON, DOI 10.1145/3061639.3062309
   Guo J, 2017, IEEE T COMPUT AID D, V36, P1167, DOI 10.1109/TCAD.2016.2619480
   Guo J, 2017, IEEE T VLSI SYST, V25, P1433, DOI 10.1109/TVLSI.2016.2642055
   HU Y., 2011, P INT C SUPERCOMPUTI, P96
   Jeong J, 2017, IEEE T COMPUT, V66, P616, DOI 10.1109/TC.2016.2615038
   Kim C, 2018, IEEE J SOLID-ST CIRC, V53, P124, DOI 10.1109/JSSC.2017.2731813
   Kim C, 2012, IEEE J SOLID-ST CIRC, V47, P981, DOI 10.1109/JSSC.2012.2185341
   Kim M, 2018, PR GR LAK SYMP VLSI, P255, DOI 10.1145/3194554.3194591
   Li Q, 2020, IEEE T COMPUT, V69, P475, DOI 10.1109/TC.2019.2959318
   Liu R., 2012, P 10 USENIX C FIL ST
   Liu WH, 2019, DES AUT TEST EUROPE, P312, DOI [10.23919/date.2019.8714941, 10.23919/DATE.2019.8714941]
   Micheloni R, 2016, 3D FLASH MEMORIES, P1, DOI 10.1007/978-94-017-7512-0
   Narayanan D., 2008, ACM T STORAGE, V4, P3
   Pan Y., 2012, Proc. IEEE Int. Symp. on High Performance Computer Architecture HPCA, P1, DOI DOI 10.1109/HPCA.2012.6168954
   Pan Yangyang, 2011, P 9 USENIX C FIL STR, V11, P18
   Shi L, 2014, IEEE T COMPUT AID D, V33, P343, DOI 10.1109/TCAD.2013.2288691
   SuzhenWu Sijie Lan, 2020, BITFLIP BIT FLIPPING
   Wei DB, 2016, IEEE T COMPUT AID D, V35, P1942, DOI 10.1109/TCAD.2016.2533861
   Xiong Q, 2018, ACM T STORAGE, V14, DOI 10.1145/3162616
   Ye Ting, 2018, HOTSTORAGE
   Zhao K., 2013, P USENIX C FIL STOR, P243
   Zhao YT, 2019, IEEE S MASS STOR SYS, P161, DOI 10.1109/MSST.2019.000-6
NR 27
TC 2
Z9 2
U1 1
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 69
DI 10.1145/3477000
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600020
DA 2024-07-18
ER

PT J
AU Yuan, B
   Lu, XF
   Tang, K
   Yao, X
AF Yuan, Bo
   Lu, Xiaofen
   Tang, Ke
   Yao, Xin
TI Cooperative Coevolution-based Design Space Exploration for Multi-mode
   Dataflow Mapping
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cooperative co-evolutionary algorithm; multi-mode dataflow;
   heterogeneous multiprocessor; task mapping
ID OPTIMIZATION; EVOLUTION
AB Some signal processing and multimedia applications can be specified by synchronous dataflow (SDF) models. The problem of SDF mapping to a given set of heterogeneous processors has been known to be NP-hard and widely studied in the design automation field. However, modern embedded applications are becoming increasingly complex with dynamic behaviors changes over time. As a significant extension to the SDF, the multi-mode dataflow (MMDF) model has been proposed to specify such an application with a finite number of behaviors (or modes) and each behavior (mode) is represented by an SDF graph. The multiprocessor mapping of an MMDF is far more challenging as the design space increases with the number of modes. Instead of using traditional genetic algorithm (GA)-based design space exploration (DSE) method that encodes the design space as a whole, this article proposes a novel cooperative co-evolutionary genetic algorithm (CCGA)based framework to efficiently explore the design space by a new problem-specific decomposition strategy in which the solutions of node mapping for each individual mode are assigned to an individual population. Besides, a problem-specific local search operator is introduced as a supplement to the global search of CCGA for further improving the search efficiency of the whole framework. Furthermore, a fitness approximation method and a hybrid fitness evaluation strategy are applied for reducing the time consumption of fitness evaluation significantly. The experimental studies demonstrate the advantage of the proposed DSE method over the previous GA-based method. The proposed method can obtain an optimization result with 2x-3x better quality using less (1/2-1/3) optimization time.
C1 [Yuan, Bo; Lu, Xiaofen; Tang, Ke; Yao, Xin] Southern Univ Sci & Technol, Dept Comp Sci & Engn, Shenzhen 518055, Peoples R China.
   [Yao, Xin] Univ Birmingham, Sch Comp Sci, Birmingham B15 2TT, W Midlands, England.
C3 Southern University of Science & Technology; University of Birmingham
RP Yao, X (corresponding author), Southern Univ Sci & Technol, Dept Comp Sci & Engn, Shenzhen 518055, Peoples R China.; Yao, X (corresponding author), Univ Birmingham, Sch Comp Sci, Birmingham B15 2TT, W Midlands, England.
EM yuanb@sustech.edu.cn; luxf@sustech.edu.cn; tangk3@sustech.edu.cn;
   x.yao@cs.bham.ac.uk
RI Yuan, Bo/G-5204-2018
OI Yuan, Bo/0000-0001-9899-8961
FU National Natural Science Foundation of China [61976111, 61906082];
   Guangdong Provincial Key Laboratory [2020B121201001]; Program for
   Guangdong Introducing Innovative and Entrepreneurial Teams
   [2017ZT07X386]; Shenzhen Science and Technology Program
   [KQTD2016112514355531, JCYJ20180504165652917]
FX This work was supported by the National Natural Science Foundation of
   China (Grants No. 61976111 and No. 61906082), Guangdong Provincial Key
   Laboratory (Grant No. 2020B121201001), the Program for Guangdong
   Introducing Innovative and Entrepreneurial Teams (Grant No.
   2017ZT07X386), Shenzhen Science and Technology Program (Grants No.
   KQTD2016112514355531 and No. JCYJ20180504165652917).
CR Bartoli A., 2019, IEEE T CYBERNET
   Bolchini C, 2013, IEEE T COMPUT, V62, P2489, DOI 10.1109/TC.2012.226
   Boyan J. A., 2000, J. of Mach. Lear. Res, V1, P77
   Caplan J, 2018, IEEE T COMPUT, V67, P582, DOI 10.1109/TC.2017.2762293
   CHEN H, 2009, IEEE T NEURAL NETWOR, V20, P1, DOI DOI 10.1007/978-0-387-71620-6
   Chen HW, 2014, TOXICOL APPL PHARM, V280, P1, DOI 10.1016/j.taap.2014.07.024
   Chen XS, 2011, IEEE T EVOLUT COMPUT, V15, P591, DOI 10.1109/TEVC.2011.2132725
   Das S., 2017, IEEE T COMPUT AID D, V36, P719
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Erbas C, 2006, IEEE T EVOLUT COMPUT, V10, P358, DOI 10.1109/TEVC.2005.860766
   Gong MG, 2017, IEEE T EVOLUT COMPUT, V21, P234, DOI 10.1109/TEVC.2016.2598858
   JIANG W, 2016, ACM J EMERG TECH COM, V13, P200
   Jin Y., 2002, IEEE T EVOLUTION COM, V6, P481
   Jin YC, 2005, SOFT COMPUT, V9, P1, DOI 10.1007/s00500-003-0327-6
   Joardar BK, 2019, IEEE T COMPUT, V68, P852, DOI 10.1109/TC.2018.2889053
   Jung H, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2997645
   Jung H, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584658
   Kadri N, 2019, J SYST ARCHITECT, V92, P39, DOI 10.1016/j.sysarc.2018.10.001
   Kumar R, 2004, CONF PROC INT SYMP C, P64
   LAWLER EL, 1963, MANAGE SCI, V9, P586, DOI 10.1287/mnsc.9.4.586
   Lee C, 2013, J SIGNAL PROCESS SYS, V73, P201, DOI 10.1007/s11265-013-0753-3
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lin J, 2011, INT CONF ACOUST SPEE, P1605
   Lu XF, 2018, IEEE T EVOLUT COMPUT, V22, P173, DOI 10.1109/TEVC.2017.2713949
   Manna K, 2018, IEEE T COMPUT, V67, P528, DOI 10.1109/TC.2017.2770130
   Pop P, 2009, IEEE T VLSI SYST, V17, P389, DOI 10.1109/TVLSI.2008.2003166
   Potter MA, 1994, LECT NOTES COMPUT SC, V866, P249
   Quan W, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680542
   Quan W, 2013, DES AUT CON
   SAHU P, 2014, IEEE T VERY LARGE SC, V22, P2
   Schor L, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P71
   Schwarzer T, 2018, IEEE T COMPUT AID D, V37, P297, DOI 10.1109/TCAD.2017.2695894
   Singh A., 2013, National Symposium on Nematode: A Friend and Foe to Agri-horticultural Crops, P1, DOI 10.1109/WMNC.2013.6549059
   Skelin M, 2017, IEEE T COMPUT AID D, V36, P669, DOI 10.1109/TCAD.2016.2597223
   Starke S, 2019, IEEE T EVOLUT COMPUT, V23, P406, DOI 10.1109/TEVC.2018.2867601
   Stuijk S., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P404, DOI 10.1109/SAMOS.2011.6045491
   Stuijk S, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P548, DOI 10.1109/DSD.2010.31
   Nguyen S, 2014, IEEE T EVOLUT COMPUT, V18, P193, DOI 10.1109/TEVC.2013.2248159
   Theelen BD, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P185, DOI 10.1109/MEMCOD.2006.1695924
   Theelen Bart., 2008, Scenario-aware dataflow
   van Stralen P, 2010, PR IEEE COMP DESIGN, P305, DOI 10.1109/ICCD.2010.5647727
   Wang HD, 2019, IEEE T EVOLUT COMPUT, V23, P203, DOI 10.1109/TEVC.2018.2834881
   Wang Handing, 2017, IEEE T CYBERNETICS, V47, P2664
   Wang SY, 2016, INT J DISTRIB SENS N, DOI 10.1155/2016/3159805
   Wang ZH, 2012, NANOTECHNOLOGY, V23, DOI 10.1088/0957-4484/23/26/265202
   Yuan B, 2020, IEEE T EVOLUT COMPUT, V24, P157, DOI 10.1109/TEVC.2019.2912726
   Yuan B, 2016, IEEE T VLSI SYST, V24, P2813, DOI 10.1109/TVLSI.2016.2530898
   Yuan BF, 2014, IEEE COMMUN LETT, V18, P6, DOI 10.1109/LCOMM.2013.112613.131444
   Zhou YM, 2019, IEEE T CYBERNETICS, V49, P3699, DOI 10.1109/TCYB.2018.2848116
   Zitzler E, 2001, EVOLUTIONARY METHODS, P95, DOI DOI 10.1007/978-3-540-30217-9_84
NR 50
TC 2
Z9 2
U1 2
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2021
VL 20
IS 3
AR 21
DI 10.1145/3440246
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RT4SQ
UT WOS:000644451500005
DA 2024-07-18
ER

PT J
AU Krishnakumar, G
   Reddy, KA
   Rebeiro, C
AF Krishnakumar, Gnanambikai
   Reddy, Kommuru Alekhya
   Rebeiro, Chester
TI ALEXIA: A Processor with Lightweight Extensions for Memory Safety
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; buffer overflow attacks; memory corruption; heap exploits
ID ARCHITECTURAL SUPPORT; HARDWARE; ATTACKS
AB Illegal use of memory pointers is a serious security vulnerability. A large number of malwares exploit the spatial and temporal nature of these vulnerabilities to subvert execution or glean sensitive data from an application. Recent countermeasures attach metadata to memory pointers, which define the pointer's capabilities. The metadata is used by the hardware to validate pointer-based memory accesses. However, recent works have considerable overheads. Further, the pointer validation is decoupled from the actual memory access. We show that this could open up vulnerabilities in multithreaded applications and introduce new vulnerabilities due to speculation in out-of-order processors.
   In this article, we demonstrate that the overheads can be reduced considerably by efficient metadata management. We show that the hardware can be designed in a manner that would remain safe in multithreaded applications and immune to speculative vulnerabilities. We achieve these by ensuring that the pointer validations and the corresponding memory access is always done atomically and in order. To evaluate our scheme, which we call ALEXIA, we enhance an OpenRISC processor to perform the memory validation at runtime and also add compiler support. ALEXIA is the first hardware countermeasure scheme for memory protection that provides such an end-to-end solution. We evaluate the processor on an Altera FPGA and show that the runtime overhead, on average, is 14%, with negligible impact on the processor's size and clock frequency. There is also a negligible impact on the program's code and data sizes.
C1 [Krishnakumar, Gnanambikai; Reddy, Kommuru Alekhya; Rebeiro, Chester] Indian Inst Technol, Dept Comp Sci & Engn, Chennai 600036, Tamil Nadu, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras
RP Krishnakumar, G (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Chennai 600036, Tamil Nadu, India.
EM ambika@cse.iitm.ac.in; alekhya@cse.iitm.ac.in; chester@cse.iitm.ac.in
RI Rebeiro, Chester/AAL-2532-2020
OI Krishnakumar, Gnanambikai/0000-0002-3817-1548
FU DST-FIST program grant 2016, Department of Science and Technology, India
FX This work is supported by DST-FIST program grant 2016, Department of
   Science and Technology, India. Authors' addresses: G. Krishnakumar, K.
   A. Reddy, and C. Rebeiro, Indian Institute of Technology, Madras,
   Department of Computer Science and Engineering, Chennai, Tamilnadu,
   600036, India; emails: {ambika, alekhya,
   chester}@cse.iitm.ac.in.Permission to make digital or hard copies of all
   or part of this work for personal or classroom use is granted without
   fee provided that copies are not made or distributed for profit or
   commercial advantage and that copies bear this notice and the full
   citation on the first page. Copyrights for components of this work owned
   by others than ACM must be honored. Abstracting with credit is
   permitted. To copy otherwise, or republish, to post on servers or to
   redistribute to lists, requires prior specific permission and/or a fee.
   Request permissions from permissions@acm.org.
CR Akritidis P., 2009, P 18 C USENIX SEC S, V10, P51
   Aleph One, 1996, SMASHING STACK FUN P
   [Anonymous], 2011, CWE SANS TOP 25 MOST
   [Anonymous], 2014, PROC ANN IEEEACM INT
   [Anonymous], 2018, IEEE Spectrum
   [Anonymous], 2019, MOR1KX OPENRISC 1000
   [Anonymous], 2001, Once upon a free
   AUSTIN TM, 1994, SIGPLAN NOTICES, V29, P290, DOI 10.1145/773473.178446
   Bernstein D. J., 2005, TECHNICAL REPORT
   Bonneau J, 2006, LECT NOTES COMPUT SC, V4249, P201
   CWE, 2018, COMM WEAKN EN CWE 12
   Devietti J, 2008, ACM SIGPLAN NOTICES, V43, P103, DOI 10.1145/1353536.1346295
   Dhurjati D., 2006, 28th International Conference on Software Engineering Proceedings, P162, DOI 10.1145/1134285.1134309
   Durumeric Z, 2014, PROCEEDINGS OF THE 2014 ACM INTERNET MEASUREMENT CONFERENCE (IMC'14), P475, DOI 10.1145/2663716.2663755
   Eigler FrankCh., 2003, GCC DEV SUMMIT
   Ghose S, 2009, DES AUT TEST EUROPE, P652
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Intel, 2014, INT MPX
   Jim T, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK, P275
   Jones Richard WM, 1997, AADEBUG, V97, P13
   Krishnakumar G, 2018, IEEE EMBED SYST LETT, V10, P83, DOI 10.1109/LES.2018.2805734
   Kwon Albert, 2013, P 2013 ACM SIGSAC C, P721, DOI 10.1145
   Lea Doug, 2018, D LEAS MALLOC IMPLEM
   Lipp M., 2018, ABS180101207 CORR
   Menon A., 2017, P HARDW ARCH SUPP SE, P2
   Nagarakatte S, 2012, CONF PROC INT SYMP C, P189, DOI 10.1109/ISCA.2012.6237017
   Nagarakatte S, 2010, ACM SIGPLAN NOTICES, V45, P31
   Nagarakatte S, 2009, PLDI'09 PROCEEDINGS OF THE 2009 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P245, DOI 10.1145/1542476.1542504
   Nandivada Krishna., 2019, IMOP
   Necula GC, 2002, ACM SIGPLAN NOTICES, V37, P128, DOI 10.1145/565816.503286
   Nethercote N, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P89, DOI 10.1145/1250734.1250746
   Orman H., 2003, IEEE Security & Privacy, V1, P35, DOI 10.1109/MSECP.2003.1236233
   Osvik DA, 2006, LECT NOTES COMPUT SC, V3860, P1
   Pincus J, 2004, IEEE SECUR PRIV, V2, P20, DOI 10.1109/MSP.2004.36
   Roy DB, 2018, IEEE EMBED SYST LETT, V10, P91, DOI 10.1109/LES.2018.2828506
   Ruwase O, 2004, P NETW DISTR SYST SE
   Serebryany Konstantin, 2012, USENIX, P309
   Szekeres L, 2014, IEEE SECUR PRIV, V12, P45, DOI 10.1109/MSP.2014.44
   Thomas Winny, 2017, SMB EXPLOITED WANNAC
   Wu Meng-Hsing, 2007, Expert Reviews in Molecular Medicine, V9, P1, DOI 10.1017/S146239940700021X
   Yarom Y, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P719
   Younan Yves., 2010, P 5 ACM S INFORM COM, P145
   2018, EXPLOIT DATABASE OFF
NR 43
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2020
VL 18
IS 6
AR 122
DI 10.1145/3362064
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ8DE
UT WOS:000512285500011
DA 2024-07-18
ER

PT J
AU Dave, S
   Kim, Y
   Avancha, S
   Lee, K
   Shrivastava, A
AF Dave, Shail
   Kim, Youngbin
   Avancha, Sasikanth
   Lee, Kyoungwoo
   Shrivastava, Aviral
TI dMazeRunner: Executing Perfectly Nested Loops on Dataflow Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Coarse-grained reconfigurable array; dataflow; deep neural networks;
   loop optimization; energy-efficiency; systolic arrays; mapping;
   analytical model; design space exploration
ID SPACE EXPLORATION
AB Dataflow accelerators feature simplicity, programmability, and energy-efficiency and are visualized as a promising architecture for accelerating perfectly nested loops that dominate several important applications, including image and media processing and deep learning. Although numerous accelerator designs are being proposed, how to discover the most efficient way to execute the perfectly nested loop of an application onto computational and memory resources of a given dataflow accelerator (execution method) remains an essential and yet unsolved challenge. In this paper, we propose dMazeRunner - to efficiently and accurately explore the vast space of the different ways to spatiotemporally execute a perfectly nested loop on dataflow accelerators (execution methods). The novelty of dMazeRunner framework is in: i) a holistic representation of the loop nests, that can succinctly capture the various execution methods, ii) accurate energy and performance models that explicitly capture the computation and communication patterns, data movement, and data buffering of the different execution methods, and iii) drastic pruning of the vast search space by discarding invalid solutions and the solutions that lead to the same cost. Our experiments on various convolution layers (perfectly nested loops) of popular deep learning applications demonstrate that the solutions discovered by dMazeRunner are on average 9.16x better in Energy-Delay-Product (EDP) and 5.83x better in execution time, as compared to prior approaches. With additional pruning heuristics, dMazeRunner reduces the search time from days to seconds with a mere 2.56% increase in EDP, as compared to the optimal solution.
C1 [Dave, Shail; Shrivastava, Aviral] Arizona State Univ, Compiler Microarchitecture Lab, Sch Comp Informat & Decis Syst Engn, Tempe, AZ 85281 USA.
   [Kim, Youngbin; Lee, Kyoungwoo] Yonsei Univ, Seoul, South Korea.
   [Avancha, Sasikanth] Intel Labs, Parallel Comp Lab, Bangalore, Karnataka, India.
C3 Arizona State University; Arizona State University-Tempe; Yonsei
   University; Intel Corporation
RP Dave, S (corresponding author), Arizona State Univ, Compiler Microarchitecture Lab, Sch Comp Informat & Decis Syst Engn, Tempe, AZ 85281 USA.
EM Shail.Dave@asu.edu; yb.kim@yonsei.ac.kr; sasikanth.avancha@intel.com;
   kyoungwoo.lee@yonsei.ac.kr; aviral.shrivastava@asu.edu
RI Dave, Shail/U-9884-2019
OI Dave, Shail/0000-0003-4262-3938; Kim, Youngbin/0000-0001-7746-5429;
   Shrivastava, Aviral/0000-0002-1075-897X
FU National Science Foundation [CCF 1723476]; National Research Foundation
   of Korea, MSIT [NRF-2015M3C4A7065522]; IITP, MSIT [2014-3-00035]
FX We thank the anonymous reviewers for their valuable feedback and
   suggestions and Mr. Sagar Parekh at Compiler Mircoarchitecture Lab, ASU
   for assisting in automation of some evaluations. This research was
   partially supported by funding from National Science Foundation under
   grant CCF 1723476 -NSF/Intel joint research center for Computer Assisted
   Programming for Heterogeneous Architectures (CAPA), and from the grants
   NRF-2015M3C4A7065522 (Next-generation Information Computing Development
   Program, funded by National Research Foundation of Korea, MSIT) and
   2014-3-00035 (Research on High Performance and Scalable Manycore
   Operating System, funded by IITP, MSIT). Any opinions, findings, and
   conclusions presented in this material are those of the authors and do
   not necessarily reflect the views of their employers or the sponsoring
   agencies.
CR [Anonymous], COMPILER OPTIMIZATIO
   [Anonymous], 2019, ARXIV190201492
   [Anonymous], 2017, IEEE J SOLID STATE C
   [Anonymous], DNN ENERGY MODEL OPT
   [Anonymous], 2007, COMPILERS PRINCIPLES
   [Anonymous], ARXIV171107606
   [Anonymous], P IEEE C COMP VIS PA
   [Anonymous], INT C NEUR INT PROC
   [Anonymous], 2018, ABS180502566 CORR
   [Anonymous], 2019, IEEE T PARALLEL DIST
   [Anonymous], 2015, 32 ICML
   [Anonymous], ARXIV190307676
   Balasa F, 2008, J SIGNAL PROCESS SYS, V53, P51, DOI 10.1007/s11265-008-0244-0
   Bondhugula U, 2008, ACM SIGPLAN NOTICES, V43, P101, DOI 10.1145/1379022.1375595
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Cong J., 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P1
   Dave S., 2018, PROC 55 DESIGN AUTOM, P1
   Dave S, 2018, DES AUT TEST EUROPE, P1081, DOI 10.23919/DATE.2018.8342172
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Egger B, 2017, INT SYM CODE GENER, P197, DOI 10.1109/CGO.2017.7863740
   Fleischer B, 2018, SYMP VLSI CIRCUITS, P35, DOI 10.1109/VLSIC.2018.8502276
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hegde K, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P933, DOI [10.1109/MICRO.2018.00080, 10.1109/MICR0.2018.00080]
   Hu Yuwei, 2018, arXiv preprint arXiv:1802.04799 11
   Issenin I, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1230800.1230807
   Jayaweera CD, 2017, 2017 3RD INTERNATIONAL MORATUWA ENGINEERING RESEARCH CONFERENCE (MERCON), P1, DOI 10.1109/MERCon.2017.7980446
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kim Y, 2011, IEEE T COMPUT AID D, V30, P1599, DOI 10.1109/TCAD.2011.2161217
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   Kung HT, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P821, DOI 10.1145/3297858.3304028
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lecun Y, 2019, ISSCC DIG TECH PAP I, V62, P12, DOI 10.1109/ISSCC.2019.8662396
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   Nowatzki T, 2013, ACM SIGPLAN NOTICES, V48, P495, DOI 10.1145/2499370.2462163
   Park J., 2018, Deep Learning Inference in Facebook Data Centers: Characterization, Performance Optimizations and Hardware Implications
   Pellauer M, 2015, ACM T COMPUT SYST, V33, DOI 10.1145/2754930
   Samajdar Ananda., 2018, Scale-sim: Systolic cnn accelerator simulator
   Song LH, 2019, INT S HIGH PERF COMP, P56, DOI 10.1109/HPCA.2019.00027
   Suda N, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P16, DOI 10.1145/2847263.2847276
   Yan CJ, 2016, IEEE T MAGN, V52, DOI 10.1109/TMAG.2015.2505244
   Yang Xuan, 2018, ARXIV180904070
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhao ZY, 2019, INT SYM PERFORM ANAL, P282, DOI 10.1109/ISPASS.2019.00040
NR 43
TC 51
Z9 56
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 70
DI 10.1145/3358198
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700026
OA Bronze
DA 2024-07-18
ER

PT J
AU Huang, C
   Fan, JM
   Li, WC
   Chen, X
   Zhu, Q
AF Huang, Chao
   Fan, Jiameng
   Li, Wenchao
   Chen, Xin
   Zhu, Qi
TI ReachNN: Reachability Analysis of Neural-Network Controlled Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Neural network controlled systems; reachability; verification; Bernstein
   polynomials
AB Applying neural networks as controllers in dynamical systems has shown great promises. However, it is critical yet challenging to verify the safety of such control systems with neural-network controllers in the loop. Previous methods for verifying neural network controlled systems are limited to a few specific activation functions. In this work, we propose a new reachability analysis approach based on Bernstein polynomials that can verify neural-network controlled systems with a more general form of activation functions, i.e., as long as they ensure that the neural networks are Lipschitz continuous. Specifically, we consider abstracting feedforward neural networks with Bernstein polynomials for a small subset of inputs. To quantify the error introduced by abstraction, we provide both theoretical error bound estimation based on the theory of Bernstein polynomials and more practical sampling based error bound estimation, following a tight Lipschitz constant estimation approach based on forward reachability analysis. Compared with previous methods, our approach addresses a much broader set of neural networks, including heterogeneous neural networks that contain multiple types of activation functions. Experiment results on a variety of benchmarks show the effectiveness of our approach.
C1 [Huang, Chao; Zhu, Qi] Northwestern Univ, Evanston, IL 60208 USA.
   [Fan, Jiameng; Li, Wenchao] Boston Univ, Boston, MA 02215 USA.
   [Chen, Xin] Univ Dayton, Dayton, OH 45469 USA.
C3 Northwestern University; Boston University; University System of Ohio;
   University of Dayton
RP Huang, C (corresponding author), Northwestern Univ, Evanston, IL 60208 USA.
EM chao.huang@northwestern.edu; jmfan@northwestern.edu; wenchao@bu.edu;
   xchen4@udayton.edu; qzhu@northwestern.edu
RI Li, Wenchao/S-5567-2016; Huang, Chao/AFN-4962-2022
OI Li, Wenchao/0000-0003-4756-6397; 
FU National Science Foundation [1834701, 1834324, 1839511, 1724341]; DARPA
   BRASS program [FA8750-16-C-0043]; NSF [CCF-1646497]; Direct For Computer
   & Info Scie & Enginr [1724341] Funding Source: National Science
   Foundation; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [1834701, 1839511] Funding Source:
   National Science Foundation; Division of Computing and Communication
   Foundations; Direct For Computer & Info Scie & Enginr [1834324] Funding
   Source: National Science Foundation; Div Of Information & Intelligent
   Systems [1724341] Funding Source: National Science Foundation
FX We gratefully acknowledge the support from the National Science
   Foundation awards 1834701, 1834324, 1839511, and 1724341. This work is
   also funded in part by the DARPA BRASS program under agreement number
   FA8750-16-C-0043 and NSF grant CCF-1646497.
CR Adusumalli M, 2018, ROUT INT HANDB, P121
   Althoff M., 2015, P WORKSH APPL VER CO, P120, DOI DOI 10.29007/ZBKV
   ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   [Anonymous], P ROB SCI SYST PITTS
   [Anonymous], 2013, INTRIGUING PROPERTIE
   [Anonymous], THESIS
   [Anonymous], 2002, INTRO THEORY DIFFERE
   [Anonymous], 1959, P AM MATH SOC, DOI 10.1090/s0002-9939-1959-0113131-7
   [Anonymous], 2015, DISTILLING KNOWLEDGE
   [Anonymous], 2015, LNCS, DOI [DOI 10.1007/978-3-662-46681-015, DOI 10.1007/978-3-662-46681-0]
   [Anonymous], CORR
   [Anonymous], TECS
   Ba LJ, 2014, ADV NEUR IN, V27
   Berz M., 1998, Reliable Computing, V4, P361, DOI 10.1023/A:1024467732637
   BROWN BM, 1987, J APPROX THEORY, V49, P196, DOI 10.1016/0021-9045(87)90087-6
   Bucilua C., 2006, P 12 ACM SIGKDD INT, P535
   Chen X., 2015, Ph.D. dissertation
   Chen X, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P13, DOI [10.1109/RTSS.2016.011, 10.1109/RTSS.2016.33]
   Chen X, 2012, REAL TIM SYST SYMP P, P183, DOI 10.1109/RTSS.2012.70
   Chiel H.J., 1988, P 1 INT C NEURAL INF, P577
   Dreossi T, 2016, HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P297, DOI 10.1145/2883817.2883838
   Duggirala Parasara Sridhar, 2015, Tools and Algorithms for the Construction and Analysis of Systems. 21st International Conference, TACAS 2015, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015. Proceedings: LNCS 9035, P68, DOI 10.1007/978-3-662-46681-0_5
   Dutta S, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P157, DOI 10.1145/3302504.3311807
   Frehse G, 2005, LECT NOTES COMPUT SC, V3414, P258
   Frehse G., 2011, COMPUTER AIDED VERIF, P379, DOI [DOI 10.1007/978-3-642-22110-1, 10.1007/978-3-642-22110-1_30]
   Gallestey E., 2019, Lecture notes in nonlinear systems and control
   Henzinger TA, 1998, J COMPUT SYST SCI, V57, P94, DOI 10.1006/jcss.1998.1581
   Huang XW, 2017, LECT NOTES COMPUT SC, V10426, P3, DOI 10.1007/978-3-319-63387-9_1
   Ivanov R., 2018, ARXIV181101828
   Katz G, 2017, LECT NOTES COMPUT SC, V10426, P97, DOI 10.1007/978-3-319-63387-9_5
   Lorentz G.G, 2013, Bernstein Polynomials
   Lygeros J, 1999, AUTOMATICA, V35, P349, DOI 10.1016/S0005-1098(98)00193-9
   Makino K., 2005, T COMPUTERS, V4, P1611
   Meiss J. D., 2007, DIFFERENTIAL DYNAMIC
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   Prajna S, 2004, LECT NOTES COMPUT SC, V2993, P477
   Royden H. L., 1968, REAL ANAL
   Ruan Wenjie, 2018, ARXIV180502242
   Xiang W., 2018, ARXIV180509944
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
   Yang L, 2016, 2015 INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION, BIG DATA AND SMART CITY (ICITBS), P721, DOI 10.1109/ICITBS.2015.182
   Yoshida Y., 2017, Spectral Norm Regularization for Improving the Generalizability of Deep Learning
NR 42
TC 87
Z9 99
U1 1
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 106
DI 10.1145/3358228
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700062
OA Bronze
DA 2024-07-18
ER

PT J
AU Turan, F
   Verbauwhede, I
AF Turan, Furkan
   Verbauwhede, Ingrid
TI Compact and Flexible FPGA Implementation of Ed25519 and X25519
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE ECC; Ed25519; EdDSA; X25519; ECDH; Curve25519; FPGA
AB This article describes a field-programmable gate array (FPGA) cryptographic architecture, which combines the elliptic curve-based Ed25519 digital signature algorithm and the X25519 key establishment scheme in a single module. Cryptographically, these are high-security elliptic curve cryptography algorithms with short key sizes and impressive execution times in software. Our goal is to provide a lightweight FPGA module that enables them on resource-constrained devices, specifically for Internet of Things (IoT) applications. In addition, we aim at extensibility with customisable countermeasures against timing and differential power analysis side-channel attacks and fault-injection attacks. For the former, we offer a choice between time-optimised versus constant-time execution, with or without Z-coordinate randomisation and base-point blinding; and for the latter, we offer enabling or disabling default-case statements in the Finite State Machine (FSM) descriptions. To obtain compactness and at the same time fast execution times, we make maximum use of the Digital Signal Processing (DSP) slices on the FPGA. We designed a single arithmetic unit that is flexible to support operations with two moduli and non-modulus arithmetic. In addition, our design benefits in-place memory management and the local storage of inputs into DSP slices' pipeline registers and takes advantage of distributed memory. These eliminate a memory access bottleneck. The flexibility is offered by a microcode supported instruction-set architecture. Our design targets 7-Series Xilinx FPGAs and is prototyped on a Zynq System-on-Chip (SoC). The base design combining Ed25519 and X25519 in a single module, and its implementation requires only around 11.1K Lookup Tables (LUTs), 2.6K registers, and 16 DSP slices. Also, it achieves performance of 1.6ms for a signature generation and 3.6ms for a signature verification for a 1024-bit message with an 82MHz clock. Moreover, the design can be optimised only for X25519, which gives the most compact FPGA implementation compared to previously published X25519 implementations.
C1 [Turan, Furkan; Verbauwhede, Ingrid] Katholieke Univ Leuven, COSIC, Kasteelpk Arenberg 10,Bus 2452, B-3001 Leuven, Belgium.
C3 KU Leuven
RP Turan, F (corresponding author), Katholieke Univ Leuven, COSIC, Kasteelpk Arenberg 10,Bus 2452, B-3001 Leuven, Belgium.
EM furkan.turan@esat.kuleuven.be; ingrid.verbauwhede@esat.kuleuven.be
RI Verbauwhede, Ingrid/W-8616-2019
OI Verbauwhede, Ingrid/0000-0002-0879-076X; Turan,
   Furkan/0000-0002-0045-7794
FU German Research Foundation (DFG) as part of the Transregional
   Collaborative Research Centre "Invasive Computing" [SFB/TR 89]; KU
   Leuven Research Council [C16/15/058]; ERC [695305]; European Research
   Council (ERC) [695305] Funding Source: European Research Council (ERC)
FX This work was supported in part by the German Research Foundation (DFG)
   as part of the Transregional Collaborative Research Centre "Invasive
   Computing" (SFB/TR 89), the KU Leuven Research Council through
   C16/15/058, and ERC Advanced Grant 695305.
CR [Anonymous], 7 SER DSP48E1 SLIC
   [Anonymous], ESTIMATED VALUE N AM
   [Anonymous], 2012, VIVADO DESIGN SUITE
   [Anonymous], 2015, ZYNQ 7000 ALL PROGR
   [Anonymous], 26 INT C FIELD PROGR
   [Anonymous], CRYPTOGRAPHIC HARDWA
   Bernstein DJ, 2006, LECT NOTES COMPUT SC, V3958, P207
   Bernstein DJ, 2015, LECT NOTES COMPUT SC, V8895, P64, DOI 10.1007/978-3-319-16295-9_4
   Bernstein DJ, 2012, J CRYPTOGR ENG, V2, P77, DOI 10.1007/s13389-012-0027-1
   Brumley BB, 2011, LECT NOTES COMPUT SC, V6879, P355, DOI 10.1007/978-3-642-23822-2_20
   Hankerson D., 2005, Comput. Rev., V46, P13
   Hisil H, 2008, LECT NOTES COMPUT SC, V5350, P326, DOI 10.1007/978-3-540-89255-7_20
   Hsueh MC, 1997, COMPUTER, V30, P75, DOI 10.1109/2.585157
   Josefsson S., 2017, RFC
   Kocher P., 1998, INTRO DIFFERENTIAL P
   Koppermann P, 2017, MICROPROCESS MICROSY, V52, P491, DOI 10.1016/j.micpro.2017.07.001
   Koppermann P, 2016, 19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), P99, DOI 10.1109/DSD.2016.65
   MONTGOMERY PL, 1987, MATH COMPUT, V48, P243, DOI 10.1090/S0025-5718-1987-0866113-7
   Renes Joost, 2017, Advances in Cryptology - ASIACRYPT 2017. 23rd International Conference on the Theory and Applications of Cryptology and Information Security. Proceedings: LNCS 10625, P273, DOI 10.1007/978-3-319-70697-9_10
   Romailler Y, 2017, 2017 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P17, DOI 10.1109/FDTC.2017.12
   Rozic V, 2015, DES AUT CON, DOI 10.1145/2744769.2744852
   Sasdrich Pascal, 2014, Reconfigurable Computing: Architectures, Tools, and Applications. 10th International Symposium, ARC 2014. Proceedings: LNCS 8405, P25, DOI 10.1007/978-3-319-05960-0_3
   Sasdrich P, 2015, ACM T RECONFIG TECHN, V9, DOI 10.1145/2700834
NR 23
TC 19
Z9 21
U1 2
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2019
VL 18
IS 3
SI SI
AR 24
DI 10.1145/3312742
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AT
UT WOS:000473747200007
OA Green Published
DA 2024-07-18
ER

PT J
AU Park, T
   Shin, KG
AF Park, Taeju
   Shin, Kang G.
TI EACAN: Reliable and Resource-Efficient CAN Communications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Controller area network; mixed-criticality; in-vehicle network
ID CONTROLLER; MESSAGES
AB Worst-case-based timing verification for the controller area network (CAN) has been the bottleneck to efficient use of its bandwidth. Especially, this inefficiency comes from the worst-case transmission error rate (WCTER) when transmission errors are accounted for. To alleviate this inefficiency, we propose a runtime adaptation scheme, error-adaptive CAN (EACAN). EACAN observes the behavior of transmission errors at runtime, and reconfigures the message period based on the observation to meet the timing-failure requirement. We experimentally evaluate the bandwidth utilization of both EACAN- and WCTER-based verification, showing that the former improves the bandwidth utilization by 14% over the latter.
C1 [Park, Taeju; Shin, Kang G.] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Park, T (corresponding author), Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
EM taeju@umich.edu; kgshin@umich.edu
RI Park, Taeju/AAV-1278-2021
FU US Office of Naval Research [N00014-15-1-2163, N00014-18-1-2141]
FX The work was supported in part by the US Office of Naval Research under
   Grants N00014-15-1-2163 and N00014-18-1-2141.
CR [Anonymous], 2011, ISOTC22
   [Anonymous], 2004, PROC 3 INT WORKSHOP
   [Anonymous], IEEE C EM TECHN FACT
   [Anonymous], 2015, P 2015 10 AS CONTR C
   Axer P, 2012, DES AUT TEST EUROPE, P1114
   BRAUN C, 2007, P 7 IFAC INT C FIELD, P321
   Broster I, 2004, EUROMICRO, P45, DOI 10.1109/EMRTS.2004.1310997
   Broster I, 2002, REAL TIM SYST SYMP P, P269, DOI 10.1109/REAL.2002.1181581
   Burns A, 2013, EUROMICRO, P125, DOI 10.1109/ECRTS.2013.23
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Davis RI, 2011, EUROMICRO, P45, DOI [10.1109/ECRTS.2011.13, 10.1109/ICCAIE.2011.6162102]
   Davis RI, 2009, REAL-TIME SYST, V41, P152, DOI 10.1007/s11241-008-9065-2
   Fei Ren, 2007, 2007 IEEE Region 5 Technical Conference, P199
   Felgenhauser Reinhard, 2011, ELECTROMAGNETIC INTE
   Guraliuc AR, 2015, 2015 EUROPEAN CONFERENCE ON NETWORKS AND COMMUNICATIONS (EUCNC), P82, DOI 10.1109/EuCNC.2015.7194045
   KAd'stner Daniel, 2011, SAE TECHNICAL PAPER, DOI [10.4271/2011-01-0444, DOI 10.4271/2011-01-0444]
   Keskin U., 2013, VEHICULAR TECHNOLOGY, P1
   Khan D. A., 2010, 2010 8th IEEE International Workshop on Factory Communication Systems (WFCS 2010), P207, DOI 10.1109/WFCS.2010.5548604
   Khan D. A., 2011, PROC IEEE EMERG TECH, P1
   Kim J, 2012, ACM IEEE INT CONF CY, P55, DOI 10.1109/ICCPS.2012.14
   Lange Rodrigo, 2016, IECON 2016 - 42nd Annual Conference of the IEEE Industrial Electronics Society, P4725, DOI 10.1109/IECON.2016.7793791
   Microchip, 2012, STAND ALON CAN CONTR
   Navet N, 2000, J SYST ARCHITECT, V46, P607, DOI 10.1016/S1383-7621(99)00016-8
   Navet N., 2012, P 13 INT CAN C
   Navet Nicolas, 2014, P C EMB REAL TIM SOF
   Oikawa Shuichi, 1998, P 19 IEEE REAL TIM S
   SAE International, 2000, J20561 SAE
   Schreiner M., 2013, P 14 INT CAN C
   TINDELL K, 1994, 229 YCS U YORK DEP C
   TINDELL KW, 1994, REAL TIM SYST SYMP P, P259
   Yangbae Chun, 2012, 2012 International Symposium on Antennas & Propagation (ISAP 2012). Proceedings, P158
NR 31
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2019
VL 18
IS 1
SI SI
AR 8
DI 10.1145/3301309
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN7SL
UT WOS:000460391900009
OA Bronze
DA 2024-07-18
ER

PT J
AU Dokhanchi, A
   Hoxha, B
   Fainekos, G
AF Dokhanchi, Adel
   Hoxha, Bardh
   Fainekos, Georgios
TI Formal Requirement Debugging for Testing and Verification of
   Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE MITL; SAT; LTL; STL; SMT; CPS
ID TEMPORAL PROPERTIES; SATISFIABILITY; VACUITY
AB A framework for the elicitation and debugging of formal specifications for Cyber-Physical Systems is presented. The elicitation of specifications is handled through a graphical interface. Two debugging algorithms are presented. The first checks for erroneous or incomplete temporal logic specifications without considering the system. The second can be utilized for the analysis of reactive requirements with respect to system test traces. The specification debugging framework is applied on a number of formal specifications collected through a user study. The user study establishes that requirement errors are common and that the debugging framework can resolve many insidious specification errors.
C1 [Dokhanchi, Adel; Fainekos, Georgios] Arizona State Univ, Sch Comp Informat & Decis Syst Engn, Tempe, AZ 85281 USA.
   [Hoxha, Bardh] Southern Illinois Univ, Dept Comp Sci, Carbondale, IL 62901 USA.
C3 Arizona State University; Arizona State University-Tempe; Southern
   Illinois University System; Southern Illinois University
RP Dokhanchi, A (corresponding author), Arizona State Univ, Sch Comp Informat & Decis Syst Engn, Tempe, AZ 85281 USA.
EM adokhanc@asu.edu; bhoxha@cs.siu.edu; fainekos@asu.edu
RI Fainekos, Georgios/A-9943-2009
OI Fainekos, Georgios/0000-0002-0456-2129
FU NSF [CNS 1116136, CNS 1350420, IIP-1361926]; NSF I/UCRC Center for
   Embedded Systems; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [1350420] Funding Source: National Science
   Foundation
FX This work was partially supported by NSF CNS 1116136, NSF CNS 1350420,
   NSF IIP-1361926, and the NSF I/UCRC Center for Embedded Systems.
CR Abbas H, 2014, P AMER CONTR CONF
   Abbas H, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465797
   Alur R, 1996, J ACM, V43, P116, DOI 10.1145/227595.227602
   ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   Ammons G, 2003, ACM SIGPLAN NOTICES, V38, P182, DOI 10.1145/780822.781152
   Annapureddy Y, 2011, LECT NOTES COMPUT SC, V6605, P254, DOI 10.1007/978-3-642-19835-9_21
   [Anonymous], 2014, P APPL VER CONT HYBR
   Autili M, 2007, AUTOMAT SOFTW ENG, V14, P293, DOI 10.1007/s10515-007-0012-6
   Ball T, 2008, LECT NOTES COMPUT SC, V4966, P4
   BEATTY DL, 1994, ACM IEEE D, P596
   Beer I, 2001, FORM METHOD SYST DES, V18, P141, DOI 10.1023/A:1008779610539
   Ben-David S, 2015, FORM METHOD SYST DES, V46, P81, DOI 10.1007/s10703-014-0221-0
   Bersani MM, 2013, ELECTRON PROC THEOR, P64
   Bersani MM, 2016, ACTA INFORM, V53, P171, DOI 10.1007/s00236-015-0229-y
   Bersani MM, 2014, LECT NOTES COMPUT SC, V8634, P75, DOI 10.1007/978-3-662-44522-8_7
   Chockler H, 2009, FORM METHOD SYST DES, V34, P37, DOI 10.1007/s10703-008-0060-y
   Cimatti A, 2008, LECT NOTES COMPUT SC, V4905, P52, DOI 10.1007/978-3-540-78163-9_9
   Clarke EM, 1999, MODEL CHECKING, P1
   Demri S, 2007, INFORM COMPUT, V205, P380, DOI 10.1016/j.ic.2006.09.006
   Dokhanchi A, 2015, 2015 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CODESIGN (MEMOCODE), P70, DOI 10.1109/MEMCOD.2015.7340472
   Dokhanchi Adel, 2017, P 13 IEEE C AUT SCI
   Donzé A, 2010, LECT NOTES COMPUT SC, V6174, P167, DOI 10.1007/978-3-642-14295-6_17
   Dwyer M. B., 1998, Proceedings of FMSP'98. Second Workshop on Formal Methods in Software Practice, P7, DOI 10.1145/298595.298598
   Ehlers R, 2014, ELECTRON PROC THEOR, P117, DOI 10.4204/EPTCS.157.12
   Fainekos Georgios E., 2011, IEEE International Conference on Robotics and Automation, P40
   Fisman Dana, 2008, Hardware and Software: Verification and Testing. Proceedings 4th International Haifa Verification Conference, HVC 2008, P7
   Havelund K., 2004, International Journal on Software Tools for Technology Transfer, V6, P158, DOI 10.1007/s10009-003-0117-6
   Hengyi Yang, 2012, Testing Software and Systems. 24th IFIP WG 6.1 International Conference (ICTSS 2012). Proceedings, P136, DOI 10.1007/978-3-642-34691-0_11
   Horn F, 2015, RAIRO-THEOR INF APPL, V49, P179, DOI 10.1051/ita/2015005
   Hoxha B., 2015, P IEEE RSJ INT C INT
   Hoxha Bardh, 2014, P INT WORKSH DES IMP
   Jin X., 2013, Hybrid Systems: Computation and Control
   Kapinski J, 2015, P AMER CONTR CONF, P4086, DOI 10.1109/ACC.2015.7171968
   Kim K, 2012, IEEE INT CONF ROBOT, P5171, DOI 10.1109/ICRA.2012.6224826
   Konighofer Robert, 2013, International Journal on Software Tools for Technology Transfer, V15, P563, DOI 10.1007/s10009-011-0221-y
   Konrad S, 2005, PROC INT CONF SOFTW, P372
   KOYMANS R, 1990, REAL-TIME SYST, V2, P255, DOI 10.1007/BF01995674
   Kupferman O., 2003, International Journal on Software Tools for Technology Transfer, V4, P224, DOI 10.1007/s100090100062
   Li JW, 2013, INT WORKSHOP TEMPORA, P91, DOI 10.1109/TIME.2013.19
   Maler O, 2004, LECT NOTES COMPUT SC, V3253, P152, DOI 10.1007/978-3-540-30206-3_12
   Meyer R, 2008, FORM ASP COMPUT, V20, P481, DOI 10.1007/s00165-008-0082-7
   Post A, 2011, INT REQUIR ENG CONF, P153, DOI 10.1109/RE.2011.6051657
   Raman Vasumathi, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P663, DOI 10.1007/978-3-642-22110-1_54
   Rozier Kristin Y., 2010, International Journal on Software Tools for Technology Transfer, V12, P123, DOI 10.1007/s10009-010-0140-3
   Zhang PC, 2010, J SYST SOFTWARE, V83, P371, DOI 10.1016/j.jss.2009.09.013
NR 45
TC 15
Z9 20
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 34
DI 10.1145/3147451
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500006
DA 2024-07-18
ER

PT J
AU Li, Z
   He, SB
AF Li, Zheng
   He, Shuibing
TI Fixed-Priority Scheduling for Two-Phase Mixed-Criticality Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-time; embedded system; mixed-criticality; memory-access
ID TASK MODEL
AB In this article, a two-phase execution model is proposed for mixed-criticality (MC) tasks. Different from traditional MC tasks with a computation phase only, the two-phase execution model requires a memory-access phase first to fetch the instructions and data, and then computation. Theoretical foundations are first established for a schedulability test under given memory-access and computation priority assignment. Based on the established theoretical conclusions, a two-stage priority assignment algorithm, which can find the best priority assignment for both memory-access and computation phases under fixed-priority scheduling, is further developed. Extensive experiments have been conducted and the experimental results validate the effectiveness of our proposed approach.
C1 [Li, Zheng] Western Illinois Univ, Sch Comp Sci, 1 Univ Cricle, Macomb, IL 61455 USA.
   [He, Shuibing] Wuhan Univ, Sch Comp, Wuhan, Hubei, Peoples R China.
C3 Western Illinois University; Wuhan University
RP Li, Z (corresponding author), Western Illinois Univ, Sch Comp Sci, 1 Univ Cricle, Macomb, IL 61455 USA.
EM z-li2@wiu.edu; heshuibing@whu.edu.cn
RI li, zheng/D-6740-2016
CR Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   Barhorst J., 2009, CPS WEEK 2009 WORKSH
   Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P147, DOI 10.1109/ECRTS.2008.26
   Baruah S, 2013, IEEE INT CONF EMBED, P237, DOI 10.1109/RTCSA.2013.6732224
   Baruah S, 2012, IEEE T COMPUT, V61, P1140, DOI 10.1109/TC.2011.142
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Burns A., 2013, MCC1B U YORK DEP COM
   Buttazzo GC, 1998, REAL TIM SYST SYMP P, P286, DOI 10.1109/REAL.1998.739754
   de Niz D, 2009, REAL TIM SYST SYMP P, P291, DOI 10.1109/RTSS.2009.46
   Ekberg P, 2014, REAL-TIME SYST, V50, P48, DOI 10.1007/s11241-013-9187-z
   Ekberg P, 2012, EUROMICRO, P135, DOI 10.1109/ECRTS.2012.24
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kaneko Wataru, 2003, APPL INFORM, V21, P662
   Li Z, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), P603, DOI 10.1109/HPCC.2014.92
   Lipari G., 2013, Workshop on Real-Time Systems: the past, the present, and the future, P60
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu D, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P35, DOI [10.1109/RTSS.2016.10, 10.1109/RTSS.2016.013]
   Melani A., 2016, IEEE T COMPUT, V1, P99
   Melani A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P87, DOI 10.1145/2834848.2834854
   Su H, 2013, DES AUT TEST EUROPE, P147
   Taeju Park, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P253
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Villa O., 2008, INT C COMP ARCH SYNT, P81, DOI DOI 10.1145/1450095.1450110
   Zhao QL, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2783440
   Zheng Li, 2016, P 16 INT C COMP SCI
   ZhiWu Li, 2012, IEEE Transactions on Systems, Man and Cybernetics, Part C (Applications and Reviews), V42, P437, DOI 10.1109/TSMCC.2011.2160626
NR 28
TC 3
Z9 3
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 35
DI 10.1145/3105921
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500007
DA 2024-07-18
ER

PT J
AU Rouhani, BD
   Mirhoseini, A
   Koushanfar, F
AF Rouhani, Bita Darvish
   Mirhoseini, Azalia
   Koushanfar, Farinaz
TI RISE: An Automated Framework for Real-Time Intelligent Video
   Surveillance on FPGA
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Intelligent video surveillance; Data streaming; Background subtraction;
   License plate recognition; Reconfigurable computing
ID LICENSE PLATE-RECOGNITION; ALGORITHMS
AB This paper proposes RISE, an automated Reconfigurable framework for real-time background subtraction applied to Intelligent video SurveillancE. RISE is devised with a new streaming-based methodology that adaptively learns/updates a corresponding dictionary matrix from background pixels as new video frames are captured over time. This dictionary is used to highlight the foreground information in each video frame. A key characteristic of RISE is that it adaptively adjusts its dictionary for diverse lighting conditions and varying camera distances by continuously updating the corresponding dictionary. We evaluate RISE on natural-scene vehicle images of different backgrounds and ambient illuminations. To facilitate automation, we provide an accompanying API that can be used to deploy RISE on FPGA-based system-on-chip platforms. We prototype RISE for end-to-end deployment of three widely-adopted image processing tasks used in intelligent transportation systems: License Plate Recognition (LPR), image denoising/reconstruction, and principal component analysis. Our evaluations demonstrate up to 87-fold higher throughput per energy unit compared to the prior-art software solution executed on ARM Cortex-A15 embedded platform.
C1 [Rouhani, Bita Darvish; Koushanfar, Farinaz] Univ Calif San Diego, 9500 Gilman Dr,MC-0407, La Jolla, CA 92093 USA.
   [Mirhoseini, Azalia] Google Brain, 1600 Amphitheatre Pkwy, Mountain View, CA 94043 USA.
C3 University of California System; University of California San Diego;
   Google Incorporated
RP Rouhani, BD (corresponding author), Univ Calif San Diego, 9500 Gilman Dr,MC-0407, La Jolla, CA 92093 USA.
EM bita@ucsd.edu; azalia@google.com; farinaz@ucsd.edu
RI Schneider, Thomas/H-8494-2012
OI Koushanfar, Farinaz/0000-0003-0798-3794
FU Office of Naval Research [ONR N00014-17-1-2500]; National Science
   Foundation TrustHub [1649423]; Division Of Computer and Network Systems;
   Direct For Computer & Info Scie & Enginr [1649423] Funding Source:
   National Science Foundation
FX This work was supported in parts by the Office of Naval Research grant
   (ONR N00014-17-1-2500) and National Science Foundation TrustHub grant
   (1649423).
CR Anagnostopoulos CNE, 2006, IEEE T INTELL TRANSP, V7, P377, DOI 10.1109/TITS.2006.880641
   Anagnostopoulos CNE, 2008, IEEE T INTELL TRANSP, V9, P377, DOI 10.1109/TITS.2008.922938
   Andrecut Mircea, 2008, ARXIV08091833
   [Anonymous], 1967, BIT, V7, P1, DOI DOI 10.1007/BF01934122
   Arth C., 2006, TRICAM EMBEDDED PLAT, P125
   Bai L, 2012, IEEE I C ELECT CIRC, P53, DOI 10.1109/ICECS.2012.6463559
   Blanchard JD, 2013, MATH PROGRAM COMPUT, V5, P267, DOI 10.1007/s12532-013-0056-5
   Candès EJ, 2008, IEEE SIGNAL PROC MAG, V25, P21, DOI 10.1109/MSP.2007.914731
   Cevher V, 2008, LECT NOTES COMPUT SC, V5303, P155, DOI 10.1007/978-3-540-88688-4_12
   Elad M, 2006, IEEE T IMAGE PROCESS, V15, P3736, DOI 10.1109/TIP.2006.881969
   Fang Y, 2011, INT C PAR DISTRIB SY, P1044, DOI 10.1109/ICPADS.2011.158
   HOFFMANN W, 1989, COMPUTING, V41, P335, DOI 10.1007/BF02241222
   Karkooti M., 2005, FPGA IMPLEMENTATION
   Kulkarni A, 2014, PR GR LAK SYMP VLSI, P299, DOI 10.1145/2591513.2591598
   Lu CW, 2013, PROC CVPR IEEE, P415, DOI 10.1109/CVPR.2013.60
   Maechler P, 2010, IEEE INT SYMP CIRC S, P589, DOI 10.1109/ISCAS.2010.5537528
   Mikolajczyk K, 2005, IEEE T PATTERN ANAL, V27, P1615, DOI 10.1109/TPAMI.2005.188
   Mirhoseini A., 2015, ARXIV150308169
   Mirhoseini Azalia., 2016, Proceedings of the 53rd Annual Design Automation Conference, P20
   Oliveira J., 2006, FPGA ARCHITECTURE ST, P26
   Porikli F, 2006, J REAL-TIME IMAGE PR, V1, P33, DOI 10.1007/s11554-006-0011-z
   Rouhani B., 2015, 23 INT S FIELD PROGR
   Sanchez-Ferreira C., 2012, BACKGROUND SUBTRACTI, P1
   Sauvola J, 2000, PATTERN RECOGN, V33, P225, DOI 10.1016/S0031-3203(99)00055-2
   Schreiber D., 2009, GPU BASED NONPARAMET, P870
   Septimus A., 2010, 2010 IEEE International Symposium on Circuits and Systems. ISCAS 2010, P3316, DOI 10.1109/ISCAS.2010.5537976
   Stanislaus J. L., 2013, LOW COMPLEXITY FPGA, P671
   Tropp JA, 2007, IEEE T INFORM THEORY, V53, P4655, DOI 10.1109/TIT.2007.909108
   Viola P, 2005, INT J COMPUT VISION, V63, P153, DOI 10.1007/s11263-005-6644-8
   Wen Y, 2011, IEEE T INTELL TRANSP, V12, P830, DOI 10.1109/TITS.2011.2114346
NR 30
TC 5
Z9 7
U1 3
U2 29
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 158
DI 10.1145/3126549
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800041
DA 2024-07-18
ER

PT J
AU Ciszewski, M
   Iwanicki, K
AF Ciszewski, Michal
   Iwanicki, Konrad
TI Efficient Automated Code Partitioning for Microcontrollers with
   Switchable Memory Banks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Bank switching; code banking; trampoline function; switchable memory;
   partitioned memory; code partitioning; heuristic algorithm;
   microcontroller; MCU; Internet of Things; IoT
AB Switching active memory banks at runtime allows a processor with a narrow address bus to access memory that exceeds ranges normally addressable via the bus. Switching code memory banks is regaining interest in microcontrollers for the Internet of Things (IoT), which have to run continuously growing software, while at the same time consuming ultra-small amounts of energy. To make use of bank switching, such software must be partitioned among the available banks and augmented with bank-switching instructions. In contrast to the augmenting, which is done automatically by a compiler, today the partitioning is normally done manually by programmers. However, since IoT software is cross-compiled on much more powerful machines than its target microcontrollers, it becomes possible to partition it automatically during compilation.
   In this article, we thus study the problem of partitioning program code among banks such that the resulting runtime performance of the program is maximized. We prove that the problem is NP-hard and propose a heuristic algorithm with a low complexity, so it enables fast compilation and hence interactive software development. The algorithm decomposes the problem into three subproblems and introduces a heuristic for each of them: (1) which pieces of code to partition, (2) which of them to assign to permanently mapped banks, and (3) how to divide the remaining ones among switchable banks. We integrate the algorithm, together with earlier ones, in an open-source compiler and test the resulting solution on synthetic as well as actual commercial IoT software bases, thereby demonstrating its advantages and drawbacks. In particular, the results show that the performance of partitions produced by our algorithm comes close to that of partitions created manually by programmers with expert knowledge on the partitioned code.
C1 [Ciszewski, Michal; Iwanicki, Konrad] Univ Warsaw, Fac Math Informat & Mech, Ul Banacha 2, PL-02097 Warsaw, Poland.
C3 University of Warsaw
RP Ciszewski, M (corresponding author), Univ Warsaw, Fac Math Informat & Mech, Ul Banacha 2, PL-02097 Warsaw, Poland.
EM mc305195@students.mimuw.edu.pl; iwanicki@mimuw.edu.pl
OI Iwanicki, Konrad/0000-0002-5380-6337
FU Polish Ministry of Science and Higher Education
FX K. Iwanicki was supported by the Polish Ministry of Science and Higher
   Education with a scholarship for outstanding young scientists.
CR Amstrad, 1987, ZX SPECTR 3 MAN
   [Anonymous], P 7 ANN IEEE COMM SO
   ARM Limited, 2010, 0337HID032710 ARM DD
   ARM Limited, 2012, CORT M0 TECHN REF MA
   ARM Limited, 2009, 0432CID113009 ARM DD
   BELL CG, 1971, COMPUTER STRUCTURES
   BRAY AC, 1983, ADV USER GUIDE BBC M
   Carrez Stephane, 2003, GNU DEV CHAIN 68HC11
   Che S, 2008, J PARALLEL DISTR COM, V68, P1370, DOI 10.1016/j.jpdc.2008.05.014
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   Dong W, 2015, ACM T SENSOR NETWORK, V11, DOI 10.1145/2629479
   Durvy M, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P421
   Dutta Sandeep, 2015, SDCC COMPILER USER G
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Gay D, 2003, ACM SIGPLAN NOTICES, V38, P1, DOI 10.1145/780822.781133
   Grabowski Mateusz, 2015, 2015 24 INT C COMP C, P1
   HOPCROFT J, 1973, COMMUN ACM, V16, P372, DOI 10.1145/362248.362272
   Hui J. W., 2008, THESIS
   Hui JW, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P15
   Iwanicki K, 2015, ACM T SENSOR NETWORK, V11, DOI 10.1145/2629422
   Iwanicki Konrad, 2016, P 2016 15 ACM IEEE I, P1
   Karger DR, 1996, J ACM, V43, P601, DOI 10.1145/234533.234534
   KELLNER S, 2010, P 4 INT WORKSH REAL, V6511, P62
   Leupers R, 2001, INT CONF ACOUST SPEE, P1121, DOI 10.1109/ICASSP.2001.941118
   Li L, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P329
   Lotus Development Corporation Intel Corporation and Microsoft Corporation, 1987, EXP MEM SPEC VERS 4
   Lotus Development Corporation Intel Corporation and Microsoft Corporationand AST Research Inc, 1988, EXTENDED MEM SPEC XM
   Lueker G. S., 1978, 19th Annual Symposium on Foundations of Computer Science, P28, DOI 10.1109/SFCS.1978.1
   Microchip Technology Inc., 2002, PIC16F7X 28 40 PIN 8
   Nisarga Bhargavi, 2007, SLAA376 TEX INSTR IN
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   Qing'an Li, 2010, 2010 2nd International Conference on Software Technology and Engineering (ICSTE 2010), P143, DOI 10.1109/ICSTE.2010.5608834
   Ryoo S, 2008, PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P73, DOI 10.1145/1345206.1345220
   Saghir MAR, 1996, ACM SIGPLAN NOTICES, V31, P234, DOI 10.1145/248209.237193
   Scholz Bernhard, 2006, P 2006 INT C COMP AR, P201
   Stoer M, 1997, J ACM, V44, P585, DOI 10.1145/263867.263872
   Texas Instruments Inc., 2014, CC253X SYST ON CHIP
   Texas Instruments Inc., 2013, MSP430X2XX FAM US GU
   Udayakumaran S., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P276
   Vasseur JP, 2010, INTERCONNECTING SMART OBJECTS WITH IP: THE NEXT INTERNET, P1
   WEST RC, 1985, PROGRAMMING COMMODOR
   Williamson D. P., 2011, DESIGN APPROXIMATION, DOI DOI 10.1017/CBO9780511921735
   Yuan Mengting, 2013, P 2013 INT C COMP AR, P1
   Zhuang XT, 2002, 2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P68, DOI 10.1109/PACT.2002.1106005
NR 44
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 114
DI 10.1145/3055511
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000024
DA 2024-07-18
ER

PT J
AU Chen, TY
   Chang, YH
   Chen, SH
   Hsu, NI
   Wei, HW
   Shih, WK
AF Chen, Tseng-Yi
   Chang, Yuan-Hao
   Chen, Shuo-Han
   Hsu, Nien-I
   Wei, Hsin-Wen
   Shih, Wei-Kuan
TI On Space Utilization Enhancement of File Systems for Embedded Storage
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Management; Measurement; Performance; Tail
   packing; space utilization; byte-addressibility; small files; embedded
   file systems
ID FLASH TRANSLATION LAYER
AB Since the mid-2000s, mobile/embedded computing systems conventionally have limited computing power, Random Access Memory (RAM) space, and storage capacity due to the consideration of their cost, energy consumption, and physical size. Recently, some of these systems, such as mobile phone and embedded consumer electronics, have more powerful computing capability, so they manage their data in small flash storage devices (e.g., Embedded Multi Media Card (eMMC) and Secure Digital (SD) cards) with a simple file system. However, the existing file systems usually have low space utilization for managing small files and the tail data of large files. In this work, we thus propose a dynamic tail packing scheme to enhance the space utilization of file systems over flash storage devices in embedded computing systems by dynamically aggregating/packing the tail data of (small) files together. To evaluate the benefits and overheads of the proposed scheme, we theoretically formulate analysis equations for obtaining the best settings in the dynamic tail packing scheme. Additionally, the proposed schemewas implemented in the file system of Linux operating systems to evaluate its capability. The results demonstrate that the proposed scheme could significantly improve the space utilization of existing file systems.
C1 [Chen, Tseng-Yi; Chang, Yuan-Hao] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
   [Chen, Shuo-Han; Hsu, Nien-I; Shih, Wei-Kuan] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
   [Wei, Hsin-Wen] Tamkang Univ, Dept Elect Engn, New Taipei 235, Taiwan.
C3 Academia Sinica - Taiwan; National Tsing Hua University; Tamkang
   University
RP Chen, TY (corresponding author), Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
EM tsengyi@iis.sinica.edu.tw; johnson@iis.sinica.edu.tw;
   hwwei@mail.tku.edu.tw; wshih@cs.nthu.edu.tw
RI Chang, Yuan-Hao/ABA-6935-2020; Chen, Tseng-Yi/I-8816-2019
OI Chang, Yuan-Hao/0000-0002-1282-2111; Chen, Tseng-Yi/0000-0003-2939-2821;
   Chen, Shuo-Han/0000-0002-1619-4335
FU Ministry of Science and Technology [MOST 105-3111-Y001-041, MOST
   105-2221-E-001-004-MY2, MOST 105-2221-E-001-013-MY3]
FX This work is supported in part by the Ministry of Science and
   Technology, under grants MOST 105-3111-Y001-041, MOST
   105-2221-E-001-004-MY2, and MOST 105-2221-E-001-013-MY3. This article is
   an extended version of an article that appeared in the IEEE
   International Conference on Embedded and Real-Time Computing Systems and
   Applications (RTCSA), Chongqing, China, Aug. 20-22,2014 [Hsu et al.
   2014].
CR [Anonymous], 2005, File System Forensic Analysis
   Bai S, 2012, IEEE T CONSUM ELECTR, V58, P441, DOI 10.1109/TCE.2012.6227445
   Hsu Nien-I, 2014, P IEEE INT C EMB REA
   Kang J., 2006, Proceedings of the International Conference on Embedded Software (EMSOFT), P161
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lee Jongmin., 2007, Proceedings of the 7th ACM IEEE International Conference on Embedded Software (EMSOFT '07), P174
   Lee Yongmyoung, 2012, P 28 ANN ACM S APPL, P1550
   Lim SH, 2006, IEEE T COMPUT, V55, P906, DOI 10.1109/TC.2006.96
   Liu D, 2012, IEEE T VLSI SYST, V20, P1094, DOI 10.1109/TVLSI.2011.2142015
   Lu Youyou., 2013, FAST, P257
   Microsoft, 2000, MICR EXT FIRMW IN FA
   Narayanan D., 2008, ACM T STORAGE, V4, P3
   Park S, 2006, IEEE T CONSUM ELECTR, V52, P1, DOI 10.1109/TCE.2006.1605017
   Reiser H., 2001, REISERFS ONLINE
   Schmuck F, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FAST'02 CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P231
   Sehgal P., 2010, Proc. of the USENIX Conference on File and Storage Technologies (FAST'10), P253
   Sehgal P, 2010, ACM T STORAGE, V6, DOI 10.1145/1837915.1837918
   SNIA Technical Council, 2011, SNIA IOTTA REP
   Suzaki Kuniyasu, 2011, 2011 LIN S, P23
   Wang Y, 2010, LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, P163
   Wu Chin-Hsien., 2006, Proceedings of the 2006 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '06), P601
   XingboWu Zili Shao, 2015, P 8 ACM INT SYST STO
   Yang MC, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P493
   Zhang JW, 2009, NAS: 2009 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, P295, DOI 10.1109/NAS.2009.57
NR 24
TC 2
Z9 2
U1 2
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 83
DI 10.1145/2820488
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300022
DA 2024-07-18
ER

PT J
AU Allamigeon, X
   Gaubert, S
   Stott, N
   Goubault, E
   Putot, S
AF Allamigeon, Xavier
   Gaubert, Stephane
   Stott, Nikolas
   Goubault, Eric
   Putot, Sylvie
TI A Scalable Algebraic Method to Infer Quadratic Invariants of Switched
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Static analysis; abstract interpretation; invariant generation;
   stability; hybrid and switched linear systems; matrix information
   geometry
ID JOINT SPECTRAL-RADIUS; COMPUTATION
AB We present a new numerical abstract domain based on ellipsoids designed for the formal verification of switched linear systems. Unlike the existing approaches, this domain does not rely on a user-given template. We overcome the difficulty that ellipsoids do not have a lattice structure by exhibiting a canonical operator overapproximating the union. This operator is the only one that permits the performance of analyses that are invariant with respect to a linear transformation of state variables. It provides the minimum volume ellipsoid enclosing two given ellipsoids. We show that it can be computed in O(n(3)) elementary algebraic operations. We finally develop a fast nonlinear power-type algorithm, which allows one to determine sound quadratic invariants on switched systems in a tractable way, by solving fixed-point problems over the space of ellipsoids. We test our approach on several benchmarks, and compare it with the standard techniques based on linear matrix inequalities, showing an important speedup on typical instances.
C1 [Allamigeon, Xavier; Gaubert, Stephane; Stott, Nikolas] INRIA, F-91128 Palaiseau, France.
   [Allamigeon, Xavier; Gaubert, Stephane; Stott, Nikolas] Ecole Polytech, CMAP, CNRS, F-91128 Palaiseau, France.
   [Goubault, Eric; Putot, Sylvie] Ecole Polytech, LIX, CNRS, F-91128 Palaiseau, France.
C3 Inria; Centre National de la Recherche Scientifique (CNRS); Institut
   Polytechnique de Paris; Ecole Polytechnique; Institut Polytechnique de
   Paris; Ecole Polytechnique; Centre National de la Recherche Scientifique
   (CNRS)
RP Allamigeon, X (corresponding author), INRIA, F-91128 Palaiseau, France.; Allamigeon, X (corresponding author), Ecole Polytech, CMAP, CNRS, F-91128 Palaiseau, France.
EM xavier.allamigeon@inria.fr; stephane.gaubert@inria.fr;
   nikolas.stott@inria.fr; goubault@lix.polytechnique.fr;
   putot@lix.polytechnique.fr
FU ANR project CAFEIN [ANR-12-INSE-0007]; ANR project MALTHY
   [ANR-13-INSE-0003]; ICODE; academic research chair "Complex Systems
   Engineering" of Ecole polytechnique - THALES - FX - DGA - DASSAULT
   AVIATION - DCNS Research - ENSTA ParisTech - Telecom ParisTech -
   Fondation ParisTech - FDO ENSTA; PGMO programme of EDF; FMJH; Agence
   Nationale de la Recherche (ANR) [ANR-13-INSE-0003, ANR-12-INSE-0007]
   Funding Source: Agence Nationale de la Recherche (ANR)
FX The authors were partially supported by the ANR projects CAFEIN,
   ANR-12-INSE-0007 and MALTHY, ANR-13-INSE-0003, by ICODE and by the
   academic research chair "Complex Systems Engineering" of Ecole
   polytechnique - THALES - FX - DGA - DASSAULT AVIATION - DCNS Research -
   ENSTA ParisTech - Telecom ParisTech - Fondation ParisTech - FDO ENSTA
   and by the PGMO programme of EDF and FMJH.
CR Adje A, 2015, LECT NOTES COMPUT SC, V8931, P99
   Adjé A, 2012, LOG METH COMPUT SCI, V8, DOI 10.2168/LMCS-8(1:01)2012
   Angulo J., 2013, MATRIX INFORM GEOMET, P3, DOI DOI 10.1007/978-3-642-30232-9_1
   [Anonymous], 2013, MATRIX COMPUTATIONS
   [Anonymous], 1948, USP MAT NAUK
   [Anonymous], MEM AM MATH SOC
   [Anonymous], 2005, HDB RESULTS INTERVAL
   Bacciotti A, 2007, NONLINEAR ANAL-THEOR, V67, P2167, DOI 10.1016/j.na.2006.09.021
   Ball K, 1997, Flavors of geometry, V31, DOI DOI 10.2977/PRIMS/1195164788.MR1491097
   Bhatia R, 2003, LINEAR ALGEBRA APPL, V375, P211, DOI 10.1016/S0024-3795(03)00647-5
   Blanchet B, 2003, ACM SIGPLAN NOTICES, V38, P196, DOI 10.1145/780822.781153
   Branicky M. S., 1998, IEEE TAC, V43
   Burgeth B, 2007, SIGNAL PROCESS, V87, P277, DOI 10.1016/j.sigpro.2005.12.012
   Cousot P, 2005, LECT NOTES COMPUT SC, V3444, P21
   Cousot P., 1977, C RECORD 4 ANN ACM S, P238, DOI DOI 10.1145/512950.512973
   Cousot P., 2005, LECT NOTES COMPUTER, V3385
   Cousot Patrick, 1978, P 5 ACM SIGACT SIGPL, p84S96, DOI DOI 10.1145/512760.512770
   Feret J, 2004, LECT NOTES COMPUT SC, V2986, P33
   Feron E., 2008, CoRR, Vabs/0809.4812
   Gange G, 2013, LECT NOTES COMPUT SC, V7935, P6, DOI 10.1007/978-3-642-38856-9_3
   Gaubert S, 2012, MATH PROC CAMBRIDGE, V152, P341, DOI 10.1017/S0305004111000673
   Ghorbal K, 2009, LECT NOTES COMPUT SC, V5643, P627, DOI 10.1007/978-3-642-02658-4_47
   Goubault E, 2013, LECT NOTES COMPUT SC, V7935, P1, DOI 10.1007/978-3-642-38856-9_1
   Johansson M, 1998, IEEE T AUTOMAT CONTR, V43, P555, DOI 10.1109/9.664157
   Kozyakin V, 2010, DISCRETE CONT DYN-B, V14, P143, DOI 10.3934/dcdsb.2010.14.143
   Kurzhanski A., 1997, ELLIPSOIDAL CALCULUS
   Liberzon D., 2003, SYS CON FDN
   MathWorks Inc, 2007, POL STAT AN
   Oulamara M., 2015, P 27 INT C COMP AI 1, P415
   Papadopoulos A., 2005, Metric Spaces, Convexity and Nonpositive Curvature
   Parrilo PA, 2008, LINEAR ALGEBRA APPL, V428, P2385, DOI 10.1016/j.laa.2007.12.027
   Peleties P., 1991, Proceedings of the 1991 American Control Conference (IEEE Cat. No. 91CH2939-7), P1679
   Roozbehani M, 2013, IEEE T AUTOMAT CONTR, V58, P696, DOI 10.1109/TAC.2013.2241472
   Roux P, 2012, HSCC 12: PROCEEDINGS OF THE 15TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P105
   Roux Pierre-Emmanuel., 2012, CROIX BALEINE CANON
   Sankaranarayanan S, 2005, LECT NOTES COMPUT SC, V3385, P25
   Shaker HR, 2010, P AMER CONTR CONF, P2517
   Zhan X., 2002, LECT NOTES MATH, V1790
NR 38
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 69
DI 10.1145/2932187
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100008
DA 2024-07-18
ER

PT J
AU Massolino, PMC
   Barreto, PSLM
   Ruggiero, WV
AF Massolino, Pedro Maat C.
   Barreto, Paulo S. L. M.
   Ruggiero, Wilson V.
TI Optimized and Scalable Co-Processor for McEliece with Binary Goppa Codes
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Security; Code-based encryption; FPGA; Goppa codes;
   hardware; McEliece
ID TIMING ATTACK; CRYPTOSYSTEMS; CRYPTOGRAPHY
AB Asymmetric cryptographic primitives are essential to enable secure communications in public networks or public mediums. Such primitives can be deployed as software libraries or hardware co-processors, the latter being more commonly employed in systems on chip (SoC) scenarios, embedded devices, or application-specific servers. Unfortunately, the most commonly available solutions, based on RSA or elliptic curve cryptography (ECC), are highly processing intensive due to the underlying extended-precision modular arithmetic. Consequently, they are not available on highly constrained platforms. Aiming to tackle this issue, we here investigate an alternative asymmetric encryption scheme that relies on lightweight arithmetic: McEliece. This scheme is especially appealing because, being based on error correction codes, it displays a simpler arithmetic and leads to better performance when compared to RSA or ECC. To evaluate the implementation of this scheme in hardware, we propose and analyze a flexible architecture whose security level and time versus area usage characteristics can be reconfigured as desired. The proposed architecture is suitable to all usual security levels, ranging from 80 to 256 bits. It is also very efficient, being able to perform data decryption with binary Goppa codes in 56 mu s with 3,402 slices on a Xilinx Spartan-3AN FPGA, whereas the best-known result in the literature for the same FPGA is 115 mu s with 7,331 slices. Alternatively, the architecture can operate with quasi-dyadic Goppa (QD-Goppa) codes, which involves smaller keys than traditional binary Goppa codes. In the latter case, for an 80-bit security level, the decryption operation can take from 1.1ms with 1,129 slices to 68 mu s with 8,268 sices. By choosing a more hardware-friendly decoding algorithm, focusing hardware resources on most bottleneck operations and sharing hardware resource for two different algorithms, better results than the those in the literature were obtained.
C1 [Massolino, Pedro Maat C.; Barreto, Paulo S. L. M.; Ruggiero, Wilson V.] Univ Sao Paulo, Dept Engn Comp & Sistemas Digitais PCS, Escola Politecn, BR-05508 Sao Paulo, Brazil.
C3 Universidade de Sao Paulo
RP Massolino, PMC (corresponding author), Univ Sao Paulo, Dept Engn Comp & Sistemas Digitais PCS, Escola Politecn, BR-05508 Sao Paulo, Brazil.
EM pmassolino@larc.usp.br; pbarreto@larc.usp.br; wilson@larc.usp.br
RI Barreto, Paulo L/F-5788-2010
OI Barreto, Paulo L/0000-0001-8832-3071; Ruggiero,
   Wilson/0000-0003-3612-3937
FU Brazilian National Council for Scientific and Technological Development
   (CNPq) [306935/2012-0]; Intel Research grant "Energy-Efficient Security
   for SoC Devices Asymmetric Cryptography for Embedded Systems"
FX P. S. L. M. Barreto is supported by the Brazilian National Council for
   Scientific and Technological Development (CNPq) research productivity
   grant 306935/2012-0.; This research was supported by Intel Research
   grant "Energy-Efficient Security for SoC Devices Asymmetric Cryptography
   for Embedded Systems," 2012. We would also like to thank Synopsys for
   providing simulation and synthesis tools and their cell library.
CR [Anonymous], 2012, TECHNICAL REPORT
   [Anonymous], 1970, PROBLEMY PEREDACHI I
   [Anonymous], 4244 DSN PR
   [Anonymous], 1977, THEORY ERROR CORRECT
   [Anonymous], CACM
   Argüello F, 2005, ELECTRON LETT, V41, P754, DOI 10.1049/el:20050769
   Barbier M, 2011, IEEE INT SYMP INFO, P2681, DOI 10.1109/ISIT.2011.6034058
   Barreto P. S. L. M., 2011, CONSTRUCAO PARAMETRO
   Barreto PSLM, 2011, LECT NOTES COMPUT SC, V6584, P336, DOI 10.1007/978-3-642-21518-6_23
   Barreto PSLM, 2011, LECT NOTES COMPUT SC, V7071, P179, DOI 10.1007/978-3-642-25405-5_12
   Bernstein DJ, 2013, LECT NOTES COMPUT SC, V8086, P250, DOI 10.1007/978-3-642-40349-1_15
   Bernstein DJ, 2008, LECT NOTES COMPUT SC, V5299, P31, DOI 10.1007/978-3-540-88403-3_3
   Bertoni G, 2013, LECT NOTES COMPUT SC, V7881, P313, DOI 10.1007/978-3-642-38348-9_19
   Biasi FP, 2014, J CRYPTOGR ENG, V4, P123, DOI 10.1007/s13389-014-0070-1
   Biswas B., 2009, P W EUR WORKSH RES C
   Bosma W, 1997, J SYMB COMPUT, V24, P235, DOI 10.1006/jsco.1996.0125
   Chang K., 2012, IBM RES INCH QUANTUM
   Eastman W. L., 1988, TECHNICAL REPORT
   Eisenbarth T., 2009, P C CRYPT HARDW EMB
   Eisenbarth T, 2009, LECT NOTES COMPUT SC, V5747, P49
   Faugère JC, 2010, LECT NOTES COMPUT SC, V6110, P279
   Faugere Jean-Charles, 2014, 2014353 CRYPT EPRINT
   GALLAGER RG, 1962, IRE T INFORM THEOR, V8, P21, DOI 10.1109/tit.1962.1057683
   Ghosh S, 2014, IEEE INT SYMP CIRC S, P2804, DOI 10.1109/ISCAS.2014.6865756
   Ghosh S, 2014, IEEE T COMPUT, V63, P1124, DOI 10.1109/TC.2012.271
   Ghosh S, 2012, IEEE INT CONF ASAP, P102, DOI 10.1109/ASAP.2012.16
   Gura N, 2004, LECT NOTES COMPUT SC, V3156, P119
   HELGERT HJ, 1977, IEEE T INFORM THEORY, V23, P513, DOI 10.1109/TIT.1977.1055730
   Heyse S, 2013, J CRYPTOGR ENG, V3, P29, DOI 10.1007/s13389-013-0056-4
   Heyse S, 2013, LECT NOTES COMPUT SC, V8086, P273, DOI 10.1007/978-3-642-40349-1_16
   LI YX, 1994, IEEE T INFORM THEORY, V40, P271
   MASSEY JL, 1969, IEEE T INFORM THEORY, V15, P122, DOI 10.1109/TIT.1969.1054260
   Massolino P. M. C., 2014, P IEEE 5 LAT AM S CI, P1
   MILLER VS, 1986, LECT NOTES COMPUT SC, V218, P417, DOI 10.1007/3-540-39799-x_31
   Misoczki R., 2013, P IEEE INT S INF THE
   Misoczki R., 2010, THESIS U SAO PAULO
   Misoczki R., 2013, THESIS U PIERRE M CU
   Misoczki R, 2009, LECT NOTES COMPUT SC, V5867, P376, DOI 10.1007/978-3-642-05445-7_24
   Niebuhr R, 2012, INT J INF SECUR, V11, P137, DOI 10.1007/s10207-011-0153-2
   NIEDERREITER H, 1986, PROBL CONTROL INFORM, V15, P159
   PATTERSON NJ, 1975, IEEE T INFORM THEORY, V21, P203, DOI 10.1109/TIT.1975.1055350
   PETERSON WW, 1960, IRE T INFORM THEOR, V6, P459, DOI 10.1109/TIT.1960.1057586
   Rebeiro C, 2012, LECT NOTES COMPUT SC, V7428, P494, DOI 10.1007/978-3-642-33027-8_29
   SARWATE DV, 1977, IEEE T INFORM THEORY, V23, P515, DOI 10.1109/TIT.1977.1055732
   Shor PW, 1999, SIAM REV, V41, P303, DOI 10.1137/S0036144598347011
   Shoufan A, 2010, IEEE T COMPUT, V59, P1533, DOI 10.1109/TC.2010.115
   Simplício MA, 2010, COMPUT NETW, V54, P2591, DOI 10.1016/j.comnet.2010.04.010
   Strenzke F., 2011, FAST SECURE ROOT FIN
   Strenzke F, 2010, LECT NOTES COMPUT SC, V6061, P95, DOI 10.1007/978-3-642-12929-2_8
   Strenzke F, 2008, LECT NOTES COMPUT SC, V5299, P216, DOI 10.1007/978-3-540-88403-3_15
   SUGIYAMA Y, 1975, INFORM CONTROL, V27, P87, DOI 10.1016/S0019-9958(75)90090-X
   Suzuki D, 2011, IEICE T FUND ELECTR, VE94A, P211, DOI 10.1587/transfun.E94.A.211
   TZENG KK, 1975, IEEE T INFORM THEORY, V21, P712, DOI 10.1109/TIT.1975.1055449
   von Maurich I., 2014, P DES AUT TEST EUR C, P1
   WALLACE CS, 1964, IEEE T COMPUT, VEC13, P14, DOI 10.1109/PGEC.1964.263830
   Zajac P., 2014, 2014651 CRYPT EPRINT
NR 56
TC 10
Z9 12
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 45
DI 10.1145/2736284
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800007
DA 2024-07-18
ER

PT J
AU Chang, LP
   Su, YC
   Wu, IC
AF Chang, Li-Pin
   Su, Yo-Chuan
   Wu, I-Chen
TI Plugging Versus Logging: Adaptive Buffer Management for Hybrid-Mapping
   SSDs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithm; Solid-state disks; flash memory; write
   buffering
ID FLASH MEMORY; POLICY
AB A promising technique to improve the write performance of solid-state disks (SSDs) is to use a disk write buffer. The goals of a write buffer is not only to reduce the write traffic to the flash chips but also to convert host write patterns into long and sequential write bursts. This study proposes a new buffer design consisting of a replacement policy and a write-back policy. The buffer monitors how the host workload stresses the flash translation layer upon garbage collection. This is used to dynamically adjust its replacement and write-back strategies for a good balance between write sequentiality and write randomness. When the garbage collection overhead is low, the write buffer favors high write sequentiality over low write randomness. When the flash translation layer observes a high overhead of garbage collection, the write buffer favors low write randomness over high write sequentiality. The proposed buffer design outperformed existing approaches by up to 20% under various workloads and flash translation algorithms, as will be shown in experiment results.
C1 [Chang, Li-Pin; Su, Yo-Chuan; Wu, I-Chen] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Chang, LP (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 300, Taiwan.
EM lpchang@cs.nctu.edu.tw; syc.am92@nctu.edu.tw; zimison@gmail.com
FU National Science Council, Taiwan, ROC [101-2628-E-009-023-MY3]
FX This work is in part supported by research grant 101-2628-E-009-023-MY3
   from the National Science Council, Taiwan, ROC.
CR American Standard Association, 2006, INF TECHN ATT 8 ATA
   [Anonymous], K9MDG08U5M 4G 8 BIT
   Axboe J., 2007, blktrace user guide
   Chung TS, 2006, LECT NOTES COMPUT SC, V4096, P394
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Intel, 2009, INT X18 M X25 M SATA
   Jo H, 2006, IEEE T CONSUM ELECTR, V52, P485, DOI 10.1109/TCE.2006.1649669
   Kang SY, 2009, IEEE T COMPUT, V58, P744, DOI 10.1109/TC.2008.224
   Kim H, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P239, DOI 10.1145/1378600.1378627
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Lee YC, 2012, IEEE EMBED SYST LETT, V4, P90, DOI 10.1109/LES.2012.2213795
   Lee Y, 2015, IEEE T COMPUT, V64, P569, DOI 10.1109/TC.2013.218
   Microsoft Cooperation, 2012, CONF START NT KERN L
   Nam EH, 2011, IEEE T COMPUT, V60, P653, DOI 10.1109/TC.2010.209
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   Park SH, 2012, IEEE T COMPUT, V61, P134, DOI 10.1109/TC.2010.212
   Seo D, 2008, IEEE T CONSUM ELECTR, V54, P1228, DOI 10.1109/TCE.2008.4637611
   Seong YJ, 2010, IEEE T COMPUT, V59, P905, DOI 10.1109/TC.2010.63
NR 18
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 29
DI 10.1145/2629455
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800010
DA 2024-07-18
ER

PT J
AU Gomony, MD
   Akesson, B
   Goossens, K
AF Gomony, Manil Dev
   Akesson, Benny
   Goossens, Kees
TI A Real-Time Multichannel Memory Controller and Optimal Mapping of Memory
   Clients to Memory Channels
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Multichannel memories; memory
   controller; optimal mapping; heuristic algorithm
ID MULTI-CORE; DRAM; LATENCY; SDRAM
AB Ever-increasing demands for main memory bandwidth and memory speed/power tradeoff led to the introduction of memories with multiple memory channels, such as Wide IO DRAM. Efficient utilization of a multichannel memory as a shared resource in multiprocessor real-time systems depends on mapping of the memory clients to the memory channels according to their requirements on latency, bandwidth, communication, and memory capacity. However, there is currently no real-time memory controller for multichannel memories, and there is no methodology to optimally configure multichannel memories in real-time systems. As a first work toward this direction, we present two main contributions in this article: (1) a configurable real-time multichannel memory controller architecture with a novel method for logical-to-physical address translation and (2) two design-time methods to map memory clients to the memory channels, one an optimal algorithm based on an integer programming formulation of the mapping problem, and the other a fast heuristic algorithm. We demonstrate the real-time guarantees on bandwidth and latency provided by our multichannel memory controller architecture by experimental evaluation. Furthermore, we compare the performance of the mapping problem formulation in a solver and the heuristic algorithm against two existing mapping algorithms in terms of computation time and mapping success ratio. We show that an optimal solution can be found in 2 hours using the solver and in less than 1 second with less than 7% mapping failure using the heuristic for realistically sized problems. Finally, we demonstrate configuring a Wide IO DRAM in a high-definition (HD) video and graphics processing system to emphasize the practical applicability and effectiveness of this work.
C1 [Gomony, Manil Dev; Goossens, Kees] Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands.
   [Akesson, Benny] Czech Tech Univ, Fac Elect Engn, CR-16635 Prague, Czech Republic.
C3 Eindhoven University of Technology; Czech Technical University Prague
RP Gomony, MD (corresponding author), Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands.
EM m.d.gomony@tue.nl; kessoben@fel.cvut.cz; k.g.w.goossens@tue.nl
RI Goossens, Kees/E-9233-2015; Akesson, Benny/D-6528-2013
OI Akesson, Benny/0000-0003-2949-2080; Gomony, Manil
   Dev/0000-0002-5889-0785
FU European Social Fund [CZ.1.07/2.3.00/30.0034];  [EU FP7 288008 T-CREST];
   [288248 Flextiles];  [CA505 BENEFIC];  [CA703 OpenES];  [ARTEMIS-2013-1
   621429 EMC2];  [621353 DEWI]
FX This work was partially funded by projects EU FP7 288008 T-CREST and
   288248 Flextiles, CA505 BENEFIC, CA703 OpenES, ARTEMIS-2013-1 621429
   EMC2, and 621353 DEWI and by the European Social Fund within the
   framework of realizing the project "Support of Inter-sectoral Mobility
   and Quality Enhancement of Research Teams at Czech Technical University
   in Prague," CZ.1.07/2.3.00/30.0034.
CR Aho E, 2009, DES AUT TEST EUROPE, P934
   Akesson B., 2011, Memory controllers for real-time embedded systems
   Akesson B., 2011, Design, Automation Test in Europe Conference Exhibition (DATE), 2011, P1
   Akesson B, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P3, DOI 10.1109/RTCSA.2008.21
   Awasthi M, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P319, DOI 10.1145/1854273.1854314
   Bayliss S, 2012, MICROPROCESS MICROSY, V36, P665, DOI 10.1016/j.micpro.2012.05.007
   Bonatto A. C., 2011, Proceedings of the 2011 VII Southern Conference on Programmable Logic (SPL), P137, DOI 10.1109/SPL.2011.5782638
   Bouquet C., 2000, Optimal Multi-channel Memory Controller System, Patent No. 6643746
   Cabarcas F., 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P250, DOI 10.1109/ICSAMOS.2010.5642060
   Casini P., 2008, WHITE PAPER
   CPLEX, 2014, IBM ILOG CPLEX OPT
   CRUZ RL, 1991, IEEE T INFORM THEORY, V37, P132, DOI 10.1109/18.61110
   Gomony MD, 2012, DES AUT TEST EUROPE, P51
   Gomony MD, 2013, DES AUT TEST EUROPE, P1307
   Goossens S., 2013, P INT C HARDW SOFTW
   Hongqi H, 2007, IEEE WRK SIG PRO SYS, P373, DOI 10.1109/SIPS.2007.4387575
   JEDEC, 2014, WID I O SINGL DAT RA
   KATEVENIS M, 1991, IEEE J SEL AREA COMM, V9, P1265, DOI 10.1109/49.105173
   Kim H., 2014, P IEEE REAL TIM TECH
   Kollig P, 2009, DES AUT TEST EUROPE, P1254
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lin C., 2005, P 26 IEEE INT REAL T
   Loi I, 2010, DES AUT TEST EUROPE, P99
   Melpignano D, 2012, DES AUT CON, P1137
   Nikara J, 2009, 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P128, DOI 10.1109/SOCC.2009.5335661
   Paolieri M, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435260
   Reineke J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P99
   Sanchez-Sanchez J. J., 2010, INT ENTREPRENEUR APR, P1
   Shah H, 2012, DES AUT TEST EUROPE, P665
   Shreedhar M, 1996, IEEE ACM T NETWORK, V4, P375, DOI 10.1109/90.502236
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Steffens L, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P255, DOI 10.1109/ECRTS.2008.36
   Steine M, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P37, DOI 10.1109/DSD.2009.148
   Stevens A., 2010, ARM WHITE PAPER
   Stiliadis D, 1998, IEEE ACM T NETWORK, V6, P611, DOI 10.1109/90.731196
   Texas Instruments Inc, 2014, TMS320VC5505 5504 DS
   van Berkel CH, 2009, DES AUT TEST EUROPE, P1260
   van Damme P, 2011, PEDIATR INFECT DIS J, V30, P703, DOI [10.1097/INF.0b013e3182138296, 10.1097/INF.0b013e31822855a0]
   Wu ZP, 2013, REAL TIM SYST SYMP P, P372, DOI 10.1109/RTSS.2013.44
   Xilinx Inc, 2014, LOGICORE IP XPSMULTI
   Yang Ou, 2011, 2011 Sixth ChinaGrid Annual Conference (ChinaGrid), P48, DOI 10.1109/ChinaGrid.2011.29
   Zhang GF, 2012, DES AUT CON, P876
   Zhang T., 2010, 3DIC, P1
   Zhu ZC, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P107
NR 44
TC 9
Z9 10
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 25
DI 10.1145/2661635
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Rafiliu, S
   Eles, P
   Peng, ZB
   Lemmon, M
AF Rafiliu, Sergiu
   Eles, Petru
   Peng, Zebo
   Lemmon, Michael
TI Stability of Online Resource Managers for Distributed Systems under
   Execution Time Variations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Theory; Performance; Control theory; stability criterion;
   adaptive real-time systems; distributed systems
ID QUALITY; PERFORMANCE; FRAMEWORK
AB Today's embedded systems are exposed to variations in resource usage due to complex software applications, hardware platforms, and impact of the runtime environments. When these variations are large and efficiency is required, on-line resource managers may be deployed on the system to help it control its resource usage. An often neglected problem is whether these resource managers are stable, meaning that the resource usage is controlled under all possible scenarios. In distributed systems, this problem is particularly hard because applications distributed overmany resources generate complex dependencies between their resources. In this article, we develop a mathematical model of the system, and derive conditions that, if satisfied, guarantee stability.
C1 [Rafiliu, Sergiu; Eles, Petru; Peng, Zebo] Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
   [Lemmon, Michael] Univ Notre Dame, Dept Elect Engn, Notre Dame, IN 46556 USA.
C3 Linkoping University; University of Notre Dame
RP Rafiliu, S (corresponding author), Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
EM sergiu.rafiliu@liu.se; petru.eles@liu.se; zebo.peng@liu.se;
   lemmon@nd.edu
FU Swedish Foundation for Strategic Research; National Science Foundation
   [NSF-CNS-0931195]
FX This work is partially supported by the Swedish Foundation for Strategic
   Research under the Software Intensive program.; Dr. Lemmon acknowledges
   the partial financial support of the National Science Foundation
   NSF-CNS-0931195.
CR Abdelzaher TF, 2003, IEEE CONTR SYST MAG, V23, P74, DOI 10.1109/MCS.2003.1200252
   [Anonymous], 1997, COMPUTER CONTROLLED
   [Anonymous], P IEEE REAL TIM TECH
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Bramson M., STABILITY QUEUEING N
   Buttazzo G, 2004, EUROMICRO, P53, DOI 10.1109/EMRTS.2004.1310999
   Buttazzo G, 2002, REAL-TIME SYST, V23, P7, DOI 10.1023/A:1015342318358
   Buttazzo G. C., P IEEE REAL TIME SYS, P286
   Cervin A, 2002, REAL-TIME SYST, V23, P25, DOI 10.1023/A:1015394302429
   Cervin A., 2003, P 15 EUR C REAL TIME
   Cucinotta T, 2010, IEEE T IND INFORM, V6, P479, DOI 10.1109/TII.2010.2072962
   Cucinotta T, 2010, IEEE T COMPUT, V59, P416, DOI 10.1109/TC.2009.116
   Glover K., 1996, ROBUST OPTIMAL CONTR, V40
   Jiang ZP, 2001, AUTOMATICA, V37, P857, DOI 10.1016/S0005-1098(01)00028-0
   Kreyszing Erwin., 1989, Introductory Functional Analysis with Applications
   KUMAR PR, 1995, IEEE T AUTOMAT CONTR, V40, P251, DOI 10.1109/9.341782
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   Liu X, 2007, IEEE DECIS CONTR P, P3379
   Lu CY, 2005, IEEE T PARALL DISTR, V16, P550, DOI 10.1109/TPDS.2005.73
   Lu CY, 2002, REAL-TIME SYST, V23, P85, DOI 10.1023/A:1015398403337
   Marinoni M, 2007, IEEE T IND INFORM, V3, P51, DOI 10.1109/TII.2006.890494
   Palopoli L, 2009, SOFTWARE PRACT EXPER, V39, P1, DOI 10.1002/spe.883
   Rafiliu S, 2013, REAL-TIME SYST, V49, P367, DOI 10.1007/s11241-013-9176-2
   Rafiliu S, 2010, IEEE INT CONF EMBED, P293, DOI 10.1109/RTCSA.2010.11
   Sontag ED, 2001, LECT NOTES CONTR INF, V259, P443, DOI 10.1007/bfb0110320
   Yao J., 2008, Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P85
NR 26
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 21
DI 10.1145/2629495
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800002
DA 2024-07-18
ER

PT J
AU Lazarescu, MT
   Lavagno, L
AF Lazarescu, Mihai T.
   Lavagno, Luciano
TI Interactive Trace-Based Analysis Toolset for Manual Parallelization of C
   Programs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Legacy C program parallelization; source annotation; execution
   profiling; data dependency analysis; graph analysis; graph abstraction
ID LIMITS
AB Massive amounts of legacy sequential code need to be parallelized to make better use of modern multiprocessor architectures. Nevertheless, writing parallel programs is still a difficult task. Automated parallelization methods can be effective both at the statement and loop levels and, recently, at the task level, but they are still restricted to specific source code constructs or application domains. We present in this article an innovative toolset that supports developers when performing manual code analysis and parallelization decisions. It automatically collects and represents the program profile and data dependencies in an interactive graphical format that facilitates the analysis and discovery of manual parallelization opportunities. The toolset can be used for arbitrary sequential C programs and parallelization patterns. Also, its program-scope data dependency tracing at runtime can complement the tools based on static code analysis and can also benefit from it at the same time. We also tested the effectiveness of the toolset in terms of time to reach parallelization decisions and of their quality. We measured a significant improvement for several real-world representative applications.
C1 [Lazarescu, Mihai T.; Lavagno, Luciano] Politecn Torino, Elect & Telecommun Dept, I-10129 Turin, Italy.
C3 Polytechnic University of Turin
RP Lazarescu, MT (corresponding author), Politecn Torino, Elect & Telecommun Dept, I-10129 Turin, Italy.
EM mihai.lazarescu@polito.it; luciano.lavagno@polito.it
RI Lazarescu, Mihai Teodor/N-2420-2013
OI Lazarescu, Mihai Teodor/0000-0003-0884-5158
FU European Commission
FX This work was supported by the European Commission in the context of the
   FP7 HEAP and PHARAON projects. The ray tracing application presented in
   this article was kindly provided by ST Microelectronics within the HEAP
   project, whereas the FIR application was kindly provided by Thales in
   the context of the PHARAON project.
CR Allan VH, 1995, ACM COMPUT SURV, V27, P367, DOI 10.1145/212094.212131
   [Anonymous], 2012, COMPUTER ARCHITECTUR
   [Anonymous], 1974, PROC IFIP C 74
   Asanovic K, 2009, COMMUN ACM, V52, P56, DOI 10.1145/1562764.1562783
   Athanasaki E, 2008, J SUPERCOMPUT, V44, P64, DOI 10.1007/s11227-007-0149-x
   BACON DF, 1994, ACM COMPUT SURV, V26, P345, DOI 10.1145/197405.197406
   Benabderrahmane MW, 2010, LECT NOTES COMPUT SC, V6011, P283, DOI 10.1007/978-3-642-11970-5_16
   Burger D, 2004, COMPUTER, V37, P22, DOI 10.1109/MC.2004.1273999
   Culler D. E., 1993, Proceedings SUPERCOMPUTING '93, P262
   Gonzalez J., 1998, P 12 INT C SUP MELB, P21
   Goossens B, 2013, PROCEDIA COMPUT SCI, V18, P1664, DOI 10.1016/j.procs.2013.05.334
   Hwu WM, 2008, IEEE DES TEST COMPUT, V25, P312, DOI 10.1109/MDT.2008.110
   Kathail V, 2002, COMPUTER, V35, P39, DOI 10.1109/MC.2002.1033026
   Kennedy Ken, 2002, Optimizing Compilers for Modern Architectures
   Kienhuis B., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P13, DOI 10.1109/HSC.2000.843699
   Mattson T., 2004, SOFTWARE PATTERNS SE
   Mignolet JY, 2009, IEEE MICRO, V29, P31, DOI 10.1109/MM.2009.46
   Necula GC, 2002, LECT NOTES COMPUT SC, V2304, P213
   Ottoni G., 2005, P 38 ANN IEEE ACM IN
   Pietriga E, 2005, 2005 IEEE SYMPOSIUM ON VISUAL LANGUAGE AND HUMAN-CENTRIC COMPUTING, PROCEEDINGS, P145, DOI 10.1109/VLHCC.2005.11
   RAMALINGAM G, 1994, ACM T PROGR LANG SYS, V16, P1467, DOI 10.1145/186025.186041
   Thies W, 2007, INT SYMP MICROARCH, P356, DOI 10.1109/MICRO.2007.38
   Tournavitis G, 2009, ACM SIGPLAN NOTICES, V44, P177, DOI 10.1145/1543135.1542496
   Vandierendonck H, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P389, DOI 10.1145/1854273.1854322
   WILSON RP, 1994, SIGPLAN NOTICES, V29, P31, DOI 10.1145/193209.193217
   Yang C., 2006, P HPC S, V6, P321
NR 26
TC 2
Z9 2
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 13
DI 10.1145/2638556
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Petrucci, V
   Loques, O
   Mossé, D
   Melhem, R
   Abou Gazala, N
   Gobriel, S
AF Petrucci, Vinicius
   Loques, Orlando
   Mosse, Daniel
   Melhem, Rami
   Abou Gazala, Neven
   Gobriel, Sameh
TI Energy-Efficient Thread Assignment Optimization for Heterogeneous
   Multicore Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Task scheduling; optimization; energy efficiency; heterogeneous
   multicores; real-time performance; memory bandwidth
AB The current trend to move from homogeneous to heterogeneous multicore systems provides compelling opportunities for achieving performance and energy efficiency goals. Running multiple threads in multicore systems poses challenges on meeting limited shared resources, such as memory bandwidth. We propose an optimization approach that includes an Integer Linear Programming (ILP) optimization model and a scheme to dynamically determine thread-to-core assignment. We present simulation analysis that shows energy savings and performance gains for a variety of workloads compared to state-of-the-art schemes. We implemented and evaluated a prototype of our thread assignment approach at user level, leveraging Linux scheduling and performance-monitoring capabilities.
C1 [Petrucci, Vinicius] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Loques, Orlando] Univ Fed Fluminense, Dept Comp Sci, BR-24220000 Niteroi, RJ, Brazil.
   [Mosse, Daniel; Melhem, Rami] Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA.
   [Abou Gazala, Neven; Gobriel, Sameh] Intel Corp, Santa Clara, CA 95051 USA.
C3 University of Michigan System; University of Michigan; Universidade
   Federal Fluminense; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); University of Pittsburgh; Intel Corporation
RP Petrucci, V (corresponding author), Univ Fed Bahia, Dept Comp Sci, Salvador, BA, Brazil.
EM petrucci@dcc.ufba.br; loques@ic.uff.br; mosse@cs.pitt.edu;
   melhem@cs.pitt.edu; neven.m.abou.gazala@intel.com;
   sameh.gobriel@intel.com
RI Petrucci, Vinicius/ABA-6539-2021
FU National Science Foundation [CNS-1012070]; Brazilian Government agency
   CAPES; Brazilian Government agency CNPq
FX This work is supported by the National Science Foundation, under grant
   CNS-1012070, and the Brazilian Government agencies CAPES and CNPq.
CR [Anonymous], P EUROSYS
   [Anonymous], P LIN S
   Baruah S, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P536, DOI 10.1109/RTTAS.2004.1317301
   Becchi M., 2006, COMPUTING FRONTIERS
   Blagodurov S, 2010, ACM T COMPUT SYST, V28, DOI 10.1145/1880018.1880019
   Brandenburg BB, 2009, REAL TIM SYST SYMP P, P214, DOI 10.1109/RTSS.2009.23
   Brooks DM, 2000, IEEE MICRO, V20, P26, DOI 10.1109/40.888701
   Saez JC, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P139
   Chitlur Nagabhushan., 2012, HIGH PERFORMANCE COM, P1
   Electronic Educational Devices, 2010, WATTS UP PRO
   Eranian S., 2006, OTTAWA LINUX S, P269
   Fedorova A, 2009, COMMUN ACM, V52, P48, DOI 10.1145/1610252.1610270
   Greenhalgh Peter., 2011, BIGLITTLE PROCESSING
   Gupta Vishakha, 2011, Operating Systems Review, V45, P3, DOI 10.1145/1945023.1945026
   Gurobi Optimization Inc, 2011, GUR OPT VERS 4 5
   Hall M., 2009, ACM SIGKDD Explor. Newsl, V11, P18, DOI DOI 10.1145/1656274.1656278
   Intel Corp, 2011, INT PROC SPEC
   Jaleel Aamer, 2011, MEMORY CHARACTERIZAT
   KARMARKAR N, 1984, COMBINATORICA, V4, P373, DOI 10.1007/BF02579150
   Knauerhase R, 2008, IEEE MICRO, V28, P54, DOI 10.1109/MM.2008.48
   Kumar R., 2006, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, PACT '06, P23
   Kumar R., 2003, P MICRO 36
   Li T., 2010, P HPCA, P1
   Mars J., 2011, Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers, P167
   Martello Silvano, 1990, Knapsack Problems: Algorithms and Computer Implementations
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   Petrucci Vinicius, 2012, P 18 IEEE REAL TIM E
   Rajovic N, 2013, DES AUT TEST EUROPE, P464
   Rangan KK, 2009, CONF PROC INT SYMP C, P302, DOI 10.1145/1555815.1555793
   Samsung Electronics, 2013, SAMSUNG HIGHL MOB EX
   Shelepov Daniel, 2009, Operating Systems Review, V43, P66, DOI 10.1145/1531793.1531804
   Sousa P. B., 2011, 2011 6th IEEE International Symposium on Industrial Embedded Systems (SIES), P256, DOI 10.1109/SIES.2011.5953669
   Srinivasan Sadagopan, 2011, Operating Systems Review, V45, P62, DOI 10.1145/1945023.1945032
NR 33
TC 30
Z9 35
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 15
DI 10.1145/2566618
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200015
DA 2024-07-18
ER

PT J
AU Anjum, O
   Ali, M
   Pitkänen, T
   Nurmi, J
AF Anjum, Omer
   Ali, Mubashir
   Pitkanen, Teemu
   Nurmi, Jari
TI Transport Triggered Architecture to Perform Carrier Synchronization for
   LTE
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; 3gpp LTE(Long Term Evolution); TTA(Transport
   Triggered Architecture); carrier Synchronization; ASIP; VLIW
ID OPTIMUM RECEIVER DESIGN; FREQUENCY OFFSET; OFDM; TRANSMISSION
AB In this article implementation of carrier frequency offset estimate for 20MHz LTE baseband processing is discussed. LTE (Long Term Evolution) is a wireless communication standard that makes use of some innovative techniques to gain very high data rates (>100Mbps). This goal for such a high throughput also imposes design challenges for the industry and academia such as in the case of handheld mobile devices where the power budget is very limited. Implicitly high throughput means we need more computation power and more energy. On the other hand industry is also struggling for a flexible hardware solution, or software defined a radio (SDR), to amortize the huge cost of required hardware changes as the wireless standards have kept evolving. Design innovations are now needed to confront those challenges of low power and flexible design without changing the hardware. The implementation is made on Transport Triggered Architecture (TTA), which is a unique concept in computer architecture design, based on the single instruction, "MOVE". The power consumption of the architecture when synthesized on 180nm technology at 180MHz and 1.8V is 18.39mW. The total area occupied excluding memory is 0.6mm(2). The proposed TTA solution has been compared with, a more ASIC (application specific integrated circuits), like ASIP (application specific instruction processor) solution and a coprocessor accelerator-based solution. The proposed solution is more flexible: easily programmable due to high level language support, easily scalable, and still efficient in energy consumption needed to complete the CFO (carrier frequency offset) estimation task. Because of these attractive characteristics, TTA is also a potential candidate for SDR platforms.
C1 [Anjum, Omer; Ali, Mubashir; Pitkanen, Teemu; Nurmi, Jari] Tampere Univ Technol, FIN-33101 Tampere, Finland.
C3 Tampere University
RP Anjum, O (corresponding author), Tampere Univ Technol, FIN-33101 Tampere, Finland.
EM omer.anjum@tut.fi
RI Nurmi, Jari/A-1839-2008
OI Nurmi, Jari/0000-0003-2169-4606
FU GETA (Graduate School of Electronics Telecommunication and Automation);
   Tampere University of Technology
FX This work is supported by GETA (Graduate School of Electronics
   Telecommunication and Automation) and Tampere University of Technology.
CR Alard M., 1987, EBU TECH REV, P47
   [Anonymous], 2007, 36201 3GPP TS
   [Anonymous], 2016, 36211 3GPP TS
   BINGHAM JAC, 1990, IEEE COMMUN MAG, V28, P5, DOI 10.1109/35.54342
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Corporaal H, 1999, J SYST ARCHITECT, V45, P949, DOI 10.1016/S1383-7621(98)00046-0
   Corporal H., 1991, Proceedings Supercomputing '91 (Cat. No.91CH3058-5), P692, DOI 10.1145/125826.126159
   DARLINGTON S, 1970, IEEE T CIRCUITS SYST, VCT17, P409, DOI 10.1109/TCT.1970.1083143
   Harju L, 2005, 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P141, DOI 10.1109/ISSOC.2005.1595664
   Jaaskelainen P., 2007, P SPIE, V6507
   Nard M., 1989, EBU, V24, P3
   Said MA, 2012, EURASIP J EMBED SYST, DOI 10.1186/1687-3963-2012-2
   She DR, 2012, DES AUT TEST EUROPE, P388
   Speth M, 1999, IEEE T COMMUN, V47, P1668, DOI 10.1109/26.803501
   Speth M, 2001, IEEE T COMMUN, V49, P571, DOI 10.1109/26.917759
   Toumpakaris D, 2009, IEEE T BROADCAST, V55, P95, DOI 10.1109/TBC.2009.2013754
   vandeBeek JJ, 1997, IEEE T SIGNAL PROCES, V45, P1800, DOI 10.1109/78.599949
   Wang Q, 2010, 2010 IEEE 21ST INTERNATIONAL SYMPOSIUM ON PERSONAL INDOOR AND MOBILE RADIO COMMUNICATIONS (PIMRC), P939, DOI 10.1109/PIMRC.2010.5671968
   WEINSTEIN SB, 1971, IEEE T COMMUN TECHN, VCO19, P628, DOI 10.1109/TCOM.1971.1090705
NR 19
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 89
DI 10.1145/2560036
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200016
DA 2024-07-18
ER

PT J
AU Wang, YC
   Hao, XH
   Song, L
   Wu, CY
   Wang, YX
   Hu, CJ
   Yu, L
AF Wang, Yongcai
   Hao, Xiaohong
   Song, Lei
   Wu, Chenye
   Wang, Yuexuan
   Hu, Changjian
   Yu, Lu
TI Monitoring Massive Appliances by a Minimal Number of Smart Meters
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Energy auditing; smart meter;
   deployment optimization; state tracking; compressive sensing; energy
   saving; smart building
AB This article presents a framework for deploying a minimal number of smart meters to accurately track the ON/OFF states of a massive number of electrical appliances which exploits the sparseness feature of simultaneous ON/OFF switching events of the massive appliances. A theoretical bound on the least number of required smart meters is studied by an entropy-based approach, which qualifies the impact of meter deployment strategies to the state tracking accuracy. It motivates a meter deployment optimization algorithm (MDOP) to minimize the number of meters while satisfying given requirements to state tracking accuracy. To accurately decode the real-time ON/OFF states of appliances by the readings of meters, a fast state decoding (FSD) algorithm based on the hidden Markov model (HMM) is presented to track the state sequence of each appliance for better accuracy. Although traditional HMM needs O(t2(2N)) time complexity to conduct online sequence decoding, FSD improves the complexity to O(tn(U+1)), where n < N and U is an upper bound of the simultaneous switching events. Both MDOP and FSD are verified extensively using simulations and real PowerNet data. The results show that the meter deployment cost can be saved by more than 80% while still getting over 90% state tracking accuracy.
C1 [Wang, Yongcai; Hao, Xiaohong; Song, Lei; Wu, Chenye; Wang, Yuexuan] Tsinghua Univ, Inst Theoret Comp Sci, Inst Interdisciplinary Informat Sci, Beijing 100084, Peoples R China.
   [Hu, Changjian; Yu, Lu] NEC Labs, Beijing 100084, Peoples R China.
C3 Tsinghua University
RP Wang, YC (corresponding author), Tsinghua Univ, Inst Theoret Comp Sci, Inst Interdisciplinary Informat Sci, Beijing 100084, Peoples R China.
EM wangyc@tsinghua.edu.cn
RI Wu, Chenye/AAQ-9366-2021; Wang, Yongcai/K-1633-2013
OI Wu, Chenye/0000-0002-5730-916X; 
FU National Basic Research Program of China [2011CBA00300, 2011CBA00301];
   National Natural Science Foundation of China [61202360, 61033001,
   61061130540, 61073174]
FX This work was supported by the National Basic Research Program of China,
   Grants 2011CBA00300 and 2011CBA00301, and by the National Natural
   Science Foundation of China, Grants 61202360, 61033001, 61061130540, and
   61073174.
CR Dawson-Haggerty S., 2012, P ACM IPSN
   Farinaccio L, 1999, ENERG BUILDINGS, V30, P245, DOI 10.1016/S0378-7788(99)00007-9
   FORNEY GD, 1973, P IEEE, V61, P268, DOI 10.1109/PROC.1973.9030
   Gupta S, 2010, UBICOMP 2010: PROCEEDINGS OF THE 2010 ACM CONFERENCE ON UBIQUITOUS COMPUTING, P139
   Hao X., 2012, PROOF APPROXIMATION
   Hao XH, 2012, INT CONF SMART GRID, P25, DOI 10.1109/SmartGridComm.2012.6485954
   HART GW, 1992, P IEEE, V80, P1870, DOI 10.1109/5.192069
   Hastie T, 1996, J ROY STAT SOC B, V58, P155
   Jiang XF, 2009, SENSYS 09: PROCEEDINGS OF THE 7TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P113
   Jung Deokwoo., 2010, Proceedings of the 8th ACM Conference on Embedded Networked Sensor Systems - SenSys '10, P225, DOI DOI 10.1145/1869983.1870006
   Kazandjieva M. A., 2009, P 2 WORKSH POW AW CO
   Kim Y, 2009, UBICOMP'09: PROCEEDINGS OF THE 11TH ACM INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING, P245
   LEEB SB, 1995, IEEE T POWER DELIVER, V10, P1200, DOI 10.1109/61.400897
   Lifton J, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P119, DOI 10.1109/IPSN.2007.4379671
   Norford LK, 1996, ENERG BUILDINGS, V24, P51, DOI 10.1016/0378-7788(95)00958-2
   Oxford St. Hughs College Data, 2010, EN WAT CONS
   Patel SN, 2007, LECT NOTES COMPUT SC, V4717, P271
   Rowe A., 2010, Proceedings of the 2nd ACM Workshop on Embedded Sensing Systems for Energy-Efficiency in Building, BuildSys '10, P19
   Taysi ZCihan., 2010, BUILDSYS, P31
   Tendril, 2012, TENDR RES EN EC
   Wang Y., 2012, P 6 INT WORKSH SENSO
   Xie JB, 2009, INT CONF NANO MICRO, P253, DOI 10.1109/NEMS.2009.5068571
NR 22
TC 5
Z9 5
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 56
DI 10.1145/2544375.2544376
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800001
DA 2024-07-18
ER

PT J
AU Li, M
   Yang, Z
   Liu, YH
AF Li, Mo
   Yang, Zheng
   Liu, Yunhao
TI Sea Depth Measurement with Restricted Floating Sensors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Measurement; FALA; sea depth measurement; restricted
   floating sensors; floating area localization
AB Sea depth monitoring is a critical task for ensuring safe operation of harbors. Traditional schemes largely rely on labor-intensive work and expensive hardware. This study explores the possibility of deploying networked sensors on the surface of the sea, measuring and reporting the sea depth of given areas. We propose a Restricted Floating Sensors (RFS) model in which sensor nodes are anchored to the sea bottom, floating within a restricted area. Distinguished from traditional stationary or mobile sensor networks, the RFS network consists of sensor nodes with restricted mobility. We construct the network model and elaborate the corresponding localization problem. We show that by locating such RFS sensors, the sea depth can be estimated without the help of any extra ranging devices. A prototype system with 25 Telos sensor nodes is deployed to validate this design. We also examine the efficiency and scalability of this design through large-scale simulations.
C1 [Li, Mo] Nanyang Technol Univ, Sch Comp Engn, Singapore, Singapore.
   [Yang, Zheng; Liu, Yunhao] Tsinghua Univ, Sch Software, Beijing, Peoples R China.
   [Yang, Zheng; Liu, Yunhao] Tsinghua Univ, TNLIST, Beijing, Peoples R China.
C3 Nanyang Technological University; Tsinghua University; Tsinghua
   University
RP Li, M (corresponding author), Nanyang Technol Univ, Sch Comp Engn, Singapore, Singapore.
EM limo@ntu.edu.sg
RI yang, zheng/HGC-7753-2022; YANG, ZHENG/A-3223-2012
OI YANG, ZHENG/0000-0003-4048-2684; Li, Mo/0000-0002-6047-9709
FU Singapore MOE Tier 2 [MOE2012-T2-1-070]; National Basic Research 973
   Program of China [2011CB302705]; NSF China Major Program [61190110]; NSF
   China Distinguished Young Scholars Program [61125202]
FX This work is supported by Singapore MOE Tier 2 under MOE2012-T2-1-070,
   National Basic Research 973 Program of China under grant No.
   2011CB302705, NSF China Major Program 61190110, and NSF China
   Distinguished Young Scholars Program 61125202.
CR AHN GS, 2006, P ACM C EMB NETW SEN
   [Anonymous], P ACM INT C MOB COMP
   [Anonymous], P ACM INT C MOB COMP
   [Anonymous], 2000, P IEEE INT C COMP CO
   [Anonymous], P IEEE INT C PERV CO
   [Anonymous], 2000, Computational Geometry Algorithms and Applications
   [Anonymous], 1999, P IEEE INT C ROB AUT
   BERGAMO P., 2002, P IEEE INT S PERS IN
   Beyer W.H., 1987, CRC STANDARD MATH TA
   BULUSU N., 2000, IEEE PERS COMMUN MAG
   GOLDENBERG D., 2006, P ACM INT C MOB COMP
   Guo DK, 2010, IEEE T KNOWL DATA EN, V22, P120, DOI 10.1109/TKDE.2009.57
   HIGHTOWER J, 2001, IEEE COMPUT, V34, P8
   HU L., 2004, P ACM INT C MOB COMP
   KARENOS K., 2006, P IEEE RED TIM SYST
   Li M, 2011, IEEE T MOBILE COMPUT, V10, P1534, DOI 10.1109/TMC.2010.237
   Li M, 2010, IEEE ACM T NETWORK, V18, P320, DOI 10.1109/TNET.2009.2024940
   Li M, 2009, ACM T SENSOR NETWORK, V5, DOI 10.1145/1498915.1498916
   LI S., 2008, P IEEE INT C PAR DIS
   Liu YH, 2011, IEEE T PARALL DISTR, V22, P2100, DOI 10.1109/TPDS.2011.113
   NICULESCU D., 2003, P IEEE INT C COMP CO
   NICULESCU D., 2003, J TELECOMMU SYST
   POLASTRE J., 2006, P IEEE ACM C INF PRO
   SEIDEL SY, 1992, IEEE T ANTENN PROPAG, V40, P207, DOI 10.1109/8.127405
   WELZL E, 1991, LECT NOTES COMPUT SC, V555, P359, DOI 10.1007/bfb0038202
   XING G., 2005, P ACM INT C MOB COMP
   YANG Z., 2007, P IEEE REAL TIM SYST
   ZHAO F., 2006, P ACM INT C MOB COMP
NR 28
TC 20
Z9 20
U1 0
U2 30
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 1
DI 10.1145/2512448
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900001
OA Bronze
DA 2024-07-18
ER

PT J
AU So, W
   Dean, AG
AF So, Won
   Dean, Alexander G.
TI Software Thread Integration for Instruction-Level Parallelism
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Software thread integration; instruction-level
   parallelism; thread-level parallelism; digital signal processor; very
   long instruction word
AB Multimedia applications require a significantly higher level of performance than previous workloads of embedded systems. They have driven digital signal processor (DSP) makers to adopt high-performance architectures like VLIW (Very-Long Instruction Word). Despite many efforts to exploit instruction-level parallelism (ILP) in the application, the speed is a fraction of what it could be, limited by the difficulty of finding enough independent instructions to keep all of the processor's functional units busy.
   This article proposes Software Thread Integration (STI) for instruction-level parallelism. STI is a software technique for interleaving multiple threads of control into a single implicitly multithreaded one. We use STI to improve the performance on ILP processors by merging parallel procedures into one, increasing the compiler's scope and hence allowing it to create a more efficient instruction schedule. Assuming the parallel procedures are given, we define a methodology for finding the best performing integrated procedure with a minimum compilation time.
   We quantitatively estimate the performance impact of integration, allowing various integration scenarios to be compared and ranked via profitability analysis. During integration of threads, different ILP-improving code transformations are selectively applied according to the control structure and the ILP characteristics of the code, driven by interactions with software pipelining. The estimated profitability is verified and corrected by an iterative compilation approach, compensating for possible estimation inaccuracy. Our modeling methods combined with limited compilation quickly find the best integration scenario without requiring exhaustive integration.
C1 [So, Won; Dean, Alexander G.] N Carolina State Univ, Raleigh, NC 27695 USA.
C3 North Carolina State University
RP So, W (corresponding author), Cisco Syst, 1414 Massachusetts Ave, Boxboro, MA 01719 USA.
EM wonso@alumni.ncsu.edu; alex_dean@ncsu.edu
FU National Science Foundation [CCR-0133690]
FX This work was supported by the National Science Foundation under grant
   CCR-0133690.
CR AIGNER G, 1999, OVERVIEW SUIF2 COMPI
   AIKEN A., 1987, LOOP QUANTIZATION AN
   Allan V. H., 1992, SIGMICRO Newsletter, V23, P72
   Allen J.R., 1983, Proc. of the Symposium on Principles of Programming Languages. POPL, P177
   ALLEN R, 1988, SIGPLAN NOTICES, V23, P241, DOI 10.1145/960116.54014
   Almagor L, 2004, ACM SIGPLAN NOTICES, V39, P231, DOI 10.1145/998300.997196
   CALLAHAN D, 1988, J PARALLEL DISTR COM, V5, P334, DOI 10.1016/0743-7315(88)90002-0
   CARR S, 1996, P 29 HAW INT C SYST
   Carribault P, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P291
   CHANG PP, 1991, 3 SUPERBLOCK SCHEDUL
   CHARLESWORTH AE, 1981, COMPUTER, V14, P18, DOI 10.1109/C-M.1981.220595
   DAVIDSON JW, 1992, IEEE T SOFTWARE ENG, V18, P89, DOI 10.1109/32.121752
   Dean AG, 2002, REAL TIM SYST SYMP P, P103, DOI 10.1109/REAL.2002.1181566
   Dean AG, 1998, REAL TIM SYST SYMP P, P322, DOI 10.1109/REAL.1998.739760
   DEAN AG, 2000, THESIS CARNEGIE MELL
   FERRANTE J, 1987, ACM T PROGR LANG SYS, V9, P319, DOI 10.1145/24039.24041
   FISHER JA, 1981, IEEE T COMPUT, V30, P478, DOI 10.1109/TC.1981.1675827
   GUPTA R, 1990, IEEE T SOFTWARE ENG, V16, P421, DOI 10.1109/32.54294
   GUTHAUS MR, 2001, P 4 IEEE ANN WORKSH
   Hank R. E., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P158, DOI 10.1109/MICRO.1995.476823
   Havanki WA, 1998, 1998 FOURTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P266, DOI 10.1109/HPCA.1998.650566
   HWU WMW, 1993, J SUPERCOMPUT, V7, P229, DOI 10.1007/BF01205185
   HWU WMW, 1989, SIGPLAN NOTICES, V24, P246, DOI 10.1145/74818.74840
   Kisuki T, 2000, 2000 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P237, DOI 10.1109/PACT.2000.888348
   LAM M, 1988, SIGPLAN NOTICES, V23, P318
   Mahlke S. A., 1992, SIGMICRO Newsletter, V23, P45
   Qian Y, 2002, 2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P271, DOI 10.1109/PACT.2002.1106026
   Rau B. R., 1981, 14th Annual Microprogramming Workshop, P183
   So W, 2003, INTERACT-7 2003: SEVENTH WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, P27, DOI 10.1109/INTERA.2003.1192353
   So W., 2005, P ACM SIGPLAN SIGBED
   So W., 2006, P INT C COMP ARCH SY, P13
   So W., 2007, THESIS N CAROLINA ST
   Thies W, 2002, P 11 INT C COMP CONS
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   *TX INSTR, 2004, TMS320C6000 OPT COMP
   WALL DW, 1991, SIGPLAN NOTICES, V26, P176, DOI 10.1145/106973.106991
   WARTER NJ, 1992, P 25 ANN INT S MICR
   Way T., 2001, Proceedings of the IASTED International Conference. Parallel and Distributed Computing and Systems, P90
   Zhou HY, 2002, SIXTH ANNUAL WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, P79
NR 39
TC 1
Z9 1
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 8
DI 10.1145/2512466
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900008
OA Bronze
DA 2024-07-18
ER

PT J
AU Kim, SK
   Kim, TH
   Hong, S
AF Kim, Sung-Kyoung
   Kim, Tae Hyun
   Hong, Seokhie
TI Fiat-Shamir Identification Scheme Immune to the Hardware Fault Attacks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Reliability; Security; Cryptography; Fiat-Shamir
   identification scheme; smartcards; Bellcore attack; side-channel
   attacks; fault attacks; countermeasures
ID RSA
AB The Fiat-Shamir identification scheme is popular for "light" consumer devices, such as smart cards, in a wide range of consumer services. However, it can be vulnerable to fault attacks, even though a cryptographic algorithm is theoretically secure. Thus, a study on cryptanalysis and countermeasures to fault attacks is crucial. This article proposes a secure and practical modification of the Fiat-Shamir identification scheme resistant against fault attacks. A straightforward protection is to check integrity of the intermediate values and outputs at each step. However, this approach may be a bottleneck of the entire scheme and are attained at the expense of increased computational overhead that is similar to the overhead of the identification scheme. The proposed scheme is designed to propagate faults induced in a target variable to other parts without conditional branches. Therefore, a relatively small overhead enables implementation of the proposed scheme in small cryptographic devices such as smart cards.
C1 [Kim, Sung-Kyoung] Korea Univ, Seoul, South Korea.
   [Kim, Tae Hyun] Korea Univ, Ctr Informat Secur Technol, Seoul, South Korea.
   [Hong, Seokhie] Korea Univ, Grad Sch Informat Secur, Seoul, South Korea.
C3 Korea University; Korea University; Korea University
RP Kim, SK (corresponding author), Samsung Elect, Syst LSI Div, Smart Card Dev Team, Suwon, South Korea.
EM kim.sk80.sk@gmail.com; thkim7042@gmail.com; shhong@korea.ac.kr
FU MKE (The Ministry of Knowledge Economy), Korea, under the ITRC
   [NIPA-2011-C1090-1101-0004]
FX This research was supported by the MKE (The Ministry of Knowledge
   Economy), Korea, under the ITRC support program supervised by the NIPA
   (National IT Industry Promotion Agency) (NIPA-2011-C1090-1101-0004).
CR [Anonymous], MITLCSTR212 MIT LAB
   Aumüller C, 2002, LECT NOTES COMPUT SC, V2523, P260
   Blomer J., 2003, CCS 03, P311
   Boneh D., 1997, Advances in Cryptology - EUROCRYPT '97. International Conference on the Theory and Application of Cryptographic Techniques Proceedings, P37
   Czapski M, 2008, DESIGN CODE CRYPTOGR, V49, P217, DOI 10.1007/s10623-008-9192-8
   Feige U., 1988, Journal of Cryptology, V1, P77, DOI 10.1007/BF02351717
   FIAT A, 1987, LECT NOTES COMPUT SC, V263, P186, DOI 10.1007/3-540-47721-7_12
   Giraud C, 2006, IEEE T COMPUT, V55, P1116, DOI 10.1109/TC.2006.135
   Joye M, 1999, J CRYPTOL, V12, P241, DOI 10.1007/s001459900055
   Kim CH, 2007, LECT NOTES COMPUT SC, V4462, P215
   Kocher P. C., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P104
   PKCS. (Public Key Cryptography Standards), RSA CRYPT STAND VER
   Schnorr C. P., 1991, Journal of Cryptology, V4, P161, DOI 10.1007/BF00196725
   Shamir A., 1999, uS Patent, Patent No. [5,991,415, 5991415]
   Voyiatzis AG, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347384
   Yen SM, 2000, IEEE T COMPUT, V49, P967, DOI 10.1109/12.869328
NR 16
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 65
DI 10.1145/2435227.2435261
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400014
DA 2024-07-18
ER

PT J
AU Paolieri, M
   Quiñones, E
   Cazorla, FJ
AF Paolieri, Marco
   Quinones, Eduardo
   Cazorla, Francisco J.
TI Timing Effects of DDR Memory Systems in Hard Real-Time Multicore
   Architectures: Issues and Solutions
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Multicore; SDRAM; hard real-time; memory
   controller; WCET
ID CONTROLLER
AB Multicore processors are an effective solution to cope with the performance requirements of real-time embedded systems due to their good performance-per-watt ratio and high performance capabilities. Unfortunately, their use in integrated architectures such as IMA or AUTOSAR is limited by the fact that multicores do not guarantee a time composable behavior for the applications: the WCET of a task depends on inter-task interferences introduced by other tasks running simultaneously.
   This article focuses on the off-chip memory system: the hardware shared resource with the highest impact on the WCET and hence the main impediment for the use of multicores in integrated architectures. We present an analytical model that computes the worst-case delay, also known as Upper Bound Delay (UBD), that a memory request can suffer due to memory interferences generated by other co-running tasks. By considering the UBD in the WCET analysis, the resulting WCET estimation is independent from the other tasks, hence ensuring the time composability property and enabling the use of multicores in integrated architectures. We propose a memory controller for hard real-time multicores compliant with the analytical model that implements extra hardware features to deal with refresh operations and interferences generated by co-running non hard real-time tasks.
C1 [Paolieri, Marco; Quinones, Eduardo; Cazorla, Francisco J.] BSC, Barcelona 08034, Spain.
   [Cazorla, Francisco J.] Spanish Natl Res Council IIIA CSIC, Madrid, Spain.
C3 Consejo Superior de Investigaciones Cientificas (CSIC); CSIC - Instituto
   de Investigacion en Inteligencia Artificial (IIIA)
RP Paolieri, M (corresponding author), BSC, C Jordi Girona 34, Barcelona 08034, Spain.
EM marco.paolieri@bsc.es
RI Cazorla, Francisco J./D-7261-2016; Quinones, Eduardo/C-4697-2016
OI Cazorla, Francisco J./0000-0002-3344-376X; Quinones,
   Eduardo/0000-0002-5465-964X
FU MERASA STREP-FP7 European Project [216415]; Catalan Ministry for
   Innovation, Universities and Enterprise of the Catalan Government;
   European Social Funds; Spanish Ministry of Science and Innovation
   [JCI2009-05455]; Ministry of Science and Technology of Spain
   [TIN-2007-60625]; HiPEAC European Network of Excellence
FX This work has been mainly funded by MERASA STREP-FP7 European Project
   under the grant agreement number 216415. M. Paolieri is partially
   supported by the Catalan Ministry for Innovation, Universities and
   Enterprise of the Catalan Government and European Social Funds. E.
   Quinones is partially funded by the Spanish Ministry of Science and
   Innovation under the grant Juan de 1a Cierva JCI2009-05455. This work
   has been partially supported by the Ministry of Science and Technology
   of Spain under contract TIN-2007-60625 and by the HiPEAC European
   Network of Excellence.
CR Akesson B., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P251
   Akesson B., 2010, THESIS U TECHN
   Akesson B, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P547, DOI 10.1109/DSD.2009.167
   Andrei A, 2008, I CONF VLSI DESIGN, P103, DOI 10.1109/VLSI.2008.33
   [Anonymous], P 5 INT WORKSH JAV T
   [Anonymous], 2005, SIGARCH Comput. Archit. News
   ARINC, 1997, 651 ARINC
   AUTOSAR, 2006, TECHNICAL OVERVIEW V
   Bernat G, 2002, REAL TIM SYST SYMP P, P279, DOI 10.1109/REAL.2002.1181582
   Bhat B, 2010, EUROMICRO, P145, DOI 10.1109/ECRTS.2010.23
   Burger D, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P78, DOI 10.1145/232974.232983
   Cullmann C., 2010, P ERTS
   Hansson A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455231
   Hur I, 2006, IEEE MICRO, V26, P22, DOI 10.1109/MM.2006.1
   Jacob B, 2008, MEMORY SYSTEMS: CACHE, DRAM, DISK, P1
   JEDEC, 2008, JESD792E JEDEC
   Lee KB, 2005, IEEE T CIRC SYST VID, V15, P620, DOI 10.1109/TCSVT.2005.846412
   Lickly B., 2008, COMPILERS ARCHITECTU, P137
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   mahmoud A.E. haj., 2004, In Proc. of the 2004 Intl Conf. on Compilers, Architecture, P2, DOI DOI 10.1145/1023833.1023837
   Nesbit KJ, 2006, INT SYMP MICROARCH, P208
   Obermaisser R, 2009, IEEE T COMPUT AID D, V28, P956, DOI 10.1109/TCAD.2009.2014005
   Paolieri M, 2009, CONF PROC INT SYMP C, P57, DOI 10.1145/1555815.1555764
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Pitter C., 2007, P INT C FIELD PROGR
   Pitter C, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814548
   Poovey J., 2007, Characterization of the EEMBC Benchmark Suite
   Reineke J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P99
   Rixner S, 2004, INT SYMP MICROARCH, P355
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Rosén J, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P49, DOI 10.1109/RTSS.2007.24
   Staschulat Jan., 2004, Proceedings of the 4th ACM International Conference on Embedded Software, EMSOFT '04, P278
   Thiele L., 2004, DESIGN SYSTEMS PREDI
   Uhrig S., 2005, P ISSPIT
   Ungerer T, 2010, IEEE MICRO, V30, P66, DOI 10.1109/MM.2010.78
   Verghese B, 1998, ACM SIGPLAN NOTICES, V33, P181, DOI 10.1145/291006.291044
   Wenzel I, 2005, QSIC 2005: FIFTH INTERNATIONAL CONFERENCE ON QUALITY SOFTWARE, PROCEEDINGS, P295
   Wolf Wayne., 2007, HIGH PERFORMANCE EMB
NR 38
TC 32
Z9 34
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 64
DI 10.1145/2435227.2435260
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400013
DA 2024-07-18
ER

PT J
AU Zappi, P
   Roggen, D
   Farella, E
   Tröster, G
   Benini, L
AF Zappi, Piero
   Roggen, Daniel
   Farella, Elisabetta
   Troester, Gerhard
   Benini, Luca
TI Network-Level Power-Performance Trade-Off in Wearable Activity
   Recognition: A Dynamic Sensor Selection Approach
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Performance; Wearable computing;
   mobile computing; activity recognition; gesture recognition; body sensor
   networks; distributed computing; power aware computing; signal
   processing; system design
ID ENERGY; PLATFORM; TRACKING
AB Wearable gesture recognition enables context aware applications and unobtrusive HCI. It is realized by applying machine learning techniques to data from on-body sensor nodes. We present an gesture recognition system minimizing power while maintaining a run-time application defined performance target through dynamic sensor selection.
   Compared to the non managed approach optimized for recognition accuracy (95% accuracy), our technique can extend network lifetime by 4 times with accuracy > 90% and by 9 times with accuracy > 70%. We characterize the approach and outline its applicability to other scenarios.
C1 [Zappi, Piero] Univ Calif San Diego, CSE, 9500 Gilman Dr, La Jolla, CA 92093 USA.
   [Farella, Elisabetta; Benini, Luca] Univ Bologna, DEIS, I-40136 Bologna, Italy.
   [Roggen, Daniel; Troester, Gerhard] ETH, IFE, CH-8092 Zurich, Switzerland.
C3 University of California System; University of California San Diego;
   University of Bologna; Swiss Federal Institutes of Technology Domain;
   ETH Zurich
RP Zappi, P (corresponding author), Univ Calif San Diego, CSE, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM pzappi@cs.ucsd.edu
RI Farella, Elisabetta/H-1937-2012
OI Farella, Elisabetta/0000-0001-9047-9868; BENINI,
   LUCA/0000-0001-8068-3806; Roggen, Daniel/0000-0001-8033-6417
FU EU; Future and Emerging Technologies (FET) programme within the Seventh
   Framework Programme for Research of the European Commission [225938]
FX Part of this work was funded by the EU project OPPORTUNITY. The project
   OPPORTUNITY acknowledges the financial support of the Future and
   Emerging Technologies (FET) programme within the Seventh Framework
   Programme for Research of the European Commission, under FET-Open grant
   number: 225938.
CR Abrams Z, 2004, IPSN '04: THIRD INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P424
   [Anonymous], P OPP UB SYST WORKSH
   [Anonymous], 2009, WORKSHOP AUTOM OPPOR
   [Anonymous], 2009, IEEE PERVAS COMPUT
   [Anonymous], 2006, ZIGBEE SPEC
   Bannach D, 2008, IEEE PERVAS COMPUT, V7, P22, DOI 10.1109/MPRV.2008.36
   Bao L, 2004, LECT NOTES COMPUT SC, V3001, P1, DOI 10.1007/978-3-540-24646-6_1
   Benbasat AY, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P219
   Benini L, 2006, MICROELECTRON J, V37, P1639, DOI 10.1016/j.mejo.2006.04.021
   Benocci M., 2009, 3 INT WORKSHOP ADV S, P150, DOI DOI 10.1109/IWASI.2009.5184786
   Bharatula NB, 2008, PERS UBIQUIT COMPUT, V12, P123, DOI 10.1007/s00779-006-0106-3
   Chambers GS, 2002, INT C PATT RECOG, P1082, DOI 10.1109/ICPR.2002.1048493
   Chen HN, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-7, P3673, DOI 10.1109/ICC.2004.1313228
   Chen SW, 2009, J ELECTRON MATER, V38, P1, DOI 10.1007/s11664-008-0572-7
   Chen X, 2007, J SYST SCI COMPLEX, V20, P225, DOI 10.1007/s11424-007-9019-0
   Commuri S., 2007, 22nd IEEE International Symposium on Intelligent Control, ISIC 2007. Part of IEEE Multi-conference on Systems and Control, P1, DOI 10.1109/ISIC.2007.4450851
   Dai LL, 2006, IEEE ICC, P3503
   Dam T., 2003, the 1st International Conference on Embedded Networked Sensor Systems, P171, DOI DOI 10.1145/958491.958512
   Davies N, 2008, IEEE PERVAS COMPUT, V7, P20, DOI 10.1109/MPRV.2008.26
   Dey AK, 2001, PERS UBIQUIT COMPUT, V5, P4, DOI 10.1007/s007790170019
   Dubarry M, 2009, J POWER SOURCES, V186, P500, DOI 10.1016/j.jpowsour.2008.10.051
   Dutta P, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P497
   Fortino G, 2009, INT SYM IND EMBED, P128, DOI 10.1109/SIES.2009.5196205
   Gu L., 2005, P 3 INT C EMBEDDED N, P205, DOI DOI 10.1145/1098918.1098941
   Hernandez-Rebollar J.L., 2005, Proceedings of the 7th international conference on Multimodal interfaces - ICMI'05, V1, P288
   Hill JL, 2002, IEEE MICRO, V22, P12, DOI 10.1109/MM.2002.1134340
   HSIN C., 2004, P INT S INF PROC SEN
   Isler V, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P151
   Junker H, 2004, EIGHTH INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, P176, DOI 10.1109/ISWC.2004.38
   Kallio S, 2006, INT J PATTERN RECOGN, V20, P505, DOI 10.1142/S0218001406004776
   Keally Matthew, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P279, DOI 10.1109/RTAS.2010.15
   Kittler J, 1998, IEEE T PATTERN ANAL, V20, P226, DOI 10.1109/34.667881
   Krause A, 2005, NINTH IEEE INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, P20, DOI 10.1109/ISWC.2005.52
   Kukkonen J, 2009, IEEE PERVAS COMPUT, V8, P49, DOI 10.1109/MPRV.2009.23
   Kuncheva LI, 2003, MACH LEARN, V51, P181, DOI 10.1023/A:1022859003006
   Lombriser Clemens., 2007, 15 FACHTAGUNG KOMMUN, P127
   Macii D, 2008, IEEE INSTRU MEAS MAG, V11, P24, DOI 10.1109/MIM.2008.4534375
   Mann S, 1996, COMMUN ACM, V39, P23, DOI 10.1145/232014.232021
   Meng Y, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON GRANULAR COMPUTING, P629
   Murao K, 2008, LECT NOTES COMPUT SC, V5013, P197, DOI 10.1007/978-3-540-79576-6_12
   Patel S, 2009, SIXTH INTERNATIONAL WORKSHOP ON WEARABLE AND IMPLANTABLE BODY SENSOR NETWORKS, PROCEEDINGS, P234, DOI [10.1109/BSN.2009.53, 10.1109/P3644.52]
   Pattem S, 2003, LECT NOTES COMPUT SC, V2634, P32
   Polikar R., 2006, IEEE Circuits and Systems Magazine, V6, P21, DOI 10.1109/MCAS.2006.1688199
   RABINER LR, 1989, P IEEE, V77, P257, DOI 10.1109/5.18626
   Radunovic B, 2004, IEEE J SEL AREA COMM, V22, P1252, DOI 10.1109/JSAC.2004.829343
   Rakhmatov D., 2003, ACM Transactions on Embedded Computing Systems, V2, P277
   Rao NSV, 2001, IEEE T PATTERN ANAL, V23, P904, DOI 10.1109/34.946993
   Roggen D., 2010, 2010 Seventh International Conference on Networked Sensing Systems (INSS 2010), P233, DOI 10.1109/INSS.2010.5573462
   ROGGEN D., 2006, P 3 INT C NETW SENS, P119
   Roggen D, 2011, EURASIP J WIREL COMM, DOI 10.1155/2011/172831
   Santini S., 2006, P 3 INT C NETWORKED, P29
   Sharma R, 1998, P IEEE, V86, P853, DOI 10.1109/5.664275
   ST MICROELECTRONICS, 2009, TECH REP
   Stager M, 2007, PERVASIVE MOB COMPUT, V3, P300, DOI 10.1016/j.pmcj.2007.01.002
   Stiefmeier T, 2008, IEEE PERVAS COMPUT, V7, P42, DOI 10.1109/MPRV.2008.40
   Stiefmeier T, 2007, ELEVENTH IEEE INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, P41
   Stojmenovic I, 2001, IEEE T PARALL DISTR, V12, P1122, DOI 10.1109/71.969123
   Tian H., 2006, ACM Trans. Sensor Networks, V2, P1, DOI DOI 10.1145/1138127.1138128
   Tognetti Alessandro, 2006, Conf Proc IEEE Eng Med Biol Soc, V2006, P2510
   TOSHIBA, 2009, TOSH TG01 SMARTPH
   VILLALONGA C., 2009, P 1 INT WORKSH QUAL
   Viswanathan R, 1997, P IEEE, V85, P54, DOI 10.1109/5.554208
   Wang D, 2007, PROCEEDINGS OF FUTURE GENERATION COMMUNICATION AND NETWORKING, MAIN CONFERENCE PAPERS, VOL 1, P230
   Ward JA, 2006, IEEE T PATTERN ANAL, V28, P1553, DOI 10.1109/TPAMI.2006.197
   Wenzl H, 2005, J POWER SOURCES, V144, P373, DOI 10.1016/j.jpowsour.2004.11.045
   XIPOWER LTD, 2009, TECH REP
   Zappi P, 2008, LECT NOTES COMPUT SC, V4913, P17
   Zappi P, 2009, ENTERTAIN COMPUT, V1, P75, DOI 10.1016/j.entcom.2009.09.005
   Zappi Piero., 2009, Proc. IADIS Int. Conf. Wireless Applications and Computing, P171
   Zhang WY, 2007, IEEE INT C NETW SENS, P20
NR 70
TC 31
Z9 33
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2012
VL 11
IS 3
AR 68
DI 10.1145/2345770.2345781
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018OP
UT WOS:000309671200010
DA 2024-07-18
ER

PT J
AU Palermo, G
   Silvano, C
   Zaccaria, V
AF Palermo, Gianluca
   Silvano, Cristina
   Zaccaria, Vittorio
TI A Variability-Aware Robust Design Space Exploration Methodology for
   On-Chip Multiprocessors Subject to Application-Specific Constraints
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Design space exploration; performance estimation;
   multiprocessors multiobjective optimization; design of experiments;
   response surface modeling
ID PARAMETER VARIATIONS; PERFORMANCE; OPTIMIZATION; IMPACT; POWER; YIELD;
   DIE
AB Manufacturing process variation is dramatically becoming one of the most important challenges related to power and performance optimization for sub-90nm CMOS technologies. Process variability impacts the optimization of the target system metrics, that is, performance and energy consumption by introducing fluctuations and unpredictability. Besides, it impacts the parametric yield of the chip with respect to application level constraints by reducing the number of devices working within normal operating conditions.
   The impact of variability on systems with stringent application-specific requirements (such as portable multimedia and critical embedded systems) is much greater than on general-purpose systems given the emphasis on predictability and reduced operating margins. In this market segment, failing to address such a problem within the early design stages of the chip may lead to missing market deadlines and suffering greater economic losses.
   In the context of a design space exploration framework for supporting the platform-based design approach, we address the problem of robustness with respect to manufacturing process variations. First, we apply Response Surface Modeling (RSM) techniques to enable an efficient evaluation of the statistical measures of execution time and energy consumption for each system configuration. Then, we apply a robust design space exploration framework to afford the problem of the impact of manufacturing process variations onto the system-level metrics and consequently onto the application-level constraints. We finally provide a comparison of our design space exploration technique with conventional approaches on two different case studies.
C1 [Palermo, Gianluca; Silvano, Cristina; Zaccaria, Vittorio] Politecn Milan, Milan, Italy.
C3 Polytechnic University of Milan
RP Palermo, G (corresponding author), Politecn Milan, Milan, Italy.
EM gpalermo@elet.polimi.it; silvano@elet.polimi.it; zaccaria@elet.polimi.it
RI Silvano, Cristina/AFI-5172-2022; PALERMO, GIANLUCA/U-5867-2019; Silvano,
   Cristina/H-1550-2012
OI Silvano, Cristina/0000-0003-1668-0883; PALERMO,
   GIANLUCA/0000-0001-7955-8012; 
FU EC [MULTICUBE FP7-216693]
FX This work was supported in part by the EC under grant MULTICUBE
   FP7-216693.
CR [Anonymous], 2003, QUAL ENG
   [Anonymous], J EMBEDDED COMPUTING
   [Anonymous], 2006, Applied Statistics and Probability for Engineers
   [Anonymous], P 22 INT S COMP ARCH
   Ascia G, 2007, J SYST ARCHITECT, V53, P733, DOI 10.1016/j.sysarc.2007.01.004
   Beyer HG, 2007, COMPUT METHOD APPL M, V196, P3190, DOI 10.1016/j.cma.2007.03.003
   Borkar S, 2003, DES AUT CON, P338
   Bougard Bruno., 2008, Design,_Automation_and_Test_in Europe_Conference_and_Exhibition, 0, P716
   BOWMAN K., 2007, P INT S LOW POW EL D
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   BOX GEP, 1964, J ROY STAT SOC B, V26, P211, DOI 10.1111/j.2517-6161.1964.tb00553.x
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   De Sutter B, 2006, LECT NOTES COMPUT SC, V3985, P425
   Deb K, 2006, EVOL COMPUT, V14, P463, DOI 10.1162/evco.2006.14.4.463
   Eisele M, 1997, IEEE T VLSI SYST, V5, P360, DOI 10.1109/92.645062
   Gerstlauer A, 2009, IEEE T COMPUT AID D, V28, P1517, DOI 10.1109/TCAD.2009.2026356
   GORDON M., 2002, ACM SIGARCH COMPUT A
   Gordon MI, 2006, ACM SIGPLAN NOTICES, V41, P151, DOI 10.1145/1168919.1168877
   GRABNER T., 2006, P 4 INT C HARDW SOFT, P253
   HOROWITZ M., 2000, P 37 DES AUT C DAC 0
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   Ipek E, 2006, ACM SIGPLAN NOTICES, V41, P195, DOI 10.1145/1168918.1168882
   Jin Y, 2005, IEEE T EVOLUT COMPUT, V9, P303, DOI 10.1109/TEVC.2005.846356
   Joseph PJ, 2006, INT SYMP MICROARCH, P161
   Joseph PJ, 2006, INT S HIGH PERF COMP, P99, DOI 10.1109/HPCA.2006.1598116
   Kahng AB, 2002, IEEE CIRCUITS DEVICE, V18, P32, DOI 10.1109/MCD.2002.1021120
   Kalla R, 2004, IEEE MICRO, V24, P40, DOI 10.1109/MM.2004.1289290
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Lee BC, 2006, ACM SIGPLAN NOTICES, V41, P185, DOI [10.1145/1168917.1168881, 10.1145/1168919.1168881]
   Li ML, 2005, I S WORKL CHAR PROC, P34
   LI Y., 2006, P 12 INT S HIGH PERF, P502
   Lim D., 2006, Genetic Programming and Evolvable Machines, V7, P383, DOI 10.1007/s10710-006-9013-7
   Marculescu D, 2005, DES AUT CON, P11
   Monchiero M, 2008, IEEE T PARALL DISTR, V19, P666, DOI 10.1109/TPDS.2007.70756
   Montgomery D., 2010, Design and Analysis of Experiments
   MYERS RH, 1989, TECHNOMETRICS, V31, P137, DOI 10.2307/1268813
   Nassif S, 2007, INT EL DEVICES MEET, P569, DOI 10.1109/IEDM.2007.4419002
   Nikolov H, 2008, DES AUT CON, P574
   NOWAK E., 2002, IBM J RES DEV
   O'CONNOR P., 2006, P SNIC S, P1
   Okabe T, 2003, IEEE C EVOL COMPUTAT, P878
   PALERMO G., 2008, P INT C EMB COMP SYS
   Palermo G, 2009, IEEE T COMPUT AID D, V28, P1816, DOI 10.1109/TCAD.2009.2028681
   Palermo G, 2009, ASIA S PACIF DES AUT, P323, DOI 10.1109/ASPDAC.2009.4796501
   Palermo G, 2008, EMB SYST REAL TIME M, P7, DOI 10.1109/ESTMED.2008.4696986
   Rao RR, 2005, IEEE DES TEST COMPUT, V22, P376, DOI 10.1109/MDT.2005.89
   Renau J., 2005, SESC Simulator
   Sanz C, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P376
   SONG A., 1995, IEEE T SYST MAN CYB, V25, P11
   SRIVASTAVA A., 2005, P 42 DES AUT C
   Taguchi G., 1987, System of Experimental Design: Engineering Methods to Optimize Quality and Minimize Costs
   Teodorescu R, 2008, CONF PROC INT SYMP C, P363, DOI 10.1109/ISCA.2008.40
   Tiwari A, 2008, INT SYMP MICROARCH, P129, DOI 10.1109/MICRO.2008.4771785
   Tsai JT, 2004, IEEE T EVOLUT COMPUT, V8, P365, DOI 10.1109/TEVC.2004.826895
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
NR 56
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2012
VL 11
IS 2
AR 29
DI 10.1145/2220336.2220341
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NT
UT WOS:000307052900004
DA 2024-07-18
ER

PT J
AU Baiocchi, JA
   Childers, BR
   Davidson, JW
   Hiser, JD
AF Baiocchi, Jose A.
   Childers, Bruce R.
   Davidson, Jack W.
   Hiser, Jason D.
TI Enabling Dynamic Binary Translation in Embedded Systems with Scratchpad
   Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Measurement; Performance; Code generation;
   dynamic binary translation; footprint reduction; system-on-chip
ID FRAMEWORK
AB Important challenges for embedded systems can be addressed by dynamic binary translation. A dynamic binary translator stores translated instructions in a software-managed code cache, which is usually large to minimize overhead. This article shows how to use a small scratchpad memory for the code cache. A small code cache may require frequent code evictions and retranslation, which degrade performance. We propose techniques to reduce the number of instructions inserted by the translator and a way to form fragments that minimizes translated code size. With our techniques, a much smaller code cache can hold a program's translated code working set.
C1 [Baiocchi, Jose A.; Childers, Bruce R.] Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA.
   [Davidson, Jack W.; Hiser, Jason D.] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh; University of Virginia
RP Baiocchi, JA (corresponding author), Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA.
FU National Science Foundation [CCF-0811295, CCF-0811352, CCF-0811689,
   CNS-0702236, CNS-0716446, CNS-1012070]; Air Force Research Laboratory
   (AFRL) [FA8650-10-C-7025]; Division of Computing and Communication
   Foundations; Direct For Computer & Info Scie & Enginr [0811352] Funding
   Source: National Science Foundation
FX This work is sponsored in part by the National Science Foundation, under
   grants CCF-0811295, CCF-0811352, CCF-0811689, CNS-0702236, CNS-0716446
   and CNS-1012070 and by the Air Force Research Laboratory (AFRL) under
   contract FA8650-10-C-7025. The views and conclusions contained herein
   are those of the authors and should not be interpreted as necessarily
   representing the official policies or endorsements, either expressed or
   implied, of the U.S. Government or the AFRL.
CR Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   BAIOCCHI J., 2011, P DES AUT TEST EUR C, P1
   Baiocchi Jose., 2007, International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, P75
   Bala V, 2000, ACM SIGPLAN NOTICES, V35, P1, DOI 10.1145/358438.349303
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Bruening D, 2005, INT SYM CODE GENER, P74, DOI 10.1109/CGO.2005.19
   Bruening D, 2006, INT SYM CODE GENER, P28
   Bruening D, 2008, VEE'08: PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON VIRTUAL EXECUTION ENVIRONMENTS, P61
   Bruening Derek, 2004, Efficient, transparent, and comprehensive runtime code manipulation
   Desoli G, 2002, INT SYMP MICROARCH, P257, DOI 10.1109/MICRO.2002.1176255
   GUHA A., 2008, P WORKSH OPT DSP EMB
   GUHA A., 2007, P INT C HIGH PERF EM
   Guha A, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P1, DOI 10.1145/1878921.1878923
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hazelwood K., 2006, ACM T ARCHIT CODE OP, V3, P263
   Hazelwood K., 2002, Workshop on Interaction between Compilers and Computer Architectures, P92
   Hiser J. D., 2006, VEE 2006. Proceedings of the Second International Conference on Virtual Execution Environments, P122
   Hiser JD, 2011, ACM T ARCHIT CODE OP, V8, DOI 10.1145/1970386.1970390
   Intel Corporation, 2006, INT PXA27X PROC FAM
   Kiriansky V, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE 11TH USENIX SECURITY SYMPOSIUM, P191
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Miller JE, 2006, ACM SIGPLAN NOTICES, V41, P293, DOI 10.1145/1168918.1168894
   Nethercote N, 2007, ACM SIGPLAN NOTICES, V42, P89, DOI 10.1145/1273442.1250746
   Scott K, 2003, INT SYM CODE GENER, P36, DOI 10.1109/CGO.2003.1191531
   Shogan S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1052, DOI 10.1109/DATE.2004.1269032
   Smith J. E., 2005, VIRTUAL MACHINES VER
   Sridhar S., 2006, VEE 2006. Proceedings of the Second International Conference on Virtual Execution Environments, P175
   Udayakumaran Sumesh, 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P472
   Verma M, 2006, IEEE T VLSI SYST, V14, P802, DOI 10.1109/TVLSI.2006.878469
   Wei Hu, 2006, VEE 2006. Proceedings of the Second International Conference on Virtual Execution Environments, P2
   Wu Q, 2005, INT SYMP MICROARCH, P271
NR 31
TC 5
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 89
DI 10.1145/2362336.2399178
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700020
DA 2024-07-18
ER

PT J
AU Adler, R
   Schaefer, I
   Trapp, M
   Poetzsch-Heffter, A
AF Adler, Rasmus
   Schaefer, Ina
   Trapp, Mario
   Poetzsch-Heffter, Arnd
TI Component-Based Modeling and Verification of Dynamic Adaptation in
   Safety-Critical Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Reliability; Verification; Adaptive embedded systems;
   component-based modeling; verification
AB Adaptation is increasingly used in the development of safety-critical embedded systems, in particular to reduce hardware needs and to increase availability. However, composing a system from many reconfigurable components can lead to a huge number of possible system configurations, inducing a complexity that cannot be handled during system design. To overcome this problem, we propose a new component-based modeling and verification method for adaptive embedded systems. The component-based modeling approach facilitates abstracting a composition of components to a hierarchical component. In the hierarchical component, the number of possible configurations of the composition is reduced to a small number of hierarchical configurations. Only these hierarchical configurations have to be considered when the hierarchical component is used in further compositions such that design complexity is reduced at each hierarchical level. In order to ensure well-definedness of components, we provide a model of computation enabling the formal verification of critical requirements of the adaptation behavior.
C1 [Schaefer, Ina] Univ Kaiserslautern, Dept Comp Sci, Software Technol Grp, D-67653 Kaiserslautern, Germany.
C3 University of Kaiserslautern
EM inschaef@cs.uni-kl.de
FU Center of Mathematical and Computational Modelling CM2
FX Supported in part by the Center of Mathematical and Computational
   Modelling CM<SUP>2</SUP>.
CR ADLER R, 2007, P INT C FORM ENG MOD
   Agha G., 1986, Actors: a model of concurrent computation in distributed systems
   [Anonymous], 1995, Temporal verification of reactive systems-safety
   Atkinson Colin., 2002, COMPONENT BASED PROD
   Basu A, 2006, I C SOFTW ENG FORM M, P3
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Bures T., 2006, P INT C SOFTW ENG RE
   BURMESTER S, 2005, P INT C SOFTW ENG
   Clarke EM, 1999, MODEL CHECKING, P1
   Damm W, 2005, P FDN INT TECHN
   DEALFARO L, 2001, P 9 ANN S FDN SOFTW, P109
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   GEILEN M, 2004, P INT C EMB SOFTW
   GJORVEN E, 2008, P INT C COMP BAS SOF
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   HNETYNKA P, 2007, P INT C INF SYST IMP
   Jantsch Axel., 2004, MODELING EMBEDDED SY
   KEMMAN S, 2007, TOOL SUPPORTED SPECI
   LEDECZI A., 2001, P WORKSH INT SIGN PR
   Lee E.A, 2004, FORMAL ASPECTS COMPU, V16
   Lyu MichaelR., 1995, Software Fault Tolerance
   MOUSAVI MR, 2003, P INT C APPL CONC SY
   Nipkow Tobias, 2002, ISABELLE HOL PROOF A
   Plasil F, 2002, IEEE T SOFTWARE ENG, V28, P1056, DOI 10.1109/TSE.2002.1049404
   RAWASHDEH O, 2006, P AER C
   SCHAEFER I, 2008, THESIS U KAISERSLAUT
   SCHNEIDER K, 2005, P INT C APPL CONC SY
   SCHNEIDER K, 2006, P INT WORKSH SOFTW E
   Selic B., 1994, REAL TIME OBJECT ORI
   SHELTON C, 2004, P INT C DEP SYST NET
   SHELTON CP, 2003, P INT WORKSH OBJ OR
   Strunk EA, 2006, IEEE T DEPEND SECURE, V3, P172, DOI 10.1109/TDSC.2006.33
   Szyperski C., 1999, COMPONENT SOFTWARE O, V2nd
   Trapp M., 2005, THESIS U KAISERSLAUT
   TRAPP M, 2007, P INT MULT SOFTW ENG
   Vall'ee M, 2005, P 1 EUR YOUNG RES WO
   VANOMMERING RC, 1998, P WORKSH DEV EV SOFT
   YAN Z, 2007, P INT C APPL INF COM
   Zhang Ji, 2006, P 28 INT C SOFTW ENG, P371
NR 39
TC 17
Z9 19
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2010
VL 10
IS 2
AR 20
DI 10.1145/1880050.1880056
PG 39
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 702DT
UT WOS:000285875500006
DA 2024-07-18
ER

PT J
AU Tan, CC
   Sheng, B
   Wang, HD
   Li, Q
AF Tan, Chiu C.
   Sheng, Bo
   Wang, Haodong
   Li, Qun
TI Microsearch: A Search Engine for Embedded Devices Used in Pervasive
   Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Security; Algorithms; Embedded search engine; information
   retrieval; pervasive computing
AB In this article, we present Microsearch, a search system suitable for embedded devices used in ubiquitous computing environments. Akin to a desktop search engine, Microsearch indexes the information inside a small device, and accurately resolves a user's queries. Given the limited hardware, conventional search engine design and algorithms cannot be used. We adopt Information Retrieval (IR) techniques for query resolution, and proposed a new space-efficient top-k query resolution algorithm. A theoretical model of Microsearch is given to better understand the trade-offs in design parameters. Evaluation is done via actual implementation on off-the-shelf hardware.
C1 [Tan, Chiu C.; Sheng, Bo; Wang, Haodong; Li, Qun] Coll William & Mary, Dept Comp Sci, Williamsburg, VA 23185 USA.
C3 William & Mary
RP Tan, CC (corresponding author), Coll William & Mary, Dept Comp Sci, Williamsburg, VA 23185 USA.
EM cct@cs.wm.edu; shengbo@cs.wm.edu; wanghd@cs.wm.edu; liqun@cs.wm.edu
RI Sheng, Bo/J-5527-2013
OI Li, Qun/0000-0003-2231-6615; Sheng, Bo/0000-0001-5958-8935
FU US National Science Foundation [CNS-0721443, CNS-0831904, CNS-0747108];
   Division Of Computer and Network Systems; Direct For Computer & Info
   Scie & Enginr [0747108] Funding Source: National Science Foundation
FX This project was supported in part by US National Science Foundation
   grants CNS-0721443, CNS-0831904, and CAREER Award CNS-0747108.
CR Abowd GD, 1997, WIREL NETW, V3, P421, DOI 10.1023/A:1019194325861
   [Anonymous], WMCS200711 COLL WILL
   BAEZAYATES R, 2007, P WORLD WID WEB C QU
   CHEN J, 2001, P TEXT RETR C TREC G
   Cheverst K., 2000, CHI 2000 Conference Proceedings. Conference on Human Factors in Computing Systems. CHI 2000. The Future is Here, P17, DOI 10.1145/332040.332047
   Cheverst K., 2000, P ACM C MOBILE COMPU, P20, DOI DOI 10.1145/345910.345916
   Church K, 2007, ACM T WEB, V1, DOI 10.1145/1232722.1232726
   COMPANY A, 2008, YAFFS YET ANOTHER FL
   DAI H, 2004, P 2 INT C EMB NETW S, P176
   FALOUTSOS C, 1985, COMPUT SURV, V17, P49, DOI 10.1145/4078.4080
   FALOUTSOS C, 1995, CSTR3514 U MAR
   Frakes WB., 1992, Information retrieval: Data structures and algorithms
   FRENCH JC, 1999, P ANN C RES DEV INF
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   GAL E, 2005, P ANN C ANN TECHN C, P7
   Kamvar Maryam., 2006, P SIGCHI C HUMAN FAC, P701, DOI DOI 10.1145/1124772.1124877
   Kobayashi M, 2000, ACM COMPUT SURV, V32, P144, DOI 10.1145/358923.358934
   Mathur G, 2006, IPSN 2006: THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P374
   Mathur Gaurav., 2006, P 4 INT C EMBEDDED N, P195
   Nachman L., 2005, PROC 4 INT S INFORM, P61
   Pucheral P, 2001, VLDB J, V10, P120, DOI 10.1007/s007780100047
   Rekimoto J, 1998, SECOND INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS - DIGEST OF PAPERS, P68, DOI 10.1109/ISWC.1998.729531
   Shah C., 2004, Proceedings of Sheffield SIGIR 2004. The Twenty-Seventh Annual International ACM SIGIR Conference on Research and Development in Information Retrieval, P2, DOI 10.1145/1008992.1008996
   Starner T, 1997, FIRST INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS - DIGEST OF PAPERS, P169, DOI 10.1109/ISWC.1997.629938
   Tan CC, 2008, LECT NOTES COMPUT SC, V5013, P93, DOI 10.1007/978-3-540-79576-6_6
   Voorhees EllenM., 2002, NIST SPECIAL PUBLICA, P42
   Wang DM, 2008, SPE RESERV EVAL ENG, V11, P18, DOI 10.2118/99441-PA
   Wang H, 2008, P IEEE C COMP COMM I, P1382
   WANG H, 2006, INT J SENSOR NETWORK
   Woodhouse David., 2001, JFFS : The Journalling Flash File System
   Yap KK, 2005, P 3 INT C EMB NETW S, P166
   Zeinalipour-Yazti D., 2005, FAST'05: Proceedings of the 4th conference on USENIX Conference on File and Storage Technologies, P3
NR 32
TC 42
Z9 43
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 43
DI 10.1145/1721695.1721709
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900014
DA 2024-07-18
ER

PT J
AU Courbot, A
   Grimaud, G
   Vandewalle, JJ
AF Courbot, Alexandre
   Grimaud, Gilles
   Vandewalle, Jean-Jacques
TI Efficient Off-Board Deployment and Customization of Virtual
   Machine-Based Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Embedded operating systems; Java; deployment;
   software analysis; program customization
AB This article presents a new way to deploy and customize embedded virtual machine based operating systems for very restrained devices. Due to the specificity of restrained embedded devices (large usage of read-only memory, very few writable memory available, ... ), these systems are typically deployed off-board, in a process called romization. However, current romization solutions do not allow a complete deployment to take place outside of the execution device: they are capable of converting system components and applications into their executable form, but are unable to perform any operation that would require the system to be running. This results in a good part of the deployment being performed by the target device, at the cost of longer startup times, bloat with code and data that are only executed once at startup, and suboptimal memory placement of data structures. In this article, we propose a new romization scheme that allows the system to be started within a virtual execution environment, and thus to be fully deployed off-board before being transferred to its real execution support. We then take advantage of all the information provided by the deployed state in order to analyze and customize it, resulting in a very low-footprint, custom-tailored embedded system. The Java platform is used as a support to implement our romization architecture and perform our experiments. For the evaluated set of embedded applications, we were able to obtain embedded systems which memory footprint was lower than their J2ME counterpart, while being based on a full-fledged J2SE environment.
C1 [Courbot, Alexandre; Grimaud, Gilles] Univ Lille 1, IRCICA LIFL, INRIA Futurs, POPS Res Grp, F-59655 Villeneuve Dascq, France.
C3 Universite de Lille
RP Courbot, A (corresponding author), Univ Lille 1, IRCICA LIFL, INRIA Futurs, POPS Res Grp, F-59655 Villeneuve Dascq, France.
EM Alexandre.Courbot@lifl.fr
CR Aho A.V., 1986, COMPILERS PRINCIPLES
   [Anonymous], OSGI SERV PLATF REL
   Ball VE, 2002, STUD PRODUCT EFF, V2, P1
   Bell J, 2005, SAMPE J, V41, P41
   BIZZOTTO G, 2002, THESIS U LILLE 1
   BOTHNER P, 2003, LINUX J, V105, P4
   CABRI G, 2006, P 4 INT S PRINC PRAC, P62, DOI DOI 10.1145/1168054.1168064
   Carzaniga A., 1998, CUCS85798 U COL DEP
   Chanet D, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274861
   Chen Z., 2000, JAVA CARD TECHNOLOGY
   COBBS A, 2005, JC VIRTUAL MACHINE
   COURBOT A, 2005, P 2 INT S UB INT SMA
   Cousot P, 1996, ACM COMPUT SURV, V28, P324, DOI 10.1145/234528.234740
   Cousot P., 1977, C RECORD 4 ANN ACM S, P238, DOI DOI 10.1145/512950.512973
   DEVILLE D, 2002, P 2 WORKSH IND EXP S
   DEVILLE D, 2003, P 5 USENIX NORDU C
   Drossopoulou S, 1999, THEOR PRACT OBJ SYST, V5, P3, DOI 10.1002/(SICI)1096-9942(199901/03)5:1<3::AID-TAPO2>3.0.CO;2-T
   Goldberg A., 1983, Smalltalk 80: The Language and Its Implementation
   GOSLING J, 1993, SIGPLAN NOTICES, V30, P111
   GRCEVSKI N, 2004, P 3 C VIRT MACH RES, P12
   Hindley J. R., 1997, BASIC SIMPLE TYPE TH
   *IBM, 2003, WEBSPHERE STUD DEV D
   *J CONS, 2002, JEFF DRAFT SPEC
   *JITS DEV TEAM, 2006, JITS JAV SMALL
   *JITS DEV TEAM, 2008, JITS DEV MAN
   Jones R.E., 1996, Garbage Collection: Algorithms for Automatic Dynamic Memory Management
   Kawachiya K, 2007, VEE'07: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON VIRTUAL EXECUTION ENVIRONMENTS, P1
   Koshy J., 2005, 3rd International Conference on Embedded networked sensor systems, P243, DOI DOI 10.1145/1098918.1098945
   Kuck R. H., 1981, Proceedings of the 8th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, P207
   LEROY X, 2001, P INT C RES SMART CA, P150
   LEROY X, 2001, P 13 INT C COMP AID, P265
   Lindholm Tim., 1999, JAVA VIRTUAL MACHINE, V2nd
   MARQUET K, 2007, P 5 INT S PRINC PRAC, P155
   Muchnick S., 1997, ADV COMPILER DESIGN
   MULLER G, 1997, P 3 USENIX C OBJ OR
   PROEBSTING TA, 1997, P 3 USENIX C OBJ OR
   Puschner P, 2000, REAL-TIME SYST, V18, P115, DOI 10.1023/A:1008119029962
   Rayside D, 2002, SCI COMPUT PROGRAM, V45, P245, DOI 10.1016/S0167-6423(02)00059-X
   RAYSIDE D, 1999, P C CTR ADV STUD COL
   RELLERMEYER JS, 2007, SIGOPS OPER SYST REV, V41, P245
   SHAYLOR N, 2003, P 2003 ACM SIGPLAN C, P34
   *SMART CARD TRENDS, 2007, EUR EST 4 BILL SMART
   *SUN MICR, 2004, JAV APPL
   *SUN MICR, 2003, JAV CARD VIRT MACH S
   *SUN MICR, 2004, JAV SERVL TECHN IMPL
   Sun Microsystems, 2000, J2ME BUILD BLOCKS MO
   SUTTER BD, 2007, T EMBEDD COMPUT SYS, V6, P5
   Tip F, 2003, COMMUN ACM, V46, P35, DOI 10.1145/859670.859695
   Tip F, 2002, ACM T PROGR LANG SYS, V24, P625, DOI 10.1145/586088.586090
   TIP F, 1999, P 1999 ACM SIGPLAN C, P292
   Titzer BL, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P352, DOI 10.1145/1250734.1250775
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   *TOOLS INT STAND C, 1995, EX LINK FORM ELF VER
   [No title captured]
NR 54
TC 7
Z9 7
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 21
DI 10.1145/1698772.1698779
PG 53
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000007
DA 2024-07-18
ER

PT J
AU Yang, L
   Dick, RP
   Lekatsas, H
   Chakradhar, S
AF Yang, Lei
   Dick, Robert P.
   Lekatsas, Haris
   Chakradhar, Srimat
TI Online Memory Compression for Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Management; Performance; Embedded system; memory; compression
AB Memory is a scarce resource during embedded system design. Increasing memory often increases packaging costs, cooling costs, size, and power consumption. This article presents CRAMES, a novel and efficient software-based RAM compression technique for embedded systems. The goal of CRAMES is to dramatically increase effective memory capacity without hardware or application design changes, while maintaining high performance and low energy consumption. To achieve this goal, CRAMES takes advantage of an operating system's virtual memory infrastructure by storing swapped-out pages in compressed format. It dynamically adjusts the size of the compressed RAM area, protecting applications capable of running without it from performance or energy consumption penalties. In addition to compressing working data sets, CRAMES also enables efficient in-RAM filesystem compression, thereby further increasing RAM capacity.
   CRAMES was implemented as a loadable module for the Linux kernel and evaluated on a battery-powered embedded system. Experimental results indicate that CRAMES is capable of doubling the amount of RAM available to applications running on the original system hardware. Execution time and energy consumption for a broad range of examples are rarely affected. When physical RAM is reduced to 62.5% of its original quantity, CRAMES enables the target embedded system to support the same applications with reasonable performance and energy consumption penalties (on average 9.5% and 10.5%), while without CRAMES those applications either may not execute or suffer from extreme performance degradation or instability. In addition to presenting a novel framework for dynamic data memory compression and in-RAM filesystem compression in embedded systems, this work identifies the software-based compression algorithms that are most appropriate for use in low-power embedded systems.
C1 [Yang, Lei; Dick, Robert P.] Northwestern Univ, Evanston, IL 60208 USA.
C3 Northwestern University
RP Yang, L (corresponding author), Google Inc, Mountain View, CA 94043 USA.
EM leiyang@google.com; dickp@eecs.umich.edu; lekatsas@nec-labs.com;
   chak@nec-labs.com
RI Dick, Robert P/B-7137-2009
FU NEC Laboratories America; National Science Foundation [CNS-0721978,
   CNS-0347941]; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [0964764] Funding Source: National Science
   Foundation
FX This work was supported in part by NEC Laboratories America and in part
   by the National Science Foundation under awards CNS-0721978 and
   CNS-0347941.
CR [Anonymous], P DES AUT TEST EUR C
   [Anonymous], P OTT LIN S REDHAT I
   BARKLEY RE, 1989, P ACM S OP SYST PRIN, P167
   Bell T. C., 1990, TEXT COMPRESSION
   Bovet D.P., 2002, UNDERSTANDING LINUX, V2nd
   Chen G, 2003, ACM SIGPLAN NOTICES, V38, P282, DOI 10.1145/949343.949330
   Cortes T, 2000, SOFTWARE PRACT EXPER, V30, P567, DOI 10.1002/(SICI)1097-024X(20000425)30:5<567::AID-SPE312>3.0.CO;2-Z
   DOUGLIS F, 1993, P USENIX C
   Kjelso M, 1999, J SYST ARCHITECT, V45, P571, DOI 10.1016/S1383-7621(98)00006-X
   KJELSO M., 1996, 22 EUROMICRO C, P423, DOI DOI 10.1109/EURMIC.1996.546466
   Lee Chunho., MEDIABENCH TOOL EVAL
   LEE TC, 1989, PLATELET ACTIVATING, P1
   Lekatsas H, 2000, DES AUT CON, P294, DOI 10.1145/337292.337423
   McKusick M. K., 1988, Proceedings of the Summer 1988 USENIX Conference, P295
   PETERSON JL, 1977, COMMUN ACM, V20, P421, DOI 10.1145/359605.359626
   RIZZO L, 1997, OPER SYST REV, V31, P36
   ROY S, 2001, P PAR DISTR PROC S
   RUSSINOVICH M, 1996, RAM COMPRESSION ANAL
   SHAW C, 2003, P INT C VLSI DES
   Tremaine RB, 2001, IBM J RES DEV, V45, P271, DOI 10.1147/rd.452.0271
   TUDUCE IC, 2005, P USENIX C
   Wilson PR, 1999, PROCEEDINGS OF THE 1999 USENIX ANNUAL TECHNICAL CONFERENCE, P101
   Xu X.H., 2004, P 1 C COMPUTING FRON, P451, DOI [10.1145/977091, DOI 10.1145/977091]
   YANG L, 2005, P INT C HARDW SOFTW
   YOKOTSUKA M, 2004, WIREL SYST DESIGN
NR 25
TC 7
Z9 8
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 27
DI 10.1145/1698772.1698785
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000013
DA 2024-07-18
ER

PT J
AU Patterson, C
   Athanas, P
   Shelburne, M
   Bowen, J
   Surís, J
   Dunham, T
   Rice, J
AF Patterson, C.
   Athanas, P.
   Shelburne, M.
   Bowen, J.
   Suris, J.
   Dunham, T.
   Rice, J.
TI Slotless Module-Based Reconfiguration of Embedded FPGAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Performance; FPGA partial
   reconfiguration; runtime routing; streaming datapaths; latency tolerant
   channels; software defined radio
ID DESIGN
AB The difficult aspect of hardware reconfiguration is not creating the computational blocks, which are generally available from FPGA vendors and third parties, but linking the blocks in a manner that suits each application's unique connectivity, bandwidth, and latency requirements. Our approach uses the standard Xilinx implementation tools to generate dynamic module partial bitstreams, but choosing the module's coordinates and completing connections to other modules are runtime operations. Scripts automatically add interface wrappers to dynamic modules and generate a library of relocatable partial bitstreams. The library is used by an efficient runtime system that completes application requests for instancing and connecting modules, effectively insulating the designer from FPGA reconfiguration complexities. In this way, a large sandbox may be allocated to dynamic modules rather than fixed module slots and interconnect. Application engineers interact with the Wires on Demand (WoD) system through a runtime software API, and do not have to master hardware description languages and implementation tools.
C1 [Patterson, C.; Athanas, P.; Shelburne, M.; Bowen, J.; Suris, J.; Dunham, T.; Rice, J.] Virginia Tech, Blacksburg, VA 24061 USA.
C3 Virginia Polytechnic Institute & State University
RP Patterson, C (corresponding author), Virginia Tech, 302 Whittemore Hall 0111, Blacksburg, VA 24061 USA.
EM cameron.patterson@vt.edu
OI Bowen, John/0000-0003-2590-3399
FU United States Air Force [FA8651-06-C-0126]
FX This work is supported by the United States Air Force under Contract
   Number FA8651-06-C-0126. Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect the views of the United States Air Force.
CR [Anonymous], P 27 DES AUT C
   Athanas P, 2007, I C FIELD PROG LOGIC, P513, DOI 10.1109/FPL.2007.4380705
   Bergamaschi RA, 2001, IEEE DES TEST COMPUT, V18, P32, DOI 10.1109/54.953270
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Bieser C, 2006, P IEEE RAP SYST PROT, P193, DOI 10.1109/RSP.2006.32
   CARRUTHERS C, 1996, P CAN WORKSH FIELD P, P91
   Carvalho E, 2004, SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P10, DOI 10.1145/1016568.1016580
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   *EDK, 2008, PLATF STUD EDX
   GUCCIONE S, 1999, P 2 ANN C MIL AER AP
   GUCCIONE SA, 1999, P FPL99 GLASG UK, P215
   HASHIMOTO A, 1988, 25 YEARS DAC PAPERS, P35
   Horta E.L., 2001, PARBIT : A Tool to Transform Bitfiles to Implement Partial Reconfiguration of Field Programmable Gate Arrays (FPGAs)
   Horta EL, 2004, LECT NOTES COMPUT SC, V3203, P975
   Hübner M, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P97
   Jasiunas MD, 2003, 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P407, DOI 10.1109/FPT.2003.1275788
   Keller E, 2000, LECT NOTES COMPUT SC, V1800, P874
   Koh S, 2006, ANN IEEE SYM FIELD P, P273
   LAGADEC L, 2001, PLACING ROUTING EDIT, P357
   Lysecky R, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P480, DOI 10.1109/DATE.2004.1268892
   MALINIAK D, 2002, ELECT DESIGN
   MCMURCHIE L., 1995, P FPGA, P111, DOI 10.1109/FPGA.1995.242049
   Ogras UY, 2007, IEEE MICRO, V27, P86, DOI 10.1109/MM.2007.4378786
   Pasricha S, 2004, DES AUT CON, P113
   PINTO A, 2002, P DES AUT C DAC 02 A
   Poetter A, 2004, LECT NOTES COMPUT SC, V3203, P414
   Sedcole P., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P211
   Walder H., 2003, P INT PAR DISTR PROC
   *XIL INC, 2007, XAPP290 DIFF BAS PAR
   *XIL INC, 2006, UG 208 EARL ACC PART
NR 30
TC 2
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2009
VL 9
IS 1
AR 6
DI 10.1145/1596532.1596538
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 512AD
UT WOS:000271213200006
DA 2024-07-18
ER

PT J
AU Caspi, P
   Scaife, N
   Sofronis, C
   Tripakis, S
AF Caspi, Paul
   Scaife, Norman
   Sofronis, Christos
   Tripakis, Stavros
TI Semantics-preserving multitask implementation of synchronous programs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
AB We study the implementation of a synchronous program as a set of multiple tasks running on the same computer, and scheduled by a real-time operating system using some preemptive scheduling policy, such as fixed priority or earliest-deadline first. Multitask implementations are necessary, for instance, in multiperiodic applications, when the worst-case execution time of the program is larger than its smallest period. In this case, a single-task implementation violates the schedulability assumption and, therefore, the synchrony hypothesis does not hold. We are aiming at semantics-preserving implementations, where, for a given input sequence, the output sequence produced by the implementation is the same as that produced by the original synchronous program, and this under all possible executions of the implementation. Straightforward implementation techniques are not semantics-preserving. We present an intertask communication protocol, called DBP, that is semantics-preserving and memory-optimal. DBP guarantees semantical preservation under all possible triggering patterns of the synchronous program: thus, it is applicable not only to time-, but also event-triggered applications. DBP works under both fixed priority and earliest-deadline first scheduling. DBP is a nonblocking protocol based on the use of intermediate buffers and manipulations of write-to/read-from pointers to these buffers: these manipulations happen upon arrivals, rather than executions of tasks, which is a distinguishing feature of DBP. DBP is memory-optimal in the sense that it uses as few buffers as needed, for any given triggering pattern. In the worst case, DBP requires, at most, N + 2 buffers for each writer, where N is the number of readers for this writer.
C1 [Caspi, Paul; Scaife, Norman; Sofronis, Christos] Verimag Lab Ctr Equat, F-38610 Gieres, France.
   [Tripakis, Stavros] Verimag & Cadence Res Labs, Berkeley, CA 94704 USA.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS)
RP Caspi, P (corresponding author), Verimag Lab Ctr Equat, 2 Ave Vignate, F-38610 Gieres, France.
OI Tripakis, Stavros/0000-0002-1777-493X
CR [Anonymous], J ACM
   BALEANI M, 2005, 5 ACM INT C EMB SOFT, P187
   BARBOUR M, 1993, PRACTITIONERS HDB RE
   BENVENISTE A, 1991, P IEEE, V79, P1270, DOI 10.1109/5.97297
   BENVENISTE A, 2002, LNCS, V2491
   BURCH J, 1994, CAV 94
   Caspi P., 1987, 14 ACM S POPL
   Caspi P., 2003, LANGUAGES COMPILERS
   CHEN J, 1997, YCS286 U YORK DEP CO
   Clarke Edmund M., 2001, Model Checking
   Fersman E., 2004, Nordic Journal of Computing, V11, P129
   Halbwachs N, 1998, LECT NOTES COMPUT SC, V1427, P1, DOI 10.1007/BFb0028726
   Halbwachs Nicolas., 1992, Synchronous Programming of Reactive Systems
   HUANG H, 2002, USENIX 02
   PURI A, 1995, IEEE AM CONTR C
   QUEILLE J, 1981, LNCS, V137
   RATEL C, ACM SIGSOFT C SOFTW
   SCAIFE N, 2004, EUR C REAL TIM SYST
   SHA L, 1990, IEEE T COMPUTERS
   SOFRONIS C, 2006, 6 ACM INT C EMB SOFT
   Stankovic J. A., 1998, Deadline Scheduling for RealTime Systems EDF and Related Algorithms
   TRIPAKIS S, 2005, 5 ACM INT C EMB SOFT, P353
   TRIPAKIS S, 2002, LNCS, V2491
NR 23
TC 30
Z9 34
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 15
DI 10.1145/1331331.1331339
PG 40
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800008
DA 2024-07-18
ER

PT J
AU Kim, M
   Banerjee, S
   Dutt, N
   Venkatasubramanian, N
AF Kim, Minyoung
   Banerjee, Sudarshan
   Dutt, Nikil
   Venkatasubramanian, Nalini
TI Energy-aware cosynthesis of real-time multimedia applications on MPSoCs
   using heterogeneous scheduling policies
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
DE design; real-time scheduling; cosynthesis; MPSoC; energy
ID SYSTEMS
AB Real-time multimedia applications are increasingly being mapped onto MPSoC ( multiprocessor system-on-chip) platforms containing hardware-software IPs ( intellectual property), along with a library of common scheduling policies such as EDF, RM. The choice of a scheduling policy for each IP is a key decision that greatly affects the design's ability to meet real-time constraints, and also directly affects the energy consumed by the design. We present a cosynthesis framework for design space exploration that considers heterogeneous scheduling while mapping multimedia applications onto such MPSoCs. In our approach, we select a suitable scheduling policy for each IP such that system energy is minimized-our framework also includes energy-reduction techniques utilizing dynamic power management. Experimental results on a realistic multimode multimedia terminal application demonstrate that our approach enables us to select design points with up to 60.5% reduced energy for a given area constraint, while meeting all real-time requirements. More importantly, our approach generates a tradeoff space between energy and cost allowing designers to comparatively evaluate multiple system level mappings.
C1 [Kim, Minyoung; Banerjee, Sudarshan; Dutt, Nikil; Venkatasubramanian, Nalini] Univ Calif Irvine, Sch Informat & Comp Sci, Irvine, CA 92697 USA.
   [Banerjee, Sudarshan] Liga Syst, Sunnyvale, CA 94085 USA.
C3 University of California System; University of California Irvine
RP Kim, M (corresponding author), Univ Calif Irvine, Sch Informat & Comp Sci, Irvine, CA 92697 USA.
EM minyounk@ics.uci.edu; banerjee@ics.uci.edu; dutt@ics.uci.edu;
   nalini@ics.uci.edu
OI Venkatasubramanian, Nalini/0000-0001-7011-2268
CR BARUAH SK, 2004, WPDRTS 04
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   BIJLSMA T, 2006, RAW 06
   Buttazzo GC, 2005, REAL-TIME SYST, V29, P5, DOI 10.1023/B:TIME.0000048932.30002.d9
   Fiduccia C.M., 1982, DAC 04, P241
   Flautner K, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P324, DOI 10.1109/DATE.2004.1269261
   Helmig J., 2002, DEV CORE SOFTWARE TE
   HILL S, 2001, HOTCHIPS 01
   Kernighan B. W., 1970, The Bell System Technical Journal, V49, P291, DOI [10.1002/j.1538-7305.1970.tb01770.x, DOI 10.1002/J.1538-7305.1970.TB01770.X]
   Kim Hyung-Lae, 2006, Genomics & Informatics, V4, P16
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Marculescu R, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P207, DOI 10.1109/ICCAD.2001.968620
   Matic S, 2005, REAL TIM SYST SYMP P, P99
   Oh H, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P133, DOI 10.1109/CODES.2002.1003614
   Pham D, 2006, ASIA S PACIF DES AUT, P871, DOI 10.1109/ASPDAC.2006.1594796
   Pop P, 2006, ACM T DES AUTOMAT EL, V11, P593, DOI 10.1145/1142980.1142984
   Schmitz MT, 2005, IEEE T COMPUT AID D, V24, P153, DOI 10.1109/TCAD.2004.837729
   Shin I, 2004, REAL TIM SYST SYMP P, P57
   Shin I, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P2, DOI 10.1109/REAL.2003.1253249
   *STMICROELECTRONIC, ST NOM MULT PROC
   Wolf W, 2004, DES AUT CON, P681, DOI 10.1145/996566.996753
   Yang P, 2001, IEEE DES TEST COMPUT, V18, P46, DOI 10.1109/54.953271
   [No title captured]
NR 23
TC 17
Z9 19
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 9
DI 10.1145/1331331.1331333
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800002
DA 2024-07-18
ER

PT J
AU Liu, D
   Chen, Z
   Hua, B
   Yu, NH
   Tang, XN
AF Liu, Duo
   Chen, Zheng
   Hua, Bei
   Yu, Nenghai
   Tang, Xinan
TI High-performance packet classification algorithm for multithreaded IXP
   network processor
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
DE performance; algorithms; design; experimentation; network processor;
   packet classification; architecture; multi-threading; thread-level
   parallelism; embedded system design
AB Packet classification is crucial for the Internet to provide more value-added services and guaranteed quality of service. Besides hardware-based solutions, many software-based classification algorithms have been proposed. However, classifying at 10 Gbps speed or higher is a challenging problem and it is still one of the performance bottlenecks in core routers. In general, classification algorithms face the same challenge of balancing between high classification speed and low memory requirements. This paper proposes a modified recursive flow classification (RFC) algorithm, Bitmap-RFC, which significantly reduces the memory requirements of RFC by applying a bitmap compression technique. To speed up classifying speed, we exploit the multithreaded architectural features in various algorithm development stages from algorithm design to algorithm implementation. As a result, Bitmap-RFC strikes a good balance between speed and space. It can significantly keep both high classification speed and reduce memory space consumption. This paper investigates the main NPU software design aspects that have dramatic performance impacts on any NPU-based implementations: memory space reduction, instruction selection, data allocation, task partitioning, and latency hiding. We experiment with an architecture-aware design principle to guarantee the high performance of the classification algorithm on an NPU implementation. The experimental results show that the Bitmap-RFC algorithm achieves 10 Gbps speed or higher and has a good scalability on Intel IXP2800 NPU.
C1 [Liu, Duo] SW Univ Sci & Technol, Sch Comp Sci & Technol, Mianyang 621010, Peoples R China.
   [Chen, Zheng; Hua, Bei; Yu, Nenghai] Univ Sci & Technol China, Dept Comp Sci & Technol, Hefei 230027, Peoples R China.
   [Tang, Xinan] Intel Corp, Intel Compiler Lab, Santa Clara, CA 95054 USA.
C3 Southwest University of Science & Technology - China; Chinese Academy of
   Sciences; University of Science & Technology of China, CAS; Intel
   Corporation
RP Liu, D (corresponding author), SW Univ Sci & Technol, Sch Comp Sci & Technol, Mianyang 621010, Peoples R China.
EM liuduo@swust.edu.cn; jzchen@ustc.edu.cn; bhua@ustc.edu.cn;
   ynh@ustc.edu.cn; xinan.tang@intel.com
CR *AG, NETW PROC
   Allen JR, 2003, IBM J RES DEV, V47, P177, DOI 10.1147/rd.472.0177
   *AMCC, NETW PROC
   *AV, AV INTR MULT LIN CAR
   Baboescu F, 2003, IEEE INFOCOM SER, P53
   BABOESCU F, 2001, P ACM SIGCOMM, P199
   *CISC SYST, CISC CRS 1 CARR ROUT
   DEGERMARK M, 1997, P ACM SIGCOMM, P3
   Eatherton W, 2004, ACM SIGCOMM COMP COM, V34, P97, DOI 10.1145/997150.997160
   *FREESC, C PORT NETW PROC
   Gupta P, 1999, COMP COMM R, V29, P147, DOI 10.1145/316194.316217
   Gupta S. K., 2000, Agricultural Science Digest, V20, P1
   Hu Xianghui, 2006, P 11 ACM SIGPLAN S P, P168
   *HUAW, HUAW LAUNCH NETENGIN
   *INT, IXP2XXX NETW PROC
   KOUNAVIS ME, 2003, P 2 WORKSH NETW PROC
   Kulkarni C., 2003, P 2003 INT C COMP AR, P178
   LAKSHMAN TV, 1998, P ACM SIGCOMM, P203
   QI YX, 2006, P IASTED C COMM NETW
   Sherwood T, 2003, CONF PROC INT SYMP C, P288, DOI 10.1109/ISCA.2003.1207008
   Singh S., 2003, Proceedings of the 2003 conference on Applications, technologies, architectures, and protocols for computer communications, P213
   SPITZNAGEL E, 2003, COMPRESSED DATA STRU
   Srinivasan V., 1998, P IEEEACM SIGCOMM, P191
   TANG X, 1998, P SPAA 98, P130
   Tang XA, 1999, J PARALLEL DISTR COM, V58, P159, DOI 10.1006/jpdc.1999.1551
   Taylor DE, 2005, IEEE INFOCOM SER, P2068
   [No title captured]
NR 27
TC 5
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 16
DI 10.1145/1331331.1331340
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800009
DA 2024-07-18
ER

PT J
AU Turjan, A
   Kienhuis, B
   Deprettere, E
AF Turjan, Alexandru
   Kienhuis, Bart
   Deprettere, Ed
TI Classifying interprocess communication in process network representation
   of nested-loop programs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE static analysis; integer linear programming; matrix manipulations;
   hybrid classification approach
AB New embedded signal-processing architectures are emerging that are composed of loosely coupled heterogeneous components like CPUs or DSPs, specialized IP cores, reconfigurable units, or memories. We believe that these architectures should be programmed using the process network model of computation. To ease the mapping of applications, we are developing the Compaan compiler that automatically derives a process network (PN) description from an application written in Matlab or C. In this paper, we investigate a particular problem in nested loop programs, which is about classifying the interprocess communication in the PN representation of the nested loop program. The global memory arrays present in the code have to be replaced by a distributed communication structure used for communicating data between the network processes. We show that four types of communication exist, each exhibiting different requirements when realizing them in hardware or software. We first present two compile time tests that are based on integer linear programming to decide the type of the communication. In the second part of this paper, we present alternative classification techniques that have polynomial complexity. However, in some cases, those techniques do not give a definitive answer and the ILP tests have to be applied. All present tests are combined in a hybrid classification scheme that correctly classifies the interprocess communication. In only 5% of the cases to classify, we have to rely on integer linear programming while, in the remaining 95%, the alternative techniques presented in this paper are able to correctly classify each case. The hybrid classification scheme has become an important part of our Compaan compiler.
C1 [Turjan, Alexandru; Kienhuis, Bart; Deprettere, Ed] Leiden Inst Adv Comp Sci, Leiden, Netherlands.
C3 Leiden University
RP Turjan, A (corresponding author), Leiden Inst Adv Comp Sci, Leiden, Netherlands.
CR [Anonymous], 1995, THESIS U CALIFORNIA
   Basten T, 2001, CONCUR SYST ENGN SER, V59, P1
   CLAUSS P, 1996, 10 INT C SUP PHIL PA
   DAVIS II, 2001, M0112 UCBERL U CAL D
   de Kock EA, 2000, DES AUT CON, P402
   DEGREEF E, 1977, PARALLEL PROCESSING
   FEAUTRIER P, 1988, RAIRO-RECH OPER, V22, P243
   KAHN G, 1974, P IFIP C 74 N HOLL A
   Kienhuis B, 2002, LECT NOTES COMPUT SC, V2268, P18
   KIENHUIS B, 2000, P 8 INT WORKSH HARDW
   Lefebvre V, 1998, PARALLEL COMPUT, V24, P649, DOI 10.1016/S0167-8191(98)00029-5
   Nemhauser G., 1988, INTEGER COMBINATORIA, DOI DOI 10.1002/9781118627372
   PUGH W, 1992, COMMUN ACM, V35, P102, DOI 10.1145/135226.135233
   Quilleré F, 2000, ACM T PROGR LANG SYS, V22, P773, DOI 10.1145/365151.365152
   RIJPKEMA E, 2002, THESIS LEIDEN U NETH
   Schrijver A., 1998, THEORY LINEAR INTEGE
   Stefanov T, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P90, DOI 10.1109/CODESS.2003.1275265
   STEFANOV T, 2004, P DATE2004 PAR
   STRAVERS P, 2001, P INT S VLSI TECHN S
   TEICH J, 1993, INTEGRATION, V14, P297, DOI 10.1016/0167-9260(93)90013-3
   TURJAN A, 2004, INT C COMP ARCH SYNT
   TURJAN A, 2003, P IEEE 14 INT C APPL
   TURJAN A, 2002, P IEEE 13 INT C APPL
   WILDE D, 2002, P EUROPAR96 LYON FRA
   Zissulescu C., 2003, P 13 INT C FIELD PRO
NR 25
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 2
AR 13
DI 10.1145/1234675.1234680
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LB
UT WOS:000256880400005
DA 2024-07-18
ER

PT J
AU Wagner, FR
   Cesário, W
   Jerraya, AA
AF Wagner, Flavo R.
   Cesario, Wander
   Jerraya, Ahmed A.
TI Hardware/software IP integration using the ROSES design environment
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE design; systems-on-chip; IP integration
AB Considering current time-to-market pressures, IP reuse is mandatory for the design of complex embedded systems-on-chip (SoC). The integration of IP components into a given design is the most complex task in the whole reuse process. This paper describes the IP integration approach implemented in the ROSES design environment, which presents a unique combination of features that enhance IP reuse: automatic assembly of interfaces between heterogeneous software and hardware IP components; easy adaptation to different on-chip communication structures and bus and core standards; generation of customized and minimal OSs for programmable components; and an architecture-independent high-level API embedded into SystemC that makes application software independent from system implementation. Application code is written by using communication functions available in this API. ROSES automatically assembles wrappers that implement these functions, such that the application code does not need to be modified in order to run in the final synthesized system.
C1 [Wagner, Flavo R.] Univ Fed Rio Grande do Sul, Inst Informat, BR-91501970 Porto Alegre, RS, Brazil.
   [Cesario, Wander] MND, F-78180 Montignty Le Bretonneux, France.
   [Jerraya, Ahmed A.] TIMA Lab, F-38031 Grenoble, France.
C3 Universidade Federal do Rio Grande do Sul; Communaute Universite
   Grenoble Alpes; Institut National Polytechnique de Grenoble; Universite
   Grenoble Alpes (UGA); Centre National de la Recherche Scientifique
   (CNRS)
RP Wagner, FR (corresponding author), Univ Fed Rio Grande do Sul, Inst Informat, Mail Box 15064, BR-91501970 Porto Alegre, RS, Brazil.
EM flavio@inf.ufrgs.br; wcesario@mnd.fr; Ahmed.Jerraya@imag.fr
RI Wagner, Flavio Rech/Z-2433-2019; Jerraya, Ahmed/R-2556-2019
OI Wagner, Flavio Rech/0000-0003-2199-2785; 
CR Barna C, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P689, DOI 10.1109/DATE.1999.761204
   Benini L, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P418, DOI 10.1109/DATE.2002.998307
   Benini L, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P696
   Bergamaschi RA, 2000, DES AUT CON, P420, DOI 10.1145/337292.337526
   Birnbaum M, 1999, COMPUTER, V32, P42, DOI 10.1109/2.769442
   BOKE C, 2000, P WORKSH ARCH EMB SY
   Brunel JY, 2000, DES AUT CON, P406, DOI 10.1145/337292.337515
   Cesário W, 2002, DES AUT CON, P789, DOI 10.1109/DAC.2002.1012730
   CHOU P, 1999, P DES AUT C, P44
   DIAZNAVA M, 2002, IEEE COMMUNICATI DEC, V40, P92
   Gauthier L, 2001, IEEE T COMPUT AID D, V20, P1293, DOI 10.1109/43.959858
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Lyonnard D, 2001, DES AUT CON, P518, DOI 10.1109/DAC.2001.935563
   Passerone R, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P8, DOI [10.1145/277044.277047, 10.1109/DAC.1998.724431]
   RAMMIG F, 2000, P FOR DES LANG
   Rowson JA, 1997, DES AUT CON, P178, DOI 10.1145/266021.266060
   Schaumont P., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P784, DOI 10.1109/DAC.1999.782127
   SHANDLE J, 2002, EEDESIGN
   Smith J, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P14, DOI 10.1109/DAC.1998.724432
NR 19
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 3
AR 17
DI 10.1145/1275986.1275989
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LC
UT WOS:000256880500003
DA 2024-07-18
ER

PT J
AU Zacharopoulos, G
   Ejjeh, A
   Jing, Y
   Yang, EY
   Jia, TY
   Brumar, I
   Intan, J
   Huzaifa, M
   Adve, S
   Adve, V
   Wei, GY
   Brooks, D
AF Zacharopoulos, Georgios
   Ejjeh, Adel
   Jing, Ying
   Yang, En-Yu
   Jia, Tianyu
   Brumar, Iulian
   Intan, Jeremy
   Huzaifa, Muhammad
   Adve, Sarita
   Adve, Vikram
   Wei, Gu-Yeon
   Brooks, David
TI Trireme: Exploration of Hierarchical Multi-level Parallelism for
   Hardware Acceleration
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Accelerators; ASICs; compiler techniques and optimizations; design
   tools; heterogeneous systems parallelism
AB The design of heterogeneous systems that include domain specific accelerators is a challenging and time-consuming process. While taking into account area constraints, designers must decide which parts of an application to accelerate in hardware and which to leave in software. Moreover, applications in domains such as Extended Reality (XR) offer opportunities for various forms of parallel execution, including loop level, task level, and pipeline parallelism. To assist the design process and expose every possible level of parallelism, we present Trireme, a fully automated tool-chain that explores multiple levels of parallelism and produces domain-specific accelerator designs and configurations that maximize performance, given an area budget. FPGA SoCs were used as target platforms, and Catapult HLS [7] was used to synthesize RTL using a commercial 12 nm FinFET technology. Experiments on demanding benchmarks from the XR domain revealed a speedup of up to 20x, as well as a speedup of up to 37x for smaller applications, compared to software-only implementations.
C1 [Zacharopoulos, Georgios; Jia, Tianyu; Brumar, Iulian; Wei, Gu-Yeon; Brooks, David] Harvard Univ, POB 121, Cambridge, MA 43017 USA.
   [Ejjeh, Adel; Jing, Ying; Intan, Jeremy; Huzaifa, Muhammad; Adve, Sarita; Adve, Vikram] Univ Illinois, 201 N Goodwin Ave, Champaign, IL USA.
C3 Harvard University; University of Illinois System; University of
   Illinois Urbana-Champaign
RP Zacharopoulos, G (corresponding author), Harvard Univ, POB 121, Cambridge, MA 43017 USA.
EM georgios@seas.harvard.edu; aejjeh@illinois.edu; yingj4@illinois.edu;
   enyu_yang@g.harvard.edu; tjia@g.harvard.edu; ibrumar@g.harvard.edu;
   jintan2@illinois.edu; huzaifa2@illinois.edu; sadve@illinois.edu;
   vadve@illinois.edu; guyeon@seas.harvard.edu; dbrooks@eecs.harvard.edu
OI Jia, Tianyu/0000-0002-4570-4613; Brumar, Iulian/0000-0003-0403-856X
FU Swiss National Science Foundation (SNSF) [191497]; National Science
   Foundation (US) [CCF 16-19245]; NSF [CNS-1718160]; DARPA through the
   Domain-Specific System on Chip (DSSoC) program; Applications Driving
   Architectures (ADA) Research Center, a JUMP Center - SRC; DARPA
FX This work was supported in part by the "Software Analysis for
   Heterogeneous Computing Architectures" (grant no. 191497) project funded
   by the Swiss National Science Foundation (SNSF), by the National Science
   Foundation (US) under grant CCF 16-19245 and NSF grant CNS-1718160, by
   DARPA through the Domain-Specific System on Chip (DSSoC) program, by the
   Applications Driving Architectures (ADA) Research Center, a JUMP Center
   co-sponsored by SRC and DARPA and by two gifts from Intel Corp.
CR [Anonymous], 2017, VIV HIGH LEV SYNTH
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   BRON C, 1973, COMMUN ACM, V16, P575, DOI 10.1145/362342.362367
   Brooks D, 2021, ACM T EMBED COMPUT S, DOI DOI 10.1145/3546070
   Cadence, 2016, STRAT HIGH LEV SYNTH
   Campanoni S, 2014, CONF PROC INT SYMP C, P217, DOI 10.1109/ISCA.2014.6853215
   Canis Andrew, 2013, P INT C COMPILERS AR
   Catapult, 2017, CAT HIGH LEV SYNTH
   Durst D, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P408, DOI 10.1145/3385412.3385983
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Ferretti L, 2023, ACM T DES AUTOMAT EL, V28, DOI 10.1145/3570925
   Ferretti L, 2021, Arxiv, DOI arXiv:2111.14767
   Huzaifa M, 2021, I S WORKL CHAR PROC, P24, DOI 10.1109/IISWC53511.2021.00014
   Koeplinger D, 2018, ACM SIGPLAN NOTICES, V53, P296, DOI [10.1145/3296979.3192379, 10.1145/3192366.3192379]
   Kotsifakou M, 2018, ACM SIGPLAN NOTICES, V53, P68, DOI 10.1145/3200691.3178493
   Kumar S., 2016, Proc. ICS, P1, DOI 10.1109/ccip.2016.7802852
   Lai YH, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P242, DOI 10.1145/3289602.3293910
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   LLVM Project, CIRC IR COMP TOOLS C
   Margerm S, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P245, DOI 10.1109/MICRO.2018.00028
   Meeus W, 2012, DES AUTOM EMBED SYST, V16, P31, DOI 10.1007/s10617-012-9096-8
   Nardi L, 2019, I S MOD ANAL SIM COM, P425, DOI 10.1109/MASCOTS.2019.00053
   Nguyen T, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P5, DOI 10.1145/2847263.2847344
   Papakonstantinou A, 2009, 2009 IEEE 7TH SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS (SASP 2009), P35, DOI 10.1109/SASP.2009.5226333
   Pilato Christian, 2012, P 23 INT C FIELD PRO
   Reagen B, 2014, I S WORKL CHAR PROC, P110, DOI 10.1109/IISWC.2014.6983050
   Rogers S, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P471, DOI 10.1109/MICRO50266.2020.00047
   Schardl TB, 2017, ACM SIGPLAN NOTICES, V52, P249, DOI [10.1145/3018743.3018758, 10.1145/3155284.3018758]
   Shao YS, 2016, INT SYMP MICROARCH
   Shao YS, 2014, CONF PROC INT SYMP C, P97, DOI 10.1109/ISCA.2014.6853196
   Simonite Tom, 2016, MIT TECHNOL REV, V13, P40
   Stratton J. A., 2012, IMPACT1201 U ILL URB
   Xilinx, 2017, XIL ALL PROGR SOC PO
   Yao Yuan, CAVA CAMERA VISION P
   Zacharopoulos G, 2019, PR IEEE COMP DESIGN, P129, DOI 10.1109/ICCD46524.2019.00024
   Zacharopoulos G, 2019, IEEE T COMPUT AID D, V38, P741, DOI 10.1109/TCAD.2018.2818689
   Zacharopoulos G, 2018, PROCEEDINGS 2018 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), P91, DOI 10.1109/HPCS.2018.00030
   Zacharopoulos Georgios, 2017, TECHNICAL REPORT
   Zhou RY, 2019, INT SYM CODE GENER, P15, DOI [10.1109/CGO.2019.8661196, 10.17863/CAM.33893]
NR 39
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 53
DI 10.1145/3580394
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400014
DA 2024-07-18
ER

PT J
AU Chen, WW
   Wang, Y
   Xu, Y
   Gao, CS
   Liu, C
   Zhang, L
AF Chen, Weiwei
   Wang, Ying
   Xu, Ying
   Gao, Chengsi
   Liu, Cheng
   Zhang, Lei
TI A Framework for Neural Network Architecture and Compile Co-optimization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE DNN-scheduling Co-design; hardware-aware neural architecture search;
   compiler optimization
AB The efficiency of deep neural network (DNN) solutions on real hardware devices are mainly decided by the DNN architecture and the compiler-level scheduling strategy on the hardware. When we try to fully exploit the underlying hardware and obtain the optimal tradeoff between DNN accuracy and runtime performance, we discovered that the two optimization goals of DNN architecture and scheduling policy are intimately related to each other. However, current hardware-aware Neural Architecture Search (NAS) methods primarily focus on the DNN architecture search process, ignoring the effects of various compiler-level scheduling strategies (e.g., graph-level optimization, loop transformations, parallelization, etc.) on network candidates being evaluated in the search process. As a result, they may overlook the true-optimal DNN implementations on hardware, which can only be discovered by trying-out different combinations of scheduling strategies and DNN architectures. This work proposes a NAS framework (CHaNAS) that searches for not only the network architecture but also the dedicated compiler-level scheduling policy, as the optimal co-design solution on the target hardware. We propose to use a block-based pre-scheduling methodology to reduce the co-design search space and enable the automatic generation of the optimal co-design, including the network architecture and the tensor programs that practice the scheduling policy. Further, we introduce a new search objective function based on the generalization gap to prevent the selection of architectures that are prone to overfitting. We evaluate CHaNAS on Imagenet on different hardware back-ends against the state-of-the-art hardware-aware search method based on the MobileNet-v3 search space. Experimental results show that the co-design solutions obtained by ChaNAS show up to 1.6x, 1.9x, and 1.7x performance boost on NVIDIA P100 GPU, Intel Xeon 8163 CPU, and Samsung Note 10 Mobile, respectively, over the baselines of the same-level accuracy.
C1 [Chen, Weiwei; Xu, Ying; Gao, Chengsi; Liu, Cheng; Zhang, Lei] Chinese Acad Sci, Inst Comp Technol, 6 Ke Xue Yuan South Rd, Beijing 100190, Peoples R China.
   [Chen, Weiwei; Xu, Ying; Gao, Chengsi] Univ Chinese Acad Sci, Beijing 100190, Peoples R China.
   [Wang, Ying] Chinese Acad Sci, Inst Comp Technol, Zhejiang Lab, 6 Ke Xue Yuan South Rd, Beijing 100190, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; Chinese Academy of Sciences; Institute of Computing Technology,
   CAS; Zhejiang Laboratory
RP Wang, Y (corresponding author), Chinese Acad Sci, Inst Comp Technol, Zhejiang Lab, 6 Ke Xue Yuan South Rd, Beijing 100190, Peoples R China.
EM chenweiwei@ict.ac.cn; wangying2009@ict.ac.cn; xuying18z@ict.ac.cn;
   gaochengsi17z@ict.ac.cn; liucheng@ict.ac.cn; zlei@ict.ac.cn
RI Wang, Ying/ABD-4070-2020; liu, cheng/AAT-3625-2021
OI liu, cheng/0000-0002-5542-7306; Wang, Ying/0000-0001-5172-4736; Chen,
   Weiwei/0000-0003-2845-1666
FU National Natural Science Foundation of China [61874124, 61876173];
   Strategic Priority Research Program of Chinese Academy of Science
   [XDC05030201]; 2025 Key Technology Innovation Program of Ningbo City
   [2018B10035]
FX This work was supported by the National Natural Science Foundation of
   China (No. 61874124 and 61876173), the Strategic Priority Research
   Program of Chinese Academy of Science (Grant No. XDC05030201), and 2025
   Key Technology Innovation Program of Ningbo City (No. 2018B10035).
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Abdelfattah MS, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218596
   Amid A, 2019, IBM J RES DEV, V63, DOI 10.1147/JRD.2019.2942284
   Ankit A, 2018, IEEE WRK SIG PRO SYS, P1, DOI 10.1109/SiPS.2018.8598419
   [Anonymous], 2020, NVIDIA
   [Anonymous], 2020, GOOGLE
   Bacis M, 2017, IEEE SYM PARA DISTR, P90, DOI 10.1109/IPDPSW.2017.44
   Bender G., 2018, PR MACH LEARN RES, P550
   Cai Han, 2019, INT C LEARN REPR
   Cai Han, 2020, P INT C LEARN REPR
   Chen TQ, 2015, Arxiv, DOI arXiv:1512.01274
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chen TQ, 2018, ADV NEUR IN, V31
   Chen WW, 2020, DES AUT TEST EUROPE, P1283, DOI 10.23919/DATE48585.2020.9116474
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2017, IEEE MICRO, V37, P12, DOI 10.1109/MM.2017.54
   Chetlur S, 2014, Arxiv, DOI [arXiv:1410.0759, DOI 10.48550/ARXIV.1410.0759]
   Cyphers S, 2018, Arxiv, DOI arXiv:1801.08058
   Das A, 2016, IEEE T PARALL DISTR, V27, P869, DOI 10.1109/TPDS.2015.2412137
   Das A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544392
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Guan H, 2021, COMMUN ACM, V64, P62, DOI 10.1145/3418297
   Gupta Suyog, 2020, arXiv
   Hao C, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317829
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Inter MKL-DNN, US
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Jiang WW, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317757
   Kwon H, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P754, DOI 10.1145/3352460.3358252
   Li Yuhong, 2020, 2020 57 ACMIEEE DESI, P1
   Lin J, 2020, Arxiv, DOI arXiv:2007.10319
   Liu H, 2019, INT C LEARNING REPRE, DOI DOI 10.1109/CVPR42600.2020.00243
   Lu Qing, 2019, arXiv
   Ma XL, 2020, AAAI CONF ARTIF INTE, V34, P5117
   Ma YF, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P45, DOI 10.1145/3020078.3021736
   Marculescu D, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3243479
   Mullapudi RT, 2015, ACM SIGPLAN NOTICES, V50, P429, DOI [10.1145/2775054.2694364, 10.1145/2694344.2694364]
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   Niu W, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P907, DOI 10.1145/3373376.3378534
   Paszke A, 2019, ADV NEUR IN, V32
   Pham H, 2018, PR MACH LEARN RES, V80
   Radosavovic Ilija, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P10425, DOI 10.1109/CVPR42600.2020.01044
   Ragan-Kelley J, 2013, ACM SIGPLAN NOTICES, V48, P519, DOI 10.1145/2499370.2462176
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Vasilache N, 2018, Arxiv, DOI arXiv:1802.04730
   Venkat A, 2019, INT J HIGH PERFORM C, V33, P1275, DOI 10.1177/1094342019866247
   Wang Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898003
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Xiao QC, 2017, DES AUT CON, DOI 10.1145/3061639.3062244
   Xu YH, 2020, Arxiv, DOI arXiv:2001.06392
   Yang L, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218676
   Yang YF, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P23, DOI 10.1145/3289602.3293902
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zheng LM, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P863
   Zheng SZ, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P859, DOI 10.1145/3373376.3378508
   Zhou H., 2019, P 36 INT C MACHINE L, P7603
   Zhou YQ, 2021, Arxiv, DOI arXiv:2102.08619
   Zoph B., 2017, P 5 INT C LEARN REPR
NR 58
TC 1
Z9 1
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3533251
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900005
OA Bronze
DA 2024-07-18
ER

PT J
AU Hessien, S
   Hassan, M
AF Hessien, Salah
   Hassan, Mohamed
TI PISCOT: A Pipelined Split-Transaction COTS-Coherent Bus for Multi-Core
   Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Datasets; neural networks; gaze detection; text tagging
ID INTERFERENCE
AB Tasks in modern embedded systems such as automotive and avionics communicate among each other using shared data towards achieving the desired functionality of the whole system. In commodity platforms, cores communicate data through the shared memory hierarchy and correctness is maintained by a cache coherence protocol. Recent works investigated the deployment of coherence protocols in real-time systems and showed significant performance improvements. Nonetheless, we find these works to require modifications to commodity coherence protocols, assume simple in-order pipelines, and most importantly suffer from significant latency delays due to coherence interference along with average performance degradation. In this work, we propose PISCOT: a predictable and coherent bus architecture that (i) provides a considerably tighter bound compared to the state-of-the-art predictable coherent solutions (4x tighter bounds in a quad-core system). (ii) It does so with a negligible performance loss compared to conventional high-performance architecture coherence delays (less than 4% for SPLASH-3 benchmarks). This improves average performance by up to 5x (2.8x on average) compared to its predictable coherence counterpart. Finally, (iii) it achieves that without requiring any modifications to conventional coherence protocols. We show this by integrating PISCOT on top of two protocols with a detailed implementation with complete transient states: MSI and MESI.
C1 [Hessien, Salah; Hassan, Mohamed] McMaster Univ, Dept Elec & Comp Engn, ITB A111,1280 Main St West, Hamilton, ON L8S 4K1, Canada.
C3 McMaster University
RP Hessien, S (corresponding author), McMaster Univ, Dept Elec & Comp Engn, ITB A111,1280 Main St West, Hamilton, ON L8S 4K1, Canada.
EM salahga@mcmaster.ca; mohamed.hassan@mcmaster.ca
OI Hassan, Mohamed/0000-0001-5926-5861
CR [Anonymous], 2011, SYNTHESIS LECT COMPU
   Bain W. L.  Jr., 1981, 8th Annual Symposium on Computer Architecture, P107
   Bansal A, 2021, Arxiv, DOI arXiv:1909.05349
   Becker M, 2016, PROC EUROMICR, P14, DOI 10.1109/ECRTS.2016.14
   Chisholm M, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P57, DOI [10.1109/RTSS.2016.32, 10.1109/RTSS.2016.015]
   Fischer Michael A., 1988, US Patent, Patent No. [4,785,394, 4785394]
   Freescale semicondutor, 2016, T2080RM FREESC SEM
   Gracioli G, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2830555
   Gracioli Giovani, 2015, ACM SIGOPS OPER SYST, V2015
   Guo DL, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3158208
   Hamann A., 2017, P EUR C REAL TIM SYS, V76
   Hardy D, 2009, REAL TIM SYST SYMP P, P68, DOI 10.1109/RTSS.2009.34
   Hassan M, 2016, IEEE REAL TIME
   Hassan M, 2018, REAL TIM SYST SYMP P, P495, DOI 10.1109/RTSS.2018.00062
   Hassan M, 2018, IEEE T COMPUT AID D, V37, P2323, DOI 10.1109/TCAD.2018.2857379
   Hassan M, 2017, IEEE REAL TIME, P235, DOI 10.1109/RTAS.2017.13
   Hassan Mohamed, 2020, LEIBNIZ INT P INFORM, V16, P1
   Hebbache F, 2018, REAL TIM SYST SYMP P, P456, DOI 10.1109/RTSS.2018.00059
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Hessien S, 2020, REAL TIM SYST SYMP P, P218, DOI 10.1109/RTSS49844.2020.00029
   Kausar A, 2021, POLYM-PLAST TECH MAT, V60, P816, DOI 10.1080/25740881.2020.1867174
   Kaushik Anirudh M., 2019, IEEE REAL TIME SYSTE
   Kaushik AM, 2021, IEEE T COMPUT, V70, P2098, DOI 10.1109/TC.2020.3037747
   Kelter T, 2011, EUROMICRO, P3, DOI 10.1109/ECRTS.2011.9
   Khaira Manpreet S., 1996, US Patent, Patent No. [5,574,867, 5574867]
   Kim Namhoon, 2017, IEEE REALTIME EMBEDD
   Lesage B., 2010, P 18 INT C REAL TIM, P2283
   Man-Ki Yoon, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P227, DOI 10.1109/RTSS.2011.28
   Mancuso Renato, 2013, IEEE 19 REAL TIME EM
   Martin M., 2012, Commun. ACM
   Paolieri M, 2009, CONF PROC INT SYMP C, P57, DOI 10.1145/1555815.1555764
   Pellizzoni R, 2008, REAL TIM SYST SYMP P, P221, DOI 10.1109/RTSS.2008.42
   Poletti F, 2003, DES AUTOM EMBED SYST, V8, P189, DOI 10.1023/B:DAEM.0000003962.54165.5c
   PONG F, 1995, IEEE T PARALL DISTR, V6, P773, DOI 10.1109/71.406955
   Pujol Roger, 2020, IEEE DESIGN AUTOMATI, P1
   Radack David, 2018, Civil Certification of Multi-core Processing Systems in Commercial Avionics
   Schoeberl Martin, 2009, SPRINGER INT WORKSHO
   Sensfelder Nathanael, 2020, 32 EUROMICRO C REAL
   Sensfelder Nathanael, 2019, 31 EUROMICRO C REAL
   Singhal Ashok, 1999, US Patent, Patent No. [5,978,874, 5978874]
   Sritharan N., 2017, HOURGLASS PREDICTABL
   Sritharan Nivedita, 2019, ENABLING PREDICTABLE
   Younis Mohamed, 2002, US Patent App, Patent No. [09/821,601, 09821601]
   Yun H, 2015, EUROMICRO, P184, DOI 10.1109/ECRTS.2015.24
   Ziakas D., 2010, Proceedings of the 18th IEEE Symposium on High Performance Interconnects (HOTI 2010), P1, DOI 10.1109/HOTI.2010.24
NR 45
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3556975
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900016
DA 2024-07-18
ER

PT J
AU Kundu, S
   Fu, Y
   Ye, B
   Beerel, PA
   Pedram, M
AF Kundu, Souvik
   Fu, Yao
   Ye, Bill
   Beerel, Peter A.
   Pedram, Massoud
TI Toward Adversary-aware Non-iterative Model Pruning through Dynamic
   Network Rewiring of DNNs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Pruning; adversarial robustness; model pruning
ID DEEP; ROBUSTNESS
AB We present a dynamic network rewiring (DNR) method to generate pruned deep neural network (DNN) models that both are robust against adversarially generated images and maintain high accuracy on clean images. In particular, the disclosed DNR training method is based on a unified constrained optimization formulation using a novel hybrid loss function that merges sparse learning with robust adversarial training. This training strategy dynamically adjusts inter-layer connectivity based on per-layer normalized momentum computed from the hybrid loss function. To further improve the robustness of the prunedmodels, we propose DNR++, an extension of the DNR method where we introduce the idea of sparse parametric Gaussian noise tensor that is added to the weight tensors to yield robust regularization. In contrast to existing robust pruning frameworks that require multiple training iterations, the proposed DNR and DNR++ achieve an overall target pruning ratio with only a single training iteration and can be tuned to support both irregular and structured channel pruning. To demonstrate the efficacy of the proposed method under the no-increased-training-time "free" adversarial training scenario, we finally present FDNR++, a simple yet effective training modification that can yield robust yet compressed models requiring training time comparable to that of an unpruned non-adversarial training. To evaluate the merits of our disclosed training methods, experiments were performed with two widely accepted models, namely VGG16 and ResNet18, on CIFAR-10 and CIFAR-100 as well as with VGG16 on Tiny-ImageNet. Compared to the baseline uncompressed models, our methods provide over 20x compression on all the datasets without any significant drop of either clean or adversarial classification performance. Moreover, extensive experiments showthat ourmethods consistently find compressedmodelswith better clean and adversarial image classification performance than what is achievable through state-of-the-art alternatives. We provide insightful observations to help make various model, parameter density, and prune-type selection choices and have open-sourced our saved models and test codes to ensure reproducibility of our results.
C1 [Kundu, Souvik; Fu, Yao; Ye, Bill; Beerel, Peter A.; Pedram, Massoud] Univ Southern Calif, Los Angeles, CA 90089 USA.
C3 University of Southern California
RP Kundu, S (corresponding author), Univ Southern Calif, Los Angeles, CA 90089 USA.
EM souvikku@usc.edu; yaof@usc.edu; biaoye@usc.edu; pabeerel@usc.edu;
   pedram@usc.edu
OI Kundu, Souvik/0000-0002-3533-9405; Beerel, Peter/0000-0002-8283-0168
FU NSF [1763747]; DARPA [HR00112190120]; Direct For Computer & Info Scie &
   Enginr; Division of Computing and Communication Foundations [1763747]
   Funding Source: National Science Foundation
FX This work was supported in part by NSF grant number 1763747 and DARPA
   grant number HR00112190120.
CR Ahmad H, 2020, IEEE T COMPUT AID D, V39, P4191, DOI 10.1109/TCAD.2020.3012865
   Athalye A, 2018, Arxiv, DOI arXiv:1802.00420
   Boyd Stephen, 2010, Foundations and Trends in Machine Learning, V3, P1, DOI 10.1561/2200000016
   Carlini N, 2017, P IEEE S SECUR PRIV, P39, DOI 10.1109/SP.2017.49
   Chen CY, 2015, IEEE I CONF COMP VIS, P2722, DOI 10.1109/ICCV.2015.312
   Dettmers T, 2019, Arxiv, DOI arXiv:1907.04840
   Ding X., 2019, Advances in Neural Information Processing Systems, P6379
   Fayyazi Arash, 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P465, DOI 10.1109/ISVLSI.2019.00090
   Girshick R, 2014, PROC CVPR IEEE, P580, DOI 10.1109/CVPR.2014.81
   Gowal S., 2019, arXiv
   Gowal S, 2021, Arxiv, DOI arXiv:2010.03593
   Gui Shupeng, 2019, ANN C NEUR INF PROC, V32, P1285
   Hansen Lucas, 2015, 231N CS
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   He ZZ, 2019, PROC CVPR IEEE, P588, DOI 10.1109/CVPR.2019.00068
   Hendrycks D, 2021, PROC CVPR IEEE, P15257, DOI 10.1109/CVPR46437.2021.01501
   Hinton G, 2012, IEEE SIGNAL PROC MAG, V29, P82, DOI 10.1109/MSP.2012.2205597
   Huang Lang, 2020, ADV NEUR IN, V33
   Goodfellow IJ, 2015, Arxiv, DOI [arXiv:1412.6572, DOI 10.48550/ARXIV.1412.6572]
   Krizhevsky A., 2009, LEARNING MULTIPLE LA
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kundu S, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P2225, DOI 10.1109/ICASSP39728.2021.9415117
   Kundu S, 2021, ASIA S PACIF DES AUT, P344, DOI 10.1145/3394885.3431542
   Kundu S, 2020, IEEE T COMPUT, V69, P1045, DOI 10.1109/TC.2020.2972520
   Kundu S, 2019, ANN ALLERTON CONF, P100, DOI [10.1109/allerton.2019.8919683, 10.1109/ALLERTON.2019.8919683]
   Kundu Souvik, 2022, DATE
   Kundu Souvik, 2021, P ADV NEUR INF PROC, P34
   Kundu Souvik, 2021, P IEEECVF INT C COMP, P5209
   Lecuyer M, 2019, P IEEE S SECUR PRIV, P656, DOI 10.1109/SP.2019.00044
   Lee NM, 2019, Arxiv, DOI arXiv:1810.02340
   Li DZ, 2021, PROC CVPR IEEE, P5785, DOI 10.1109/CVPR46437.2021.00573
   Li H, 2017, Arxiv, DOI arXiv:1608.08710
   Litjens G, 2017, MED IMAGE ANAL, V42, P60, DOI 10.1016/j.media.2017.07.005
   Liu XQ, 2018, LECT NOTES COMPUT SC, V11211, P381, DOI 10.1007/978-3-030-01234-2_23
   Liu Z, 2019, Arxiv, DOI arXiv:1810.05270
   Ma XL, 2022, IEEE T NEUR NET LEAR, V33, P4930, DOI 10.1109/TNNLS.2021.3063265
   Madry A, 2019, Arxiv, DOI arXiv:1706.06083
   Meng DY, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P135, DOI 10.1145/3133956.3134057
   Paszke A., 2017, AUTOMATIC DIFFERENTI
   Rebuffi SA, 2021, Arxiv, DOI arXiv:2103.01946
   Redmon J, 2017, PROC CVPR IEEE, P6517, DOI 10.1109/CVPR.2017.690
   Ren A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P925, DOI 10.1145/3297858.3304076
   Sayles A, 2021, PROC CVPR IEEE, P14661, DOI 10.1109/CVPR46437.2021.01443
   Sehwag V, 2020, Arxiv, DOI arXiv:2002.10509
   Shafahi A, 2019, Arxiv, DOI [arXiv:1904.12843, 10.48550/arXiv.1904.12843]
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Rakin AS, 2019, Arxiv, DOI arXiv:1905.13074
   TramŠr F, 2020, Arxiv, DOI arXiv:1705.07204
   Wong ER, 2020, Arxiv, DOI arXiv:2001.03994
   Xiao X., 2019, ADV NEUR IN, VVolume 32
   Xue F., 2018, Convergence of a relaxed variable splitting method for learning sparse neural networks via l1,l0, and transformed-l1 penalties
   Ye S., 2019, The IEEE International Conference on Computer Vision, V2
   Yu RC, 2018, PROC CVPR IEEE, P9194, DOI 10.1109/CVPR.2018.00958
   Zhang HY, 2019, PR MACH LEARN RES, V97
NR 56
TC 2
Z9 2
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 52
DI 10.1145/3510833
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200005
OA Bronze
DA 2024-07-18
ER

PT J
AU Kutukcu, B
   Baidya, S
   Raghunathan, A
   Dey, S
AF Kutukcu, Basar
   Baidya, Sabur
   Raghunathan, Anand
   Dey, Sujit
TI Contention Grading and Adaptive Model Selection for Machine Vision in
   Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Adaptive computing; resource contention; DNN model selection
AB Real-time machine vision applications running on resource-constrained embedded systems face challenges for maintaining performance. An especially challenging scenario arises when multiple applications execute at the same time, creating contention for the computational resources of the system. This contention results in increase in inference delay of the machine vision applications, which can be unacceptable for time-critical tasks. To address this challenge, we propose an adaptive model selection framework that mitigates the impact of system contention and prevents unexpected increases in inference delay by trading off the application accuracy minimally. The framework has two parts, which are performed pre-deployment and at runtime. The pre-deployment part profiles the system for contention in a black-box manner and produces a model set that is specifically optimized for the contention levels observed in the system. The runtime part predicts the inference delays of each model considering the system contention and selects the best model according to the predictions for each frame. Compared to a fixed individual model with similar accuracy, our framework improves the performance by significantly reducing the inference delay violations against a specified threshold. We implement our framework on the Nvidia Jetson TX2 platform and show that our approach achieves greater than 20% reductions in delay violations over the individual baseline models.
C1 [Kutukcu, Basar; Dey, Sujit] Univ Calif San Diego, La Jolla, CA 92093 USA.
   [Baidya, Sabur] Univ Louisville, Louisville, KY 40292 USA.
   [Raghunathan, Anand] Purdue Univ, W Lafayette, IN 47907 USA.
C3 University of California System; University of California San Diego;
   University of Louisville; Purdue University System; Purdue University
RP Kutukcu, B (corresponding author), Univ Calif San Diego, La Jolla, CA 92093 USA.
EM bktkc@ucsd.edu; sabur.baidya@louisville.edu; raghunathan@purdue.edu;
   dey@ucsd.edu
RI Baidya, Sabur/KAL-9102-2024; Baidya, Sabur Hassan/AAU-3330-2020
OI Baidya, Sabur/0000-0002-0245-2903
FU DARPA [304259-00001]
FX This work is partially supported by DARPA under grant number
   304259-00001.
CR Banner R, 2019, ADV NEUR IN, V32
   Chenzhuo Zhu, 2017, P 5 INT C LEARNING R
   Courbariaux M, 2016, Arxiv, DOI [arXiv:1602.02830, 10.48550/arXiv.1602.02830]
   Cubuk ED, 2019, PROC CVPR IEEE, P113, DOI 10.1109/CVPR.2019.00020
   DavisW Blalock W., 2020, P MACHINE LEARNING S
   Eshratifar AE, 2020, PR IEEE COMP DESIGN, P263, DOI 10.1109/ICCD50377.2020.00053
   Fayyad J, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20154220
   Feng BY, 2018, Arxiv, DOI arXiv:1809.06691
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gholami A., 2021, arXiv
   Han S, 2015, ADV NEUR IN, V28
   He KM, 2016, LECT NOTES COMPUT SC, V9908, P630, DOI 10.1007/978-3-319-46493-0_38
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Iandola F, 2014, Arxiv, DOI [arXiv:1404.1869, DOI 10.48550/ARXIV.1404.1869]
   Jahromi BS, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19204357
   Jeff Zhang, 2020, P 12 USENIXWORKSHOP
   Jiahui Yu, 2019, P 7 INT C LEARNING R
   Kingma D. P., 2014, arXiv
   Kutukcu Basar, 2021, P 3 IEEE INT C ARTIF, P1, DOI [10.1109/AICAS51828.2o21.9458468, DOI 10.1109/AICAS51828.2O21.9458468]
   Li Y, 2015, P AMER CONTR CONF, P2433, DOI 10.1109/ACC.2015.7171097
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Meller E., 2019, P 36 INT C MACHINE L, P4486
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   Park E, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P124, DOI 10.1109/CODESISSS.2015.7331375
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Recht B, 2019, PR MACH LEARN RES, V97
   Redmon J, 2018, Arxiv, DOI [arXiv:1804.02767, DOI 10.1109/CVPR.2017.690, DOI 10.48550/ARXIV.1804.02767]
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Shyam Anil Tailor, 2021, P 9 INT C LEARNING R
   Srivastava N, 2014, J MACH LEARN RES, V15, P1929
   Szegedy C, 2016, PROC CVPR IEEE, P2818, DOI 10.1109/CVPR.2016.308
   Tan MX, 2019, PR MACH LEARN RES, V97
   Taylor B, 2018, ACM SIGPLAN NOTICES, V53, P31, DOI [10.1145/3299710.3211336, 10.1145/3211332.3211336]
   Teerapittayanon S, 2016, INT C PATT RECOG, P2464, DOI 10.1109/ICPR.2016.7900006
   Wang RJ, 2018, 32 C NEURAL INFORM P
   Xu R, 2021, Arxiv, DOI arXiv:1909.02068
   Yeong D, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21062140
   Yoo JH, 2020, SELECTED PAPERS FROM THE NINETEENTH BIENNIAL IEEE CONFERENCE ON ELECTROMAGNETIC FIELD COMPUTATION (IEEE CEFC 2020), DOI [10.1109/CEFC46938.2020.9451336, 10.1007/978-3-030-58583-9_43]
   Yu JH, 2019, Arxiv, DOI arXiv:1903.11728
   Yu JH, 2019, IEEE I CONF COMP VIS, P1803, DOI 10.1109/ICCV.2019.00189
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhihang Yuan, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12347), P175, DOI 10.1007/978-3-030-58536-5_11
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
NR 45
TC 2
Z9 2
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 55
DI 10.1145/3520134
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200008
OA Bronze
DA 2024-07-18
ER

PT J
AU Chen, YF
   Zhang, TY
   Kong, FX
   Zhang, L
   Deng, QX
AF Chen, Yanfeng
   Zhang, Tianyu
   Kong, Fanxin
   Zhang, Lin
   Deng, Qingxu
TI Attack-resilient Fusion of Sensor Data with Uncertain Delays
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Autonomous systems; security; attack-resilience; sensor fusion;
   uncertain delay
ID CYBER-PHYSICAL SYSTEMS; STATE ESTIMATION; PREDICTIVE CONTROL;
   NONLINEAR-SYSTEMS; STABILIZATION; COMMUNICATION; CHALLENGES
AB Malicious attackers may disrupt the safety of autonomous systems through compromising sensors to feed wrong measurements to the controller. This article proposes attack-resilient sensor fusion that combines local sensor readings and shared sensing information from multiple sources. The method results in higher resilience against sensor attacks through jointly considering sensing noise and uncertain communication delay. To be specific, we first identify the considerable impact of the delay on determining attacked sensors. Second, we present a novel two-dimensional abstract sensor model, where each measurement is augmented as a probabilistic interval based on the convolution of the noise and delay. Third, we propose a fusion algorithm that admits the fused value with highest joint probability distribution of the intervals to tolerate corrupted measurements. Finally, we demonstrate the effectiveness of our method in a vehicle-platoon case study using extensive simulations and testbed experiments.
C1 [Chen, Yanfeng; Zhang, Tianyu; Deng, Qingxu] Northeastern Univ, Shenyang, Peoples R China.
   [Kong, Fanxin; Zhang, Lin] Syracuse Univ, Syracuse, NY 13244 USA.
C3 Northeastern University - China; Syracuse University
RP Deng, QX (corresponding author), Northeastern Univ, Shenyang, Peoples R China.
EM chenyanfeng@stumail.neu.edu.cn; tzhang4@nd.edu; fkong03@syr.edu;
   lzhan120@syr.edu; dengqx@mail.neu.edu.cn
RI zhang, tianyu/ITW-2265-2023; Chen, Yanfeng/JHU-9469-2023
OI Deng, Qingxu/0000-0002-5185-6306; Zhang, Tianyu/0000-0003-1969-2855;
   Zhang, Lin/0000-0003-3708-9056; Chen, Yanfeng/0000-0003-0956-0373
CR Aghili SF, 2018, J SUPERCOMPUT, V74, P509, DOI 10.1007/s11227-017-2139-y
   Akowuah F, 2021, IEEE INT CONF EMBED, P61, DOI 10.1109/RTCSA52859.2021.00015
   Akowuah F, 2021, 2021 FOURTH INTERNATIONAL CONFERENCE ON CONNECTED AND AUTONOMOUS DRIVING (METROCAD 2021), DOI 10.1109/MetroCAD51599.2021.00014
   Akowuah F, 2021, IEEE REAL TIME, P237, DOI 10.1109/RTAS52030.2021.00027
   Alipour-Fanid A, 2017, IEEE HI ASS SYS ENGR, P157, DOI 10.1109/HASE.2017.39
   Ashibani Y, 2017, COMPUT SECUR, V68, P81, DOI 10.1016/j.cose.2017.04.005
   Cacace F, 2016, ADV DELAY DYN, V4, P95, DOI 10.1007/978-3-319-18072-4_5
   Cao YL, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P2267, DOI 10.1145/3319535.3339815
   Chen B, 2013, IEEE T CIRCUITS-I, V60, P401, DOI 10.1109/TCSI.2012.2215801
   Chong MS, 2015, P AMER CONTR CONF, P2439, DOI 10.1109/ACC.2015.7171098
   Fawzi H, 2014, IEEE T AUTOMAT CONTR, V59, P1454, DOI 10.1109/TAC.2014.2303233
   Ferrari P, 2018, IEEE T INSTRUM MEAS, V67, P2188, DOI 10.1109/TIM.2018.2813798
   Gopalakrishnan A, 2011, J PROCESS CONTR, V21, P119, DOI 10.1016/j.jprocont.2010.10.013
   GregWelch Gary., 1995, 95041 TR U N CAR DEP
   Guo XL, 2021, PROD OPER MANAG, V30, P2273, DOI [10.1145/3477244.3477624, 10.1111/poms.13366]
   He K, 2021, IEEE T COMMUN, V69, P3025, DOI 10.1109/TCOMM.2021.3058999
   He N, 2018, INT J ROBUST NONLIN, V28, P1303, DOI 10.1002/rnc.3953
   He Q, 2016, INT J CONTROL, V89, P1180, DOI 10.1080/00207179.2015.1125021
   He TJ, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218557
   Hespanha JP, 2007, P IEEE, V95, P138, DOI 10.1109/JPROC.2006.887288
   Huang JQ, 2003, IEEE T NEURAL NETWOR, V14, P377, DOI 10.1109/TNN.2003.809424
   Huang YB, 2021, IEEE T AUTOMAT CONTR, V66, P2905, DOI 10.1109/TAC.2020.3013930
   Ivanov R, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2847418
   Karafyllis I, 2012, IEEE T AUTOMAT CONTR, V57, P1141, DOI 10.1109/TAC.2011.2170451
   Khalajmehrabadi A, 2018, IEEE T IND ELECTRON, V65, P6425, DOI 10.1109/TIE.2017.2787581
   Khaleghi B, 2013, INFORM FUSION, V14, P28, DOI 10.1016/j.inffus.2011.08.001
   Kong FX, 2018, ACM IEEE INT CONF CY, P22, DOI 10.1109/ICCPS.2018.00011
   Kong Fanxin., 2019, 2 WORKSHOP CYBER PHY, P3
   Lahat D, 2015, P IEEE, V103, P1449, DOI 10.1109/JPROC.2015.2460697
   Lai CL, 2010, IEEE T IND INFORM, V6, P73, DOI 10.1109/TII.2009.2037917
   Liu CY, 2022, AUTOMATICA, V135, DOI 10.1016/j.automatica.2021.109981
   Long F, 2021, IEEE T SYST MAN CY-S, V51, P2457, DOI 10.1109/TSMC.2019.2914367
   Lu PY, 2018, IEEE INT C INTELL TR, P3955, DOI 10.1109/ITSC.2018.8569578
   MARZULLO K, 1990, ACM T COMPUT SYST, V8, P284, DOI 10.1145/128733.128735
   Mohammad K, 2009, IEEE SYS MAN CYBERN, P3478, DOI 10.1109/ICSMC.2009.5346737
   Özkan E, 2013, AUTOMATICA, V49, P1566, DOI 10.1016/j.automatica.2013.02.046
   Pajic M, 2014, ACM IEEE INT CONF CY, P163, DOI 10.1109/ICCPS.2014.6843720
   Pasqualetti F, 2013, IEEE T AUTOMAT CONTR, V58, P2715, DOI 10.1109/TAC.2013.2266831
   RAY A, 1993, J DYN SYST-T ASME, V115, P19, DOI 10.1115/1.2897399
   Sánchez HS, 2019, J FRANKLIN I, V356, P2798, DOI 10.1016/j.jfranklin.2019.01.005
   Schenato L., 2007, 2007 46 IEEE C DECIS, P1547
   Shoukry Y, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1004, DOI 10.1145/2810103.2813679
   Siamak S, 2021, IEEE SYST J, V15, P2531, DOI 10.1109/JSYST.2020.3001016
   Smyth A, 2007, MECH SYST SIGNAL PR, V21, P706, DOI 10.1016/j.ymssp.2006.03.005
   Sun SL, 2013, IEEE T AUTOMAT CONTR, V58, P1551, DOI 10.1109/TAC.2012.2229812
   Tan C, 2018, J SUPERCOMPUT, V74, P1267, DOI 10.1007/s11227-017-2145-0
   Tipsuwan Y, 2003, CONTROL ENG PRACT, V11, P1099, DOI 10.1016/S0967-0661(03)00036-4
   Trimpe S, 2014, IEEE T AUTOMAT CONTR, V59, P3266, DOI 10.1109/TAC.2014.2351951
   Wan EA, 2001, ADAPT LEARN SYST SIG, P123
   Wolf M, 2017, P IEEE, V105, P983, DOI [10.1109/JPROC.2017.2699401, 10.1109/JPROC.2017.2781198]
   Yao Y, 2013, IEEE INFOCOM SER, P1591
   Zeng TC, 2019, IEEE T COMMUN, V67, P7907, DOI 10.1109/TCOMM.2019.2931583
   Zhang L, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477010
   Zhang Lin, 2020, P 41 IEEE REAL TIME
   Zhao JB, 2019, IEEE T SMART GRID, V10, P1215, DOI 10.1109/TSG.2017.2761452
NR 55
TC 2
Z9 2
U1 6
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2022
VL 21
IS 4
AR 39
DI 10.1145/3532181
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5E8PF
UT WOS:000865883500005
DA 2024-07-18
ER

PT J
AU Nie, LS
   Fan, CH
   Lin, S
   Zhang, L
   Li, YJ
   Li, J
AF Nie, Lanshun
   Fan, Chenghao
   Lin, Shuang
   Zhang, Li
   Li, Yajuan
   Li, Jing
TI Holistic Resource Allocation Under Federated Scheduling for Parallel
   Real-time Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Parallel real-time systems; federated scheduling; resource partitioning
ID GLOBAL EDF
AB With the technology trend of hardware and workload consolidation for embedded systems and the rapid development of edge computing, there has been increasing interest in supporting parallel real-time tasks to better utilize the multi-core platforms while meeting the stringent real-time constraints. For parallel real-time tasks, the federated scheduling paradigm, which assigns each parallel task a set of dedicated cores, achieves good theoretical bounds by ensuring exclusive use of processing resources to reduce interferences. However, because cores share the last-level cache and memory bandwidth resources, in practice tasks may still interfere with each other despite executing on dedicated cores. Such resource interferences due to concurrent accesses can be even more severe for embedded platforms or edge servers, where the computing power and cache/memory space are limited. To tackle this issue, in this work, we present a holistic resource allocation framework for parallel real-time tasks under federated scheduling. Under our proposed framework, in addition to dedicated cores, each parallel task is also assigned with dedicated cache and memory bandwidth resources. We study the characteristics of parallel tasks upon different resource allocations following a measurement-based approach and propose a technique to handle the challenge of tremendous profiling for all resource allocation combinations under this approach. Further, we propose a holistic resource allocation algorithm that well balances the allocation between different resources to achieve good schedulability. Additionally, we provide a full implementation of our framework by extending the federated scheduling system with Intel's Cache Allocation Technology and MemGuard. Finally, we demonstrate the practicality of our proposed framework via extensive numerical evaluations and empirical experiments using real benchmark programs.
C1 [Nie, Lanshun; Fan, Chenghao; Lin, Shuang] Harbin Inst Technol, 92 Xida St, Harbin 150001, Heilongjiang, Peoples R China.
   [Zhang, Li] Amazon Web Serv, 410 Terry Ave North, Seattle, WA 98109 USA.
   [Li, Yajuan; Li, Jing] New Jersey Inst Technol, Newark, NJ 07102 USA.
C3 Harbin Institute of Technology; Amazon.com; New Jersey Institute of
   Technology
RP Li, J (corresponding author), New Jersey Inst Technol, Newark, NJ 07102 USA.
FU National Science Foundation (USA) [CNS-1948457]; National Natural
   Science Foundation of China [U20A6003]
FX This research was supported by the National Science Foundation (USA)
   under Grant Numbers CNS-1948457 and the National Natural Science
   Foundation of China under Grant No. U20A6003.
CR Agrawal A, 2017, LEIBNIZ INT P INFORM, V76, P2
   Amdahl G.M., 1967, AFIPS 1967 SPRING JO, P483
   Andersson B., 2012, Principles of Distributed Systems, P16
   [Anonymous], 2013, OpenMP: Application program interface version 4.0
   ARM, 2018, MEM SYST RES PART MO
   Awan Muhammad Ali, 2017, EUR C REAL TIM SYST
   Baruah S, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P227, DOI [10.1109/RTSS.2016.21, 10.1109/RTSS.2016.030]
   Baruah S, 2015, INT PARALL DISTRIB P, P179, DOI 10.1109/IPDPS.2015.33
   Bienia C., 2011, Ph.D. dissertation
   Bonifaci V, 2013, EUROMICRO, P225, DOI 10.1109/ECRTS.2013.32
   Chwa HS, 2013, EUROMICRO, P25, DOI 10.1109/ECRTS.2013.14
   Fernandes S., 2016, P REAL TIME EMBEDDED, P1
   Funaro L, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P295
   Gamrath G., 2020, Technical report
   Gang Chen, 2014, 2014 International Conference on Reconfigurable Computing and FPGAs (ReConFig14), P1, DOI 10.1109/ReConFig.2014.7032502
   Gracioli G, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2830555
   Guan Nan., 2009, P 7 ACM INT C EMBEDD, P245
   Guo D., 2018, Transactions on Embedded Computing Systems (TECS), V17, P1
   Hassan M, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P307, DOI 10.1109/RTAS.2015.7108454
   Intel, 2013, INT CILKPLUS V1 2
   Intel<(R), 2019, INT QUART PRIM SOFTW
   Jiang X, 2017, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2017.00015
   Jiang X, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P237, DOI [10.1109/RTSS.2016.18, 10.1109/RTSS.2016.031]
   Kim H, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3092946
   Kim H, 2014, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2014.6925998
   Kim J, 2013, ACM IEEE INT CONF CY, P31, DOI 10.1109/ICCPS.2013.6603997
   Lakshmanan K, 2010, REAL TIM SYST SYMP P, P259, DOI 10.1109/RTSS.2010.42
   Li J, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P203, DOI [10.1109/RTSS.2016.028, 10.1109/RTSS.2016.27]
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Li J, 2013, EUROMICRO, P3, DOI 10.1109/ECRTS.2013.12
   Li YH, 2016, REAL-TIME SYST, V52, P675, DOI 10.1007/s11241-015-9235-y
   McCalpin JD., 1995, IEEE COMPUTER SOC TE, P19
   Melani A, 2017, IEEE T COMPUT, V66, P339, DOI 10.1109/TC.2016.2584064
   Nelissen G, 2012, EUROMICRO, P321, DOI 10.1109/ECRTS.2012.37
   PBBS, 2014, PROBL BAS BENCHM SUI
   Pellizzoni R., 2016, IEEE REAL TIME EMBED, P1
   Saifullah A, 2013, REAL-TIME SYST, V49, P404, DOI 10.1007/s11241-012-9166-9
   Sarkar A, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2638557
   Satyanarayanan M, 2017, COMPUTER, V50, P30, DOI 10.1109/MC.2017.9
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Sohal P, 2020, REAL TIM SYST SYMP P, P345, DOI 10.1109/RTSS49844.2020.00039
   Tessler C, 2020, IEEE REAL TIME, P281, DOI 10.1109/RTAS48715.2020.00005
   Ueter N, 2018, REAL TIM SYST SYMP P, P482, DOI 10.1109/RTSS.2018.00061
   Valsan PK, 2016, IEEE REAL TIME
   Nguyen VA, 2019, REAL-TIME SYST, V55, P810, DOI 10.1007/s11241-019-09333-z
   Wang Q, 2014, IEEE REAL TIME, P25, DOI 10.1109/RTAS.2014.6925988
   Xiao J, 2017, REAL TIM SYST SYMP P, P199, DOI [10.1109/ICCTEC.2017.00051, 10.1109/RTSS.2017.00026]
   Xu M, 2019, IEEE REAL TIME, P345, DOI 10.1109/RTAS.2019.00036
   Ye Y, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P179, DOI [10.1109/RTSS.2016.25, 10.1109/RTSS.2016.026]
   Yun H, 2017, IEEE T COMPUT, V66, P1247, DOI 10.1109/TC.2016.2640961
   Yun H, 2016, IEEE T COMPUT, V65, P562, DOI 10.1109/TC.2015.2425889
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
   Zhang X, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P89
   Zhou YQ, 2016, CONF PROC INT SYMP C, P532, DOI 10.1109/ISCA.2016.53
   Zuepke A, 2019, IEEE REAL TIME, P65, DOI 10.1109/RTAS.2019.00014
NR 56
TC 1
Z9 1
U1 2
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2022
VL 21
IS 1
SI SI
AR 13
DI 10.1145/3489467
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YY7QR
UT WOS:000754982400010
DA 2024-07-18
ER

PT J
AU Maity, B
   Yi, S
   Seo, D
   Cheng, LM
   Lim, SS
   Kim, JC
   Donyanavard, B
   Dutt, N
AF Maity, Biswadip
   Yi, Saehanseul
   Seo, Dongjoo
   Cheng, Leming
   Lim, Sung-Soo
   Kim, Jong-Chan
   Donyanavard, Bryan
   Dutt, Nikil
TI Chauffeur: Benchmark Suite for Design and End-to-End Analysis of
   Self-Driving Vehicles on Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Hardware/Software Codesign and System
   Synthesis (CODES plus ISSS)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE Autonomous vehicles; benchmark suite; self-driving vehicles
AB Self-driving systems execute an ensemble of different self-driving workloads on embedded systems in an endto-end manner, subject to functional and performance requirements. To enable exploration, optimization, and end-to-end evaluation on different embedded platforms, system designers critically need a benchmark suite that enables flexible and seamless configuration of self-driving scenarios, which realistically reflects realworld self-driving workloads' unique characteristics. Existing CPU and GPU embedded benchmark suites typically (1) consider isolated applications, (2) are not sensor-driven, and (3) are unable to support emerging self-driving applications that simultaneously utilize CPUs and GPUs with stringent timing requirements. On the other hand, full-system self-driving simulators (e.g., AUTOWARE, APOLLO) focus on functional simulation, but lack the ability to evaluate the self-driving software stack on various embedded platforms. To address design needs, we present Chauffeur, the first open-source end-to-end benchmark suite for self-driving vehicles with configurable representative workloads. Chauffeur is easy to configure and run, enabling researchers to evaluate different platform configurations and explore alternative instantiations of the self-driving software pipeline. Chauffeur runs on diverse emerging platforms and exploits heterogeneous onboard resources. Our initial characterization of Chauffeur on different embedded platforms - NVIDIA Jetson TX2 and Drive PX2 - enables comparative evaluation of these GPU platforms in executing an end-to-end self-driving computational pipeline to assess the end-to-end response times on these emerging embedded platforms while also creating opportunities to create application gangs for better response times. Chauffeur enables researchers to benchmark representative self-driving workloads and flexibly compose them for different self-driving scenarios to explore end-to-end tradeoffs between design constraints, power budget, real-time performance requirements, and accuracy of applications.
C1 [Maity, Biswadip; Yi, Saehanseul; Seo, Dongjoo; Cheng, Leming; Dutt, Nikil] Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Irvine, CA 92697 USA.
   [Lim, Sung-Soo] Kookmin Univ, Sch Comp Sci, Seoul, South Korea.
   [Kim, Jong-Chan] Kookmin Univ, Dept Automobile & IT Convergence, Seoul, South Korea.
   [Donyanavard, Bryan] San Diego State Univ, Dept Comp Sci, 5500 Campanile Dr, San Diego, CA 92182 USA.
C3 University of California System; University of California Irvine;
   Kookmin University; Kookmin University; California State University
   System; San Diego State University
RP Maity, B (corresponding author), Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Irvine, CA 92697 USA.
EM maityb@uci.edu; saehansy@uci.edu; dseo3@uci.edu; lemingc@uci.edu;
   ssllim@kookmin.ac.kr; jongchank@kookmin.ac.kr; bdonyanavard@sdsu.edu;
   dutt@ics.uci.edu
RI Cheng, Leming/AAF-4213-2020; Yi, Saehanseul/IZD-6079-2023
OI Yi, Saehanseul/0000-0002-3856-0113; Kim, Jong-Chan/0000-0002-5785-8732;
   Seo, Dongjoo/0000-0001-6282-8709
FU NSF [CCF-1704859]; MSIT (Ministry of Science, ICT), Korea [2019-0-01607]
FX This article appears as part of the ESWEEK-TECS special issue and was
   presented in the International Conference on Hardware/Software Codesign
   and System Synthesis (CODES+ISSS), 2021. This work was partially
   supported by NSF grant CCF-1704859. This work was also supported by the
   MSIT (Ministry of Science, ICT), Korea, under the High-Potential
   Individuals Global Training Program)(2019-0-01607) supervised by the
   IITP (Institute for Information & Communications Technology Planning &
   Evaluation).
CR Aghilinasab H, 2020, IEEE T COMPUT AID D, V39, P3348, DOI 10.1109/TCAD.2020.3012210
   Alcon M, 2020, IEEE REAL TIME, P267, DOI 10.1109/RTAS48715.2020.000-1
   Ali W., 2018, LEIBNIZ INT P INFORM, V106, DOI [10.4230/LIPIcs.ECRTS.2018.19, DOI 10.4230/LIPICS.ECRTS.2018.19]
   Ali W, 2019, IEEE REAL TIME, P143, DOI 10.1109/RTAS.2019.00020
   Amert T, 2017, REAL TIM SYST SYMP P, P104, DOI 10.1109/RTSS.2017.00017
   [Anonymous], 2001, Robotica, DOI DOI 10.1017/S0263574700223217
   Apollo, 2019, OP AUT DRIV PLATF SO
   Aradi S, 2022, IEEE T INTELL TRANSP, V23, P740, DOI 10.1109/TITS.2020.3024655
   Assidiq AAM, 2008, 2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3, P82, DOI 10.1109/ICCCE.2008.4580573
   Bateni S, 2020, IEEE REAL TIME, P310, DOI 10.1109/RTAS48715.2020.00007
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bjelonic Marko, 2016, YOLO ROS: Real-Time Object Detection for ROS
   Caesar Holger, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P11618, DOI 10.1109/CVPR42600.2020.01164
   Campos C., 2021, IEEE T ROB, P1, DOI DOI 10.1109/TRO.2021.3075644
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Chen ZL, 2017, IEEE INT VEH SYM, P1856, DOI 10.1109/IVS.2017.7995975
   Fickenscher J, 2019, LECT NOTES COMPUT SC, V11479, P71, DOI 10.1007/978-3-030-18656-2_6
   Fickenscher J, 2018, DES AUT TEST EUROPE, P443, DOI 10.23919/DATE.2018.8342050
   Geiger A, 2013, INT J ROBOT RES, V32, P1231, DOI 10.1177/0278364913491297
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Han W, 2019, FAST LOAM LIDAR ODOM
   Hank P, 2013, DES AUT TEST EUROPE, P1735
   Held D, 2016, LECT NOTES COMPUT SC, V9905, P749, DOI 10.1007/978-3-319-46448-0_45
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Jang W, 2020, REAL TIM SYST SYMP P, P191, DOI 10.1109/RTSS49844.2020.00027
   Jonaspfab Danielebp, 2019, CUDA IMPLEMENTATION
   Kato S, 2018, ACM IEEE INT CONF CY, P287, DOI 10.1109/ICCPS.2018.00035
   Kato S, 2015, IEEE MICRO, V35, P60, DOI 10.1109/MM.2015.133
   Kim J, 2018, LECT NOTES COMPUT SC, V11206, P577, DOI 10.1007/978-3-030-01216-8_35
   Kurzer K, 2016, Path planning in unstructured environments: a real-time hybrid A* implementation for fast and deterministic path generation for the kth research concept vehicle
   Kuutti S, 2018, IEEE INTERNET THINGS, V5, P829, DOI 10.1109/JIOT.2018.2812300
   Lin SC, 2018, ACM SIGPLAN NOTICES, V53, P751, DOI [10.1145/3173162.3173191, 10.1145/3296957.3173191]
   Luo Y., 2020, LANENET LANE DETECTI
   Maity B., 2020, P IGSC, P1
   Maity B, 2020, IEEE EMBED SYST LETT, V12, P33, DOI 10.1109/LES.2019.2941018
   Moulon P, 2017, LECT NOTES COMPUT SC, V10214, P60, DOI 10.1007/978-3-319-56414-2_5
   Muck Tiago, 2021, ARXIV210711417
   NVIDIA, 2021, HELL WORLD NVID JETS
   Otterness N, 2017, IEEE REAL TIME, P353, DOI 10.1109/RTAS.2017.3
   Palanisamy P, 2019, MULTIPLE OBJECT TRAC, DOI [10.5281/zenodo.3559186, DOI 10.5281/ZENODO.3559186]
   Pendleton SD, 2017, MACHINES, V5, DOI 10.3390/machines5010006
   Ribeiro M.I., 2004, Institute for Systems and Robotics, V43
   Saifullah A., 2020, 32 EUR C REAL TIM SY, V2, P26
   Schwarting W, 2018, ANNU REV CONTR ROBOT, V1, P187, DOI 10.1146/annurev-control-060117-105157
   Shannon J, 2019, EXTENDED KALMAN FILT
   Song XB, 2019, PROC CVPR IEEE, P5447, DOI 10.1109/CVPR.2019.00560
   Taha AEM, 2018, IEEE COMMUN MAG, V56, P78, DOI 10.1109/MCOM.2018.1800135
   Talpes E, 2020, IEEE MICRO, V40, P25, DOI 10.1109/MM.2020.2975764
   The Verge, 2019, TESLA FSD CHIP
   Wang Y, 2019, PROC CVPR IEEE, P8063, DOI 10.1109/CVPR.2019.00826
   Wang YF, 2018, 2018 THIRD IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC), P30, DOI 10.1109/SEC.2018.00010
   Wang Z., 2018, Lanenet: Real-time lane detection networks for autonomous driving
   Xu HZ, 2017, PROC CVPR IEEE, P3530, DOI 10.1109/CVPR.2017.376
   Xue JR, 2019, IEEE INT CONF ROBOT, P6685, DOI [10.1109/icra.2019.8793523, 10.1109/ICRA.2019.8793523]
   Yi S, 2021, I SYM OBJ-OR R-T D C, P96, DOI 10.1109/ISORC52013.2021.00023
NR 55
TC 2
Z9 2
U1 2
U2 24
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 74
DI 10.1145/3477005
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600025
OA Bronze
DA 2024-07-18
ER

PT J
AU Qiu, KN
   Jao, N
   Zhou, KY
   Liu, YP
   Sampson, J
   Kandemir, MT
   Narayanan, V
AF Qiu, Keni
   Jao, Nicholas
   Zhou, Kunyu
   Liu, Yongpan
   Sampson, Jack
   Kandemir, Mahmut Taylan
   Narayanan, Vijaykrishnan
TI MaxTracker: Continuously Tracking the Maximum Computation Progress for
   Energy Harvesting ReRAM-based CNN Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy harvesting; ReRAM crossbar; CNN; DC-DC efficiency; computing
   schemes; maximum computation progress
ID ARCHITECTURE; CONVERTER; MODEL
AB There is an ongoing trend to increasingly offload inference tasks, such as CNNs, to edge devices in many IoT scenarios. As energy harvesting is an attractive IoT power source, recent ReRAM-based CNN accelerators have been designed for operation on harvested energy. When addressing the instability problems of harvested energy, prior optimization techniques often assume that the load is fixed, overlooking the close interactions among input power, computational load, and circuit efficiency, or adapt the dynamic load to match the justin-time incoming power under a simple harvesting architecture with no intermediate energy storage.
   Targeting a more efficient harvesting architecture equipped with both energy storage and energy delivery modules, this paper is the first effort to target whole system, end-to-end efficiency for an energy harvesting ReRAM-based accelerator. First, we model the relationships among ReRAM load power, DC-DC converter efficiency, and power failure overhead. Then, a maximum computation progress tracking scheme (MaxTracker) is proposed to achieve a joint optimization of the whole system by tuning the load power of the ReRAM-based accelerator. Specifically, MaxTracker accommodates both continuous and intermittent computing schemes and provides dynamic ReRAM load according to harvesting scenarios.
   We evaluate MaxTracker over four input power scenarios, and the experimental results show average speedups of 38.4%/40.3% (up to 51.3%/84.4%), over a full activation scheme (with energy storage) and orderof-magnitude speedups over the recently proposed (energy storage-less) ResiRCA technique. Furthermore, we also explore MaxTracker in combination with the Capybara reconfigurable capacitor approach to offer more flexible tuners and thus further boost the system performance.
C1 [Qiu, Keni; Zhou, Kunyu] Capital Normal Univ, 56,West Third Ring North Rd, Beijing 100048, Peoples R China.
   [Jao, Nicholas; Sampson, Jack; Kandemir, Mahmut Taylan; Narayanan, Vijaykrishnan] Penn State Univ, State Coll, PA 16802 USA.
   [Liu, Yongpan] Tsinghua Univ, Beijing 100084, Peoples R China.
C3 Capital Normal University; Pennsylvania Commonwealth System of Higher
   Education (PCSHE); Pennsylvania State University; Tsinghua University
RP Qiu, KN (corresponding author), Capital Normal Univ, 56,West Third Ring North Rd, Beijing 100048, Peoples R China.
EM qiukn@cnu.edu.cn; naj5075@psu.edu; philyu20@163.com; yp-liu@vip.163.com;
   sampson@cse.psu.edu; mtk2@cse.psu.edu; vijay@cse.psu.edu
RI liu, yongpan/J-4493-2012
OI Narayanan, Vijaykrishnan/0000-0001-6266-6068; Zhou,
   Kunyu/0000-0001-8782-9927
FU NSFC [61872251]; Beijing Advanced Innovation Center for Imaging
   Technology; NSF [1629915, 1763681, 1822923, 2008365]; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [1822923] Funding Source: National Science Foundation
FX This work was supported in part by NSFC grant #61872251, Beijing
   Advanced Innovation Center for Imaging Technology, and NSF grants
   #1629915, #1763681, #1822923 and #2008365. This article appears as part
   of the ESWEEK-TECS special issue and was presented in the International
   Conference on International Conference on Hardware/Software Codesign and
   System Synthesis (CODES+ISSS), 2021.
CR Al-Soeidat M., 2019, IEEE J EMERGING SELE, P1
   Biswas A, 2015, IEEE J SOLID-ST CIRC, V50, P1540, DOI 10.1109/JSSC.2015.2416315
   Chen WM, 2020, IEEE T COMPUT AID D, V39, P4399, DOI 10.1109/TCAD.2020.2977078
   Cheng W., 2019, 2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), P1
   Colin A, 2018, ACM SIGPLAN NOTICES, V53, P767, DOI [10.1145/3296957.3173210, 10.1145/3173162.3173210]
   de Winkel J, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P53, DOI 10.1145/3373376.3378464
   Denby B, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P939, DOI 10.1145/3373376.3378473
   Desai H, 2020, IEEE COMPUT ARCHIT L, V19, P68, DOI 10.1109/LCA.2020.2989440
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Gao MY, 2018, IEEE T INTELL TRANSP, V19, P900, DOI 10.1109/TITS.2017.2709346
   Gobieski G., 2018, SYSML C, P1
   Gobieski G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P199, DOI 10.1145/3297858.3304011
   Le HP, 2011, IEEE J SOLID-ST CIRC, V46, P2120, DOI 10.1109/JSSC.2011.2159054
   Iyer V., 2020, P 26 ANN INT C MOB C
   Iyer Vikram, 2019, 25 ANN INT C MOB COM
   Kang CK, 2020, IEEE T COMPUT AID D, V39, P3479, DOI 10.1109/TCAD.2020.3012217
   Kudva S., 2014, Custom Integrated Circuits Conference CICC, P1
   Lv HB, 2017, INT EL DEVICES MEET
   Ma KS, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P204, DOI 10.1145/3123939.3124533
   Ma KS, 2018, IEEE MICRO, V38, P11, DOI 10.1109/MM.2018.043191121
   Ma KS, 2017, ASIA S PACIF DES AUT, P678, DOI 10.1109/ASPDAC.2017.7858402
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Ma KS, 2015, ICCAD-IEEE ACM INT, P670, DOI 10.1109/ICCAD.2015.7372634
   Maeng K, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P1005, DOI 10.1145/3385412.3385998
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Majid AY, 2020, ACM T SENSOR NETWORK, V16, DOI 10.1145/3360285
   Mangrulkar M, 2016, 2016 SECOND IEEE INTERNATIONAL CONFERENCE ON RESEARCH IN COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (ICRCICN), P95, DOI 10.1109/ICRCICN.2016.7813638
   Mendis HR, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358190
   Mohey AM, 2019, IEEE T CIRCUITS-I, V66, P4079, DOI 10.1109/TCSI.2019.2914336
   Qiu KN, 2020, INT S HIGH PERF COMP, P315, DOI 10.1109/HPCA47549.2020.00034
   Sakly J, 2017, IEEE J EM SEL TOP P, V5, P1216, DOI 10.1109/JESTPE.2017.2676027
   Seeman M.D., 2010, 12th Workshop on Control and Modeling for Power Electronics (COMPEL), P1
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shi Mayue, 2019, J PHYS CONF SER, P012
   Shigeta R, 2013, IEEE SENS J, V13, P2973, DOI 10.1109/JSEN.2013.2264931
   Su F, 2017, SYMP VLSI CIRCUITS, pC260
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Sun XY, 2018, DES AUT TEST EUROPE, P1423, DOI 10.23919/DATE.2018.8342235
   Sun Y, 2017, IEEE T CIRCUITS-II, V64, P670, DOI 10.1109/TCSII.2016.2623354
   Tobola A, 2018, IEEE J BIOMED HEALTH, V22, P15, DOI 10.1109/JBHI.2017.2708041
   Wang C, 2014, ASIA S PACIF DES AUT, P379, DOI 10.1109/ASPDAC.2014.6742919
   Xia CW, 2018, I S WORKL CHAR PROC, P82, DOI 10.1109/IISWC.2018.8573514
   Xia L., 2016, P 53 ANN DESIGN AUTO, P125
   Zhao W, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P585
NR 44
TC 6
Z9 6
U1 1
U2 22
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 78
DI 10.1145/3477009
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600029
DA 2024-07-18
ER

PT J
AU Sunny, FP
   Mirza, A
   Nikdast, M
   Pasricha, S
AF Sunny, Febin P.
   Mirza, Asif
   Nikdast, Mahdi
   Pasricha, Sudeep
TI ROBIN: A Robust Optical Binary Neural Network Accelerator
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Compilers, Architectures, and Synthesis for
   Embedded Systems (CASES)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE Silicon photonics; binarized neural networks; inference acceleration;
   design optimization
AB Domain specific neural network accelerators have garnered attention because of their improved energy efficiency and inference performance compared to CPUs and GPUs. Such accelerators are thus well suited for resource-constrained embedded systems. However, mapping sophisticated neural network models on these accelerators still entails significant energy and memory consumption, along with high inference time overhead. Binarized neural networks (BNNs), which utilize single-bit weights, represent an efficient way to implement and deploy neural network models on accelerators. In this paper, we present a novel opticaldomain BNN accelerator, named ROBIN, which intelligently integrates heterogeneous microring resonator optical devices with complementary capabilities to efficiently implement the key functionalities in BNNs. We perform detailed fabrication-process variation analyses at the optical device level, explore efficient corrective tuning for these devices, and integrate circuit-level optimization to counter thermal variations. As a result, our proposed ROBIN architecture possesses the desirable traits of being robust, energy-efficient, low latency, and high throughput, when executing BNN models. Our analysis shows that ROBIN can outperform the best-known optical BNN accelerators and many electronic accelerators. Specifically, our energy-efficient ROBIN design exhibits energy-per-bit values that are similar to 4 x lower than electronic BNN accelerators and similar to 933 x lower than a recently proposed photonic BNN accelerator, while a performance-efficient ROBIN design shows similar to 3 x and similar to 25 x better performance than electronic and photonic BNN accelerators, respectively.
C1 [Sunny, Febin P.; Mirza, Asif; Nikdast, Mahdi; Pasricha, Sudeep] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA.
C3 Colorado State University
RP Pasricha, S (corresponding author), Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA.
EM febin.sunny@colostate.edu; mirza.baig@colostate.edu;
   mandi.nikdast@colostate.edu; sudeep@colostate.edu
RI Mirza, Asif Anwar Baig/AFA-0134-2022; Pasricha, Sudeep/AAJ-9463-2020;
   Sunny, Febin Payickadu/AAJ-9233-2021
OI Mirza, Asif Anwar Baig/0000-0003-1813-7710; Pasricha,
   Sudeep/0000-0002-0846-0066; Sunny, Febin Payickadu/0000-0002-3619-1465
FU NSF [CCF-1813370, CCF-2006788]
FX This research is supported by grants from NSF (CCF-1813370,
   CCF-2006788). The authors would like to thank CEA-Leti for providing
   data related to silicon photonic fabrication-process variations.
CR Abel S., 2016, J. Light. Technol, V34, P8
   Aimar A, 2019, IEEE T NEUR NET LEAR, V30, P644, DOI 10.1109/TNNLS.2018.2852335
   Anderson J., 2019, IEEE ASAP 2019
   [Anonymous], 2016, NIPS
   [Anonymous], 2020, INTEL MOVIDIUS VPU
   Bahadori Meisam, 2018, Journal of Lightwave Technology, V36, P2767, DOI 10.1109/JLT.2018.2821359
   Bahirat S., 2011, IEEE ACM ASPDAC 2011
   Bangari V, 2020, IEEE J SEL TOP QUANT, V26, DOI 10.1109/JSTQE.2019.2945540
   Bengio Y., 2013, ARXIV13126199
   Bogaerts W, 2012, LASER PHOTONICS REV, V6, P47, DOI 10.1002/lpor.201100017
   Capra M, 2020, FUTURE INTERNET, V12, DOI 10.3390/fi12070113
   Cass S., 2019, IEEE Spectr., V56, P16, DOI [10.1109/MSPEC.2019.8701189, DOI 10.1109/MSPEC.2019.8701189]
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Coubariaux M., 2016, ARXIV160202830
   Courbariaux Y., 2015, ADV NEURAL INFORM PR, P3123, DOI DOI 10.5555/2969442.2969588
   Duong LHK, 2014, IEEE DES TEST, V31, P55, DOI 10.1109/MDAT.2014.2336211
   Frandsen LH, 2004, OPT LETT, V29, P1623, DOI 10.1364/OL.29.001623
   Güngördü AD, 2020, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS45731.2020.9180531
   Guo P., 2018, Int'l Conf. on Field Programmable Logic and Applications (FPL)
   Jayatileka H., 2015, OIC 2015
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Little BE, 1997, J LIGHTWAVE TECHNOL, V15, P998, DOI 10.1109/50.588673
   Liu W, 2019, IEEE INT C ELECTR TA, DOI 10.1109/icce-tw46550.2019.8991762
   Liu YJ, 2019, IEEE J SEL TOP QUANT, V25, DOI 10.1109/JSTQE.2018.2846046
   Lu L., 2019, IEEE PHOTONICS J, V11, P6
   Lumerical Solutions Inc, LUM MODE
   Luo T, 2017, IEEE T COMPUT, V66, P73, DOI 10.1109/TC.2016.2574353
   Milanizadeh M, 2019, J LIGHTWAVE TECHNOL, V37, P1325, DOI 10.1109/JLT.2019.2892512
   Miller DAB, 2017, NAT PHOTONICS, V11, P403, DOI 10.1038/nphoton.2017.104
   Mirza A, 2020, DES AUT TEST EUROPE, P484, DOI 10.23919/DATE48585.2020.9116201
   Mourgias-Alexandris G, 2020, J LIGHTWAVE TECHNOL, V38, P811, DOI 10.1109/JLT.2019.2949133
   Nikdast M, 2016, J LIGHTWAVE TECHNOL, V34, P3682, DOI 10.1109/JLT.2016.2563781
   PASK C, 1978, J OPT SOC AM, V68, P110, DOI 10.1364/JOSA.68.000110
   Pasricha S, 2008, MORG KAUF SER SYST, P1
   Pasricha S, 2020, IEEE DES TEST, V37, P60, DOI 10.1109/MDAT.2020.2982628
   Pintus P, 2019, LASER PHOTONICS REV, V13, DOI 10.1002/lpor.201800275
   Qin E, 2020, INT S HIGH PERF COMP, P58, DOI 10.1109/HPCA47549.2020.00015
   Ruan ZL, 2020, J LIGHTWAVE TECHNOL, V38, P5100, DOI 10.1109/JLT.2020.2999526
   Shen JH, 2018, IEEE J SOLID-ST CIRC, V53, P1149, DOI 10.1109/JSSC.2017.2784761
   Shen YC, 2017, NAT PHOTONICS, V11, P441, DOI [10.1038/NPHOTON.2017.93, 10.1038/nphoton.2017.93]
   Shiflett K, 2020, INT S HIGH PERF COMP, P474, DOI 10.1109/HPCA47549.2020.00046
   Su Z., 2014, OFC
   Sunny F., ARXIV210101751, V2021
   Tait AN, 2017, SCI REP-UK, V7, DOI 10.1038/s41598-017-07754-z
   Timurdogan E., 2013, CLEO SCI INNOVATIONS
   Totovic AR, 2020, IEEE J SEL TOP QUANT, V26, DOI 10.1109/JSTQE.2020.2975579
   Tu YC, 2019, IEEE PHOTONICS J, V11, DOI 10.1109/JPHOT.2019.2924477
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Waldrop MM, 2016, NATURE, V530, P144, DOI 10.1038/530144a
   Wang BH, 2020, J LIGHTWAVE TECHNOL, V38, P3156, DOI 10.1109/JLT.2019.2963292
   Wu B, 2016, IEEE J SOLID-ST CIRC, V51, P2893, DOI 10.1109/JSSC.2016.2594953
   Xia JA, 2014, IEEE ICC, P3371, DOI 10.1109/ICC.2014.6883842
   Xu QF, 2008, OPT EXPRESS, V16, P4309, DOI 10.1364/OE.16.004309
   Zhao Z, 2019, ICCAD-IEEE ACM INT
   Ziabari A. K., 2015, ACM ICS 2015
   Zokae F., 2020, IEEE ACM DATE 2020
NR 57
TC 18
Z9 18
U1 2
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 57
DI 10.1145/3476988
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhou, YB
   Samii, S
   Eles, P
   Peng, ZB
AF Zhou, Yuanbin
   Samii, Soheil
   Eles, Petru
   Peng, Zebo
TI Reliability-aware Scheduling and Routing for Messages in Time-sensitive
   Networking
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Safety-critical systems; Ethernet TSN
ID COMMUNICATION; OPTIMIZATION
AB Time-sensitive Networking (TSN) on Ethernet is a promising communication technology in the automotive and industrial automation industries due to its real-time and high-bandwidth communication capabilities. Time-triggered scheduling and static routing are often adopted in these areas due to high requirements on predictability for safety-critical applications. Deadline-constrained routing and scheduling in TSN have been studied extensively in past research. However, scheduling and routing with reliability requirements in the context of transient faults are not yet studied. In this work, we propose an Satisfiability Modulo Theory-based technique to perform scheduling and routing that takes both reliability constraints and end-to-end deadline constraints into consideration. Heuristics have been applied to improve the scalability of the solution. Extensive experiments have been conducted to demonstrate the efficiency of our proposed technique.
C1 [Zhou, Yuanbin; Samii, Soheil; Eles, Petru; Peng, Zebo] Linkoping Univ, Embedded Syst Lab ESLAB, Linkoping, Sweden.
   [Samii, Soheil] Gen Motors R&D, Warren, MI USA.
   [Zhou, Yuanbin; Samii, Soheil; Eles, Petru; Peng, Zebo] Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
C3 Linkoping University; General Motors; Linkoping University
RP Zhou, YB (corresponding author), Linkoping Univ, Embedded Syst Lab ESLAB, Linkoping, Sweden.; Zhou, YB (corresponding author), Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
EM yuanbin.zhou@liu.se; soheil.samii@liu.se; petru.eles@liu.se;
   zebo.peng@liu.se
RI Zhou, Yuanbin/AAC-5525-2020
CR Avni G, 2016, 2016 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2968478.2968499
   Bradley James, 1988, INTRO DISCRETE MATH
   Broster I, 2005, REAL-TIME SYST, V30, P55, DOI 10.1007/s11241-005-0504-z
   Craciunas SS, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P183, DOI 10.1145/2997462997470
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Dürr F, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P203, DOI 10.1145/2997465.2997494
   Erdos P., 1959, Publicationes Mathematicae Debrecen, V6, P18
   Falk J, 2020, IEEE REAL TIME, P124, DOI 10.1109/RTAS48715.2020.00-12
   Falk J, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P136, DOI 10.1109/RTCSA.2018.00025
   Gavrilut V, 2018, IEEE ACCESS, V6, P75229, DOI 10.1109/ACCESS.2018.2883644
   Gavrilut V, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P267, DOI 10.1145/3139258.3139284
   Gujarati A, 2020, IEEE REAL TIME, P376, DOI 10.1109/RTAS48715.2020.00012
   Gujarati A, 2015, REAL TIM SYST SYMP P, P249, DOI 10.1109/RTSS.2015.31
   Gujarati Arpan, 2020, THESIS TU KAISERSLAU
   IEEE, 2018, IEEE. 802.1Q-2018
   IEEE, 2018, 802.1CB-2017
   IEEE, 2011, 802.1AS-2011-IEEE standard for local and metropolitan area networks-timing and synchronization for time-sensitive applications in bridged local area networks
   IEEE, 2019, TIM SENS NETW TSN TA
   International Organization for Standardization, 2018, 26262 ISO
   International Organization for Standardization (ISO), 2019, ROAD VEH SAF INT FUN
   Izosimov V, 2005, DES AUT TEST EUROPE, P864, DOI 10.1109/DATE.2005.116
   Izosimov Viacheslav, 2009, THESIS
   Lo Bello L, 2019, P IEEE, V107, P1094, DOI 10.1109/JPROC.2019.2905334
   Mahfouzi R, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3358604
   Mahfouzi R, 2018, DES AUT TEST EUROPE, P682, DOI 10.23919/DATE.2018.8342096
   Mahfouzi Rouhollah, 2020, BREAKING SILOS GUARA
   Niklas Reusch, 2020, SAFE SECURE CONFIGUR
   Pop Paul, 2018, IEEE Communications Standards Magazine, V2, P55, DOI 10.1109/MCOMSTD.2018.1700057
   Pop P., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P233
   Pop P, 2009, IEEE T VLSI SYST, V17, P389, DOI 10.1109/TVLSI.2008.2003166
   Pozo F, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P147, DOI 10.1109/RTCSA.2018.00026
   Samii Soheil, 2018, IEEE Communications Standards Magazine, V2, P62, DOI 10.1109/MCOMSTD.2018.1700079
   Seo SH, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146424
   Smirnov F, 2017, DES AUT CON, DOI 10.1145/3061639.3062298
   Smirnov F, 2016, DES AUT CON, DOI 10.1145/2897937.2898026
   Steiner W, 2010, REAL TIM SYST SYMP P, P375, DOI 10.1109/RTSS.2010.25
   Tanasa B, 2010, REAL TIM SYST SYMP P, P385, DOI 10.1109/RTSS.2010.31
   Xie Guoqi, IEEE T RELIABIL
   Zhou YB, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P39, DOI 10.1145/3287624.3287653
   Zhou YB, 2019, J SYST ARCHITECT, V98, P191, DOI 10.1016/j.sysarc.2019.07.007
NR 40
TC 17
Z9 19
U1 0
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2021
VL 20
IS 5
AR 41
DI 10.1145/3458768
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TS7ED
UT WOS:000679808100004
DA 2024-07-18
ER

PT J
AU Rahman, M
   Ismail, D
   Modekurthy, VP
   Saifullah, A
AF Rahman, Mahbubur
   Ismail, Dali
   Modekurthy, Venkata P.
   Saifullah, Abusayeed
TI LPWAN in the TV White Spaces: A Practical Implementation and Deployment
   Experiences
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE LPWAN; SNOW; white spaces; OFDM
ID POWER RATIO REDUCTION; OFDM; STANDARD; UPLINK; BAND
AB Low-Power Wide-Area Network (LPWAN) is an enabling Internet-of-Things technology that supports long-range, low-power, and low-cost connectivity to numerous devices. To avoid the crowd in the limited ISM band (where most LPWANs operate) and cost of licensed band, the recently proposed Sensor Network over White Spaces (SNOW) is a promising LPWAN platform that operates over the TV white spaces. As it is a very recent technology and is still in its infancy, the current SNOW implementation uses the Universal Software Radio Peripheral devices as LPWAN nodes, which has high costs (approximate to$ 750 USD per device) and large form-factors, hindering its applicability in practical deployment. In this article, we implement SNOW using low-cost, low form-factor, low-power, and widely available commercial off-the-shelf (COTS) devices to enable its practical and large-scale deployment. Our choice of the COTS device (TI CC13x0: CC1310 or CC1350) consequently brings down the cost and form-factor of a SNOW node by 25x and 10x, respectively. Such implementation of SNOW on the CC13x0 devices, however, faces a number of challenges to enable link reliability and communication range. Our implementation addresses these challenges by handling peak-to-average power ratio problem, channel state information estimation, carrier frequency offset estimation, and near-far power problem. Our deployment in the city of Detroit, Michigan, demonstrates that CC13x0-based SNOW can achieve uplink and downlink throughputs of 11.2 and 4.8 kbps per node, respectively, over a distance of 1 km. Also, the overall throughput in the uplink increases linearly with the increase in the number of SNOW nodes.
C1 [Rahman, Mahbubur] CUNY, Queens Coll Sci Bldg,65-30 Kissena Blvd, Flushing, NY 11367 USA.
   [Ismail, Dali; Modekurthy, Venkata P.; Saifullah, Abusayeed] Wayne State Univ, 5057 Woodward Ave,Suite 3010, Detroit, MI 48202 USA.
C3 City University of New York (CUNY) System; Wayne State University
RP Rahman, M (corresponding author), CUNY, Queens Coll Sci Bldg,65-30 Kissena Blvd, Flushing, NY 11367 USA.
EM mdmahbubur.rahman@qc.cuny.edu; dali.ismail@wayne.edu;
   modekurthy@wayne.edu; saifullah@wayne.edu
RI Rahman, Mahbubur/AAG-7946-2021
OI Rahman, Mahbubur/0000-0003-2353-6687
FU NSF [CAREER-1846126, CNS-2006467]
FX This work was supported by NSF through grants CAREER-1846126 and
   CNS-2006467.
CR Akpakwu GA, 2018, IEEE ACCESS, V6, P3619, DOI 10.1109/ACCESS.2017.2779844
   [Anonymous], 1996, WIRELESS COMMUNICATI
   [Anonymous], 2008, Proc. 3rd IEEE Symp. New Frontiers Dynamic Spectr. Access Netw
   [Anonymous], 2016, P 14 ACM C EMB NETW, DOI [10.1145/2994551.2994552, DOI 10.1145/2994551.2994552]
   [Anonymous], 2006, ACM 4th International Conference on Embedded networked sensor systems (SenSys), Colorado, USA
   [Anonymous], 2019, GNU Radio
   [Anonymous], 2019, Snow base station
   [Anonymous], 2020, ETTUS RES
   [Anonymous], 2019, CC1350 launchpad
   [Anonymous], 2019, TINYOS
   [Anonymous], 2018, Mouser microchip
   Bahl P, 2009, ACM SIGCOMM COMP COM, V39, P27, DOI 10.1145/1594977.1592573
   Balamurthi R, 2011, IEEE INT SYMP DYNAM, P297, DOI 10.1109/DYSPAN.2011.5936218
   Baxley RJ, 2004, IEEE T CONSUM ELECTR, V50, P792, DOI 10.1109/TCE.2004.1341681
   Chen JM, 2017, IEEE INTERNET THINGS, V4, P2309, DOI 10.1109/JIOT.2017.2764475
   Choi J, 2000, IEEE ICC, P425, DOI 10.1109/ICC.2000.853354
   Dragino, 2018, DRAG LORA GPS HAT
   Feng XJ, 2011, IEEE INT SYMP DYNAM, P265, DOI 10.1109/DYSPAN.2011.5936215
   Gozalvez J, 2016, IEEE VEH TECHNOL MAG, V11, P14, DOI 10.1109/MVT.2015.2512358
   Harrison K, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON DYNAMIC SPECTRUM ACCESS NETWORKS (DYSPAN), P47, DOI 10.1109/DySPAN.2015.7343849
   Hasan S, 2014, IEEE INT SYMP DYNAM, P271, DOI 10.1109/DySPAN.2014.6817804
   Ismail D., 2017, 2017 14th Annual IEEE International Conference on Sensing, Communication, and Networking (SECON), P1
   Ismail D, 2018, PROCEEDINGS OF THE WORKSHOP PROGRAM OF THE 19TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING AND NETWORKING (ICDCN'18), DOI 10.1145/3170521.3170529
   Jiang Ming, 2007, IEEE T WIRELESS COMM, V6, P8
   Jiang T, 2008, IEEE T BROADCAST, V54, P257, DOI 10.1109/TBC.2008.915770
   Kamali B, 2012, IEEE POTENTIALS, V31, P23, DOI 10.1109/MPOT.2012.2195220
   Kim H., 2008, DYSPAN 08
   Kim H, 2008, MOBICOM'08: PROCEEDINGS OF THE FOURTEENTH ACM INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P14
   Kocks C, 2012, J COMPUT NETW COMMUN, V2012, DOI 10.1155/2012/837495
   Kouvelas Nikolaos, 2020, EWSN, V20, P25
   Kumar A, 2016, IEEE COMMUN MAG, V54, P28, DOI 10.1109/MCOM.2016.7509375
   Li LE, 2005, IEEE ACM T NETWORK, V13, P147, DOI 10.1109/TNET.2004.842229
   Lin S, 2016, ACM T SENSOR NETWORK, V12, DOI 10.1145/2746342
   Liu D., 2015, Proceedings of the 16th ACM International Symposium on Mobile Ad Hoc Networking and Computing, P17
   Maeda N, 2003, IEICE T COMMUN, VE86B, P300
   Modekurthy VP, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL INTERNET (ICII 2018), P49, DOI 10.1109/ICII.2018.00014
   Muqattash A., 2003, MOBIHOC 03, P1
   Murty R, 2012, IEEE T MOBILE COMPUT, V11, P189, DOI 10.1109/TMC.2011.241
   Rahman M., 2020, THESIS WAYNE STATE U
   Rahman M, 2019, PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS DESIGN AND IMPLEMENTATION (IOTDI '19), P178, DOI 10.1145/3302505.3310080
   Rahman M, 2018, 2018 IEEE/ACM THIRD INTERNATIONAL CONFERENCE ON INTERNET-OF-THINGS DESIGN AND IMPLEMENTATION (IOTDI 2020), P255, DOI 10.1109/IoTDI.2018.00033
   Rahman M, 2018, 2018 IEEE/ACM THIRD INTERNATIONAL CONFERENCE ON INTERNET-OF-THINGS DESIGN AND IMPLEMENTATION (IOTDI 2020), P310, DOI 10.1109/IoTDI.2018.00054
   Rahman Mahbubur, 2020, IEEE ACM T NETW, V28, P1
   Rahman Mahbubur, 2019, Perv. Mobile Comput., V59, P1
   Ribeiro C, 2008, WIRELESS PERS COMMUN, V47, P125, DOI 10.1007/s11277-007-9396-7
   Roberts S, 2015, IEEE INT WORKS LOCAL
   Saeed A, 2017, INT CON DISTR COMP S, P503, DOI 10.1109/ICDCS.2017.292
   Saifullah A, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131676
   Saifullah A, 2018, IEEE ACM T NETWORK, V26, P1893, DOI 10.1109/TNET.2018.2856197
   Saxena V., 2016, 2016 IEEE 84th Vehicular Technology Conference (VTC-Fall), P1
   Sur Sanjib, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P1176, DOI 10.1109/INFOCOM.2015.7218492
   Talbot S. L., 2007, GLOBECOM 07, P1
   Tse D., 2005, Fundementals of Wireless Communications
   van de Beek JJ, 1999, IEEE J SEL AREA COMM, V17, P1900, DOI 10.1109/49.806820
   VANDEBEEK JJ, 1995, 1995 IEEE 45TH VEHICULAR TECHNOLOGY CONFERENCE - COUNTDOWN TO THE WIRELESS TWENTY-FIRST CENTURY, VOLS 1-2, P815, DOI 10.1109/VETEC.1995.504981
   Xiaoli Wang, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P28, DOI 10.1109/INFOCOM.2015.7218364
   Xie Y, 2017, ADV MECH ENG, V9, DOI 10.1177/1687814017711394
   Xu WT, 2020, IEEE INTERNET THINGS, V7, P298, DOI 10.1109/JIOT.2019.2946900
   Yang L., 2010, NSDI, P65
   Yao YW, 2005, IEEE T COMMUN, V53, P173, DOI 10.1109/TCOMM.2004.840623
   Yuan Luo, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P900, DOI 10.1109/INFOCOM.2015.7218461
   Zhang T, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P426, DOI 10.1145/2789168.2790123
   Zhang T, 2014, PROCEEDINGS OF THE 20TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (MOBICOM '14), P17, DOI 10.1145/2639108.2639114
   Zhang X., 2016, IEEE T COGN COMMUN, V2, P330
NR 64
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2021
VL 20
IS 4
AR 30
DI 10.1145/3447877
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SR5YW
UT WOS:000661120400004
DA 2024-07-18
ER

PT J
AU Pazzaglia, P
   Sun, YC
   Di Natale, M
AF Pazzaglia, Paolo
   Sun, Youcheng
   Di Natale, Marco
TI Generalized Weakly Hard Schedulability Analysis for Real-Time Periodic
   Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Weakly hard real-time systems; schedulability analysis; periodic
   real-time tasks; activation jitter; deadline-miss handling strategies
ID PERFORMANCE; SYSTEMS
AB The weakly hard real-time model is an abstraction for applications, including control systems, that can tolerate occasional deadline misses, but can also be compromised if a sufficiently high number of late terminations occur in a given time window. The weakly hard model allows us to constrain the maximum number of acceptable missed deadlines in any set of consecutive task executions. A big challenge for weakly hard systems is to provide a schedulability analysis that applies to a general task model, while avoiding excessive pessimism. In this work, we develop a general weakly hard analysis based on a Mixed Integer Linear Programming (MILP) formulation. The analysis applies to constrained-deadline periodic real-time systems scheduled with fixed priority and no knowledge of the task activation offsets, while allowing for activation jitter. Our analysis considers two common policies for handling missed deadlines, i.e., (i) letting the job continue until completion or (ii) killing its execution immediately. For this policy, ours is the first and only m-k analysis currently available. Experiments conducted on randomly generated task sets show the applicability and accuracy of the proposed technique as well as the improvements with respect to competing techniques.
C1 [Pazzaglia, Paolo; Di Natale, Marco] Scuola Super Sant Anna, Pisa, Italy.
   [Sun, Youcheng] Queens Univ Belfast, Belfast, Antrim, North Ireland.
C3 Scuola Superiore Sant'Anna; Queens University Belfast
RP Pazzaglia, P (corresponding author), Scuola Super Sant Anna, Pisa, Italy.
EM p.pazzaglia@sssup.it; youcheng.sun@qub.ac.uk; marco@sssup.it
RI Sun, Youcheng/JMC-4942-2023
OI Sun, Youcheng/0000-0002-1893-6259; Pazzaglia, Paolo/0000-0003-0377-3327
CR Ahrendts L, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P88, DOI 10.1145/3139258.3139259
   Ahrendts Leonie, 2018, 30 EUR C REAL TIM SY
   Aminifar A, 2013, DES AUT TEST EUROPE, P1093
   Aminifar A, 2012, REAL TIM SYST SYMP P, P283, DOI 10.1109/RTSS.2012.79
   [Anonymous], 2011, HARD REAL TIME COMPU
   Årzén KE, 2000, IEEE DECIS CONTR P, P4865, DOI 10.1109/CDC.2001.914701
   Baruah S, 2006, REAL TIM SYST SYMP P, P159, DOI 10.1109/RTSS.2006.47
   Bernat G, 2001, IEEE T COMPUT, V50, P308, DOI 10.1109/12.919277
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bril ReinderJ., 2013, P 21 INT C REAL TIME, P193
   Bund T, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P319, DOI 10.1145/2834848.2834860
   Bund Tobias, 2014, P 4 ACM SIGBED INT W, P11
   Cervin Anton, 2005, P 16 IFAC WORLD C PR, P137
   Frehse G, 2014, REAL TIM SYST SYMP P, P53, DOI 10.1109/RTSS.2014.28
   Geelen W, 2016, IEEE T IND ELECTRON, V63, P1218, DOI 10.1109/TIE.2015.2504339
   HAMDAOUI M, 1995, IEEE T COMPUT, V44, P1443, DOI 10.1109/12.477249
   Hammadeh ZAH, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656059
   Huang C, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P197, DOI 10.1145/3302504.3311811
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kumar P, 2012, REAL TIM SYST SYMP P, P149, DOI 10.1109/RTSS.2012.67
   LEHOCZKY J, 1989, REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P166
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Palopoli L, 2000, REAL TIM SYST SYMP P, P131, DOI 10.1109/REAL.2000.896003
   Pazzaglia P., 2019, P INT C DES AUT TEST
   Pazzaglia Paolo, 2018, P 30 EUR C REAL TIM
   Pazzaglia Paolo, 2019, P 31 EUR C REAL TIM
   Quinton S, 2012, DES AUT TEST EUROPE, P515
   Ramanathan P, 1999, IEEE T PARALL DISTR, V10, P549, DOI 10.1109/71.774906
   Redell O, 2002, EUROMICRO, P165, DOI 10.1109/EMRTS.2002.1019196
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   Shanmugam A, 2011, CELL STRESS CHAPERON, V16, P225, DOI 10.1007/s12192-010-0234-6
   Shirazi M, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P297, DOI 10.1145/3139258.3139282
   Soudbakhsh D, 2013, ACM IEEE INT CONF CY, P129, DOI 10.1109/ICCPS.2013.6604007
   Soudbakhsh Damoon, 2016, IEEE T CONTROL NETWO
   Sun YC, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126497
   Xu WB, 2015, EUROMICRO, P247, DOI 10.1109/ECRTS.2015.29
   Xu Y., 2014, P 19 WORLD C INT FED, V47, P6098, DOI DOI 10.3182/20140824-6-ZA-1003.00289
   Xu Y, 2015, IEEE INT CONF EMBED, P247, DOI 10.1109/RTCSA.2015.23
   Zeng HB, 2013, IEEE T COMPUT, V62, P644, DOI 10.1109/TC.2012.21
NR 41
TC 8
Z9 8
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2021
VL 20
IS 1
AR 3
DI 10.1145/3404888
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PT6RO
UT WOS:000608740800003
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Chang, WL
   Wei, R
   Zhao, S
   Wellings, A
   Woodcock, J
   Burns, A
AF Chang, Wanli
   Wei, Ran
   Zhao, Shuai
   Wellings, Andy
   Woodcock, Jim
   Burns, Alan
TI Development Automation of Real-Time Java: Model-Driven Transformation
   and Synthesis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-time programming languages; real-time specification for Java;
   model-driven engineering
AB Many applications in emerging scenarios, such as autonomous vehicles, intelligent robots, and industrial automation, are safety-critical with strict timing requirements. However, the development of real-time systems is error prone and highly dependent on sophisticated domain expertise, making it a costly process. This article utilises the principles of model-driven engineering (MDE) and proposes two methodologies to automate the development of real-time Java applications. The first one automatically converts standard time-sharing Java applications to real-time Java applications, using a series of transformations. It is in line with the observed industrial trend, such as for the big data technology, of redeveloping existing software without the real-time notion to realise the real-time features. The second one allows users to automatically generate real-time Java application templates with a lightweight modelling language, which can be used to define the real-time properties-essentially a synthesis process. This article opens up a new research direction on development automation of real-time programming languages and inspires many research questions that can be jointly investigated by the embedded systems, programming languages as well as MDE communities.
C1 [Chang, Wanli; Zhao, Shuai; Wellings, Andy; Woodcock, Jim; Burns, Alan] Univ York, Dept Comp Sci, Deramore Lane, York YO10 5GH, N Yorkshire, England.
   [Wei, Ran] Dalian Univ Technol, Sch Artificial Intelligence, 2 Linggong Rd, Dalian 116024, Peoples R China.
C3 University of York - UK; Dalian University of Technology
RP Chang, WL (corresponding author), Univ York, Dept Comp Sci, Deramore Lane, York YO10 5GH, N Yorkshire, England.
EM wanli.chang@york.ac.uk; ranwei@dlut.edu.cn; shuai.zhao@york.ac.uk;
   andy.wellings@york.ac.uk; jim.woodcock@york.ac.uk; alan.burns@york.ac.uk
RI Wei, Ran/X-8750-2019; Wei, Ran/KIA-3456-2024
OI Wei, Ran/0000-0003-2191-1359; Wei, Ran/0000-0003-2191-1359; Woodcock,
   James/0000-0001-7955-2702
FU EPSRC [EP/H017461/1, EP/R025479/1, EP/G061947/1, EP/E025366/1,
   EP/M025756/1] Funding Source: UKRI; SPF [EP/V026801/1] Funding Source:
   UKRI
CR [Anonymous], 2016, ANAL REAL TIME SYSTE
   [Anonymous], 2013, P XM 2013 EXTR MOD W
   Armbruster A, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1324969.1324974
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Audsley Neil C., 2014, TECHNICAL REPORT
   Baker J, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P384
   Barmpis K, 2018, LECT NOTES COMPUT SC, V10890, P251, DOI 10.1007/978-3-319-92997-2_16
   Barnes John, 1997, HIGH INTEGRITY ADA S, V189
   Bezivin J., 2005, SOFTWARE SYSTEM MODE, V4, P171, DOI DOI 10.1007/S10270-005-0079-0
   Bollella G, 2000, COMPUTER, V33, P47, DOI 10.1109/2.846318
   Broster I, 2001, EUROMICRO, P95, DOI 10.1109/EMRTS.2001.934009
   Brunelière H, 2014, INFORM SOFTWARE TECH, V56, P1012, DOI 10.1016/j.infsof.2014.04.007
   Burns A, 2009, QUALITATIVE RESEARCH IN APPLIED LINGUISTICS: A PRACTICAL INTRODUCTION, P112
   Cavalcanti Ana, 2017, JAVA SAFETY CRITICAL, P110
   Chang W., 2019, P 20 ACM SIGPLAN SIG, P123
   Chang WL, 2018, ACM TRANS CYBER-PHYS, V2, DOI 10.1145/3121427
   Chang WL, 2017, IEEE T COMPUT AID D, V36, P586, DOI 10.1109/TCAD.2016.2613933
   Chang WL, 2016, FOUND TRENDS ELECTRO, V10, pI, DOI 10.1561/1000000045
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   De La Puente J.A., 2014, IFAC P, P1592, DOI [10.3182/20140824-6-ZA-1003.01967, DOI 10.3182/20140824-6-ZA-1003.01967]
   Dibble P., 2002, REAL TIME JAVA PLATF
   Gray Ian, 2015, 9 HIPEAC WORKSH REC
   Gray Ian, 2015, P 9 HIPEAC WORKSH RE
   Hatton L, 2004, INFORM SOFTWARE TECH, V46, P465, DOI 10.1016/j.infsof.2003.09.016
   Heidenreich F, 2010, LECT NOTES COMPUT SC, V5969, P374
   Henties T., 2009, P 2 INT WORKSH CERT
   Hu Erik Yu-Shing, 2006, P JTRES 06 4 WORKSH, P125, DOI DOI 10.1145/1167999.1168021
   Jaaksi A, 2002, IEEE SOFTWARE, V19, P73, DOI 10.1109/MS.2002.1020290
   Karna J., 2009, P 9 OOPSLA WORKSH DO
   Kelly T. P., 1999, THESIS
   Kolovos DS, 2008, LECT NOTES COMPUT SC, V5063, P46, DOI 10.1007/978-3-540-69927-9_4
   Konieczek B, 2015, 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P134, DOI 10.1109/ISORC.2015.35
   Lanusse Agnes., 2009, Proc. of the Fifth BIBLIOGRAPHY 84 European Conference on Model-Driven Architecture Foundations and Applications ECMDA-FA 2009, P1
   Liu S., 2017, ARXIV170402696
   Liu SS, 2017, COMPUTER, V50, P42, DOI 10.1109/MC.2017.4451224
   Mei H, 2016, LECT NOTES COMPUT SC, V9695, P44, DOI 10.1007/978-3-319-39083-3_4
   Mohagheghi P, 2008, LECT NOTES COMPUT SC, V5095, P432, DOI 10.1007/978-3-540-69100-6_31
   Pawlak R, 2016, SOFTWARE PRACT EXPER, V46, P1155, DOI 10.1002/spe.2346
   Potter Ben., 1996, INTRO FORMAL SPECIFI, V2nd
   Rajkumar R., 2012, Synchronization in real-time systems: a priority inheritance approach, V151
   Rose LM, 2008, LECT NOTES COMPUT SC, V5095, P1, DOI 10.1007/978-3-540-69100-6_1
   Schmidt DC, 2006, COMPUTER, V39, P25, DOI 10.1109/MC.2006.58
   Schoeberl M, 2007, 10TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT AND COMPONENT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P94, DOI 10.1109/ISORC.2007.9
   Schoeberl M, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.3963
   SHA L, 1990, IEEE T COMPUTERS, V39
   Sheng Zhao, 2015, 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). Proceedings, P1, DOI 10.1109/S3S.2015.7333534
   Siebert F, 2010, ACM SIGPLAN NOTICES, V45, P11
   Siebert Fridtjof., 2007, Proceedings of the 5th Int'l Workshop on Java Technologies for Real-time and Embedded Systems, JTRES'07, P94
   Sonar Rashmi P., 2018, P 2018 INT C RES INT, P1
   Steinberg D., 2008, EMF: Eclipse Modeling Framework, Vsecond
   Tapp C, 2009, SAE INT J PASSENG CA, V1, P265, DOI 10.4271/2008-01-0664
   Thramboulidis K., 2005, 10th IEEE International Conference on Emerging Technologies and Factory Automation
   Thramboulidis K., 2007, ADV COMPUTER INFORM, P115
   Wawersich C, 2007, INT FED INFO PROC, V231, P85
   Wei R, 2019, J SYST SOFTWARE, V154, P211, DOI 10.1016/j.jss.2019.05.013
   Wellings A., 2004, CONCURRENT REAL TIME
   Zhao S. J., 2018, THESIS
   Zhao S, 2020, J SYST SOFTWARE, V159, DOI 10.1016/j.jss.2019.110449
   Zhao SP, 2017, AEROSOL AIR QUAL RES, V17, P1, DOI 10.4209/aaqr.2015.11.0641
   Zolotas A, 2018, LECT NOTES COMPUT SC, V10890, P12, DOI 10.1007/978-3-319-92997-2_2
NR 60
TC 0
Z9 0
U1 3
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 5
SI SI
AR 31
DI 10.1145/3391897
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA3FX
UT WOS:000595523000002
DA 2024-07-18
ER

PT J
AU Stitt, G
   Campbell, D
AF Stitt, Greg
   Campbell, David
TI PANDORA: An Architecture-Independent Parallelizing
   Approximation-Discovery Framework
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Symbolic regression; approximate computing; machine learning
ID OPTIMIZATION; RELIABILITY; ALGORITHMS; SUPPORT
AB In this article, we introduce a parallelizing approximation-discovery framework, PANDORA, for automatically discovering application- and architecture-specialized approximations of provided code. PANDORA complements existing compilers and runtime optimizers by generating approximations with a range of Paretooptimal tradeoffs between performance and error, which enables adaptation to different inputs, different user preferences, and different runtime conditions (e.g., battery life). We demonstrate that PANDORA can create parallel approximations of inherently sequential code by discovering alternative implementations that eliminate loop-carried dependencies. For a variety of functions with loop-carried dependencies, PANDORA generates approximations that achieve speedups ranging from 2.3x to 81x, with acceptable error for many usage scenarios. We also demonstrate PANDORA's architecture-specialind approximations via FPGA experiments, and highlight PANDORA's discovery capabilities by removing loop-carried dependencies from a recurrence relation with no known closed-form solution.
C1 [Stitt, Greg; Campbell, David] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Stitt, G (corresponding author), Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
EM gstitt@ufl.ed; dcampbell82@ufl.edu
FU National Science Foundation [CNS-1149285, CNS-1718033, CCF-1909244]
FX This material is based upon work supported by the National Science
   Foundation under Grant Nos. CNS-1149285, CNS-1718033, and CCF-1909244.
CR Alvarez C, 2005, IEEE T COMPUT, V54, P922, DOI 10.1109/TC.2005.119
   [Anonymous], 2015, COMMUN ACM, V58, P12, DOI 10.1145/2742482
   [Anonymous], 2011, P DESIGN AUTOMAT TES, DOI DOI 10.1109/DATE.2011.5763154
   [Anonymous], 2007, Solid-State Circuits Society Newsletter, IEEE, DOI [DOI 10.1109/N-SSC.2007.4785534, 10.1109/N-SSC.2007.4785534]
   [Anonymous], 2012, ACM WORKSHOP RELAXIN
   Ansel J, 2011, INT SYM CODE GENER, P85, DOI 10.1109/CGO.2011.5764677
   Baek W, 2010, PLDI '10: PROCEEDINGS OF THE 2010 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P198, DOI 10.1145/1806596.1806620
   Boulet P, 1998, PARALLEL COMPUT, V24, P421, DOI 10.1016/S0167-8191(98)00020-9
   Campanoni S, 2014, CONF PROC INT SYMP C, P217, DOI 10.1109/ISCA.2014.6853215
   Carbin M., 2013, P ACM SIGPLAN 2013 W, P63
   Carbin M, 2013, ACM SIGPLAN NOTICES, V48, P33, DOI [10.1145/2544173.2509546, 10.1145/2509136.2509546]
   Chakrapani L.N. B., 2008, proc. of the IEEE/ACM International Conference on Compilers, Architectures, P187
   Chakrapani LN, 2006, DES AUT TEST EUROPE, P1110
   Chippa VK, 2013, DES AUT CON
   CRESSIE N, 1990, MATH GEOL, V22, P239, DOI 10.1007/BF00889887
   de la Guia Solaz Manuel, 2010, 2010 33rd International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO), P84
   Eichenberger AE, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P161
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Esmaeilzadeh H, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P301
   Fortin FA, 2012, J MACH LEARN RES, V13, P2171
   Fowers J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P47
   GIRKAR M, 1995, ACM T PROGR LANG SYS, V17, P600, DOI 10.1145/210184.210189
   Gupta P, 2011, NANOELECTRONIC CIRCUIT DESIGN, P409, DOI 10.1007/978-1-4419-7609-3_12
   Hall MW, 1996, COMPUTER, V29, P84, DOI 10.1109/2.546613
   Han J, 2013, EUROSURVEILLANCE, V18, P6
   Hornby GS, 2006, GECCO 2006: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOL 1 AND 2, P815
   HORNIK K, 1989, NEURAL NETWORKS, V2, P359, DOI 10.1016/0893-6080(89)90020-8
   Huang A, 2015, IEEE SPECTRUM, V52, P43, DOI 10.1109/MSPEC.2015.7065418
   Knijnenburg P. M. W., 2002, ITERATIVE COMPILATIO, P171, DOI 10.1007/3-540-45874-3_10
   Koza JR., 1994, Genetic programming II
   Kulkarni S, 2012, ACM SIGPLAN NOTICES, V47, P147, DOI 10.1145/2398857.2384628
   Langlois JAP, 2006, IEEE T CIRCUITS-II, V53, P374, DOI 10.1109/TCSII.2006.873364
   Liu S, 2011, ACM SIGPLAN NOTICES, V46, P213, DOI 10.1145/1961296.1950391
   McDermott J, 2012, PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL CONFERENCE ON GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P791, DOI 10.1145/2330163.2330273
   Misailovic S, 2014, ACM SIGPLAN NOTICES, V49, P309, DOI [10.1145/10.1145/2660193.2660231, 10.1145/2714064.2660231]
   Misailovic S, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465790
   Moreau T, 2015, INT S HIGH PERF COMP, P603, DOI 10.1109/HPCA.2015.7056066
   Narayanan S, 2010, DES AUT TEST EUROPE, P335
   Panda PR, 2001, IEEE DES TEST COMPUT, V18, P56, DOI 10.1109/54.922803
   Park J, 1991, NEURAL COMPUT, V3, P246, DOI 10.1162/neco.1991.3.2.246
   Paul S, 2009, IEEE T VLSI SYST, V17, P269, DOI 10.1109/TVLSI.2008.2003481
   Poyraz E, 2014, PROCEDIA COMPUT SCI, V29, P910, DOI 10.1016/j.procs.2014.05.082
   Renganarayana L., 2012, Programming with Relaxed Synchronization", P41, DOI DOI 10.1145/2414729.2414737
   Sampson A, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P164
   Sidiroglou-Douskos S., 2011, P 19 ACM SIGSOFT S 1, P124, DOI DOI 10.1145/2025113.2025133
   Song HM, 2013, CLUSTER COMPUT, V16, P285, DOI 10.1007/s10586-012-0200-4
   Stitt Greg, 2019, P 20 ACM SIGPLAN SIG, P198, DOI [10.1145/3316482.3326345, DOI 10.1145/3316482.3326345]
   Vapnik V, 1997, ADV NEUR IN, V9, P281
   Venkataramani Swagath, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P1, DOI 10.1145/2540708.2540710
   Venkataramani S, 2012, DES AUT CON, P796
   Wernsing John, 2012, P CASES 12 IEEE ACM
   Wires KE, 2000, CONF REC ASILOMAR C, P1344, DOI 10.1109/ACSSC.2000.911211
   Zhu N, 2010, IEEE T VLSI SYST, V18, P1225, DOI 10.1109/TVLSI.2009.2020591
   Zhu ZYA, 2012, ACM SIGPLAN NOTICES, V47, P441, DOI 10.1145/2103621.2103710
NR 54
TC 1
Z9 1
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 5
SI SI
AR 39
DI 10.1145/3391899
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA3FX
UT WOS:000595523000010
DA 2024-07-18
ER

PT J
AU Wade, AW
   Kulkarni, PA
   Jantz, MR
AF Wade, April W.
   Kulkarni, Prasad A.
   Jantz, Michael R.
TI Exploring Impact of Profile Data on Code Quality in the HotSpot JVM
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Program profiling; profile-guided optimizations
ID MANAGEMENT
AB Managed language virtual machines (VM) rely on dynamic or just-in-time (JIT) compilation to generate optimized native code at run-time to deliver high execution performance. Many VMs and JIT compilers collect profile data at run-time to enable profile-guided optimizations (PGO) that customize the generated native code to different program inputs. PGOs are generally considered integral for VMs to produce high-quality and performant native code.
   In this work, we study and quantify the performance benefits of PGOs, understand the importance of profiling data quantity and quality/accuracy to effectively guide PGOs, and assess the impact of individual PGOs on VM performance. The insights obtained from this work can be used to understand the current state of PGOs, develop strategies to more efficiently balance the cost and exploit the potential of PGOs, and explore the implications of and challenges for the alternative ahead-of-time (AOT) compilation model used by VMs.
C1 [Wade, April W.] Univ Kansas, 1520 W 15th St,Eaton Hall, Lawrence, KS 66049 USA.
   [Kulkarni, Prasad A.] Univ Kansas, 1520 W 15th St,Eaton Hall,Room 2001-F, Lawrence, KS 66049 USA.
   [Jantz, Michael R.] Univ Tennessee, Min H Kao Bldg,Room 605,1520 Middle Dr, Knoxville, TN 37996 USA.
C3 University of Kansas; University of Kansas; University of Tennessee
   System; University of Tennessee Knoxville
RP Wade, AW (corresponding author), Univ Kansas, 1520 W 15th St,Eaton Hall, Lawrence, KS 66049 USA.
EM aprilwade@ku.edu; prasadk@ku.edu; mrjantz@utk.edu
OI Jantz, Michael/0000-0003-4460-1206
CR Android Open Source Project, INTR ART
   [Anonymous], 2008, SPECJVM2008 BENCHM
   Arnold M, 2005, INT SYM CODE GENER, P51, DOI 10.1109/CGO.2005.9
   Arnold M, 2005, P IEEE, V93, P449, DOI 10.1109/JPROC.2004.840305
   Arnold M, 2005, ACM SIGPLAN NOTICES, V40, P297, DOI 10.1145/1103845.1094835
   Arnold M, 2011, ACM SIGPLAN NOTICES, V46, P65, DOI 10.1145/1988042.1988048
   Blackburn SM, 2006, ACM SIGPLAN NOTICES, V41, P169, DOI 10.1145/1167515.1167488
   Blackburn Steve, 2009, DACAPO 9 12 BACH
   Bowman WJ, 2015, ACM SIGPLAN NOTICES, V50, P403, DOI [10.1145/2813885.2737990, 10.1145/2737924.2737990]
   CHANG PP, 1991, SOFTWARE PRACT EXPER, V21, P1301, DOI 10.1002/spe.4380211204
   Chen DH, 2016, INT SYM CODE GENER, P12, DOI 10.1145/2854038.2854044
   Cierniak M, 2000, ACM SIGPLAN NOTICES, V35, P13, DOI 10.1145/358438.349306
   Duesterwald E, 2000, ACM SIGPLAN NOTICES, V35, P202, DOI 10.1145/356989.357008
   Georges A, 2007, OOPSLA: 22ND INTERNATIONAL CONFERENCE ON OBJECT-ORIENTED PROGRAMMING, SYSTEMS, LANGUAGES, AND APPLICATIONS, PROCEEDINGS, P57
   Github, DACAPO BAT BENCHM FA
   Graham S. L., 1982, SIGPLAN Notices, V17, P120, DOI 10.1145/872726.806987
   Holzle U, 1996, ACM T PROGR LANG SYS, V18, P355, DOI 10.1145/233561.233562
   Homescu A, 2013, INT SYM CODE GENER, P204
   Hong S, 2007, LCTES'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P63
   Huang XL, 2004, ACM SIGPLAN NOTICES, V39, P69, DOI 10.1145/1035292.1028983
   HWU WMW, 1993, J SUPERCOMPUT, V7, P229, DOI 10.1007/BF01205185
   Jantz MR, 2015, ACM SIGPLAN NOTICES, V50, P488, DOI [10.1145/2814270.2814322, 10.1145/2858965.2814322]
   Juravle Calin, 2019, IMPROVING APP PERFOR
   Krintz CJ, 2001, SOFTWARE PRACT EXPER, V31, P717, DOI 10.1002/spe.384
   Kulkarni PA, 2011, OOPSLA 11: PROCEEDINGS OF THE 2011 ACM INTERNATIONAL CONFERENCE ON OBJECT ORIENTED PROGRAMMING SYSTEMS LANGUAGES AND APPLICATIONS, P773
   Majo Zoltan, 2017, MANLANG, P105
   Mock M, 2000, INT SYMP MICROARCH, P291, DOI 10.1109/MICRO.2000.898079
   Moseley T, 2007, INT SYM CODE GENER, P198
   Mytkowicz T, 2010, PLDI '10: PROCEEDINGS OF THE 2010 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P187, DOI 10.1145/1806596.1806618
   Paleczny M, 2001, USENIX ASSOCIATION PROCEEDINGS JAVA(TM) VIRTUAL MACHINE RESEARCH AND TECHNOLOGY SYMPOSIUM, P1
   PETTIS K, 1990, SIGPLAN NOTICES, V25, P16
   Robinson FJ, 2016, ACM SIGPLAN NOTICES, V51, P11, DOI [10.1145/2980930.2907958, 10.1145/2907950.2907958]
   Rubin S, 2002, ACM SIGPLAN NOTICES, V37, P140, DOI 10.1145/565816.503287
   Serrano M, 2000, ACM SIGPLAN NOTICES, V35, P66, DOI 10.1145/354222.353176
   Sewe A, 2011, OOPSLA 11: PROCEEDINGS OF THE 2011 ACM INTERNATIONAL CONFERENCE ON OBJECT ORIENTED PROGRAMMING SYSTEMS LANGUAGES AND APPLICATIONS, P657
   Suganuma T, 2005, ACM T PROGR LANG SYS, V27, P732, DOI 10.1145/1075382.1075386
   Wade AW, 2017, ACM SIGPLAN NOTICES, V52, P1, DOI [10.1145/3078633.3081037, 10.1145/3140582.3081037]
   Wang CS, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P15
   Youfeng Wu, 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P1, DOI 10.1109/MICRO.1994.717399
NR 39
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 6
SI SI
AR 48
DI 10.1145/3391894
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA4IA
UT WOS:000595600300008
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, CD
   Chattopadhyay, S
   Brihadiswarn, G
AF Wang, Chundong
   Chattopadhyay, Sudipta
   Brihadiswarn, Gunavaran
TI Crab-tree: A Crash Recoverable B plus -tree Variant for Persistent
   Memory with ARMv8 Architecture
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE B plus -tree; non-volatile memory; ARMv8; persistent memory
AB In recent years, the next-generation non-volatile memory (NVM) technologies have emerged with DRAM-like byte addressability and disk-like durability. Computer architects have proposed to use them to build persistent memory that blurs the conventional boundary between volatile memory and non-volatile storage. However, ARM processors, ones that are widely used in embedded computing systems, start providing architectural supports to utilize NVM since ARMv8. In this article, we consider tailoring B+-tree for NVM operated by a 64-bit ARMv8 processor. We first conduct an empirical study of performance overhead in writing and reading data for a B+-tree with an ARMv8 processor, including the time cost of cache line flushes and memory fences for crash consistency as well as the execution time of binary search compared to that of linear search. We hence identify the key weaknesses in the design of B+-tree with ARMv8 architecture. Accordingly, we develop a new B+-tree variant, namely, crash recoverable ARMv8-oriented B+-tree (Crab-tree). To insert and delete data at runtime, Crab-tree selectively chooses one of two strategies, i.e., copy on write and shifting in place, depending on which one causes less consistency cost. Crab-tree regulates a strict execution order in both strategies and recovers the tree structure in case of crashes. To further improve the performance of Crab-tree, we employ three methods to reduce software overhead, cache misses, and consistency cost, respectively. We have implemented and evaluated Crab-tree in Raspberry Pi 3 Model B+ with emulated NVM. Experiments show that Crab-tree significantly outperforms state-of-the-art B+-trees designed for persistent memory by up to 2.2x and 3.7x in write and read performances, respectively, with both consistency and scalability achieved.
C1 [Wang, Chundong] ShanghaiTech Univ, SIST Bldg 1,393 Huaxia Middle Rd, Shanghai, Peoples R China.
   [Chattopadhyay, Sudipta] Singapore Univ Technol & Design, 1-702-14,Bldg 1,Level 7,8 Somapah Rd, Singapore 487372, Singapore.
   [Brihadiswarn, Gunavaran] Univ Moratuwa, 56-5 Kaladdy Amman Kovil Rd, Jaffna 40000, Sri Lanka.
C3 ShanghaiTech University; Singapore University of Technology & Design;
   University Moratuwa
RP Wang, CD (corresponding author), ShanghaiTech Univ, SIST Bldg 1,393 Huaxia Middle Rd, Shanghai, Peoples R China.
EM cd_wang@outlook.com; sudipta_chattopadhyay@sutd.edu.sg;
   gunavaran.15@cse.mrt.ac.lk
RI Chattopadhyay, Sudipta/ADP-6499-2022
OI Chattopadhyay, Sudipta/0000-0002-4843-5391
FU Ministry of Education of Singapore [MOE2018-T2-1-098]
FX This work is partially supported by the Ministry of Education of
   Singapore under the grant MOE2018-T2-1-098.
CR Alwadi Mazen, 2019, PHOENIX PERSISTENTLY
   [Anonymous], 2011, 2011 INT C DEV COMM, DOI DOI 10.1109/ICDECOM.2011.5738462
   ARM, 2016, ARMv8-A architecture evolution
   ARM, 2017, ARM ARCH REF MAN ARM
   ARM Holdings, 2018, REL NOT ARM COMP 6 1
   Caulfield Adrian M., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P385, DOI 10.1109/MICRO.2010.33
   Caulfield AM, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P387
   Chen C, 2020, IEEE T COMPUT, V69, P288, DOI 10.1109/TC.2019.2948004
   Chen S., 2011, P CIDR, V11, P5
   Chen SM, 2015, PROC VLDB ENDOW, V8, P786, DOI 10.14778/2752939.2752947
   Chen SH, 2013, INT J HUM RESOUR MAN, V24, P3939, DOI 10.1080/09585192.2011.610935
   Chen TY, 2017, DES AUT CON, DOI 10.1145/3061639.3062236
   Chi P, 2014, I SYMPOS LOW POWER E, P69, DOI 10.1145/2627369.2627630
   Chidambaram V., 2012, Proceedings of the 10th USENIX conference on File and Storage Technologies, FAST 2012, San Jose, CA, USA, February 14-17, 2012, P9
   Coburn J, 2011, ACM SIGPLAN NOTICES, V46, P105, DOI [10.1145/1961295.1950380, 10.1145/1961296.1950380]
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   Dong MK, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P719
   Dong XY, 2009, PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS
   Dulloor Subramanya R., 2014, P EUR C COMP SYST EU, P1, DOI [10.1145/2592798.2592814, DOI 10.1145/2592798.2592814]
   Everspin, 2020, EV TECHN ANN DEV STT
   Everspin, 2018, SPIN TRANSF TORQ MRA
   Everspin, 2018, MRAM TECHN ATTR
   Han L, 2018, ACM SIGPLAN NOTICES, V53, P44, DOI [10.1145/3299710.3211338, 10.1145/3211332.3211338]
   Hwang D, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P187
   Intel, 2014, KIT KIT KIT
   Jishen Zhao, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P421, DOI 10.1145/2540708.2540744
   Joshi A, 2017, INT S HIGH PERF COMP, P361, DOI 10.1109/HPCA.2017.50
   Kan JJ, 2017, IEEE T ELECTRON DEV, V64, P3639, DOI 10.1109/TED.2017.2731959
   Lee D, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435232
   Lee E., 2013, P 11 USENIX C FIL ST, P73
   Lee EY, 2014, BMC GERIATR, V14, DOI 10.1186/1471-2318-14-33
   Liu C, 2015, ACM SIGPLAN NOTICES, V50, DOI 10.1145/2670529.2754969
   Liu D, 2017, IEEE T PARALL DISTR, V28, P475, DOI 10.1109/TPDS.2016.2586059
   Liu RS, 2014, ACM SIGPLAN NOTICES, V49, P455, DOI 10.1145/2541940.2541957
   Lu Y., 2015, 2015 IEEE INT SOLID, P1
   Lu YY, 2014, PR IEEE COMP DESIGN, P209
   Micron and Intel, 2015, 3D XPOINT TECHN
   Narayanan D, 2012, ACM SIGPLAN NOTICES, V47, P401, DOI 10.1145/2248487.2151018
   Ogleari MA, 2018, INT S HIGH PERF COMP, P336, DOI 10.1109/HPCA.2018.00037
   Ou JX, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901324
   Oukid I, 2016, SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P371, DOI 10.1145/2882903.2915251
   Pan C, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3063130
   Patterson D. A., 2016, Computer organization and design ARM edition: the hardware software interface
   Pelley S, 2014, CONF PROC INT SYMP C, P265, DOI 10.1109/ISCA.2014.6853222
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Raspberry Pi Foundation, 2018, RASPB PI 3 MOD B
   Ren JL, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P672, DOI 10.1145/2830772.2830802
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Sewell P, 2010, COMMUN ACM, V53, P89, DOI 10.1145/1785414.1785443
   Shin S, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P178, DOI 10.1145/3123939.3124539
   Smullen CW IV, 2011, INT S HIGH PERF COMP, P50, DOI 10.1109/HPCA.2011.5749716
   Song LH, 2018, INT S HIGH PERF COMP, P531, DOI 10.1109/HPCA.2018.00052
   Sun ZY, 2011, INT SYMP MICROARCH, P329
   Swift, 2014, P 9 EUR C COMP SYST, DOI DOI 10.1145/2592798.2592810
   Volos H, 2011, ACM SIGPLAN NOTICES, V46, P91, DOI [10.1145/1961296.1950379, 10.1145/1961295.1950379]
   Wang CD, 2018, DES AUT CON, DOI 10.1145/3195970.3196066
   Wang CD, 2015, PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE AND STORAGE (NAS), P186, DOI 10.1109/NAS.2015.7255223
   Wang Chundong., 2019, Proceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems, P33
   Wang F, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P615, DOI 10.1145/3287624.3287656
   Wang RJ, 2015, DES AUT CON, DOI 10.1145/2744769.2744908
   Wang TZ, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2697394
   Wei QS, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126940
   Xu J, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P323
   Yang Jun, 2015, P 13 USENIX C FIL ST, P167
   Yang Phil, 2019, ADD 128 BIT ATOMIC C
   Zhang DS, 2016, DES AUT CON, DOI 10.1145/2897937.2898110
   Zhang MZ, 2017, INT S HIGH PERF COMP, P385, DOI 10.1109/HPCA.2017.45
   Zhang YY, 2015, ACM SIGPLAN NOTICES, V50, P3, DOI [10.1145/2694344.2694370, 10.1109/OECC.2015.7340093]
NR 68
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 5
SI SI
AR 35
DI 10.1145/3396236
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA3FX
UT WOS:000595523000006
DA 2024-07-18
ER

PT J
AU Brais, H
   Panda, PR
AF Brais, Hadi
   Panda, Preeti Ranjan
TI Alleria: An Advanced Memory Access Profiling Framework
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Profiling; memory access tracing; persistent memory; dynamic binary
   instrumentation
AB Application analysis and simulation tools are used extensively by embedded system designers to improve existing optimization techniques or develop new ones. We propose the Alleria framework to make it easier for designers to comprehensively collect critical information such as virtual and physical memory addresses, accessed values, and thread schedules about one or more target applications. Such profilers often incur substantial performance overheads that are orders of magnitude larger than native execution time. We discuss how that overhead can be significantly reduced using a novel profiling mechanism called adaptive profiling. We develop a heuristic-based adaptive profiling mechanism and evaluate its performance using single-threaded and multi-threaded applications. The proposed technique can improve profiling throughput by up to 145% and by 37% on an average, enabling Alleria to be used to comprehensively profile applications with a throughput of over 3 million instructions per second.
C1 [Brais, Hadi; Panda, Preeti Ranjan] Indian Inst Technol Delhi, Dept Comp Sci & Engn, New Delhi 110016, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi
RP Brais, H (corresponding author), Indian Inst Technol Delhi, Dept Comp Sci & Engn, New Delhi 110016, India.
EM hadi.b@live.com; panda@cse.iitd.ac.in
CR [Anonymous], 2011, P 2011 INT C HIGH PE
   [Anonymous], 2017, Dynamorio dynamic instrumentation tool platform
   Bach M, 2010, COMPUTER, V43, P34, DOI 10.1109/MC.2010.60
   Balasubramonian R, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3085572
   Beniamine David, 2016, MOCA EFFICIENT MEMOR
   Bheda Rishiraj A., 2011, 2011 International Green Computing Conference and Workshops, P1
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Butko Anastasiia, 2015, ASP DAC
   Carlson T E., 2013, The Sniper User Manual
   Czech B, 2014, J HIGH ENERGY PHYS, DOI 10.1007/JHEP11(2014)015
   Fritts JE, 2009, MICROPROCESS MICROSY, V33, P301, DOI 10.1016/j.micpro.2009.02.010
   Gorgovan C, 2016, ACM T ARCHIT CODE OP, V13, DOI 10.1145/2896451
   Hroub A, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3106342
   Jaleel Aamer., 2008, Proceedings of the Fourth Annual Workshop on Modeling, Benchmarking and Simulation, P28
   JANJUSIC T, 2013, ACM SIGARCH COMPUT A, V41, P8, DOI DOI 10.1145/2560488.2560491
   Kayaalp M., 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), P1
   Kim YH, 2016, BRIT J NEUROSURG, V2016, P1, DOI DOI 10.1155/2016/1489692
   Laurenzano MA, 2015, CLUSTER COMPUT, V18, P1, DOI 10.1007/s10586-013-0307-2
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Marathe J, 2007, ACM T PROGR LANG SYS, V29, DOI 10.1145/1216374.1216380
   Moseley Tipp, 2006, P 2006 WORKSH BIN IN
   Mutlu O, 2013, 2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), P21, DOI 10.1109/IMW.2013.6582088
   Nai Lifeng, 2015, P INT C HIGH PERF CO, P1
   Nethercote N, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P89, DOI 10.1145/1250734.1250746
   Nethercote Nicholas., 2004, Dynamic Binary Analysis and Instrumentation or Building Tools is Easy
   Passing J, 2009, WORK CONF REVERSE EN, P43, DOI 10.1109/WCRE.2009.12
   Rittinghaus Marc, 2015, SIMUTRACE TOOLKIT FU
   Seward Julian, 2005, USENIX
   Tian YY, 2014, PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), P53, DOI 10.1145/2597652.2597655
   Tong X, 2015, INT SYM PERFORM ANAL, P245, DOI 10.1109/ISPASS.2015.7095810
   Tromer E, 2010, J CRYPTOL, V23, P37, DOI 10.1007/s00145-009-9049-y
   Tschirhart Paul, 2015, MEMSYS 15, P12
   Upton Dan., 2009, Proceedings of the Workshop on Binary Instrumentation and Applications, WBIA '09, P52
   Volos H, 2011, ACM SIGPLAN NOTICES, V46, P91, DOI [10.1145/1961296.1950379, 10.1145/1961295.1950379]
   Wen Shasha, 2017, ASPLOS, P47
   Young V, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P627, DOI 10.1145/3079856.3080243
   Zhang WF, 2005, PACT 2005: 14th International Conference on Parallel Architectures and Compilation Techniques, P87
   Zhao Qin, 2010, TACO, V7
   Zhao Qin, 2006, P PACT
   Zhou Ping, 2009, ISCA 09, P10
NR 40
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 81
DI 10.1145/3358193
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700037
DA 2024-07-18
ER

PT J
AU Wang, WC
   Chang, YH
   Kuo, TW
   Ho, CC
   Chang, YM
   Chang, HS
AF Wang, Wei-Chen
   Chang, Yuan-Hao
   Kuo, Tei-Wei
   Ho, Chien-Chung
   Chang, Yu-Ming
   Chang, Hung-Sheng
TI Achieving Lossless Accuracy with Lossy Programming for Efficient
   Neural-Network Training on NVM-Based Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Neural network; non-volatile memory; phase-change memory; lossy
   programming
ID PERFORMANCE
AB Neural networks over conventional computing platforms are heavily restricted by the data volume and performance concerns. While non-volatile memory offers potential solutions to data volume issues, challenges must be faced over performance issues, especially with asymmetric read and write performance. Beside that, critical concerns over endurance must also be resolved before non-volatile memory could be used in reality for neural networks. This work addresses the performance and endurance concerns altogether by proposing a data-aware programming scheme. We propose to consider neural network training jointly with respect to the data-flow and data-content points of view. In particular, methodologies with approximate results over Dual-SET operations were presented. Encouraging results were observed through a series of experiments, where great efficiency and lifetime enhancement is seen without sacrificing the result accuracy.
C1 [Wang, Wei-Chen; Chang, Hung-Sheng] Macronix Int Co Ltd, Macronix Emerging Syst Lab, Hsinchu 30078, Taiwan.
   [Wang, Wei-Chen; Kuo, Tei-Wei; Chang, Yu-Ming] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
   [Chang, Yuan-Hao] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
   [Kuo, Tei-Wei] City Univ Hong Kong, Coll Engn, Hong Kong, Peoples R China.
   [Kuo, Tei-Wei] Natl Taiwan Univ, Graduale Inst Networking & Multimedia, Taipei 106, Taiwan.
   [Ho, Chien-Chung] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 62102, Taiwan.
C3 Macronix International Company; National Taiwan University; Academia
   Sinica - Taiwan; City University of Hong Kong; National Taiwan
   University; National Chung Cheng University
RP Wang, WC (corresponding author), Macronix Int Co Ltd, Macronix Emerging Syst Lab, Hsinchu 30078, Taiwan.; Wang, WC (corresponding author), Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
EM raymondwang@mxic.com.tw; johnson@iis.sinica.edu.tw; ktw@csie.ntu.edu.tw;
   ccho@cs.ccu.edu.tw; sanforever.chang@gmail.com; billchang@mxic.com.tw
RI Wang, Wei-Chen/ABC-8145-2020; Chang, Yuan-Hao/ABA-6935-2020; Wang,
   Wei-Chen/GRS-7326-2022
OI Wang, Wei-Chen/0000-0002-9435-6598; Chang, Yuan-Hao/0000-0002-1282-2111;
   Ho, Chien-Chung/0000-0003-3460-8674; KUO, TEI-WEI/0000-0003-1974-0394
FU Macronix International Co., Ltd.; Academia Sinica [AS-CDA-107-M05];
   Ministry of Science and Technology [106-2221-E-002-037-MY3,
   107-2923-E-001-001-MY3, 108-2218-E-002048, 108-2221-E-001-001-MY3,
   108-2221-E-001-004-MY3, 106-2218-E-194-012-MY3]
FX This work was supported in part by the funding from Macronix
   International Co., Ltd., in part by Academia Sinica under grant no.
   AS-CDA-107-M05, and in part by Ministry of Science and Technology under
   grant nos. 106-2221-E-002-037-MY3, 107-2923-E-001-001-MY3,
   108-2218-E-002048, 108-2221-E-001-001-MY3, 108-2221-E-001-004-MY3, and
   106-2218-E-194-012-MY3.
CR Akel Ameen., 2011, HotStorage, V1, P1
   [Anonymous], P 2014 INT C HARDW S
   [Anonymous], 2016, CORR
   [Anonymous], 49 ANN IEEE ACM INT
   [Anonymous], 2016, ARXIV160207360
   [Anonymous], NVIDIA GEFORCE GTX 1
   [Anonymous], INT C NEUR INT PROC
   [Anonymous], 2014, CORR
   [Anonymous], P 55 ANN DES AUT C
   [Anonymous], NAND FLASH MEM MT29F
   [Anonymous], 2015, NIPS
   [Anonymous], 2007, 2007 IEEE INT S CIRC
   [Anonymous], 2009, DURABLE ENERGY EFFIC
   [Anonymous], 2018 IEEE S VLSI TEC
   [Anonymous], 2015, CORR
   Chang HS, 2015, ICCAD-IEEE ACM INT, P22, DOI 10.1109/ICCAD.2015.7372545
   Chen S, 2016, SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P647, DOI 10.1145/2882903.2882908
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Corrado G., 2012, P 25 INT C NEUR INF, P1223
   Deguchi Y., 2018, 2018 IEEE INT MEMORY, P1, DOI [DOI 10.1109/IMW.2018.8388776, 10.1109/IMW.2018.8388776]
   Gysel PM., 2016, Ristretto: Hardware-oriented approximation of convolutional neural networks
   Han J, 1995, LECT NOTES COMPUT SC, V930, P195
   Howard A. G., 2017, ARXIV170404861
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Kim IS, 2010, S VLSI TECH, P203, DOI 10.1109/VLSIT.2010.5556228
   Krizhevsky Alex, 2009, CIFAR 10 CANADIAN I
   Kuznetsova A., 2018, The open images dataset v4: Unified image classification, object detection, and visual relationship detection at scale
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lee B.C., 2009, SIGARCH Comput. Archit. News
   Li B., 2014, SCI WORLD J, V2014, P1, DOI DOI 10.1155/2014/906861
   Li W, 2014, DIAM RELAT MATER, V50, P1, DOI 10.1016/j.diamond.2014.08.010
   Ma YF, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577356
   Meng FR, 2018, IEEE T COMPUT AID D, V37, P2709, DOI 10.1109/TCAD.2018.2858360
   Nair Vinod, 2010, INT C INT C MACHINE, P807
   Qureshi MK, 2012, CONF PROC INT SYMP C, P380, DOI [10.1109/ISCA.2012.6237033, 10.1145/2366231.2337203]
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Recht B., 2011, ADV NEURAL INFORM PR, P693
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Sampson Adrian, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P25, DOI 10.1145/2540708.2540712
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Simonyan K., 2014, 14091556 ARXIV
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
   Tsao CW, 2018, IEEE T VLSI SYST, V26, P1518, DOI 10.1109/TVLSI.2018.2819210
   Wu CF, 2018, IEEE T COMPUT AID D, V37, P2567, DOI 10.1109/TCAD.2018.2858459
   Yadan O., 2013, CORR
   Yue JH, 2013, INT S HIGH PERF COMP, P282, DOI 10.1109/HPCA.2013.6522326
   Zhang MZ, 2017, PR IEEE COMP DESIGN, P585, DOI 10.1109/ICCD.2017.101
NR 48
TC 13
Z9 13
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 68
DI 10.1145/3358191
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700024
DA 2024-07-18
ER

PT J
AU Jiang, Z
   Audsley, N
   Dong, P
AF Jiang, Zhe
   Audsley, Neil
   Dong, Pan
TI BlueIO: A Scalable Real-Time Hardware I/O Virtualization System for
   Many-core Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Safety-critical system; real-time system; predictability;
   timing-accuracy; scalability; virtualization
ID SOFTWARE
AB In safety-critical systems, time predictability is vital. This extends to I/O operations that require predictability, timing-accuracy, parallel access, scalability, and isolation. Currently, existing approaches cannot achieve all these requirements at the same time. In this article, we propose a framework of hardware framework for real-time I/O virtualization-termed BlueIO-to meet all these requirements simultaneously.
   BlueIO integrates the functionalities of I/O virtualization, low-layer I/O drivers, and a clock cycle level timing-accurate I/O controller (using the GPIOCP [36]). BlueIO provides this functionality in the hardware layer, supporting abstract virtualized access to I/O from the software domain. The hardware implementation includes I/O virtualization and I/O drivers, provides isolation and parallel (concurrent) access to I/O operations, and improves I/O performance. Furthermore, the approach includes the previously proposed GPIOCP to guarantee that I/O operations will occur at a specific clock cycle (i.e., be timing-accurate and predictable).
   In this article, we present a hardware consumption analysis of BlueIO to show that it linearly scales with the number of CPUs and I/O devices, which is evidenced by our implementation in VLSI and FPGA. We also describe the design and implementation of BlueIO and demonstrate how a BlueIO-based system can be exploited to meet real-time requirements with significant improvements in I/O performance and a low running cost on different OSs.
C1 [Jiang, Zhe; Audsley, Neil] Univ York, Deramore Lane, York YO10 5GH, N Yorkshire, England.
   [Dong, Pan] Natl Univ Def Technol, Sch Comp, Changsha 410073, Hunan, Peoples R China.
C3 University of York - UK; National University of Defense Technology -
   China
RP Jiang, Z (corresponding author), Univ York, Deramore Lane, York YO10 5GH, N Yorkshire, England.
EM zhe.jiang@york.ac.uk; neil.audsley@york.ac.uk; pandong@nudt.edu.cn
RI Jiang, Zhe/AAW-7581-2020
OI Jiang, Zhe/0000-0002-8509-3167; Audsley, Neil/0000-0003-3739-6590
CR Adams K, 2006, ACM SIGPLAN NOTICES, V41, P2, DOI 10.1145/1168918.1168860
   [Anonymous], 2007, OTT LIN S
   [Anonymous], 2016, ENCOUNTER RTL COMPIL
   [Anonymous], 2010, P 1 ACM AS PAC WORKS
   [Anonymous], 2016, MICROBLAZE USER MANU
   Birkett R., 2015, P EMB LIN C
   Bluespec Inc, 2015, BLUESP SYST VER BSV
   Broster I, 2001, EUROMICRO, P95, DOI 10.1109/EMRTS.2001.934009
   Cheng ZQ, 2017, IEEE REAL TIME, P13, DOI 10.1109/RTAS.2017.39
   de Dinechin BD, 2013, PROCEDIA COMPUT SCI, V18, P1654, DOI 10.1016/j.procs.2013.05.333
   Dong Y., 2008, P WORKSH I O VIRT
   Dong YZ, 2012, J PARALLEL DISTR COM, V72, P1471, DOI 10.1016/j.jpdc.2012.01.020
   Fetzer C, 2009, LECT NOTES COMPUT SC, V5775, P283, DOI 10.1007/978-3-642-04468-7_23
   Garside N, 2013, ENVIRON POLIT THEOR, P1, DOI 10.1057/9781137008664
   Gomony MD, 2017, IEEE T COMPUT, V66, P212, DOI 10.1109/TC.2016.2595581
   Gomony MD, 2015, DES AUT TEST EUROPE, P193
   HIREMANE R., 2007, TECHNOLOGY INTEL MAG, V4, P10
   Indrusiak L. S., 2017, P 12 INT S REC COMM, P1, DOI DOI 10.1109/RECOSOC.2017.8016142
   Jiang Z., 2017, P DES AUT TEST EUR C
   Jose J, 2013, IEEE ACM INT SYMP, P385, DOI 10.1109/CCGrid.2013.76
   Kim HJ, 2003, ACTA HORTIC, P299, DOI 10.17660/ActaHortic.2003.620.36
   Kuhns F, 1999, PROCEEDINGS OF THE FIFTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P154, DOI 10.1109/RTTAS.1999.777670
   Landis J. A., 2011, US Patent, Patent No. [7,984,108., 7984108]
   Masmano M., 2009, 11 REAL TIME LINUX W, P263
   Mössinger J, 2010, IEEE SOFTWARE, V27, P92, DOI 10.1109/MS.2010.55
   Ongaro D, 2008, VEE'08: PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON VIRTUAL EXECUTION ENVIRONMENTS, P1
   Pinto RN, 2017, PROC SPIE, V10076, DOI 10.1117/12.2253583
   Plumbridge G., 2014, ACM SIGARCH Comput. Architecture News, V41, P107
   Ram KaushikKumar., 2009, VEE 09, P61
   Sahoo Jyotiprakash, 2010, Proceedings of the 2010 Second International Conference on Computer and Network Technology (ICCNT 2010), P222, DOI 10.1109/ICCNT.2010.49
   Schoeberl M, 2015, J SYST ARCHITECT, V61, P449, DOI 10.1016/j.sysarc.2015.04.002
   Trujillo S, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P260, DOI 10.1109/DSD.2013.37
   West, 2011, ARXIV11125136
   Xie HP, 2017, ENVIRON EARTH SCI, V76, DOI 10.1007/s12665-017-6988-8
NR 34
TC 12
Z9 12
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2019
VL 18
IS 3
SI SI
AR 19
DI 10.1145/3309765
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AT
UT WOS:000473747200002
DA 2024-07-18
ER

PT J
AU Liu, WQ
   Zhang, L
   Zhang, ZR
   Gu, CY
   Wang, CH
   O'Neill, M
   Lombardi, F
AF Liu, Weiqiang
   Zhang, Lei
   Zhang, Zhengran
   Gu, Chongyan
   Wang, Chenghua
   O'Neill, Maire
   Lombardi, Fabrizio
TI XOR-Based Low-Cost Reconfigurable PUFs for IoT Security
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Internet of Things (IoT); reconfigurable PUF; XOR; low cost
ID PHYSICAL UNCLONABLE FUNCTIONS; AUTHENTICATION
AB With the rapid development of the Internet of Things (IoT), security has attracted considerable interest. Conventional security solutions that have been proposed for the Internet based on classical cryptography cannot be applied to IoT nodes as they are typically resource-constrained. A physical unclonable function (PUF) is a hardware-based security primitive and can be used to generate a key online or uniquely identify an integrated circuit (IC) by extracting its internal random differences using so-called challenge-response pairs (CRPs). It is regarded as a promising low-cost solution for IoT security. A logic reconfigurable PUF (RPUF) is highly efficient in terms of hardware cost. This article first presents a new classification for RPUFs, namely circuit-based RPUF (C-RPUF) and algorithm-based RPUF (A-RPUF); two Exclusive OR (XOR)-based RPUF circuits (an XOR-based reconfigurable bistable ring PUF (XRBR PUF) and an XOR-based reconfigurable ring oscillator PUF (XRRO PUF)) are proposed. Both the XRBR and XRRO PUFs are implemented on Xilinx Spartan-6 field-programmable gate arrays (FPGAs). The implementation results are compared with previous PUF designs and show good uniqueness and reliability. Compared to conventional PUF designs, the most significant advantage of the proposed designs is that they are highly efficient in terms of hardware cost. Moreover, the XRRO PUF is the most efficient design when compared with previous RPUFs. Also, both the proposed XRRO and XRBR PUFs require only 12.5% of the hardware resources of previous bitstable ring PUFs and reconfigurable RO PUFs, respectively, to generate a 1-bit response. This confirms that the proposed XRBR and XRRO PUFs are very efficient designs with good uniqueness and reliability.
C1 [Liu, Weiqiang; Zhang, Lei; Zhang, Zhengran; Wang, Chenghua] Nanjing Univ Aeronaut & Astronaut, Coll Elect & Informat Engn, 29 Jiangjun Ave, Nanjing 211106, Jiangsu, Peoples R China.
   [Gu, Chongyan; O'Neill, Maire] Queens Univ Belfast, Ctr Secure Informat Technol, Northern Ireland Sci Pk,Queens Rd, Belfast BT3 9DT, Antrim, North Ireland.
   [Lombardi, Fabrizio] Northeastern Univ, Dept Elect & Comp Engn, 360 Huntington Ave, Boston, MA 02115 USA.
C3 Nanjing University of Aeronautics & Astronautics; Queens University
   Belfast; Northeastern University
RP Liu, WQ (corresponding author), Nanjing Univ Aeronaut & Astronaut, Coll Elect & Informat Engn, 29 Jiangjun Ave, Nanjing 211106, Jiangsu, Peoples R China.
EM liuweiqiang@nuaa.edu.cn; zhanglei1993@nuaa.edu.cn;
   zhengranzhang@nuaa.edu.cn; cgu01@qub.ac.uk; chwang@nuaa.edu.cn;
   m.oneill@ecit.qub.ac.uk; lombardi@ece.neu.edu
RI GU, CHONGYAN/ABD-5437-2021
OI GU, CHONGYAN/0000-0002-3028-8004; Liu, Weiqiang/0000-0001-8398-8648
FU National Natural Science Foundation China [61771239, 61871216];
   Fundamental Research Funds for the Central Universities China
   [NE2019102]; EPSRC [EP/N508664/-CSIT2]; Six Talent Peaks Project in
   Jiangsu Province [2018-XYDXX-009]; EPSRC [EP/K004379/1, EP/N508664/1,
   EP/R007187/1] Funding Source: UKRI
FX This work was partially supported by the National Natural Science
   Foundation China (61771239 and 61871216), Fundamental Research Funds for
   the Central Universities China (NE2019102), the EPSRC
   (EP/N508664/-CSIT2) and the Six Talent Peaks Project in Jiangsu Province
   (2018-XYDXX-009).
CR Chatterjee U, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3005715
   Chen S, 2014, BIOMED RES INT, V2014, DOI 10.1155/2014/858496
   Cui YJ, 2018, IEEE ACCESS, V6, P28478, DOI 10.1109/ACCESS.2018.2839363
   Cui YJ, 2016, IEEE INT SYMP CIRC S, P558, DOI 10.1109/ISCAS.2016.7527301
   Gao MZ, 2014, DES AUT CON, DOI 10.1145/2593069.2593072
   Gassend B, 2004, CONCURR COMP-PRACT E, V16, P1077, DOI 10.1002/cpe.805
   Gassend B, 2002, 18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P149, DOI 10.1109/CSAC.2002.1176287
   Guajardo J, 2007, I C FIELD PROG LOGIC, P189, DOI 10.1109/FPL.2007.4380646
   Guajardo J, 2007, LECT NOTES COMPUT SC, V4727, P63
   Joye Marc, 2002, HESSIAN ELLIPTIC CUR, P335
   Katzenbeisser S, 2011, J CRYPTOGR ENG, V1, P177, DOI 10.1007/s13389-011-0016-9
   Kumar SS, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P67, DOI 10.1109/HST.2008.4559053
   Kursawe K, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P22, DOI 10.1109/HST.2009.5225058
   Lee JW, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P176, DOI 10.1109/VLSIC.2004.1346548
   Liu WQ, 2015, IEEE INT SYMP CIRC S, P77, DOI 10.1109/ISCAS.2015.7168574
   Lofstrom K., 2002, IEEE INT SOL STAT CI, P372
   Maes Roel, 2016, PHYS UNCLONABLE FUNC, P49
   Maiti A., 2011, IMPROVED RING OSCILL, P375
   Pappu R, 2002, SCIENCE, V297, P2026, DOI 10.1126/science.1074376
   Rahman F., 2012, 2012 IEEE International Conference on Pervasive Computing and Communications Workshops (PerCom Workshops), P811, DOI 10.1109/PerComW.2012.6197623
   Sadeghi A.R., 2010, INFORM SECURITY CRYP, V364, P3215
   Stankovic JA, 2014, IEEE INTERNET THINGS, V1, P3, DOI 10.1109/JIOT.2014.2312291
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Ye HN, 2011, PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON MECHANICAL ENGINEERING AND MECHANICS, P134
   Zhang L, 2014, IEEE T INF FOREN SEC, V9, P921, DOI 10.1109/TIFS.2014.2315743
   Zhang LF, 2017, INTERNATIONAL SYMPOSIUM 2017: SOCIAL SCIENCE MANAGEMENT AND INNOVATION, P1, DOI 10.1109/TSMC.2017.2691909
NR 26
TC 32
Z9 33
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2019
VL 18
IS 3
SI SI
AR 25
DI 10.1145/3274666
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AT
UT WOS:000473747200008
OA Green Accepted, Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Chattopadhyay, S
   Beck, M
   Rezine, A
   Zeller, A
AF Chattopadhyay, Sudipta
   Beck, Moritz
   Rezine, Ahmed
   Zeller, Andreas
TI Quantifying the Information Leakage in Cache Attacks via Symbolic
   Execution
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Side channel; security; cache; symbolic execution
AB Cache attacks allow attackers to infer the properties of a secret execution by observing cache hits and misses. But how much information can actually leak through such attacks? For a given program, a cache model, and an input, our CHALICE framework leverages symbolic execution to compute the amount of information that can possibly leak through cache attacks. At the core of CHALICE is a novel approach to quantify information leakage that can highlight critical cache side-channel leakage on arbitrary binary code. In our evaluation on real-world programs from OpenSSL and Linux GDK libraries, CHALICE effectively quantifies information leakage: For an AES-128 implementation on Linux, for instance, CHALICE finds that a cache attack can leak as much as 127 out of 128 bits of the encryption key.
C1 [Chattopadhyay, Sudipta] Singapore Univ Technol & Design, 8 Somapah Rd, Singapore 487372, Singapore.
   [Beck, Moritz] Saarland Univ, Geschwister Scholl Pl 1, D-80539 Munich, Germany.
   [Rezine, Ahmed] Linkoping Univ, S-58183 Linkoping, Sweden.
   [Zeller, Andreas] Saarland Univ, Campus E9 1 CISPA,Room 2-07, D-66123 Saarbrucken, Germany.
C3 Singapore University of Technology & Design; Linkoping University;
   Saarland University
RP Chattopadhyay, S (corresponding author), Singapore Univ Technol & Design, 8 Somapah Rd, Singapore 487372, Singapore.
EM sudipta_chattopadhyay@sutd.edu.sg; moritz@icloud.com;
   ahmed.rezine@liu.se; zeller@cs.uni-saarland.de
RI Chattopadhyay, Sudipta/ADP-6499-2022
OI Chattopadhyay, Sudipta/0000-0002-4843-5391; Zeller,
   Andreas/0000-0003-4719-8803
FU SUTD grant [SRIS17123]; Singapore Ministry of Education (MOE) Academic
   Research Fund [MOE2018-T2-1-098]
FX This work was partially supported by SUTD grant number SRIS17123 and
   Singapore Ministry of Education (MOE) Academic Research Fund
   MOE2018-T2-1-098.
CR Aciiçmez O, 2006, LECT NOTES COMPUT SC, V4307, P112
   Almeida JB, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P53
   [Anonymous], 2016, OPENSSL LIB
   [Anonymous], 2015, AES IMPLEMENTATION
   [Anonymous], IEEE COMPUTER
   [Anonymous], 2008, KLEE LLVM EXECUTION
   BARRETT P, 1987, LECT NOTES COMPUT SC, V263, P311
   Barthe G, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1267, DOI 10.1145/2660267.2660283
   Basu T, 2017, IEEE ICST WORKSHOP, P51, DOI 10.1109/ICSTW.2017.16
   Bielova N, 2016, PROCEEDINGS OF THE 2016 ACM WORKSHOP ON PROGRAMMING LANGUAGES AND ANALYSIS FOR SECURITY (PLAS'16), P83, DOI 10.1145/2993600.2993607
   Borges Mateus, 2017, NASA Formal Methods. 9th International Symposium, NFM 2017. Proceedings: LNCS 10227, P131, DOI 10.1007/978-3-319-57288-8_9
   Brumley BB, 2009, LECT NOTES COMPUT SC, V5912, P667, DOI 10.1007/978-3-642-10366-7_39
   Castro M, 2008, ACM SIGPLAN NOTICES, V43, P319, DOI 10.1145/1353536.1346322
   Chakraborty S., 2016, P INT JOINT C ART IN
   Chattopadhyay S, 2017, LECT NOTES COMPUT SC, V10206, P38, DOI 10.1007/978-3-662-54580-5_3
   Chattopadhyay S, 2013, REAL-TIME SYST, V49, P517, DOI 10.1007/s11241-013-9178-0
   Chattopadhyay Sudipta, 2017, MEMOCODE, P25
   Cover T. M., 2006, WILEY SERIES TELECOM, DOI [10.5555/1146355, DOI 10.5555/1146355]
   Crane S, 2015, 22ND ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2015), DOI 10.14722/ndss.2015.23264
   Demme J, 2012, CONF PROC INT SYMP C, P106, DOI 10.1109/ISCA.2012.6237010
   Doychev G, 2015, ACM T INFORM SYST SE, V18, DOI 10.1145/2756550
   Ge Q, 2018, J CRYPTOGR ENG, V8, P1, DOI 10.1007/s13389-016-0141-6
   Godefroid P, 2005, ACM SIGPLAN NOTICES, V40, P213, DOI 10.1145/1064978.1065036
   Gruss D, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P897
   Guanciale R, 2016, P IEEE S SECUR PRIV, P38, DOI 10.1109/SP.2016.11
   Gullasch D, 2011, P IEEE S SECUR PRIV, P490, DOI 10.1109/SP.2011.22
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Köpf B, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P286
   Kopf Boris, 2012, International Conference on Computer Aided Verification
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
   Lipp M, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P549
   Liu FF, 2015, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2015.43
   Meng Ziyuan, 2011, P ACM SIGPLAN 6 WORK, P1, DOI 10.1145/2166956.2166957
   Pasareanu CS, 2016, P IEEE CSFW, P387, DOI 10.1109/CSF.2016.34
   Rebeiro C., 2015, IACR Cryptology ePrint Archive, V2015, P1191
   Smith G, 2009, LECT NOTES COMPUT SC, V5504, P288
   Stefan Deian., 2013, 18th European Symposium on Research in Computer Security ESORICS, V8134, P718
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Tromer E, 2010, J CRYPTOL, V23, P37, DOI 10.1007/s00145-009-9049-y
   UC Davis, 2016, LATT INT
   Wang ZH, 2007, CONF PROC INT SYMP C, P494, DOI 10.1145/1273440.1250723
   Yarom Y, 2017, J CRYPTOGR ENG, V7, P99, DOI 10.1007/s13389-017-0152-y
   Yarom Y, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P719
NR 43
TC 10
Z9 12
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2019
VL 18
IS 1
SI SI
AR 7
DI 10.1145/3288758
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN7SL
UT WOS:000460391900008
OA Green Published
DA 2024-07-18
ER

PT J
AU Altawy, R
   Rohit, R
   He, M
   Mandal, K
   Yang, GQ
   Gong, G
AF Altawy, Riham
   Rohit, Raghvendra
   He, Morgan
   Mandal, Kalikinkar
   Yang, Gangqiang
   Gong, Guang
TI sLISCP-light: Towards Hardware Optimized Sponge-specific Cryptographic
   Permutations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Lightweight cryptography; cryptographic permutations; simeck block
   cipher; sponge duplexing; partial substitution and permutation network
   (PSPN)
ID BLOCK CIPHER; ATTACKS
AB The emerging areas in which highly resource constrained devices are interacting wirelessly to accomplish tasks have led manufacturers to embed communication systems in them. Tiny low-end devices such as sensor networks nodes and Radio Frequency Identification (RFID) tags are of particular importance due to their vulnerability to security attacks, which makes protecting their communication privacy and authenticity an essential matter. In this work, we present a lightweight do-it-all cryptographic design that offers the basic underlying functionalities to secure embedded communication systems in tiny devices. Specifically, we revisit the design approach of the sLiSCP family of lightweight cryptographic permutations, whichwas proposed in SAC 2017. sLiSCP is designed to be used in a unified duplex sponge construction to provide minimal overhead for multiple cryptographic functionalitieswithin one hardware design. The design of sLiSCP follows a 4-subblock Type-2 Generalized Feistel-like Structure (GFS) with unkeyed round-reduced Simeck as the round function, which are extremely efficient building blocks in terms of their hardware area requirements. In sLiSCP-light, we tweak the GFS design and turn it into an elegant Partial Substitution-Permutation Network construction, which further reduces the hardware areas of the sLiSCP permutations by around 16% of their original values. The new design also enhances the bit diffusion and algebraic properties of the permutations and enables us to reduce the number of steps, thus achieving a better throughput in both the hashing and authentication modes. We perform a thorough security analysis of the new design with respect to its diffusion, differential and linear, and algebraic properties. For sLiSCP-light-192, we report parallel implementation hardware areas of 1,820 (respectively, 1,892) GE in CMOS 65nm (respectively, 130nm) ASIC. The areas for sLiSCP-light-256 are 2,397 and 2,500GE in CMOS 65nm and 130nm ASIC, respectively. Overall, the unified duplex sponge mode of sLiSCP-light-192, which provides (authenticated) encryption and hashing functionalities, satisfies the area (1,958GE), power (3.97 mu W), and throughput (44.4kbps) requirements of passive RFID tags.
C1 [Altawy, Riham; Rohit, Raghvendra; He, Morgan; Mandal, Kalikinkar; Yang, Gangqiang; Gong, Guang] Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave W, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo
RP Altawy, R (corresponding author), Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave W, Waterloo, ON N2L 3G1, Canada.
EM raltawy@uwaterloo.ca; rsrohit@uwaterloo.ca; myhe@uwaterloo.ca;
   kmandal@uwaterloo.ca; g37yang@uwaterloo.ca; ggong@uwaterloo.ca
FU U.S. Department of Commerce, National Institute of Standards and
   Technology Award [60NANB16D289]; National Sciences and Engineering
   Research Council of CANADA (NSERC)
FX This work was supported by the U.S. Department of Commerce, National
   Institute of Standards and Technology Award No. 60NANB16D289 and the
   National Sciences and Engineering Research Council of CANADA (NSERC)
   research grants.
CR Albrecht MR, 2015, LECT NOTES COMPUT SC, V9056, P430, DOI 10.1007/978-3-662-46800-5_17
   Andreeva Elena, 2014, PRIMATES V1 1
   [Anonymous], 2017, P SEL AR CRYPT
   [Anonymous], 2017, NISTIR8114
   [Anonymous], 2015, EPC RAD FREQ ID PROT
   Aumasson JP, 2014, LECT NOTES COMPUT SC, V8713, P19, DOI 10.1007/978-3-319-11212-1_2
   Aumasson JP, 2013, J CRYPTOL, V26, P313, DOI 10.1007/s00145-012-9125-6
   Aumasson Jean-Philippe, 2015, NORX8 NORX16 AUTHENT
   Banik S, 2017, LECT NOTES COMPUT SC, V10529, P321, DOI 10.1007/978-3-319-66787-4_16
   Bar-On Achiya, 2015, LECT NOTES COMPUTER, V9056
   Beaulieu R., 2013, The SIMON and SPECK Families of Lightweight Block Ciphers
   Beierle C, 2016, LECT NOTES COMPUT SC, V9815, P123, DOI 10.1007/978-3-662-53008-5_5
   Bernstein D.J., 2017, LECT NOTES COMPUTER, V10529
   Bertoni G., 2014, CAESAR 1 ROUND SUBMI
   Bertoni G., 2014, CRYPTOGRAPHIC SPONGE
   Bertoni G., 2011, P SYMM KEY ENCR WORK
   Bertoni G., 2009, Keccak specifications, version 2
   Bertoni Guido, 2007, P ECR HASH WORKSH, V2007
   Bertoni Guido, 2012, P C DIR AUTH CIPH DI
   Biryukov A, 1999, LECT NOTES COMPUT SC, V1636, P245
   Blondeau C, 2014, LECT NOTES COMPUT SC, V8479, P271, DOI 10.1007/978-3-319-07536-5_17
   Bogdanov A, 2007, LECT NOTES COMPUT SC, V4727, P450
   Bogdanov A, 2011, LECT NOTES COMPUT SC, V6917, P312, DOI 10.1007/978-3-642-23951-9_21
   Dinu D, 2016, LECT NOTES COMPUT SC, V10031, P484, DOI 10.1007/978-3-662-53887-6_18
   Dobraunig C., 2016, Ascon v1. 2. Submission to the CAESAR Competition
   EPCglobal, 2008, EPC CLASS 1 GEN 2 ST
   Gérard B, 2013, LECT NOTES COMPUT SC, V8086, P383, DOI 10.1007/978-3-642-40349-1_22
   Gross H, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P645, DOI 10.1109/DSD.2015.14
   Gueron S, 2016, LECT NOTES COMPUT SC, V10031, P95, DOI 10.1007/978-3-662-53887-6_4
   Guo J, 2011, LECT NOTES COMPUT SC, V6841, P222, DOI 10.1007/978-3-642-22792-9_13
   Guo J, 2011, LECT NOTES COMPUT SC, V6917, P326, DOI 10.1007/978-3-642-23951-9_22
   Juels A, 2005, LECT NOTES COMPUT SC, V3621, P293
   Kavun EB, 2010, LECT NOTES COMPUT SC, V6370, P258, DOI 10.1007/978-3-642-16822-2_20
   Kölbl S, 2015, LECT NOTES COMPUT SC, V9215, P161, DOI 10.1007/978-3-662-47989-6_8
   Leander G, 2011, LECT NOTES COMPUT SC, V6841, P206, DOI 10.1007/978-3-642-22792-9_12
   Liu ZB, 2017, IACR T SYMMETRIC CRY, V2017, P358, DOI 10.13154/tosc.v2017.i1.358-379
   Mandal K., 2017, SLISCP LIGHT LIGHTER
   Rasoolzadeh S, 2014, ISECURE-ISC INT J IN, V6, P23
   Sarma S. E., 2003, P 4 INT WORKSH CRYPT, P454
   Suzaki T, 2010, LECT NOTES COMPUT SC, V6147, P19, DOI 10.1007/978-3-642-13858-4_2
   Todo Y, 2016, LECT NOTES COMPUT SC, V9783, P357, DOI 10.1007/978-3-662-52993-5_18
   Todo Y, 2015, LECT NOTES COMPUT SC, V9056, P287, DOI 10.1007/978-3-662-46800-5_12
   Yang GQ, 2015, LECT NOTES COMPUT SC, V9293, P307, DOI 10.1007/978-3-662-48324-4_16
NR 43
TC 11
Z9 13
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2018
VL 17
IS 4
AR 81
DI 10.1145/3233245
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GT7DX
UT WOS:000444682600009
DA 2024-07-18
ER

PT J
AU Park, JG
   Hsieh, CY
   Dutt, N
   Lim, SS
AF Park, Jurn-Gyu
   Hsieh, Chen-Ying
   Dutt, Nikil
   Lim, Sung-Soo
TI Synergistic CPU-GPU Frequency Capping for Energy-Efficient Mobile Games
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Power management policies; DVFS; integrated GPU
AB Mobile platforms are increasingly using Heterogeneous Multiprocessor Systems-on-Chip (HMPSoCs) with differentiated processing cores and GPUs to achieve high performance for graphics-intensive applications such as mobile games. Traditionally, separate CPU and GPU governors are deployed in order to achieve energy efficiency through Dynamic Voltage Frequency Scaling (DVFS) but miss opportunities for further energy savings through coordinated system-level application of DVFS. We present a cooperative CPU-GPU DVFS strategy (called Co-Cap) that orchestrates energy-efficient CPU and GPU DVFS through synergistic CPU and GPU frequency capping to avoid frequency overprovisioning while maintaining desired performance. Unlike traditional approaches that target a narrow set of mobile games, our Co-Cap approach is applicable across a wide range of microbenchmarks and mobile games. Our methodology employs a systematic training phase using fine-grained refinement steps with evaluations of frequency capping tables followed by a deployment phase, allowing deployment across a wide range of microbenchmarks and mobile games with varying graphics workloads. Our experimental results across multiple sets of over 200 microbenchmarks and 40 mobile games show that Co-Cap improves energy per frame by on average 8.9% (up to 18.3%) and 7.8% (up to 27.6%) (16.6% and 15.7% in CPU-dominant applications) and achieves minimal frames-per-second (FPS) loss by 0.9% and 0.85% (1.3% and 1.5% in CPU-dominant applications) on average in training and deployment sets, respectively, compared to the default CPU and GPU governors, with negligible overhead in execution time and power consumption on the ODROID-XU3 platform.
C1 [Park, Jurn-Gyu; Hsieh, Chen-Ying; Dutt, Nikil] Univ Calif Irvine, Sch Informat & Comp Sci, Irvine, CA 92697 USA.
   [Lim, Sung-Soo] Kookmin Univ, Seoul, South Korea.
C3 University of California System; University of California Irvine;
   Kookmin University
RP Park, JG (corresponding author), Univ Calif Irvine, Sch Informat & Comp Sci, Irvine, CA 92697 USA.
EM jurngyup@ics.uci.edu; chenyinh@ics.uci.edu; dutt@ics.uci.edu;
   sslim@kookmin.ac.kr
CR [Anonymous], P WORKSH POW AW COMP
   [Anonymous], 2017, LIN CPUFREQ GOV
   [Anonymous], 2017, OP SOURC MAL MIDG GP
   [Anonymous], 2013, ACM INT C SUPERCOMPU, P37
   Cheng Zhinan, 2016, MODELING ANAL SIMULA
   Chuan Po-Kai, 2017, P AS S PAC DES AUT C
   Dietrich Benedikt, 2014, P MULT SYST C MMSYS
   Dietrich Benedikt, 2013, P INT C MOB SYST APP
   Ge R, 2013, PROC INT CONF PARAL, P826, DOI 10.1109/ICPP.2013.98
   Kadjo David, 2015, P DES AUT C DAC 15
   Li Xueliang, 2013, DESIGN AUTOMATION TE
   Lu Z., 2002, INT C COMPILERS ARCH, P156, DOI DOI 10.1145/581630.581654
   Ma X, 2013, COMPUTER, V46, P76, DOI 10.1109/MC.2012.190
   Mei X., 2013, Proceedings of the Workshop on Power-Aware Computing and Systems, P10
   Park J.-G., 2015, COOPERATIVE CPU GPU
   Park Jurn-Gyu, 2016, P S APPL COMP SAC 16
   Park Jurn-Gyu, 2014, P S EMB SYST REAL TI
   Pathania Anuj, 2014, P DES AUT C DAC 14
   Pathania Anuj, 2015, P DES AUT C DAC 15
   Prakash Alok, 2016, P DES AUT C DAC 16
   Yan Gu, 2008, P INT C VLSI DES VLS
   Yan Gu, 2006, P DES AUT C DAC 06
   Yu Bai, 2009, P INT C AC SPEECH SI
   Yuan W., 2004, Proc. of ACM International Conference on Multimedia, P924
NR 24
TC 6
Z9 7
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 45
DI 10.1145/3145337
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500017
DA 2024-07-18
ER

PT J
AU Bhat, G
   Gumussoy, S
   Ogras, UY
AF Bhat, Ganapati
   Gumussoy, Suat
   Ogras, Umit Y.
TI Power-Temperature Stability and Safety Analysis for Multiprocessor
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Power-temperature stability analysis; dynamic thermal and power
   management; multi-core architectures; mobile platforms
ID DYNAMIC THERMAL MANAGEMENT; PERFORMANCE
AB Modern multiprocessor system-on-chips (SoCs) integrate multiple heterogeneous cores to achieve high energy efficiency. The power consumption of each core contributes to an increase in the temperature across the chip floorplan. In turn, higher temperature increases the leakage power exponentially, and leads to a positive feedback with nonlinear dynamics. This paper presents a power-temperature stability and safety analysis technique for multiprocessor systems. This analysis reveals the conditions under which the power-temperature trajectory converges to a stable fixed point. We also present a simple formula to compute the stable fixed point and maximum thermally-safe power consumption at runtime. Hardware measurements on a state-of-the-art mobile processor show that our analytical formulation can predict the stable fixed point with an average error of 2.6%. Hence, our approach can be used at runtime to ensure thermally safe operation and guard against thermal threats.
C1 [Bhat, Ganapati; Ogras, Umit Y.] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Bhat, G (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
EM gmbhat@asu.edu; suat@gumussoy.net; umit@asu.edu
RI Bhat, Ganapati/AAF-5081-2021; Ogras, Umit/JQX-1586-2023
OI Bhat, Ganapati/0000-0003-1085-2189; Ogras, Umit/0000-0002-5045-5535;
   Gumussoy, Suat/0000-0003-2064-3196
FU Semiconductor Research Corporation (SRC) [2721.001]; National Science
   Foundation [CNS-1526562]; Direct For Computer & Info Scie & Enginr;
   Division Of Computer and Network Systems [1526562] Funding Source:
   National Science Foundation
FX This work was supported partially by Semiconductor Research Corporation
   (SRC) task 2721.001 and National Science Foundation grant CNS-1526562.
CR Atkinson KE., 2008, An Introduction to Numerical Analysis
   Beneventi F, 2014, IEEE T COMPUT, V63, P1097, DOI 10.1109/TC.2012.293
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Brooks D, 2007, IEEE MICRO, V27, P49, DOI 10.1109/MM.2007.58
   Chen GQ, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2837023
   Cochran R, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390198
   Dadvar P, 2005, P IEEE SEMICOND THER, P229
   Egilmez B, 2015, DES AUT TEST EUROPE, P1217
   Gupta U., 2017, IEEE Trans. on Multi-Scale Computing Systems
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hanumaiah V, 2011, IEEE T COMPUT AID D, V30, P1677, DOI 10.1109/TCAD.2011.2161308
   Hardkernel, 2014, ODROID-XU3
   Hasan J, 2005, INT S HIGH PERF COMP, P166, DOI 10.1109/HPCA.2005.16
   Heo S, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P217
   Huang PY, 2009, IEEE T VLSI SYST, V17, P613, DOI 10.1109/TVLSI.2008.2006043
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Isci C, 2006, INT SYMP MICROARCH, P347
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Kong J, 2010, IEEE T DEPEND SECURE, V7, P217, DOI 10.1109/TDSC.2009.16
   Kumar A, 2008, IEEE T COMPUT AID D, V27, P96, DOI 10.1109/TCAD.2007.907062
   Li P, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P319, DOI 10.1109/ICCAD.2004.1382594
   Liao W, 2004, LECT NOTES COMPUT SC, V3164, P148
   Liu YP, 2007, DES AUT TEST EUROPE, P1526
   Liu Z, 2013, ASIA S PACIF DES AUT, P473, DOI 10.1109/ASPDAC.2013.6509641
   Pagani S, 2017, IEEE T COMPUT, V66, P147, DOI 10.1109/TC.2016.2564969
   Prakash Alok, 2016, P DES AUT C
   Sahin Onur, 2016, P INT C COMP AID DES
   Samsung Electronics Co, 2016, SAMS EXP REC ALL GAL
   Sharifi S, 2013, IEEE T COMPUT AID D, V32, P1110, DOI 10.1109/TCAD.2013.2247656
   Singla G, 2015, DES AUT TEST EUROPE, P960
   Vassighi A, 2006, IEEE T DEVICE MAT RE, V6, P300, DOI 10.1109/TDMR.2006.876577
   Xie Q, 2013, ICCAD-IEEE ACM INT, P242, DOI 10.1109/ICCAD.2013.6691125
   Yang YH, 2007, IEEE T COMPUT AID D, V26, P86, DOI 10.1109/TCAD.2006.882589
   Zhan Y, 2005, IEEE IC CAD, P635, DOI 10.1109/ICCAD.2005.1560144
NR 34
TC 10
Z9 13
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 145
DI 10.1145/3126567
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800028
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Schuster, S
   Ulbrich, P
   Stilkerich, I
   Dietrich, C
   Schröder-Preikschat, W
AF Schuster, Simon
   Ulbrich, Peter
   Stilkerich, Isabella
   Dietrich, Christian
   Schroeder-Preikschat, Wolfgang
TI Demystifying Soft-Error Mitigation by Control-Flow Checking - A New
   Perspective on its Effectiveness
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Soft error mitigation; fault-coverage; reliability metrics;
   absolute-failure-count metrics; control-flow checking; CFC; CFCSS;
   YACCA; fault-injection experiments; software-based fault tolerance
ID OPTIMIZATIONS; IMPACT
AB Soft errors are a challenging and urging problem in the domain of safety-critical embedded systems. For decades, checking schemes have been investigated and improved to mitigate soft-error effects for the class of control-flow faults, with current industrial standards strongly recommending their use.
   However, reality looks different: Taking a systems perspective, we implemented four representative Control-Flow Checking (CFC) schemes and put them through their paces in 396 fault-injection campaigns. In contrast to previous work, which typically relied on probability-based vulnerability metrics, we accounted for the influence of memory and time overheads on the fault-space dimensions and applied those in full-scan fault injections. This change in procedure alone severely degraded the perceived effectiveness of CFC.
   In addition, we expanded the perspective to data-flow faults and their influence on the overall susceptibility, an aspect that so far has been largely ignored. Our results suggest that, without accompanying measures, any improvement regarding control-flow faults is dominated by the increase in data faults caused by the increased attack surface in terms of memory and runtime overhead. Moreover, CFC performance less depended on the detection capabilities than on general aspects of the concrete binary compilation and execution.
   In conclusion, incorporating CFC is not as straightforward as often assumed and the vulnerability of systems with hardened control-flow may in many cases even be increased by the schemes themselves.
C1 [Schuster, Simon; Ulbrich, Peter; Schroeder-Preikschat, Wolfgang] Friedrich Alexander Univ Erlangen Nurnberg FAU, Erlangen, Germany.
   [Stilkerich, Isabella] Schaeffler Technol AG & Co KG, Herzogenaurach, Germany.
   [Dietrich, Christian] LUH, Hannover, Germany.
C3 University of Erlangen Nuremberg; Leibniz University Hannover
RP Schuster, S (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Erlangen, Germany.
EM schuster@cs.fau.de; ul-brich@cs.fau.de; isabella@stilkerich.eu;
   dietrich@sra.uni-hannover.de; wosch@cs.fau.de
RI Ulbrich, Peter/D-7996-2016; Dietrich, Christian/U-8964-2019
OI Ulbrich, Peter/0000-0002-4224-9205; Dietrich,
   Christian/0000-0001-9258-0513
FU German Research Foundation (DFG) [SCHR 603/9-2]; Transregional
   Collaborative Research Centre "Invasive Computing" [SFB/TR89]; Bavarian
   Ministry of State for Economics (EU EFRE funds) [0704/883 25]; German
   Federal Ministry of Education and Research [01IS16025]
FX This work is supported by the German Research Foundation (DFG) under
   grants no. SCHR 603/9-2, the Transregional Collaborative Research Centre
   "Invasive Computing" (SFB/TR89, Project C1), the Bavarian Ministry of
   State for Economics under grant no. 0704/883 25 (EU EFRE funds) and the
   German Federal Ministry of Education and Research with the funding ID
   01IS16025 (ARAMiS II).
CR Alexandersson R, 2011, I C DEPEND SYS NETWO, P303, DOI 10.1109/DSN.2011.5958244
   Alkhalifa Z, 1999, IEEE T PARALL DISTR, V10, P627, DOI 10.1109/71.774911
   [Anonymous], 262629 ISO
   [Anonymous], J ACAD ARMORED FORCE
   [Anonymous], S CONTR COMP COMM TR
   Asghari SA, 2014, IEEE T IND INFORM, V10, P481, DOI 10.1109/TII.2013.2248373
   Baumann R, 2005, IEEE DES TEST COMPUT, V22, P258, DOI 10.1109/MDT.2005.69
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Cheynet P, 2000, IEEE T NUCL SCI, V47, P2231, DOI 10.1109/23.903758
   Choi JD, 2003, ACM T PROGR LANG SYS, V25, P876, DOI 10.1145/945885.945892
   Dietrich C, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2950053
   Feldt R, 2010, 22ND INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING & KNOWLEDGE ENGINEERING (SEKE 2010), P374
   Ferreira RR, 2013, J AEROSP TECHNOL MAN, V5, P323, DOI 10.5028/jatm.v5i3.224
   Gawkowski P, 2005, 11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, P14, DOI 10.1109/IOLTS.2005.16
   Goloubeva O, 2005, P REL MAINT S, P583, DOI 10.1109/RAMS.2005.1408426
   Goloubeva O, 2003, INT SYM DEFEC FAU TO, P581, DOI 10.1109/DFTVS.2003.1250158
   Goloubeva O., 2006, SOFTWARE IMPLEMENTED
   HAMMING RW, 1950, BELL SYST TECH J, V29, P147, DOI 10.1002/j.1538-7305.1950.tb00463.x
   Irom F, 2007, IEEE T NUCL SCI, V54, P2547, DOI 10.1109/TNS.2007.909984
   Kleeberger VB, 2013, IEEE MICRO, V33, P46, DOI 10.1109/MM.2013.67
   MAHMOOD A, 1988, IEEE T COMPUT, V37, P160, DOI 10.1109/12.2145
   Maiz J, 2003, P INT EL DEV M, V21, P4
   Oh N, 2002, IEEE T RELIAB, V51, P111, DOI 10.1109/24.994926
   Rouf Mohammad Abdur, 2010, Proceedings 18th IEEE/ACM International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS 2010), P430, DOI 10.1109/MASCOTS.2010.71
   Santini Thiago, 2017, Architecture of Computing Systems - ARCS 2017. 30th International Conference. Proceedings: LNCS 10172, P3, DOI 10.1007/978-3-319-54999-6_1
   Schiffel U, 2010, LECT NOTES COMPUT SC, V6351, P169, DOI 10.1007/978-3-642-15651-9_13
   Schirmeier H., 2015, 45 INT C DEP SYST NE, P12
   Schirmeier H, 2015, 2015 ELEVENTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC), P245, DOI 10.1109/EDCC.2015.28
   Shrivastava A., 2014, Design Automation Conference (DAC), 2014 51st ACM/EDAC/IEEE, P1
   Sridharan V., 2015, 20 INT C ARCH SUPP P
   Stilkerich I, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3035542
   Stilkerich I, 2013, ACM SIGPLAN NOTICES, V48, P21, DOI 10.1145/2499369.2465571
   Stilkerich M, 2012, CONCURR COMP-PRACT E, V24, P789, DOI 10.1002/cpe.1755
   Theissing N, 2013, DES AUT TEST EUROPE, P404
   Thomm I., 2011, JTRES'11: Proceedings of the 9th International Workshop on Java Technologies for Real-Time and Embedded Systems. (York, P87, DOI DOI 10.1145/2043910.2043925
   Thomm I., 2010, JTRES '10: Proceedings of the 8th International Workshop on Java Technologies for Real-Time and Embedded Systems. (Prague, P109, DOI DOI 10.1145/1850771.1850788
   Ulbrich P., 2011, Proceedings of the 26th ACM Symposium on Applied Computing (SAC'11). (TaiChung, P380
   Wang NJ, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P61
NR 38
TC 9
Z9 9
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 180
DI 10.1145/3126503
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800063
DA 2024-07-18
ER

PT J
AU Trüb, R
   Giannopoulou, G
   Tretter, A
   Thiele, L
AF Trub, Roman
   Giannopoulou, Georgia
   Tretter, Andreas
   Thiele, Lothar
TI Implementation of Partitioned Mixed-Criticality Scheduling on a
   Multi-Core Platform
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE multi-core; mixed-criticality; adaptive temporal partitioning; MPPA-256
AB Recent industrial trends favor the adoption of multi-core architectures for mixed-criticality applications. Although several mixed-criticality multi-core scheduling approaches have been proposed, currently there are few implementations on hardware that demonstrate efficient resource utilization and the ability to bound interference on shared resources. To address this necessity, we develop a mixed-criticality runtime environment on the Kalray MPPA-256 Andey many-core platform. The runtime environment implements a scheduling policy based on adaptive temporal partitioning. We develop models, methods and implementation principles to implement the necessary scheduling primitives, to achieve high platform utilization and to perform a compositional worst-case execution time analysis. The bounds account for scheduling overheads and for the inter-task interference on the platform's shared memory. Using realistic benchmarks from avionics and signal processing, we validate the correctness and tightness of the bounds and demonstrate a high platform utilization.
C1 [Trub, Roman; Giannopoulou, Georgia; Tretter, Andreas; Thiele, Lothar] ETH, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich
RP Trüb, R (corresponding author), ETH, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland.
EM roman.trueb@tik.ee.ethz.ch; georgia.giannopoulou@tik.ee.ethz.ch;
   andreas.tretter@tik.ee.ethz.ch; lothar.thiele@tik.ee.ethz.ch
OI Trub, Roman/0000-0002-6355-2051
CR [Anonymous], RTAS
   [Anonymous], RTSS
   [Anonymous], AIT WORST CAS EX TIM
   Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Becker M, 2016, PROC EUROMICR, P14, DOI 10.1109/ECRTS.2016.14
   Burns A, 2015, EUROMICRO, P3, DOI 10.1109/ECRTS.2015.8
   Chisholm M, 2015, REAL TIM SYST SYMP P, P305, DOI 10.1109/RTSS.2015.36
   Dasari D, 2013, INT SYM IND EMBED, P39, DOI 10.1109/SIES.2013.6601469
   de Dinechin BD, 2014, DES AUT TEST EUROPE
   Durrieu Guy, 2014, EMBEDDED REAL TIME S
   Ecco L., 2014, EMBEDDED REAL TIME C, P1, DOI 10.1109/RTCSA.2014.6910550
   Fisher Stuart, 2013, CERTIFYING APPL MULT, V4
   Giannopoulou G, 2016, REAL-TIME SYST, V52, P399, DOI 10.1007/s11241-015-9227-y
   Hassan M., 2016, RTAS
   Kim JE, 2014, P INT COMP SOFTW APP, P321, DOI 10.1109/COMPSAC.2014.54
   Mollison Malcolm S., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1864, DOI 10.1109/CIT.2010.320
   Pagetti C, 2014, IEEE REAL TIME, P309, DOI 10.1109/RTAS.2014.6926012
   Pellizzoni R, 2008, REAL TIM SYST SYMP P, P221, DOI 10.1109/RTSS.2008.42
   Perret Q., 2016, RTAS
   Sigrist L, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P194, DOI 10.1109/RTAS.2015.7108442
   Skalistis S, 2016, LECT NOTES COMPUT SC, V9884, P211, DOI 10.1007/978-3-319-44878-7_13
   Tamas-Selicean D, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2700103
   Tendulkar Pranav, 2015, TR20156 VER RES
   THIES W, 2002, 200, V2304, P179
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Wilhelm R, 2009, IEEE T COMPUT AID D, V28, P966, DOI 10.1109/TCAD.2009.2013287
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
NR 28
TC 6
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 122
DI 10.1145/3126533
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800005
OA Bronze
DA 2024-07-18
ER

PT J
AU Alur, R
   Forejt, V
   Moarref, S
   Trivedi, A
AF Alur, Rajeev
   Forejt, Vojtech
   Moarref, Salar
   Trivedi, Ashutosh
TI Schedulability of Bounded-Rate Multimode Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Multimode systems; green scheduling; controller synthesis; invariant
   sets; constrained control; stability
AB Bounded-rate multimode systems are hybrid systems that switch freely among a finite set of modes, and whose dynamics are specified by a finite number of real-valued variables with mode-dependent rates that vary within given bounded sets. The scheduler repeatedly proposes a time and a mode, while the environment chooses an allowable rate for that mode; the state of the system changes linearly in the direction of the rate. The scheduler aims to keep the state within a safe set, while the environment aims to leave it. We study the problem of existence of a winning scheduler strategy and associated complexity questions.
C1 [Alur, Rajeev] Univ Penn, Dept Comp & Informat Sci, 3330 Walnut St, Philadelphia, PA 19104 USA.
   [Forejt, Vojtech] Univ Oxford, Dept Comp Sci, Wolfson Bldg,Parks Rd, Oxford OX1 3QD, England.
   [Moarref, Salar] Univ Penn, Philadelphia, PA 19104 USA.
   [Trivedi, Ashutosh] Univ Colorado, Dept Comp Sci, 1111 Engn Dr, Boulder, CO 80309 USA.
   [Moarref, Salar] Cornell Univ, M&AE, 541 Upson Hall, Ithaca, NY 14850 USA.
C3 University of Pennsylvania; University of Oxford; University of
   Pennsylvania; University of Colorado System; University of Colorado
   Boulder; Cornell University
RP Alur, R (corresponding author), Univ Penn, Dept Comp & Informat Sci, 3330 Walnut St, Philadelphia, PA 19104 USA.
EM alur@cis.upenn.edu; forejtv@gmail.com; sm945@cornell.edu;
   ashutosh.trivedi@colorado.edu
RI trivedi, ashutosh/B-9196-2017
FU NSF [CNS 1035715, CCF 1138996]; Newton Fellowship of Royal Society;
   EPSRC [EP/M023656/1]; EPSRC [EP/M023656/1] Funding Source: UKRI
FX This research was partially supported by NSF award CNS 1035715 and NSF
   Expeditions in Computing award CCF 1138996. Vojtech Forejt was supported
   by the Newton Fellowship of Royal Society and EPSRC grant EP/M023656/1,
   and he is also affiliated with the Faculty of Informatics, Masaryk
   University, Brno.
CR Alur R., 2013, Proceedings of the International Conference on Hybrid Systems: Computation and Control, P243, DOI DOI 10.1145/2461328.2461366
   Alur R, 2012, HSCC 12: PROCEEDINGS OF THE 15TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P75
   Bhave Devendra., 2015, Proceedings of the 18th International Conference on Hybrid Systems: Computation and Control, P41
   Blanchini F, 1999, AUTOMATICA, V35, P1747, DOI 10.1016/S0005-1098(99)00113-2
   BLANCHINI F, 1991, J OPTIMIZ THEORY APP, V71, P465, DOI 10.1007/BF00941398
   Boyd S., 2004, CONVEX OPTIMIZATION
   Henzinger TA, 1996, IEEE S LOG, P278, DOI 10.1109/LICS.1996.561342
   Henzinger TA, 1999, THEOR COMPUT SCI, V221, P369, DOI 10.1016/S0304-3975(99)00038-9
   Henzinger TA, 1999, LECT NOTES COMPUT SC, V1664, P320
   Heymann M, 2005, IEEE T AUTOMAT CONTR, V50, P376, DOI 10.1109/TAC.2005.843874
   Jurdzinski M, 2008, LOG METH COMPUT SCI, V4, DOI 10.2168/LMCS-4(3:12)2008
   Le Ny J, 2012, IEEE INT CONF ROBOT, P5190, DOI 10.1109/ICRA.2012.6224797
   Liu J, 2013, IEEE T AUTOMAT CONTR, V58, P1771, DOI 10.1109/TAC.2013.2246095
   Maitra A, 1998, INT J GAME THEORY, V27, P257, DOI 10.1007/s001820050071
   Nghiem T., 2011, International Green Computing Conference and Workshops (IGCC), P1
   Nghiem TX, 2011, IEEE DECIS CONTR P, P5131, DOI 10.1109/CDC.2011.6161164
   Phan LTX, 2010, EUROMICRO, P197, DOI 10.1109/ECRTS.2010.35
NR 17
TC 3
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 85
DI 10.1145/2996797
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300024
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ateniese, G
   Bianchi, G
   Capossele, AT
   Petrioli, C
   Spenza, D
AF Ateniese, Giuseppe
   Bianchi, Giuseppe
   Capossele, Angelo T.
   Petrioli, Chiara
   Spenza, Dora
TI Low-Cost Standard Signatures for Energy-Harvesting Wireless Sensor
   Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy harvesting; ultra-low-energy systems; low-energy authentication;
   low-energy digital signatures; IoT and WSNs security; wireless sensor
   networks
AB This work is motivated by a general question: can micro-scale energy-harvesting techniques be exploited to support low-cost standard security solutions on resource-constrained devices? We focus on guaranteeing integrity and authentication in Internet of Things (IoT) and Wireless Sensor Network (WSN) applications. In this article, we propose techniques to make ECDSA signatures low cost and implementable on resource-constrained devices. By combining precomputation techniques and energy-harvesting capabilities of modern sensor nodes, we achieve significant improvement over prior works. In addition, we show that the cost of ECDSA signatures can be reduced by up to a factor 10 by using harvesting-aware optimizations.
C1 [Ateniese, Giuseppe; Capossele, Angelo T.; Petrioli, Chiara; Spenza, Dora] Univ Roma La Sapienza, Comp Sci Dept, Rome, Italy.
   [Bianchi, Giuseppe] Univ Roma Tor Vergata, Dept Elect Engn, Rome, Italy.
C3 Sapienza University Rome; University of Rome Tor Vergata
RP Ateniese, G (corresponding author), Univ Roma La Sapienza, Comp Sci Dept, Rome, Italy.
EM ateniese@di.uniroma1.it; giuseppe.bianchi@uniroma2.it;
   capossele@di.uniroma1.it; petrioli@di.uniroma1.it; spenza@di.uniroma1.it
RI Petrioli, Chiara/F-6297-2012; Capossele, Angelo T/H-6403-2016; Spenza,
   Dora/B-6105-2015; Ateniese, Giuseppe/A-3220-2010
FU MIUR project SMARTOUR: INTELLIGENT PLATFORM FOR TOURISM; National
   Technological Cluster - Italian MIUR [CTN001 0034 23154]; European Union
   (European Social Fund); PON [PON03PE00214]; Google Faculty Research
   Award; IBM Faculty Award; Sapienza Research Grants
FX This work has been partially supported by the MIUR project SMARTOUR:
   INTELLIGENT PLATFORM FOR TOURISM, by the National Technological Cluster
   CTN001 0034 23154 Social Museum and Smart Tourism, funded by the Italian
   MIUR and by the European Union (European Social Fund) and by the PON
   project PON03PE00214. G. Ateniese gratefully acknowledges support from a
   Google Faculty Research Award and an IBM Faculty Award. D. Spenza
   gratefully acknowledges support from two Sapienza Research Grants for
   Young Investigators.
CR ALON N, 1994, RANDOM STRUCT ALGOR, V5, P271, DOI 10.1002/rsa.3240050203
   [Anonymous], 2008, SING0800 STANF U
   [Anonymous], 2010, P INT C SEC CRYPT SE
   [Anonymous], 2013, CONSTRAINED IN PRESS
   [Anonymous], SAC 2001
   [Anonymous], P 1 INT WORKSH SEC I
   [Anonymous], P 1 INT WORKSH EN NE
   [Anonymous], 2013, P NDSS 2013
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Aysu A, 2016, IEEE T COMPUT, V65, P2925, DOI 10.1109/TC.2015.2500570
   Basagni S., 2013, Mobile Ad Hoc Networking: The Cutting Edge Directions, P701, DOI DOI 10.1002/9781118511305.CH20
   Bianchi G, 2013, AD HOC NETW, V11, P2625, DOI 10.1016/j.adhoc.2013.03.013
   Bicakci K, 2012, INFORM SCIENCES, V188, P44, DOI 10.1016/j.ins.2011.11.018
   Bischoff Reinhard., 2009, Encyclopedia of structural health monitoring
   Boulis A, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P407
   Boyko V, 1998, LECT NOTES COMPUT SC, V1403, P221, DOI 10.1007/BFb0054129
   Brickell E. F., 1993, Advances in Cryptology - EUROCRYPT '92. Workshop on the Theory and Applications of Cryptographic Techniques. Proceedings, P200
   Cammarano A, 2016, IEEE SENS J, V16, P6793, DOI 10.1109/JSEN.2016.2587220
   Cammarano Alessandro, 2013, P ACM SENSYS ROM IT
   Capossele A, 2015, IEEE ICC, P549, DOI 10.1109/ICC.2015.7248379
   Christin D., 2009, P 8 GIITG KUVS FACHG, P31, DOI DOI 10.1007/978-3-642-11917-0
   Christofides Demetres, 2008, RANDOM STRUCT ALGOR, V32, P271
   Crossbow Technology, 2003, 6020004204 CROSSB TE
   Crossbow Technology, 2004, 6020009401 CROSSB TE
   de Rooij P., 1995, Advances in Cryptology - EUROCRYPT '94. Workshop on the Theory and Application of Cryptographic Techniques. Proceedings, P389, DOI 10.1007/BFb0053453
   Dini G, 2011, ACM T EMBED COMPUT S, V10, DOI 10.1145/2043662.2043665
   Dodis Y, 2008, LECT NOTES COMPUT SC, V5037, P156, DOI 10.1007/978-3-540-68914-0_10
   Driessen B, 2008, WISEC'08: PROCEEDINGS OF THE FIRST ACM CONFERENCE ON WIRELESS NETWORK SECURITY, P30
   Gentry C, 2002, LECT NOTES COMPUT SC, V2332, P299
   Gura N, 2004, LECT NOTES COMPUT SC, V3156, P119
   Hummen R., 2013, Proc. 2nd ACM Work. Hot Top. Wirel. Netw. Secur. Priv. - HotWiSec, V13, P37, DOI 10.1145/2463183
   Jeong J, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2220336.2220347
   Johnson D.B., 1998, P 7 C USENIX SECURIT, V7, P13
   Kang JW, 2015, IEEE COMMUN MAG, V53, P114, DOI 10.1109/MCOM.2015.7180517
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   KOBLITZ N, 1987, MATH COMPUT, V48, P203, DOI 10.1090/S0025-5718-1987-0866109-5
   La Porta T., 2014, ACM T SENSOR NETWORK, V60, P39
   Le Trong Nhan, 2013, P 1 ACM INT WORKSH E
   Lim S, 2015, 2015 INTERNATIONAL CONFERENCE ON COMPUTING, NETWORKING AND COMMUNICATIONS (ICNC), P315, DOI 10.1109/ICCNC.2015.7069361
   Liu A, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P245, DOI 10.1109/IPSN.2008.47
   Liu YS, 2012, IEEE T WIREL COMMUN, V11, P2106, DOI 10.1109/TWC.2012.032812.110433
   Lopez J, 2009, LECT NOTES COMPUT SC, V5705, P289, DOI 10.1007/978-3-642-03829-7_10
   Misic J, 2009, IEEE T WIREL COMMUN, V8, P2494, DOI 10.1109/TWC.2009.080110
   Miyaji A, 2001, IEICE T FUND ELECTR, VE84A, P1234
   Mohaqeqi M, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2536747.2536758
   Naccache D, 2004, LECT NOTES COMPUT SC, V3027, P257
   Nguyen P., 1999, P WORKSH COMP NUMB T, P1
   Nguyen Phong, 1999, P 1999 ANN INT CRYPT, V1666, P786
   Pabbuleti K, 2014, LECT NOTES COMPUT SC, V8651, P123, DOI 10.1007/978-3-319-13066-8_8
   Paoli M., 2016, P ACMIEEE IPSN 2016, P1
   Paoli M, 2014, LECT NOTES ELECTR EN, V281, P125, DOI 10.1007/978-3-319-03071-5_15
   POHLIG SC, 1978, IEEE T INFORM THEORY, V24, P106, DOI 10.1109/TIT.1978.1055817
   Piorno JR, 2009, 2009 1ST INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION, VEHICULAR TECHNOLOGY, INFORMATION THEORY AND AEROSPACE & ELECTRONIC SYSTEMS TECHNOLOGY, VOLS 1 AND 2, P6, DOI 10.1109/WIRELESSVITAE.2009.5172412
   Renner C, 2014, ACM T SENSOR NETWORK, V11, DOI 10.1145/2566675
   Sensirion AG, 2011, SHT1X DATASHEET HUMI
   Shakhov Vladimir, 2013, P 7 ACM INT C UB INF
   Sharma Saurabh, 2012, ADV COMPUTER SCI INF, V86, P317
   Solinas JA, 2000, DESIGN CODE CRYPTOGR, V19, P195, DOI 10.1023/A:1008306223194
   Spenza Dora, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P522, DOI 10.1109/INFOCOM.2015.7218419
   Wander AS, 2005, Third IEEE International Conference on Pervasive Computing and Communications, Proceedings, P324, DOI 10.1109/PERCOM.2005.18
   Wang Wei-hong, 2009, 2009 3rd IEEE International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications (MAPE 2009), P1202, DOI 10.1109/MAPE.2009.5355821
   Yi Ren, 2011, Journal of Communications, V6, P128, DOI 10.4304/jcm.6.2.128-142
   Zhang J, 2015, INT SYM MIX AUGMENT, P1, DOI 10.1109/ISMAR-MASHD.2015.17
   Zhou Y, 2008, IEEE COMMUN SURV TUT, V10, P6, DOI 10.1109/COMST.2008.4625802
   Zia T A., 2011, JoWUA, V2, P53
NR 65
TC 19
Z9 20
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 64
DI 10.1145/2994603
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300003
DA 2024-07-18
ER

PT J
AU Huang, GX
   Wang, L
AF Huang, Guoxian
   Wang, Lei
TI An FPGA-Based Architecture for High-Speed Compressed Signal
   Reconstruction
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Compressive sensing; orthogonal matching pursuit; FPGA implementation;
   high-speed architecture; parallel computing
ID ORTHOGONAL MATCHING PURSUIT; SPARSE; MRI
AB Compressive Sensing (CS) is an emerging research area that allows efficient signal acquisition under the sub-Nyquist rate while still promising reliable data recovery. However, practical applications of CS in hardware platforms are limited as signal reconstruction is still challenging due to its high computational complexity, especially for autonomous real-time signal recovery. In this article, we propose an algorithmic transformation technique referred to as Matrix Inversion Bypass (MIB) to improve the signal recovery efficiency of the Orthogonal Matching Pursuit (OMP)-based CS reconstruction. The basic idea of MIB is to decouple the computations of intermediate signal estimates and matrix inversions, thereby enabling parallel processing of these two time-consuming operations in the OMP algorithm. The proposed MIB naturally leads to a parallel architecture for high-speed dedicated hardware implementations. An FPGA-based implementation is developed with the optimized structure aimed at the efficient utilization of hardware resources while realizing high-speed signal recovery. The proposed architecture can perform the signal recovery at up to 1.4x faster than the OMP-based implementation using almost the same hardware resources.
C1 [Huang, Guoxian; Wang, Lei] Univ Connecticut, Elect & Comp Engn, 371 Fairfield Way U-4157, Storrs, CT 06269 USA.
C3 University of Connecticut
RP Huang, GX (corresponding author), Univ Connecticut, Elect & Comp Engn, 371 Fairfield Way U-4157, Storrs, CT 06269 USA.
EM guoxian.huang@uconn.edu; lei.3.wang@uconn.edu
CR AHMED N, 1974, IEEE T COMPUT, VC 23, P90, DOI 10.1109/T-C.1974.223784
   [Anonymous], 2009, ARXIV09013403
   Bai L, 2012, IEEE I C ELECT CIRC, P53, DOI 10.1109/ICECS.2012.6463559
   Bajwa Waheed, 2012, P IEEE, V98, P1058
   Berger CR, 2010, IEEE COMMUN MAG, V48, P164, DOI 10.1109/MCOM.2010.5621984
   Bjorck A., 1996, NUMERICAL METHODS LE
   Candes E. J., 2006, PROC INT C MATH, V17, P1433, DOI DOI 10.4171/022-3/69
   Candes EJ, 2005, IEEE T INFORM THEORY, V51, P4203, DOI 10.1109/TIT.2005.858979
   Candès EJ, 2008, IEEE SIGNAL PROC MAG, V25, P21, DOI 10.1109/MSP.2007.914731
   Chakrabarty K, 2002, IEEE T COMPUT, V51, P1448, DOI 10.1109/TC.2002.1146711
   Chen SSB, 2001, SIAM REV, V43, P129, DOI [10.1137/S003614450037906X, 10.1137/S1064827596304010]
   Dai W, 2009, IEEE T INFORM THEORY, V55, P2230, DOI 10.1109/TIT.2009.2016006
   Donoho DL, 2012, IEEE T INFORM THEORY, V58, P1094, DOI 10.1109/TIT.2011.2173241
   Donoho DL, 2006, IEEE T INFORM THEORY, V52, P1289, DOI 10.1109/TIT.2006.871582
   Duarte MF, 2008, IEEE SIGNAL PROC MAG, V25, P83, DOI 10.1109/MSP.2007.914730
   Feng L, 2014, MAGN RESON MED, V72, P707, DOI 10.1002/mrm.24980
   Figueiredo MAT, 2007, IEEE J-STSP, V1, P586, DOI 10.1109/JSTSP.2007.910281
   Golub G. H., 1983, MATRIX COMPUTATIONS
   Haldar JP, 2011, IEEE T MED IMAGING, V30, P893, DOI 10.1109/TMI.2010.2085084
   Huang GX, 2012, IEEE WORKSHOP SIG, P191, DOI 10.1109/SiPS.2012.26
   Iyengar S., 2005, DISTRIBUTED SENSOR N
   Kunis S, 2008, FOUND COMPUT MATH, V8, P737, DOI 10.1007/s10208-007-9005-x
   Lee YY, 2015, IEEE T SIGNAL PROCES, V63, P305, DOI 10.1109/TSP.2014.2370947
   Mamaghanian H, 2012, IEEE J EM SEL TOP C, V2, P493, DOI 10.1109/JETCAS.2012.2220253
   Maslennikow O, 2008, LECT NOTES COMPUT SC, V4967, P137
   Murphy M, 2012, IEEE T MED IMAGING, V31, P1250, DOI 10.1109/TMI.2012.2188039
   NATARAJAN BK, 1995, SIAM J COMPUT, V24, P227, DOI 10.1137/S0097539792240406
   Needell D, 2009, FOUND COMPUT MATH, V9, P317, DOI 10.1007/s10208-008-9031-3
   Ni Kangyu, 2009, P SOC PHOTO-OPT INS, V7497
   Oike Y, 2013, IEEE J SOLID-ST CIRC, V48, P318, DOI 10.1109/JSSC.2012.2214851
   Rabah H, 2015, IEEE T VLSI SYST, V23, P2209, DOI 10.1109/TVLSI.2014.2358716
   Ren F., IEEE 23 INT C FIELD, DOI DOI 10.1109/FPL.2013.6645574
   Robucci R, 2010, P IEEE, V98, P1089, DOI 10.1109/JPROC.2010.2041422
   Rubinstein R, 2008, Tech. rep.
   Septimus A., 2010, 2010 IEEE International Symposium on Circuits and Systems. ISCAS 2010, P3316, DOI 10.1109/ISCAS.2010.5537976
   Slavinsky JP, 2011, INT CONF ACOUST SPEE, P3980
   Stanislaus JLVM, 2012, IEEE INT SYMP CIRC S, P29, DOI 10.1109/ISCAS.2012.6271921
   Tropp JA, 2007, IEEE T INFORM THEORY, V53, P4655, DOI 10.1109/TIT.2007.909108
   Tropp JA, 2010, IEEE T INFORM THEORY, V56, P520, DOI 10.1109/TIT.2009.2034811
NR 39
TC 10
Z9 11
U1 0
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 89
DI 10.1145/3056481
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300028
DA 2024-07-18
ER

PT J
AU Liu, J
   Li, KL
   Zhu, DK
   Han, JJ
   Li, KQ
AF Liu, Jing
   Li, Kenli
   Zhu, Dakai
   Han, Jianjun
   Li, Keqin
TI Minimizing Cost of Scheduling Tasks on Heterogeneous Multicore Embedded
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Graph grouping; heterogeneous multicore systems; task scheduling; time
   and resource constraints
ID REAL-TIME TASKS; ENERGY; ASSIGNMENT
AB Cost savings are very critical in modern heterogeneous computing systems, especially in embedded systems. Task scheduling plays an important role in cost savings. In this article, we tackle the problem of scheduling tasks on heterogeneous multicore embedded systems with the constraints of time and resources for minimizing the total cost, while considering the communication overhead. This problem is NP-hard and we propose several heuristic techniques-ISGG, RLD, and RLDG-to address the problem. Experimental results show that the proposed algorithms significantly outperform the existing approaches in terms of cost savings.
C1 [Liu, Jing; Li, Kenli] Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.
   [Liu, Jing] Wuhan Univ Sci & Technol, Coll Comp Sci & Technol, Wuhan 430065, Peoples R China.
   [Zhu, Dakai] Univ Texas San Antonio, Dept Comp Sci, One UTSA Circle, San Antonio, TX 78249 USA.
   [Han, Jianjun] Huazhong Univ Sci & Technol, Dept Comp Sci & Technol, Wuhan 430074, Peoples R China.
   [Li, Keqin] Hunan Univ, Changsha, Hunan, Peoples R China.
   [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.
   [Liu, Jing] Hubei Prov Key Lab Intelligent Informat Proc & Re, Wuhan 430065, Peoples R China.
   [Li, Kenli] Natl Supercomp Ctr Changsha, Changsha 410082, Hunan, Peoples R China.
C3 Hunan University; Wuhan University of Science & Technology; University
   of Texas System; University of Texas at San Antonio (UTSA); Huazhong
   University of Science & Technology; Hunan University; State University
   of New York (SUNY) System; SUNY New Paltz
RP Li, KL (corresponding author), Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.; Li, KL (corresponding author), Natl Supercomp Ctr Changsha, Changsha 410082, Hunan, Peoples R China.
EM Idealer@126.com; lkl@hnu.edu.cn; dakai.zhu@utsa.edu;
   jasonhan@hust.edu.cn; lik@newpaltz.edu
RI Han, Jian/ABZ-1060-2022; Zhu, Dakai/L-8034-2015
OI Han, Jian/0000-0002-0647-4050; Xiao, Guoqing/0000-0001-5008-4829
FU International Science AMP; Technology Cooperation Program of China
   [2015DFA11240]; Key Program of National Natural Science Foundation of
   China [61133005, 61432005]; National Natural Science Foundation of China
   [61370095, 61472124, 61472150]; Open Fundation of Hubei Province Key
   Laboratory of Intelligent Information Processing and Real-time
   Industrial System [2016znss26C]; Natural Science Foundation of Hubei
   Province [2015CFB335]
FX The research is partially supported by International Science &
   Technology Cooperation Program of China (2015DFA11240), the Key Program
   of National Natural Science Foundation of China (Grant Nos. 61133005,
   61432005), the National Natural Science Foundation of China (Grant Nos.
   61370095, 61472124, 61472150), the Open Fundation of Hubei Province Key
   Laboratory of Intelligent Information Processing and Real-time
   Industrial System (2016znss26C), and the Natural Science Foundation of
   Hubei Province (2015CFB335).
CR Arras PA, 2015, INT J PARALLEL PROG, V43, P1103, DOI 10.1007/s10766-014-0338-1
   Bozdag D., 2006, Proceedings. 20th International Parallel and Distributed Processing Symposium (IEEE Cat. No.06TH8860), DOI 10.1109/IPDPS.2006.1639389
   Chen G, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2567935
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Ge YQ, 2014, 2014 THEORETICAL ASPECTS OF SOFTWARE ENGINEERING CONFERENCE (TASE), P135, DOI 10.1109/TASE.2014.30
   Gerards MET, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400700
   Han JJ, 2015, IEEE T PARALL DISTR, V26, P691, DOI 10.1109/TPDS.2014.2307866
   Jia Huang, 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P247
   Khdr H., 2015, P 52 ANN DES AUT C, P1
   Kim H, 2014, IEEE T COMPUT, V63, P543, DOI 10.1109/TC.2012.238
   Kong F., 2011, Proc. DATE11, P1
   Kong J, 2012, ACM COMPUT SURV, V44, DOI 10.1145/2187671.2187675
   Lee WY, 2012, IEEE T PARALL DISTR, V23, P530, DOI 10.1109/TPDS.2011.87
   Lee YC, 2011, IEEE T PARALL DISTR, V22, P1374, DOI 10.1109/TPDS.2010.208
   Linder Brad, 2014, ALLWINNER A80 OCTA C
   Liu J, 2014, IEEE T PARALL DISTR, V25, P2101, DOI 10.1109/TPDS.2013.312
   Lizhe Wang, 2010, Proceedings 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing (CCGrid), P368, DOI 10.1109/CCGRID.2010.19
   March JL, 2013, CONCURR COMP-PRACT E, V25, P1987, DOI 10.1002/cpe.2899
   Mishra Ramesh, 2003, P INT PAR DISTR PROC, P113
   Mohaqeqi M, 2014, IEEE T COMPUT, V63, P1377, DOI 10.1109/TC.2012.237
   Qiu MK, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497568
   Seo E, 2008, IEEE T PARALL DISTR, V19, P1540, DOI 10.1109/TPDS.2008.104
   Shafique M, 2013, DES AUT TEST EUROPE, P51
   Shafique M, 2015, DES AUT TEST EUROPE, P387
   Shao ZL, 2005, IEEE T PARALL DISTR, V16, P516, DOI 10.1109/TPDS.2005.71
   Singh A.K., 2013, P 50 ANN DES AUT C D
   Singh AK, 2016, IEEE T COMPUT AID D, V35, P72, DOI 10.1109/TCAD.2015.2446938
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Sun QY, 2014, COMPUT ELECTR ENG, V40, P1604, DOI 10.1016/j.compeleceng.2014.03.009
   ter Braak TD, 2010, DES AUT TEST EUROPE, P357
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Wang HX, 2011, PROCEEDINGS OF THE 18TH INTERNATIONAL CONFERENCE ON NUCLEAR ENGINEERING 2010, VOL 1, P393
   Wei Liu, 2011, 2011 IEEE/ACM International Conference on Green Computing and Communications, P34, DOI 10.1109/GreenCom.2011.14
   Wolf W, 2008, IEEE T COMPUT AID D, V27, P1701, DOI 10.1109/TCAD.2008.923415
   Xian C, 2007, DES AUT CON, P664, DOI 10.1109/DAC.2007.375248
   Yi Y, 2009, DES AUT TEST EUROPE, P33
   Zhang Y, 2013, ADV MECH ENG, V2013, P1, DOI DOI 10.4225/08/58B5BAAD4FCC2
   Zong ZL, 2011, IEEE T COMPUT, V60, P360, DOI 10.1109/TC.2010.216
NR 38
TC 27
Z9 27
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 36
DI 10.1145/2935749
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900009
DA 2024-07-18
ER

PT J
AU Zheng, WG
   Wu, H
AF Zheng, Wenguang
   Wu, Hui
TI Dynamic Data-Cache Locking for Minimizing the WCET of a Single Task
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Worst-case execution time; dynamic data-cache
   locking; interference graph; graph orientation; false dependency;
   integer linear programming
ID INSTRUCTION CACHE
AB Caches have been widely used in modern embedded processors to bridge the increasing speed gap between processors and off-chip memory. In real-time embedded systems, computing the Worst-Case Execution Time (WCET) of a task is essential for the task scheduler to construct a valid schedule for a task set. Unfortunately, caches make it much harder to compute the WCET of a task. Cache locking has been proposed to alleviate the timing unpredictability problem caused by caches. In this article, we investigate the following WCET-aware data-cache locking problem for a single task. Given a task, select a set of variables as locked cache contents such that the WCET of the task is minimized. We propose two dynamic full cache-locking approaches. The first formulates the problem as a global Integer Linear Programming (ILP) problem that simultaneously selects a minimum set of memory blocks of variables as locked cache contents and allocates them to the data cache. The second iteratively constructs a subgraph of the Control Flow Graph (CFG) of the task in which the lengths of all the paths are close to the longest path length, uses an ILP formulation to select a minimum set of memory blocks of variables in the subgraph as locked cache contents, and allocates the selected memory blocks to the data cache. We also propose two novel, efficient data-cache allocation algorithms for the global ILP approach and the iterative ILP approach, respectively. We have implemented both approaches and compared them with two state-of-the-art approaches, the longest path-based dynamic cache-locking approach and the static WCET analysis approach without cache locking by using a set of benchmarks from the Malardalen WCET benchmark suite, SNU real-time benchmarks, and Powerstone benchmarks. Compared to the static WCET analysis approach, the average WCET improvements of the first approach range between 11.4% and 26.4%. Compared to the longest path-based, dynamic cache-locking approach, the average WCET improvements of the first approach range between 5.0% and 15.4%. The second approach performs slightly better than the first approach.
C1 [Zheng, Wenguang; Wu, Hui] Univ New South Wales, Sch Comp Sci & Engn, Kensington, NSW 2052, Australia.
C3 University of New South Wales Sydney
RP Zheng, WG (corresponding author), Univ New South Wales, Sch Comp Sci & Engn, Kensington, NSW 2052, Australia.
EM wenguangz@cse.unsw.edu.au; huiw@cse.unsw.edu.au
RI Zheng, Wenguang/G-5078-2013; Wu, Hui/AAH-8839-2021
OI Wu, Hui/0000-0002-7135-4397
CR Anand K., 2009, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, CASES '09, P185
   [Anonymous], 2012, Math Probl Eng, DOI DOI 10.1155/MPE.V2012.1
   Aparicio LC, 2011, J SYST ARCHITECT, V57, P695, DOI 10.1016/j.sysarc.2010.08.008
   Huynh BK, 2011, IEEE REAL TIME, P203, DOI 10.1109/RTAS.2011.27
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Campoy A.M., 2001, Proceedings of IASTED International Symposia Applied Informatics, P271
   Campoy AM, 2005, EUROMICRO, P49
   Cekleov M, 1997, IEEE MICRO, V17, P64, DOI 10.1109/40.621215
   Ding H., 2014, 2014 Design, Automation Test in Europe Conference Exhibition (DATE), P1
   Ding HP, 2012, DES AUT CON, P412
   Ding Huping., 2013, Proceedings of the 50th Annual Design Automation Conference, page, P147
   Falk H., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P143
   Gracioli G, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2830555
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Hecht M. S., 1975, SIAM Journal on Computing, V4, P519, DOI 10.1137/0204044
   Li Lian, 2010, ACM T EMBED COMPUT S
   Li X, 2007, SCI COMPUT PROGRAM, V69, P56, DOI 10.1016/j.scico.2007.01.014
   Liang Y, 2010, DES AUT CON, P344
   Lim Sung-Soo, 2009, SNU REAL TIME BENCHM
   Liu TT, 2012, J SIGNAL PROCESS SYS, V69, P173, DOI 10.1007/s11265-011-0650-6
   Liu TT, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P35, DOI 10.1109/RTAS.2009.11
   Plazar S., 2012, P 10 INT S CODE GENE, P44, DOI DOI 10.1145/2259016.2259023
   Puaut I, 2002, REAL TIM SYST SYMP P, P114, DOI 10.1109/REAL.2002.1181567
   Puaut I, 2006, EUROMICRO, P217, DOI 10.1109/ECRTS.2006.32
   Scott J., 1998, International Symposium on Computer Architecture Power Driven Microarchitecture Workshop, P145
   Suhendra Vivy, 2010, ACM T PROGR LANG SYS, P1
   Tiantian Liu, 2010, Proceedings 39th International Conference on Parallel Processing (ICPP 2010), P573, DOI 10.1109/ICPP.2010.65
   Vera X., 2003, Performance Evaluation Review, V31, P272, DOI 10.1145/885651.781062
   Vera Xavier, 2007, ACM T EMBED COMPUT S
   Wan Q, 2012, ACM SIGPLAN NOTICES, V47, P41, DOI [10.1145/2345141.1967684, 10.1145/2345141.2248425]
   Zheng W., 2015, P 16 LANG COMP TOOLS
   Zheng WG, 2014, ACM SIGPLAN NOTICES, V49, P53, DOI [10.1145/2597809.2597820, 10.1145/2666357.2597820]
NR 32
TC 2
Z9 2
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 31
DI 10.1145/2994602
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900004
DA 2024-07-18
ER

PT J
AU Sotiriou-Xanthopoulos, E
   Xydis, S
   Siozios, K
   Economakos, G
   Soudris, D
AF Sotiriou-Xanthopoulos, Efstathios
   Xydis, Sotirios
   Siozios, Kostas
   Economakos, George
   Soudris, Dimitrios
TI A Framework for Interconnection-Aware Domain-Specific Many-Accelerator
   Synthesis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE Hierarchical networks-on-chip; SystemC; virtual prototyping; simulation
AB Many-accelerator Systems-on-Chip (SoC) have recently emerged as a promising platform paradigm that combines parallelization with heterogeneity, in order to cover the increasing demands for high performance and energy efficiency. To exploit the full potential of many-accelerator systems, automated design verification and analysis frameworks are required, targeted to both computational and interconnection optimization. Accurate simulation of interconnection schemes should use real stimuli, which are produced from fully functional nodes, requiring the prototyping of the processing elements andmemories of the many-accelerator system. In this article, we argue that the Hierarchical Network-on-Chip (HNoC) scheme forms a very promising solution for many-accelerator systems in terms of scalability and data-congestion minimization. We present a parameterizable SystemC prototyping framework forHNoCs, targeted to domain-specific many-accelerator systems. The framework supports the prototyping of processing elements, memory modules, and underlying interconnection infrastructure, while it provides an API for their easy integration to the HNoC. Finally, it enables holistic system simulation using real node data. Using as a case study a many-accelerator system of an MRI pipeline, an analysis on the proposed framework is presented to demonstrate the impact of the system parameters on the system. Through extensive experimental analysis, we show the superiority of HNoC schemes in comparison to typical interconnection architectures. Finally, we show that, adopting the proposed many-accelerator design flow, significant performance improvements are achieved, from 1.2x up to 26x, as compared to a x86 software implementation of the MRI pipeline.
C1 [Sotiriou-Xanthopoulos, Efstathios; Xydis, Sotirios; Economakos, George; Soudris, Dimitrios] Natl Tech Univ Athens, Sch Elect & Comp Engn, Zografou Campus,POB 15780, Athens, Greece.
   [Siozios, Kostas] Aristotle Univ Thessaloniki, Dept Phys, Univ Campus,POB 54124, Thessaloniki, Greece.
C3 National Technical University of Athens; Aristotle University of
   Thessaloniki
RP Sotiriou-Xanthopoulos, E (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, Zografou Campus,POB 15780, Athens, Greece.
EM stasot@microlab.ntua.gr; sxydis@microlab.ntua.gr;
   ksiop@microlab.ntua.gr; geconom@microlab.ntua.gr;
   dsoudris@microlab.ntua.gr
RI Soudris, Dimitrios/I-5252-2014; Xydis, Sotirios/AAM-8015-2021; Siozios,
   Kostas/F-9726-2011; Soudris, Dimitrios/O-8843-2019
OI Siozios, Kostas/0000-0002-0285-2202; Soudris,
   Dimitrios/0000-0002-6930-6847
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   [Anonymous], 2014, WISHB BUILD
   [Anonymous], 2010, NOXIM NOC SIMULATOR
   [Anonymous], P 2012 ACM IEEE INT
   [Anonymous], 2010, WISHB BUS PROT
   [Anonymous], 2003, Principles and practices of interconnection networks
   Auras Dominik, 2010, 2010 IEEE 8th Symposium on Application Specific Processors (SASP 2010), P8, DOI 10.1109/SASP.2010.5521152
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bourduas S, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P195
   BrainWeb, 2014, BRAINWEB SIM BRAIN D
   Bui A., 2012, 2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC), P94, DOI 10.1109/ASPDAC.2012.6165071
   CACTI, 2014, CACTI INT CACH MEM A
   CDSC, 2015, CDSC CTR DOM SPEC CO
   Cong J., 2015, 52 ANN DES AUT C SAN
   Cong JS, 2015, ICCAD-IEEE ACM INT, P380, DOI 10.1109/ICCAD.2015.7372595
   Cong J, 2013, I SYMPOS LOW POWER E, P305, DOI 10.1109/ISLPED.2013.6629314
   Cong J, 2012, DES AUT CON, P843
   Das R, 2009, INT S HIGH PERF COMP, P175, DOI 10.1109/HPCA.2009.4798252
   Hollstein T, 2006, INT FED INFO PROC, V200, P39
   Iyer R, 2012, ASIA S PACIF DES AUT, P106, DOI 10.1109/ASPDAC.2012.6164927
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Matos D, 2011, PROC NOCARC, P31
   Sotiriou-Xanthopoulos E., 2014, P PARMA DITAM C
   Sotiriou-Xanthopoulos E., 2014, MOBIHEALTH
   Sotiriou-Xanthopoulos E, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), P1, DOI 10.1109/SAMOS.2014.6893188
   Teich J, 2012, P IEEE, V100, P1411, DOI 10.1109/JPROC.2011.2182009
   Tran A. T., 2012, ECEVCL20122 U CAL DE
   Winter M., 2010, Proceedings 2010 International SoC Design Conference (ISOCC 2010), P388, DOI 10.1109/SOCDC.2010.5682890
NR 28
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 8
DI 10.1145/2983624
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900008
DA 2024-07-18
ER

PT J
AU Franchino, G
   Buttazzo, G
   Marinoni, M
AF Franchino, Gianluca
   Buttazzo, Giorgio
   Marinoni, Mauro
TI Bandwidth Optimization and Energy Management in Real-Time Wireless
   Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy management; real-time embedded systems; media access control;
   adaptive resource management
AB In embedded systems operated by battery and interacting with the environment, a fundamental issue is the enforcement of real-time and energy constraints to guarantee a desired lifetime with a given performance. A lot of research has focused on energy management at the communication level; however, not many authors considered both real-time and energy requirements in wireless communication systems.
   This article proposes El-SMan, a power-aware framework working in combination with MAC layer communication protocols for maximizing battery lifetime in wireless networks of embedded systems with real-time constraints. Exploiting the flexibility in bandwidth requirements, El-SMan adapts stream parameters to balance performance versus energy consumption, taking both lifetime and message deadlines into account.
C1 [Franchino, Gianluca; Buttazzo, Giorgio; Marinoni, Mauro] Scuola Super Sant Anna, Via Moruzzi 1, I-56124 Pisa, Italy.
C3 Scuola Superiore Sant'Anna
RP Franchino, G (corresponding author), Scuola Super Sant Anna, Via Moruzzi 1, I-56124 Pisa, Italy.
EM g.franchino@sssup.it; g.buttazzo@sssup.it; m.marinoni@sssup.it
RI Marinoni, Mauro/E-6275-2017
OI Marinoni, Mauro/0000-0002-7041-9777
CR ADAMOU M, 2001, P 22 IEEE REAL TIM S
   Anastasi G., 2010, P IEEE S COMP COMM
   Baoxian Zhao, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P449
   Bini E., 2004, P 16 EUR C REAL TIM
   Blough D. M., 2002, P MOBICOM 2002
   Buttazzo GC, 2002, IEEE T COMPUT, V51, P289, DOI 10.1109/12.990127
   CACCAMO M, 2002, P IEEE REAL TIM SYST
   Chen JJ, 2007, IEEE IC CAD, P289, DOI 10.1109/ICCAD.2007.4397279
   Chen YX, 2005, IEEE COMMUN LETT, V9, P976, DOI 10.1109/LCOMM.2005.11010
   CRENSHAW TL, 2005, P IEEE EUR C REAL TI
   Demarch D. D., 2007, P IEEE EUR C REAL TI
   Di Francesco M, 2011, IEEE J SEL AREA COMM, V29, P1508, DOI 10.1109/JSAC.2011.110902
   Franchino G., 2010, P 5 IEEE INT S EMB S
   Franchino G, 2012, IEEE INT C EMERG
   He T., 2003, P INT C DISTR COMP S
   Hoa T. D., 2012, P 9 IEEE INT WORK 15
   Koubaa A., 2006, P 27 IEEE REAL TIM S
   Koubaa A, 2007, INT J COMMUN SYST, V20, P791, DOI 10.1002/dac.845
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Ma J., 2012, P 9 IEEE INT C EMB R
   Murty KattaG., 1997, Linear Complementarity, Linear and Nonlinear Programming
   ROWE A, 2006, P 3 IEEE INT C SENS
   Sobral M.M., 2008, P ACM S APPL COMP SA
   STANKOVIC JA, 2001, P 22 IEEE REAL TIM S
   Toscano E., 2012, P 9 IEEE S COMP COMM
   Xu RB, 2007, ACM T COMPUT SYST, V25, DOI 10.1145/1314299.1314300
   Ye W, 2004, IEEE ACM T NETWORK, V12, P493, DOI 10.1109/TNET.2004.828953
NR 27
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 41
DI 10.1145/2851498
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700002
DA 2024-07-18
ER

PT J
AU Ivanov, R
   Pajic, M
   Lee, I
AF Ivanov, Radoslav
   Pajic, Miroslav
   Lee, Insup
TI Attack-Resilient Sensor Fusion for Safety-Critical Cyber-Physical
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Measurement; Estimation; Evaluation; Cyber-physical systems security;
   sensor fusion; fault-tolerance; fault-tolerant algorithms
AB This article focuses on the design of safe and attack-resilient Cyber-Physical Systems (CPS) equipped with multiple sensors measuring the same physical variable. A malicious attacker may be able to disrupt system performance through compromising a subset of these sensors. Consequently, we develop a precise and resilient sensor fusion algorithm that combines the data received from all sensors by taking into account their specified precisions. In particular, we note that in the presence of a shared bus, in which messages are broadcast to all nodes in the network, the attacker's impact depends on what sensors he has seen before sending the corrupted measurements. Therefore, we explore the effects of communication schedules on the performance of sensor fusion and provide theoretical and experimental results advocating for the use of the Ascending schedule, which orders sensor transmissions according to their precision starting from the most precise. In addition, to improve the accuracy of the sensor fusion algorithm, we consider the dynamics of the system in order to incorporate past measurements at the current time. Possible ways of mapping sensor measurement history are investigated in the article and are compared in terms of the confidence in the final output of the sensor fusion. We show that the precision of the algorithm using history is never worse than the no-history one, while the benefits may be significant. Furthermore, we utilize the complementary properties of the two methods and show that their combination results in a more precise and resilient algorithm. Finally, we validate our approach in simulation and experiments on a real unmanned ground robot.
C1 [Ivanov, Radoslav; Lee, Insup] Univ Penn, Dept Comp & Informat Sci, 200 S 33Rd St, Philadelphia, PA 19104 USA.
   [Pajic, Miroslav] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
C3 University of Pennsylvania; Duke University
RP Ivanov, R; Lee, I (corresponding author), Univ Penn, Dept Comp & Informat Sci, 200 S 33Rd St, Philadelphia, PA 19104 USA.; Pajic, M (corresponding author), Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
EM rivanov@seas.upenn.edu; miroslav.pajic@duke.edu; lee@seas.upenn.edu
OI Ivanov, Radoslav/0000-0003-4987-4836; Pajic,
   Miroslav/0000-0002-5357-0117
FU NSF [CNS-1505799, CNS-1505701]; Intel-NSF Partnership for Cyber-Physical
   Systems Security and Privacy; Global Research Laboratory Program through
   NRF [2013K1A1A2A02078326]; DGIST Research and Development Program (CPS
   Global Center) - Ministry of Science, ICT & Future Planning; DARPA
   [FA8750-12-2-0247]; Direct For Computer & Info Scie & Enginr; Division
   Of Computer and Network Systems [1505701, 1505799] Funding Source:
   National Science Foundation
FX This work was supported in part by NSF CNS-1505799, NSF CNS-1505701 and
   the Intel-NSF Partnership for Cyber-Physical Systems Security and
   Privacy. This research was supported in part by Global Research
   Laboratory Program (2013K1A1A2A02078326) through NRF, and the DGIST
   Research and Development Program (CPS Global Center) funded by the
   Ministry of Science, ICT & Future Planning. This material is based on
   research sponsored by DARPA under agreement number FA8750-12-2-0247. The
   U.S. Government is authorized to reproduce and distribute reprints for
   Governmental purposes notwithstanding any copyright notation thereon.
   The views and conclusions contained herein are those of the authors and
   should not be interpreted as necessarily representing the official
   policies or endorsements, either expressed or implied, of DARPA or the
   U.S. Government.
CR [Anonymous], 2011, CHRISTIAN SCI MONITO
   Black-i Robotics, 2009, THE LANDSHARK
   Blank S., 2010, P 13 C INFORM FUSION, P1
   Brooks RR, 1996, COMPUTER, V29, P53, DOI 10.1109/2.507632
   CHAIR Z, 1986, IEEE T AERO ELEC SYS, V22, P98, DOI 10.1109/TAES.1986.310699
   Checkoway S., 2011, P 20 USENIX C SEC SE
   Chew P., 1991, Proceedings. Tenth Symposium on Reliable Distributed Systems (Cat. No.91CH3021-3), P32, DOI 10.1109/RELDIS.1991.145402
   Delouille V, 2004, IPSN '04: THIRD INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P405
   Ivanov R., 2014, HIGH CONFIDENCE NETW
   Ivanov R, 2014, DES AUT TEST EUROPE
   JAYASIMHA DN, 1994, 13TH SYMPOSIUM ON RELIABLE DISTRIBUTED SYSTEMS, PROCEEDINGS, P2, DOI 10.1109/RELDIS.1994.336914
   Joshi S, 2009, IEEE T SIGNAL PROCES, V57, P451, DOI 10.1109/TSP.2008.2007095
   Kalman R E., 1960, J BASIC ENG, V82, P35, DOI DOI 10.1115/1.3662552
   Katenka N, 2008, IEEE T SIGNAL PROCES, V56, P329, DOI 10.1109/TSP.2007.900165
   Koscher K, 2010, P IEEE S SECUR PRIV, P447, DOI 10.1109/SP.2010.34
   MARZULLO K, 1990, ACM T COMPUT SYST, V8, P284, DOI 10.1145/128733.128735
   Milanese M, 2004, AUTOMATICA, V40, P957, DOI 10.1016/j.automatica.2004.02.002
   Milanese M, 2011, AUTOMATICA, V47, P2141, DOI 10.1016/j.automatica.2011.03.013
   Pajic M, 2014, ACM IEEE INT CONF CY, P163, DOI 10.1109/ICCPS.2014.6843720
   Rutkin AH., 2013, SPOOFERS USE FAKE GP
   Serpanos DN, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435262
   Shepard DanielP., 2012, GPS World, V23, P30
   Short M, 2007, IEEE T IND INFORM, V3, P131, DOI 10.1109/TII.2007.898477
   Shoukry Y, 2013, LECT NOTES COMPUT SC, V8086, P55, DOI 10.1007/978-3-642-40349-1_4
   Tan R, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2362336.2362347
   Temple C, 1998, DIG PAP INT SYMP FAU, P218, DOI 10.1109/FTCS.1998.689473
   Vitus MP, 2012, AUTOMATICA, V48, P2482, DOI 10.1016/j.automatica.2012.06.092
   Warner J. S., 2003, J SECURITY ADM, V25, P19
   Williams J. L., 2007, Information theoretic sensor management
   Xiao L, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P63
   Zhu YM, 2006, AUTOMATICA, V42, P101, DOI 10.1016/j.automatica.2005.07.008
NR 31
TC 49
Z9 56
U1 1
U2 20
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 21
DI 10.1145/2847418
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000021
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Mandal, K
   Fan, XX
   Gong, G
AF Mandal, Kalikinkar
   Fan, Xinxin
   Gong, Guang
TI Design and Implementation of Warbler Family of Lightweight Pseudorandom
   Number Generators for Smart Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; PRNG; stream ciphers; NLFSRs; security;
   RFID; hardware implementation
ID STREAM; ATTACKS; PRNG; WG
AB With the advent of ubiquitous computing and the Internet of Things (IoT), the security and privacy issues for various smart devices such as radio-frequency identification (RFID) tags and wireless sensor nodes are receiving increased attention from academia and industry. A number of lightweight cryptographic primitives have been proposed to provide security services for resource-constrained smart devices. As one of the core primitives, a cryptographically secure pseudorandom number generator (PRNG) plays an important role for lightweight embedded applications. The most existing PRNGs proposed for smart devices employ true random number generators as a component, which generally incur significant power consumption and gate count in hardware. In this article, we present Warbler family, a new pseudorandom number generator family based on nonlinear feedback shift registers (NLFSRs) with desirable randomness properties. The design of the Warbler family is based on the combination of modified de Bruijn blocks together with a nonlinear feedback Welch-Gong (WG) sequence generator, which enables us to precisely characterize the randomness properties and to flexibly adjust the security level of the resulting PRNG. Some criteria for selecting parameters of the Warbler family are proposed to offer the maximum level of security. Two instances of the Warbler family are also described, which feature two different security levels and are dedicated to EPC C1 Gen2 RFID tags and wireless sensor nodes, respectively. The security analysis shows that the proposed instances not only can pass the cryptographic statistical tests recommended by the EPC C1 Gen2 standard and NIST but also are resistant to the cryptanalytic attacks such as algebraic attacks, cube attacks, time-memory-data tradeoff attacks, Mihaljevie et al.'s attacks, and weak internal state and fault injection attacks. Our ASIC implementations using a 65nm CMOS process demonstrate that the proposed two lightweight instances of the Warbler family can achieve good performance in terms of speed and area and provide ideal solutions for securing low-cost smart devices.
C1 [Mandal, Kalikinkar] Univ Washington, Dept Elect Engn, Paul Allen Ctr, 185 Stevens Way,Room AE100R,Campus Box 352500, Seattle, WA 98195 USA.
   [Fan, Xinxin] Robert Bosch Res & Technol Ctr, Palo Alto, CA 94304 USA.
   [Gong, Guang] Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
   [Fan, Xinxin] Robert Bosch LLC, Bosch Res & Technol Ctr, Pittsburgh, PA 15203 USA.
C3 University of Washington; University of Washington Seattle; Bosch;
   University of Waterloo; Bosch
RP Mandal, K (corresponding author), Univ Washington, Dept Elect Engn, Paul Allen Ctr, 185 Stevens Way,Room AE100R,Campus Box 352500, Seattle, WA 98195 USA.; Fan, XX (corresponding author), Robert Bosch Res & Technol Ctr, Palo Alto, CA 94304 USA.; Gong, G (corresponding author), Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.; Fan, XX (corresponding author), Robert Bosch LLC, Bosch Res & Technol Ctr, Pittsburgh, PA 15203 USA.
EM kmandal@uwaterloo.ca; Xinxin.Fan@us.bosch.com; ggong@uwaterloo.ca
FU NSERC
FX The work was done when K. Mandal was a PhD student and X. Fan was a
   research associate at the University of Waterloo. This work is supported
   by NSERC Discovery Grants and Strategic Project Grants.
CR Akram R, 2012, 2012 5 INT C NEW TEC, P1, DOI DOI 10.1109/NTMS.2012.6208760
   [Anonymous], 2011, P ACM 4 INT C SEC IN
   [Anonymous], Proceedings of the 2Nd International Conference on Embedded Networked Sensor Systems. SenSys'04, DOI DOI 10.1145/1031495.1031515
   Aumasson JP, 2013, J CRYPTOL, V26, P313, DOI 10.1007/s00145-012-9125-6
   Balachandran GK, 2008, IEEE T CIRCUITS-I, V55, P3723, DOI 10.1109/TCSI.2008.927220
   Bassham III Lawrence E., 2010, TECHNICAL REPORT
   Biryukov A, 2000, LECT NOTES COMPUT SC, V1976, P1
   Bogdanov A, 2011, LECT NOTES COMPUT SC, V6917, P312, DOI 10.1007/978-3-642-23951-9_21
   Che W., 2008, Networked RFID Systems and Lightweight Cryptography, V16, P279, DOI DOI 10.1007/978-3-540-71641-9_16
   Courtois NT, 2013, IEEE CS SECURITY AND PRIVACY WORKSHOPS (SPW 2013), P105, DOI 10.1109/SPW.2013.29
   Courtois NT, 2003, LECT NOTES COMPUT SC, V2656, P345
   Dinur I, 2009, LECT NOTES COMPUT SC, V5479, P278, DOI 10.1007/978-3-642-01001-9_16
   EPCglobal, 2015, EPC RAD FREQ ID PROT
   Francillon Aurelien., 2007, Modeling and Optimization in Mobile, Ad Hoc and Wireless Networks and Workshops, P1, DOI DOI 10.1109/WIOPT.2007.4480051
   Gaglio V, 2010, Q2SWINET 2010: PROCEEDINGS OF THE SIXTH ACM SYMPOSIUM ON QOS AND SECURITY FOR WIRELESS AND MOBILE NETWORKS, P82
   Golomb S.W., 2004, SIGNAL DESIGN GOOD C
   Gong G., 2001, Selected Areas in Cryptography. 7th Annual International Workshop, SAC 2000. Proceedings (Lecture Notes in Computer Science Vol.2012), P217
   Gong G, 2011, IEEE T INFORM THEORY, V57, P5555, DOI 10.1109/TIT.2011.2158480
   Gong Guang, 2012, 062012 CACR U WAT
   Guo J, 2011, LECT NOTES COMPUT SC, V6841, P222, DOI 10.1007/978-3-642-22792-9_13
   Holcomb D. E., 2007, P C RFID SEC
   Hu HG, 2011, INT J FOUND COMPUT S, V22, P1317, DOI 10.1142/S0129054111008738
   Kavun EB, 2010, LECT NOTES COMPUT SC, V6370, P258, DOI 10.1007/978-3-642-16822-2_20
   Kelsey J, 2000, LECT NOTES COMPUT SC, V1758, P13
   KEY EL, 1976, IEEE T INFORM THEORY, V22, P732, DOI 10.1109/TIT.1976.1055626
   Killmann W., 2001, Proposal for: Functionality Classes and Evaluation Methodology for True (Physical) Random Number Generators, Version 3.1, English translation
   Klapper Andrew, 2005, INT WORKSH SEQ DES A
   Knuth D. E., ART COMPUTER PROGRAM, V2
   Levis P, 2009, TINYOS PROGRAMMING, P1, DOI 10.1017/CBO9780511626609
   Mandal K., 2016, International Journal of RFID Security and Cryptography, V2, P82, DOI [10.20533/ijrfidsc.2046.3715.2013.0011, DOI 10.20533/IJRFIDSC.2046.3715.2013.0011]
   Mandal K, 2012, WORKSH RFID IOT SEC, V2, P73, DOI DOI 10.3233/978-1-61499-143-4-73
   Mandal K, 2014, CRYPTOGR COMMUN, V6, P117, DOI 10.1007/s12095-013-0091-0
   Mandal Kalikinkar, 2013, THESIS U WATERLOO ON
   Martin Honorio, 2011, 2011 IEEE 17th International On-Line Testing Symposium (IOLTS 2011), P228, DOI 10.1109/IOLTS.2011.5994534
   Meier W., 1989, Journal of Cryptology, V1, P159, DOI 10.1007/BF02252874
   Melia-Segui J, 2010, LECT NOTES COMPUT SC, V6054, P34, DOI 10.1007/978-3-642-14992-4_4
   Melià-Seguí J, 2013, SENSORS-BASEL, V13, P3816, DOI 10.3390/s130303816
   Merhi M., 2011, 2011 IEEE International Conference on RFID-Technologies and Applications (RFID-TA), P381, DOI 10.1109/RFID-TA.2011.6068666
   Mihaljevic MJ, 2012, IET INFORM SECUR, V6, P55, DOI 10.1049/iet-ifs.2011.0107
   Nawaz Y, 2008, INFORM SCIENCES, V178, P1903, DOI 10.1016/j.ins.2007.12.002
   Peris-Lopez P, 2009, COMPUT STAND INTER, V31, P88, DOI 10.1016/j.csi.2007.11.013
   Preneel Bart, 2005, 2005045 ECRYPT STREA
   Rankl W., 1997, Smart Card Handbook
   Robshaw M., 2008, NEW STREAM CIPHER DE, DOI [10.1007/978-3-540-68351-3., DOI 10.1007/978-3-540-68351-3]
   Sarma SE, 2002, LECT NOTES COMPUT SC, V2523, P454
   Sarma W. E, 2003, CRYPTOBYTES, V6, P2
   Sun B, 2006, IEEE ICC, P3627
   Suresh Vikram B., 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2010), P135, DOI 10.1109/HST.2010.5513099
   Weis SA, 2004, LECT NOTES COMPUT SC, V2802, P201, DOI 10.1007/978-3-540-39881-3_18
NR 49
TC 22
Z9 25
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 1
DI 10.1145/2808230
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000001
DA 2024-07-18
ER

PT J
AU Zhu, ZH
   Oyadiji, SO
AF Zhu, Zhenhuan
   Oyadiji, S. Olutunde
TI Structure Design of Wireless Sensor Nodes with Energy and Cost Awareness
   for Multichannel Signal Measurement
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Wireless sensor nodes; node architecture; multichannel signal
   measurement; power consumption; system redundance; node cost
AB This article aims to develop a design pattern of a wireless sensor node working in multichannel signal measurement for effectively lowering energy consumption and cost. The proposed design pattern enables the architecture of a wireless sensor node to adapt to application requirements, thus to significantly reduce system redundancy. Two multisensor structures are parameterized regarding frequency response, power consumption, and cost. The system design pattern provides flexibility through three proposed interface circuits that bridge between multisensor structures and the microprocessors inside sensor nodes. It also allows adjusting time the delay parameter that can enlarge the selection range of main electronic components, and thereby increases the robustness of the model for practical implementations. A virtual case study is provided to demonstrate how to apply this model into an application design.
C1 [Zhu, Zhenhuan; Oyadiji, S. Olutunde] Univ Manchester, Sch Mech Aerosp & Civil Engn, Manchester M13 9PL, Lancs, England.
C3 University of Manchester
RP Zhu, ZH; Oyadiji, SO (corresponding author), Univ Manchester, Sch Mech Aerosp & Civil Engn, Manchester M13 9PL, Lancs, England.
EM zhenhuan2001@hotmail.com; s.o.oyadiji@manchester.ac.uk
RI Oyadiji, S. Olutunde/A-9130-2016
CR Abdelgawad AM, 2011, IEEE T INSTRUM MEAS, V60, P1443, DOI 10.1109/TIM.2010.2086711
   Analog, 1995, AD22103 AAT
   Analog, 2013, ADG708 DAT SHEET
   Analog-ADC-List, 2013, LIST ADC PROD
   [Anonymous], ADXL335 DAT
   Aphasense, 2015, CO D4 CARB MON SENS
   Araujo A., 2013, HI5812JIPZ DATASHEET
   Araujo A, 2012, IEEE T INSTRUM MEAS, V61, P801, DOI 10.1109/TIM.2011.2170889
   Chan HK, 2010, IEEE T INSTRUM MEAS, V59, P73, DOI 10.1109/TIM.2009.2021644
   Cypress, 2013, PROD MULT MEM SRAMS
   Deng X, 2010, IEEE T INSTRUM MEAS, V59, P1722, DOI 10.1109/TIM.2009.2028209
   Estrin Deborah., 2002, MOBICOM 2002, P23
   Ferrari P, 2011, IEEE T INSTRUM MEAS, V60, P2133, DOI 10.1109/TIM.2011.2117090
   Gasparini L, 2011, IEEE T INSTRUM MEAS, V60, P3824, DOI 10.1109/TIM.2011.2147630
   Harnett CK, 2011, IEEE T INSTRUM MEAS, V60, P633, DOI 10.1109/TIM.2010.2051625
   Khan T, 2011, IEEE T INSTRUM MEAS, V60, P2142, DOI 10.1109/TIM.2011.2117170
   Koch H, 2013, IEEE T INSTRUM MEAS, V62, P268, DOI 10.1109/TIM.2012.2214934
   Lewis S, 2013, IEEE T INSTRUM MEAS, V62, P1972, DOI 10.1109/TIM.2013.2253992
   Meribout M, 2010, IEEE T INSTRUM MEAS, V59, P1507, DOI 10.1109/TIM.2009.2028210
   Microchip, 2013, PIC24FJ128GC010 DAT, DOI DOI 10.1109/TIM.2011.2170889
   NXP, 1998, 74LV163 DAT
   Omega, 2013, KFH 3 350 C1 11L3M3R
   Penella MT, 2010, IEEE T INSTRUM MEAS, V59, P857, DOI 10.1109/TIM.2009.2026603
   Playground, 2015, MQ GAS SENS
   Sardini E, 2011, IEEE T INSTRUM MEAS, V60, P1838, DOI 10.1109/TIM.2010.2089090
   Sequeira J, 2011, IEEE T INSTRUM MEAS, V60, P3833, DOI 10.1109/TIM.2011.2141230
   Tan YK, 2011, IEEE T INSTRUM MEAS, V60, P1367, DOI 10.1109/TIM.2010.2101311
   Unser M, 2000, P IEEE, V88, P569, DOI 10.1109/5.843002
   Yan RQ, 2013, IEEE T INSTRUM MEAS, V62, P1183, DOI 10.1109/TIM.2013.2245181
   Zeng SQ, 2011, IEEE T INSTRUM MEAS, V60, P3461, DOI 10.1109/TIM.2011.2134990
   Zhu Z., 2014, WIRELESS COMMUNICATI, V14, P17, DOI DOI 10.1002/WCM.2302/ABSTRACT
NR 31
TC 3
Z9 3
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 16
DI 10.1145/2790300
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000016
DA 2024-07-18
ER

PT J
AU Sabry, MM
   Atienza, D
   Catthoor, F
AF Sabry, Mohamed M.
   Atienza, David
   Catthoor, Francky
TI OCEAN: An Optimized HW/SW Reliability Mitigation Approach for Scratchpad
   Memories in Real-Time SoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Reliability; Error correction; hybrid
   mitigation; embedded systems
ID RECOVERY
AB Recent process technology advances trigger reliability issues that degrade the Quality-of-Service (QoS) required by embedded Systems-on-Chip (SoCs). To maintain the required QoS with acceptable overheads, we propose OCEAN, a novel cross-layer error mitigation. OCEAN enforces on-chip SRAMs reliability with a fault-tolerant buffer. We utilize this buffer to protect a portion of the processed data used to restore from runtime error. We optimally select the buffer size to minimize the energy overhead, with timing and area constraints. OCEAN achieves full error mitigation with 10.1% average energy overhead compared to baseline operation that does not include any error correction capability, and 65% energy savings, compared to a cross-layer error mitigation mechanism.
C1 [Sabry, Mohamed M.; Atienza, David] EPFL, Zurich, Switzerland.
   [Catthoor, Francky] IMEC, B-3001 Leuven, Belgium.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; IMEC
RP Sabry, MM (corresponding author), EPFL STI IEL ESL ELG 130, Embedded Syst Lab, Stn 11, CH-1015 Lausanne, Switzerland.
EM Mohamed.sabry@epfl.ch
RI Aly, Mohamed M. Sabry/T-9061-2019; Alonso, David Atienza/F-3964-2011
OI Aly, Mohamed M. Sabry/0000-0002-8018-1264; Alonso, David
   Atienza/0000-0001-9536-4947
FU IMEC; EC FP7 FET SCoRPiO project [323872]; BodyPoweredSenSE RTD project
   [20NA21_143069]; Nano-Tera.ch; Swiss Confederation financing
FX This work was supported in part by a joint research grant for ESL-EPFL
   by IMEC, the EC FP7 FET SCoRPiO project (no. 323872), and the
   BodyPoweredSenSE RTD project (no. 20NA21_143069) evaluated by the Swiss
   NSF and funded by Nano-Tera.ch with Swiss Confederation financing.
CR Abate F, 2008, IEEE T NUCL SCI, V55, P2063, DOI 10.1109/TNS.2008.2000839
   Agostinelli M, 2005, INT RELIAB PHY SYM, P529, DOI 10.1109/RELPHY.2005.1493141
   Agostinelli M, 2005, INT EL DEVICES MEET, P671
   *AMD, 2001, AMD 8 GEN PROC ARCH
   Amini K., 2006, ELSEVIER APPL MATH C, V176, P1
   [Anonymous], P C DES AUT TEST EUR
   Baumann R, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P329, DOI 10.1109/IEDM.2002.1175845
   Bazaraa M.S., 1990, LINEAR PROGRAMMING N, DOI DOI 10.1002/0471787779
   Benini L., 2005, J VLSI SIGNAL PROC, V41, P2
   Bhattacharya K, 2009, IEEE T VLSI SYST, V17, P194, DOI 10.1109/TVLSI.2008.2003236
   CACTI, 2008, CACTI INT CACH ACC T
   de Kock EA, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P68, DOI 10.1109/ISSS.2002.1227154
   Ejlali A., 2009, PROC IEEEACM INT C H, P193
   Eles Petru., 2008, Proceedings of the conference on Design, automation and test in Europe, P1117
   Fmincon, 2013, FMINCON MINIMIZATION
   Gizopoulos D., 2011, P DES AUT TEST EUR C
   Gupta M.S., 2008, High Performance Computer Architecture, P381
   Gupta S., 2008, Proc. of the 2008 International Conference on Compilers, Architecture, P1
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Henkel J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P69
   Huang L., 2009, P DES AUT TEST EUR C
   Hyman R, 2009, IEEE INT SYMP CIRC S, P2217, DOI 10.1109/ISCAS.2009.5118238
   Ibe E, 2010, IEEE T ELECTRON DEV, V57, P1527, DOI 10.1109/TED.2010.2047907
   Karakonstantis G, 2012, DES AUT CON, P510
   Kim J., 2008, 40 IEEE ACM INT S MI, P197
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Krishnamohan S, 2005, I C DEPEND SYS NETWO, P40, DOI 10.1109/DSN.2005.27
   Kumar A, 2011, EMBED SYST, P1, DOI 10.1007/978-94-007-0083-3_1
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee Kyoungwoo., 2008, Proceedings of the 16th ACM International Conference on Multimedia. MM'08, P319
   Li T., 2012, P C DES AUT TEST EUR
   Lukasiewycz M., 2009, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, P229
   Manoochehri M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P223, DOI 10.1145/2024723.2000091
   May M, 2008, DES AUT TEST EUROPE, P413
   Mitchell J., 2005, IBM POWER 5 PROCESSO
   Mitra S, 2005, COMPUTER, V38, P43, DOI 10.1109/MC.2005.70
   Mitra S., 2010, P C DES AUT TEST EUR
   Morelos-Zaragoza R.H., 2002, ART ERROR CORRECTING, V1st
   Mukherjee SS, 2005, INT S HIGH PERF COMP, P243, DOI 10.1109/HPCA.2005.37
   Nicolaidis M, 2005, IEEE T DEVICE MAT RE, V5, P405, DOI 10.1109/TDMR.2005.855790
   Nieuwland A.K., 2006, Proc. IEEE Int. On- Line Testing Symp, P99
   NXP, 2014, NXP ARM BAS MICR
   Paul S, 2011, IEEE T COMPUT, V60, P20, DOI 10.1109/TC.2010.203
   Pop P, 2009, IEEE T VLSI SYST, V17, P389, DOI 10.1109/TVLSI.2008.2003166
   Pradhan D.K., 1996, Fault-tolerant computer system design
   Prvulovic M, 2002, CONF PROC INT SYMP C, P111, DOI 10.1109/ISCA.2002.1003567
   Pyo SS, 2009, IEEE INT SYMP CIRC S, P2517, DOI 10.1109/ISCAS.2009.5118313
   Rossi D., 2011, P C DES AUT TEST EUR
   Sabry M. M., 2012, P C DES AUT TEST EUR
   Shafik R. A., 2010, P C DES AUT TEST EUR
   Siewiorek DanielP., 1998, RELIABLE COMPUTER SY, V3rd
   Sorin DJ, 2002, CONF PROC INT SYMP C, P123, DOI 10.1109/ISCA.2002.1003568
   Sun HB, 2009, IEEE T COMPUT, V58, P1297, DOI 10.1109/TC.2009.45
   TIC60, 2014, TEX INSTR C60 MEMB D
   Vayrynen M., 2009, P C DES AUT TEST EUR
   Vera X, 2009, ACM T COMPUT SYST, V27, DOI 10.1145/1658357.1658359
   Zhu D., 2009, IEEE T COMPUT, V58, P10
NR 57
TC 7
Z9 7
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 138
DI 10.1145/2584667
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100021
DA 2024-07-18
ER

PT J
AU Jin, YH
   Pinkston, TM
AF Jin, Yuho
   Pinkston, Timothy Mark
TI PAIS: Parallelism-Aware Interconnect Scheduling in Multicores
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; On-chip network; scheduling; parallelism
ID CHIP; COMPUTER; NETWORK; POWER; MODEL
AB Multicore processors have the potential to deliver scalable performance by distributing computation across multiple cores. However, the communication cost of parallel application thread execution may significantly limit the performance achievable due to latency and contention on shared resources in the on-chip network of multicores experienced by packets from critical threads. We present PAIS, Parallelism-Aware Interconnect Scheduling, that bolsters performance and energy efficiency of parallel applications. PAIS dynamically detects thread execution progress based on communication latency and scheduling, and it accelerates communication for slowly executing threads by prioritizing packets from those threads with flow control and priority-based arbitration.
C1 [Jin, Yuho] New Mexico State Univ, Dept Comp Sci, Las Cruces, NM 88003 USA.
   [Pinkston, Timothy Mark] Univ So Calif, Ming Hsieh Dept Elect Engn, Los Angeles, CA USA.
C3 New Mexico State University; University of Southern California
RP Jin, YH (corresponding author), New Mexico State Univ, Dept Comp Sci, Las Cruces, NM 88003 USA.
EM yuho@nmsu.edu; tpink@usc.edu
FU National Science Foundation (NSF) CIFellows Postdoc Award; New Mexico
   State Univ. Faculty Start-up Fund; NSF [CCF-0946388]
FX The research described in this paper was supported, in part, by the
   National Science Foundation (NSF) CIFellows Postdoc Award, New Mexico
   State Univ. Faculty Start-up Fund, and NSF grant CCF-0946388.
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   [Anonymous], 2006, SOLARIS INTERNALS SO
   [Anonymous], 2003, Principles and practices of interconnection networks
   [Anonymous], HOT CHIPS
   [Anonymous], [No title captured]
   Barrow-Williams N, 2009, I S WORKL CHAR PROC, P86, DOI 10.1109/IISWC.2009.5306792
   Bhattacharjee A, 2009, CONF PROC INT SYMP C, P290, DOI 10.1145/1555815.1555792
   Bienia C., 2008, P INT C PAR ARCH COM
   Brown JA, 2011, INT S HIGH PERF COMP, P193, DOI 10.1109/HPCA.2011.5749728
   Cai Q, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P240, DOI 10.1145/1454115.1454149
   Chrysos George., 2012, Hot Chips, V24
   Conway P, 2010, IEEE MICRO, V30, P16, DOI 10.1109/MM.2010.31
   Das Reetuparna, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P280, DOI 10.1145/1669112.1669150
   Das R, 2010, CONF PROC INT SYMP C, P106, DOI 10.1145/1816038.1815976
   Enright Jerger Natalie, 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P193
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Jin YY, 2010, CAN J MATH, V62, P1116, DOI 10.4153/CJM-2010-033-9
   Joao JA, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P223
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kumar A, 2008, INT SYMP MICROARCH, P342, DOI 10.1109/MICRO.2008.4771803
   Kumar A, 2007, CONF PROC INT SYMP C, P150, DOI 10.1145/1273440.1250681
   Li J, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P14
   Liu C., 2005, P INT PAR DISTR PROC
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Matsutani H, 2009, INT S HIGH PERF COMP, P367, DOI 10.1109/HPCA.2009.4798274
   Minseon Ahn, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P399, DOI 10.1109/MICRO.2010.10
   Miro-Panades Ivan, 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P139, DOI 10.1109/NOCS.2008.4492733
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   Navarro A, 2009, INT CONFER PARA, P281, DOI 10.1109/PACT.2009.28
   Paro D, 2007, 15TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, P15, DOI 10.1109/HOTI.2007.1
   Salihundam P, 2011, IEEE J SOLID-ST CIRC, V46, P757, DOI 10.1109/JSSC.2011.2108121
   Song YH, 2003, IEEE T PARALL DISTR, V14, P259, DOI 10.1109/TPDS.2003.1189584
   Suleman MA, 2009, ACM SIGPLAN NOTICES, V44, P253, DOI 10.1145/1508284.1508274
NR 34
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 108
DI 10.1145/2567934
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400010
DA 2024-07-18
ER

PT J
AU Parikh, R
   Bertacco, V
AF Parikh, Ritesh
   Bertacco, Valeria
TI ForEVeR: A Complementary Formal and Runtime Verification Approach to
   Correct NoC Functionality
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; Reliability; Network-on-chip; NoC; functional correctness;
   formal verification; runtime verification
AB As silicon technology scales, modern processor and embedded systems are rapidly shifting towards complex chip multi-processor (CMP) and system-on-chip (SoC) designs. As a side effect of complexity of these designs, ensuring their correctness has become increasingly problematic. Within these domains, Network-on-Chips (NoCs) are a de-facto choice to implement on-chip interconnect; their design is quickly becoming extremely complex in order to keep up with communication performance demands. As a result, design errors in the NoC may go undetected and escape into the final silicon.
   In this work, we propose ForEVeR, a solution that complements the use of formal methods and runtime verification to ensure functional correctness in NoCs. Formal verification, due to its scalability limitations, is used to verify smaller modules, such as individual router components. To deliver correctness guarantees for the complete network, we propose a network-level detection and recovery solution that monitors the traffic in the NoC and protects it against escaped functional bugs. To this end, ForEVeR augments the baseline NoC with a lightweight checker network that alerts destination nodes of incoming packets ahead of time. If a bug is detected, flagged by missed packet arrivals, our recovery mechanism delivers the in-flight data safely to the intended destination via the checker network. ForEVeR's experimental evaluation shows that it can recover from NoC design errors at only 4.9% area cost for an 8 Chi 8 mesh interconnect, over a time interval ranging from 0.5K to 30K cycles per recovery event, and it incurs no performance overhead in the absence of errors. ForEVeR can also protect NoC operations against soft-errors: a growing concern with the scaling of silicon. ForEVeR leverages the same monitoring hardware to detect soft-error manifestations, in addition to design-errors. Recovery of the soft-error affected packets is guaranteed by building resiliency features into our checker network. ForEVeR incurs minimal performance penalty up to a flit error rate of 0.01% in lightly loaded networks.
C1 [Parikh, Ritesh; Bertacco, Valeria] Univ Michigan, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Parikh, R (corresponding author), Univ Michigan, Ann Arbor, MI 48109 USA.
EM parikh@umich.edu; valeria@umich.edu
FU STARnet; MARCO; DARPA; NSF [0746425]; Semiconductor Research Corporation
   program; Direct For Computer & Info Scie & Enginr [0746425] Funding
   Source: National Science Foundation; Division of Computing and
   Communication Foundations [0746425] Funding Source: National Science
   Foundation
FX This work was supported by STARnet, a Semiconductor Research Corporation
   program sponsored by MARCO and DARPA, and NSF grant #0746425.
CR Abdel-Khalek R., 2011, P IEEE INT C COMP DE
   Aisopos K., 2011, P ANN ACM IEEE INT S
   Anjan K. V., 1995, P ANN INT S COMP ARC
   [Anonymous], 2003, Principles and practices of interconnection networks
   [Anonymous], 2010, INT COR I7 900 DESKT, V1
   Austin T. M., 1999, P ANN ACM IEEE INT S
   Bayazit A. A., 2005, P IEEE INT C COMP AI
   Bienia C., 2008, P INT C PAR ARCH COM
   Borrione D., 2007, P INT S NETW ON CHIP
   Boule M., 2007, P INT S QUAL EL DES
   Brayton R., 2010, P INT C COMP AID VER
   Chatterjee S, 2012, IEEE DES TEST COMPUT, V29, P80, DOI 10.1109/MDT.2012.2205998
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   Dixit A, 2011, 2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS)
   Dutta A., 2007, P 22 IEEE INT S DEF
   Fazzino F., Noxim: Network-on-chip simulator
   Foster H, 2006, P DVCON
   Hammami O., 2012, P C EXH DES AUT TEST
   Holcomb D., 2011, P IEEE ACM DES AUT C
   Intel, 2007, INT CORE2 DUO INT CO
   Kahng A., 2009, P C EXH DES AUT TEST
   Kailas K., 2009, P INT C FORM METH CO
   Krishna T., 2013, P INT S HIGH PERF CO
   Lee S, 2009, ANN WORK NETW
   Lin X., 1994, IEEE T PARALL DISTR, V5, P8
   Lopez P., 1998, P INT S HIGH PERF CO
   Martinez JM, 1997, PROC INT CONF PARAL, P182, DOI 10.1109/ICPP.1997.622586
   Meixner A., 2007, P ANN ACM IEEE INT S
   Murali S, 2005, IEEE DES TEST COMPUT, V22, P434, DOI 10.1109/MDT.2005.104
   Nightingale E. B., 2011, P 6 C COMP SYST EURO
   Nychis G., 2010, P ACM WORKSH HOT TOP
   Park D., 2006, P INT C DEP SYST NET
   Peh L.-S., 2000, P INT S HIGH PERF CO
   Prodromou A., 2012, P ANN ACM IEEE INT S
   Shamshiri S, 2011, INT TEST CONF P
   Starobinski D., 2003, IEEE ACM T NETWORK, V11, P3
   Tsiligiannis G., 2012, P INT S NETW ON CHIP
   Vangal S., 2008, IEEE J SOLID STATE C
   Verbeek F., 2011, P INT C FORM METH CO
   Verbeek F, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2071356.2071357
   Wagner I., 2007, P C EXH DES AUT TEST
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
NR 42
TC 3
Z9 3
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 104
DI 10.1145/2514871
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400006
DA 2024-07-18
ER

PT J
AU Ben-Asher, Y
   Rotem, N
AF Ben-Asher, Yosi
   Rotem, Nadav
TI The Benefits of Using Variable-Length Pipelined Operations in High-Level
   Synthesis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; High-level synthesis; memory latency; cache; DRAM
AB Current high-level synthesis systems synthesize arithmetic units of a fixed known number of stages, and the scheduler mainly determines when units are activated. We focus on scheduling techniques for the high-level synthesis of pipelined arithmetic units where the number of stages of these operations is a free parameter of the synthesis. This problem is motivated by the ability to automatically create pipelined functional units, such as multipliers, with different pipe lengths. These units have different characteristics in terms of parallelism level, clock latency, frequency, etc. This article presents the Variable-length Pipeline Scheduler (VPS). The ability to synthesize variable-length pipelined units expands the known scheduling problem of high-level synthesis to include a search for a minimal number of hardware units (operations) and their desired number of stages. The proposed search procedure is based on algorithms that find a local minima in a d-dimensional grid, thus avoiding the need to evaluate all possible points in the space. We have implemented a C language compiler for VPS targeting FPGAs. Our results demonstrate that using variable-length pipeline units can reduce the overall resource usage and improve the execution time when synthesized onto an FPGA. The proposed search is sufficiently fast, taking only a few seconds, allowing an interactive mode of work. A comparison with xPilot shows a significant saving of hardware resources while maintaining comparable execution times of the resulting circuits. This work is an extension of a previous paper [Ben-Asher and Rotem 2008]
C1 [Ben-Asher, Yosi; Rotem, Nadav] Univ Haifa, IL-31999 Haifa, Israel.
C3 University of Haifa
RP Ben-Asher, Y (corresponding author), Univ Haifa, IL-31999 Haifa, Israel.
EM yosi@cs.haifa.ac.il
FU Israel Ministry of Science-Technology (MOST) [3-6496]
FX This work was supported by the Israel Ministry of Science-Technology
   (MOST) grant no. 3-6496.
CR ALDOUS D, 1983, ANN PROBAB, V11, P403, DOI 10.1214/aop/1176993605
   [Anonymous], UIUCDCSR20022292
   [Anonymous], 1994, SYNTHESIS OPTIMIZATI, DOI DOI 10.5555/541643
   [Anonymous], P WORKSH HLT NLP AR
   [Anonymous], 1994, Logic synthesis
   ASHER Y. B., 2008, P IEEE COMP SOC ANN
   BACON DF, 1994, ACM COMPUT SURV, V26, P345, DOI 10.1145/197405.197406
   Ben Asher Y, 2009, I C FIELD PROG LOGIC, P600, DOI 10.1109/FPL.2009.5272381
   BEN-ASHER Y., 2006, P 5 WORKSH COMP RUNT
   BEN-ASHER Y., 2010, P INT C HARDW SOFTW
   CAMPOSANO R, 1991, IEEE T COMPUT AID D, V10, P85, DOI 10.1109/43.62794
   CHAVET C., 2007, P IEEE ACM INT C COM
   CHEN D., 2005, P SRC TECHCON
   Cong J., 2008, P 16 INT ACM SIGDA S
   DONG Y., 2008, P C IM SIGN PROC CIS
   Gajski D., 1994, High-Level Synthesis Introduction to Chip and System Design
   Ghosh A, 1999, PR GR LAK SYMP VLSI, P140, DOI 10.1109/GLSV.1999.757396
   HANNIG F, 2009, P 22 INT C ARCH COMP
   Hannig F, 2008, LECT NOTES COMPUT SC, V4943, P287, DOI 10.1007/978-3-540-78610-8_30
   HWANG CT, 1991, IEEE T COMPUT AID D, V10, P464, DOI 10.1109/43.75629
   Ishikawa M., 1991, 1991 IEEE International Symposium on Circuits and Systems (Cat. No.91CH3006-4), P1777, DOI 10.1109/ISCAS.1991.176748
   Ito K, 1998, IEEE T VLSI SYST, V6, P582, DOI 10.1109/92.736132
   Kleinberg J., 2006, Algorithm Design
   Kudlur M., 2006, P 4 INT C HARDW SOFT, P270, DOI 10.1145/1176254.1176321
   KURRA S., 2007, P C DES AUT TEST EUR
   LAM M, 1988, SIGPLAN NOTICES, V23, P318
   LLEWELLYN DC, 1989, DISCRETE APPL MATH, V23, P157, DOI 10.1016/0166-218X(89)90025-5
   LLOSA J., 1996, P C PAR ARCH COMP TE
   Maheshwari N, 1998, IEEE T VLSI SYST, V6, P74, DOI 10.1109/92.661250
   NAJJAR W. A., 2007, P INT C COMP ARCH SY
   PARK N., 1988, P 25 YEARS DAC 25 YE, P595
   Paulin P. G., 1987, 24th ACM/IEEE Design Automation Conference Proceedings 1987, P195, DOI 10.1145/37888.37918
   Rau B R., 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture, P63
   Rotem Efraim, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P459, DOI 10.1145/1669112.1669170
   Sivaraman M., 2002, Proc. of the 2002 International Conference on Compilers, Architecture, P35
   WALKER RA, 1995, IEEE DES TEST COMPUT, V12, P60, DOI 10.1109/54.386007
   Weinhardt M, 2001, IEEE T COMPUT AID D, V20, P234, DOI 10.1109/43.908452
   WEINHARDT M., 1997, P REC ARCH WORKSH
   WOLFE M, 1991, P INT C PAR PROC
NR 39
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 52
DI 10.1145/2539036.2539048
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000012
DA 2024-07-18
ER

PT J
AU Bournoutian, G
   Orailoglu, A
AF Bournoutian, Garo
   Orailoglu, Alex
TI Application-Aware Adaptive Cache Architecture for Power-Sensitive Mobile
   Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; mobile processors; application-aware; low-power
   cache design; dynamic; power-sensitive
AB Today, mobile smartphones are expected to be able to run the same complex, algorithm-heavy, memory-intensive applications that were originally designed and coded for general-purpose processors. All the while, it is also expected that these mobile processors be power-conscientious as well as of minimal area impact. These devices pose unique usage demands of ultra-portability but also demand an always-on, continuous data access paradigm. As a result, this dichotomy of continuous execution versus long battery life poses a difficult challenge. This article explores a novel approach to mitigating mobile processor power consumption while abating any significant degradation in execution speed. The concept relies on efficiently leveraging both compile-time and runtime application memory behavior to intelligently target adjustments in the cache to significantly reduce overall processor power, taking into account both the dynamic and leakage power footprint of the cache subsystem. The simulation results show a significant reduction in power consumption of approximately 13% to 29%, while only incurring a nominal increase in execution time and area.
C1 [Bournoutian, Garo; Orailoglu, Alex] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Bournoutian, G (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr MC 0404, La Jolla, CA 92093 USA.
EM garo@cs.ucsd.edu; alex@cs.ucsd.edu
CR Agarwal A, 2002, DES AUT CON, P473, DOI 10.1109/DAC.2002.1012671
   Albonesi DH, 1999, INT SYMP MICROARCH, P248, DOI 10.1109/MICRO.1999.809463
   [Anonymous], 2009, International technology roadmap for semiconductors 2009
   [Anonymous], P INT S COMP ARCH
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Bournoutian G., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P187
   Bournoutian G, 2008, DES AUT CON, P304
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Calder B, 1996, SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P244, DOI 10.1109/HPCA.1996.501190
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Ghose K., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P70, DOI 10.1109/LPE.1999.799412
   Gordon-Ross A, 2009, IEEE T VLSI SYST, V17, P80, DOI 10.1109/TVLSI.2008.2002459
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   HASEGAWA A, 1995, IEEE MICRO, V15, P11, DOI 10.1109/40.476254
   Inoue K., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P273, DOI 10.1109/LPE.1999.799456
   Jouppi N. P., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P364, DOI 10.1109/ISCA.1990.134547
   Kin J, 1997, INT SYMP MICROARCH, P184, DOI 10.1109/MICRO.1997.645809
   Ko U., 1995, Proceedings. 1995 International Symposium on Low Power Design, P45, DOI 10.1145/224081.224090
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LEE L, 2004, P WORKSH MED SIGN PR
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   MAMIDIPAKA M, 2004, TR0428 U CAL IRV CTR
   NETHERCOTE N, 2007, P C PROGR LANG DES I, V42, P89
   Powell M, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1109/LPE.2000.876763
   Rodriguez S, 2006, ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, P25, DOI 10.1109/LPE.2006.4271802
   SPEC, 2000, SPEC CPU2000 benchmark suite
   Sundararajan K. T., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P41, DOI 10.1109/SAMOS.2011.6045443
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
NR 28
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 41
DI 10.1145/2539036.2539037
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000001
DA 2024-07-18
ER

PT J
AU Yu, QY
   Zhang, ML
   Ampadu, P
AF Yu, Qiaoyan
   Zhang, Meilin
   Ampadu, Paul
TI Addressing Network-on-Chip Router Transient Errors with Inherent
   Information Redundancy
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Networks-on-chip; on-chip interconnect;
   arbiter; router; transient error; information redundancy; triple-modular
   redundancy; error control coding
ID SCHEMES; YIELD; LINKS
AB We exploit the inherent information redundancy in the control path of Network-on-Chip (NoC) routers to manage transient errors, preventing packet loss and misrouting. Outputs of the routing arbitration units in NoC routers can be used to determine arbitration failures, because the valid arbitration outputs are a subset of all possible values. This feature is exploited to detect and correct logic and register errors in the router arbitration control path. The proposed method is complementary to other error management methods for NoC routers. An analytical reliability model of our method is provided, including parameters such as logic unit size, different error rates for logic gates and registers, and the location of faulty elements. Compared to triple-modular redundancy (TMR), the proposed method improves the arbiter reliability by two orders of magnitude while reducing the total area and power by 43% and 64%, respectively. In the presented case studies, two traffic traces from the PARSEC benchmark suite are used to evaluate the average latency and energy consumption. Simulations performed on a 4 x 4 NoC show that our method reduces the average latency by up to 50% and reduces average energy by up to 70% compared to other methods.
C1 [Yu, Qiaoyan] Univ New Hampshire, Durham, NH 03824 USA.
   [Zhang, Meilin; Ampadu, Paul] Univ Rochester, Rochester, NY 14627 USA.
C3 University System Of New Hampshire; University of New Hampshire;
   University of Rochester
RP Yu, QY (corresponding author), Univ New Hampshire, Durham, NH 03824 USA.
EM qiaoyan.yu@unh.edu
FU U.S. National Science Foundation (NSF) [ECCS-0925993, ECCS-0954999]
FX This work was supported in part by the U.S. National Science Foundation
   (NSF) under Grant ECCS-0925993 and Career Award ECCS-0954999.
CR Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bertozzi D, 2005, IEEE T COMPUT AID D, V24, P818, DOI 10.1109/TCAD.2005.847907
   Constantinides K, 2006, INT S HIGH PERF COMP, P3, DOI 10.1109/HPCA.2006.1598108
   DIMITRAKOPOULOS G, P IEEE INT C COMP DE, P664
   DUTTA A., 2007, P 22 IEEE INT S DEF, P3
   Fick D, 2009, DES AUT CON, P812
   Fick D, 2009, DES AUT TEST EUROPE, P21
   Fu B, 2009, IEEE T CIRCUITS-I, V56, P2042, DOI 10.1109/TCSI.2009.2026679
   Kim J, 2006, CONF PROC INT SYMP C, P4, DOI 10.1145/1150019.1136487
   Lehtonen T, 2010, IEEE T VLSI SYST, V18, P527, DOI 10.1109/TVLSI.2009.2013711
   LYONS RE, 1962, IBM J RES DEV, V6, P200, DOI 10.1147/rd.62.0200
   Mahatme NN, 2010, INT RELIAB PHY SYM, P1031, DOI 10.1109/IRPS.2010.5488680
   Mediratta SD, 2007, IEEE INT SYMP CIRC S, P381, DOI 10.1109/ISCAS.2007.378469
   Murali S, 2005, IEEE DES TEST COMPUT, V22, P434, DOI 10.1109/MDT.2005.104
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   Palesi M, 2010, IEEE T COMPUT AID D, V29, P426, DOI 10.1109/TCAD.2010.2041851
   Qiaoyan Yu, 2010, 2010 IEEE International Symposium on Circuits and Systems. ISCAS 2010, P3893, DOI 10.1109/ISCAS.2010.5537694
   Qiaoyan Yu, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P145, DOI 10.1109/NOCS.2010.24
   Ramanujam Rohit Sunkam, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P69, DOI 10.1109/NOCS.2010.17
   Rodrigo S., 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P25, DOI 10.1109/NOCS.2010.12
   Salminen E., 2008, White paper, OCP-IP, V1, P13
   Sanusi A, 2009, IEEE INT SOC CONF, P259, DOI 10.1109/SOCCON.2009.5398046
   Shamshiri S, 2009, IEEE VLSI TEST SYMP, P173, DOI 10.1109/VTS.2009.34
   Sridhara SR, 2005, IEEE T VLSI SYST, V13, P655, DOI 10.1109/TVLSI.2005.848816
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   Yanamandra Aditya, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P431, DOI 10.1109/ASPDAC.2010.5419844
NR 27
TC 6
Z9 6
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2013
VL 12
IS 4
AR 105
DI 10.1145/2485984.2485993
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175GC
UT WOS:000321217900008
DA 2024-07-18
ER

PT J
AU Thiele, L
   Schor, L
   Bacivarov, I
   Yang, H
AF Thiele, Lothar
   Schor, Lars
   Bacivarov, Iuliana
   Yang, Hoeseok
TI Predictability for Timing and Temperature in Multiprocessor
   System-on-Chip Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; MPSoC; temperature analysis; design
   automation
ID DESIGN
AB High computational performance in multiprocessor system-on-chips (MPSoCs) is constrained by the ever-increasing power densities in integrated circuits, so that nowadays MPSoCs face various thermal issues. For instance, high chip temperatures may lead to long-term reliability concerns and short-term functional errors. Therefore, the new challenge in designing embedded real-time MPSoCs is to guarantee the final performance and correct function of the system, considering both functional and non-functional properties. One way to achieve this is by ruling out mapping alternatives that do not fulfill requirements on performance or peak temperature already in early design stages. In this article, we propose a thermal-aware optimization framework for mapping real-time applications onto MPSoC platforms. The performance and temperature of mapping candidates are evaluated by formal temporal and thermal analysis models. To this end, analysis models are automatically generated during design space exploration, based on the same specifications as used for software synthesis. The analysis models are automatically calibrated with performance data reflecting the execution of the system on the target platform. The data is automatically obtained prior to design space exploration based on a set of benchmark mappings. Case studies show that the performance and temperature requirements are often conflicting goals and optimizing them together leads to major benefits in terms of a guaranteed and predictable high performance.
C1 [Thiele, Lothar; Schor, Lars; Bacivarov, Iuliana; Yang, Hoeseok] ETH, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich
RP Thiele, L (corresponding author), ETH, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland.
EM lothar.thiele@tik.ee.ethz.ch; lars.schor@tik.ee.ethz.ch;
   iuliana.bacivarov@tik.ee.ethz.ch; hoeseok.yang@tik.ee.ethz.ch
RI Yang, Hoeseok/AEO-6118-2022
OI Yang, Hoeseok/0000-0002-7929-7470
FU EU [247846, 249776]
FX This research has been founded by EU FP7 projects EURETILE and PRO3D,
   under grant numbers 247846 and 249776.
CR [Anonymous], P DES AUT TEST EUR C
   [Anonymous], 1986, CONTROL SYSTEMS DESI
   Atienza D, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255463
   Bacivarov I, 2010, HANDBOOK OF SIGNAL PROCESSING SYSTEMS, P1007, DOI 10.1007/978-1-4419-6345-1_35
   Bartolini Andrea., 2010, Proceedings of the 20th symposium on Great lakes symposium on VLSI, P311
   Benini L, 2005, J VLSI SIG PROC SYST, V41, P169, DOI 10.1007/s11265-005-6648-1
   BIRKHOFF G, 1958, J SOC IND APPL MATH, V6, P354, DOI 10.1137/0106025
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   CHANTEM T., 2008, P DES AUT TEST EUR C
   Donald J., 2006, P INT S COMP ARCH IS
   GARCIA DEL VALLE P., 2010, MICROELECTRON J, V41, P1
   Gupta R, 1997, IEEE T COMPUT AID D, V16, P95, DOI 10.1109/43.559334
   Hardavellas N, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.77
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Huang K, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146425
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Kangas T., 2006, ACM T EMBED COMPUT S, V5, P281
   Kienhuis B, 1997, IEEE INT CONF ASAP, P338, DOI 10.1109/ASAP.1997.606839
   Krum A., 2000, CRC HDB THERMAL ENG, P1
   Kumart A, 2006, DES AUT CON, P548, DOI 10.1109/DAC.2006.229219
   Kunzli S., 2007, P INT C HARDW SOFTW
   Le Boudec J. Y., 2001, LECT NOTES COMPUTER, V2050
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   LIU Y., 2007, P DES AUT TEST EUR C
   Loh GH, 2008, CONF PROC INT SYMP C, P453, DOI 10.1109/ISCA.2008.15
   MAEDA H, 1977, IEEE T CIRCUITS SYST, V24, P8, DOI 10.1109/TCS.1977.1084267
   Paolucci P.S., 2006, CODES+ISSS '06, P167, DOI DOI 10.1145/1176254.1176297
   Pimentel AD, 2008, INT J EMBED SYST, V3, P181, DOI 10.1504/IJES.2008.020299
   RAI D., 2011, P DES AUT TEST EUR C
   SCHOR L., 2012, P IEEE REAL TIM EMB
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Sridhar A, 2010, ICCAD-IEEE ACM INT, P463, DOI 10.1109/ICCAD.2010.5653749
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Thiele L, 2011, DES AUT CON, P268
   Wandeler E., 2006, International Journal on Software Tools for Technology Transfer, V8, P649, DOI 10.1007/s10009-006-0019-5
   Watanabe Y, 2010, CONF PROC INT SYMP C, P2, DOI 10.1145/1816038.1815965
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   WU CW, 1993, IEEE T CIRCUITS-II, V40, P110, DOI 10.1109/82.219841
   Xie Y, 2006, J VLSI SIG PROC SYST, V45, P177, DOI 10.1007/S11265-006-9760-y
   Yang CY, 2010, DES AUT TEST EUROPE, P9
   Zhao M, 2005, INT SYM CODE GENER, P317
   Zhu CY, 2008, IEEE T COMPUT AID D, V27, P1479, DOI 10.1109/TCAD.2008.925793
NR 44
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 48
DI 10.1145/2435227.2435244
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200017
DA 2024-07-18
ER

PT J
AU Tsai, CJ
   Shen, TF
   Liao, PC
AF Tsai, Chun-Jen
   Shen, Tsung-Fan
   Liao, Pei-Ching
TI Dynamic Task Partition for Video Decoding on Heterogeneous Dual-Core
   Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Video codec; heterogeneous
   multicore; task partition; embedded multimedia systems
ID DESIGN
AB This article presents the design of a video decoder using dynamic task partition approach on a heterogeneous dual-core embedded platform. For such systems, static task partition between the two cores at design time is a typical approach for application development. In this article, we propose a runtime dynamic task partition model and implement an MPEG-4 Simple Profile video decoder using this approach on a TI OMAP 5912 platform. Comparing with a traditional mobile video decoder optimized for the same DSP core, the performance gain from dynamic task partition is 38.4% on average. More importantly, the gain is achieved with the design constraint that the implementation effort for the dynamic task partition decoder is about the same as the effort using design-time task partition model. Unlike common belief that the inter-processor communication overhead would be too high to justify intense cooperation between two heterogeneous cores, this paper shows that it is indeed beneficial to adopt dynamic task partition model on commercially available heterogeneous multi-core platforms.
C1 [Tsai, Chun-Jen; Shen, Tsung-Fan; Liao, Pei-Ching] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Tsai, CJ (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan.
EM cjtsai@cs.nctu.edu.tw
FU National Science Council, Taiwan [NSC 97-2220-E-009-024]
FX This research is funded by National Science Council, Taiwan under grant
   number NSC 97-2220-E-009-024.
CR [Anonymous], 1997, HARDWARESOFTWARE COD, DOI DOI 10.1007/978-1-4757-2649-7
   Avritzer A., 1990, P IEEE INFOCOM, P881
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   BARUAH SK, 2004, P 25 IEEE INT REAL T
   Cancian R. L., 2002, P 6 IEEE INT WORKSH
   Chiu C.-N, 2005, THESIS NATL CHIAO TU
   Chiu CN, 2005, IEEE INT SYMP CIRC S, P2132
   Choi BD, 2003, ICCE: 2003 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, P246, DOI 10.1109/ICCE.2003.1218906
   Chou CL, 2008, PR IEEE COMP DESIGN, P164, DOI 10.1109/ICCD.2008.4751856
   Dias WP, 2008, PROCEEDINGS OF THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, P657, DOI 10.1109/ITNG.2008.226
   Freescale, 2008, CISC VIS NETW IND GL
   Gheorghita SV, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455232
   GREENBERG AG, 1991, IEEE T COMPUT, V40, P963, DOI 10.1109/12.83640
   Henriksson T, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P57
   Hölzenspies PKF, 2008, DES AUT TEST EUROPE, P210
   Janapsatya A, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P370, DOI 10.1109/ICCAD.2004.1382603
   JANSSENS MD, 1986, COMMUN ACM, V29, P895, DOI 10.1145/6592.6598
   Lee K.-C., 2006, THESIS NATL CHIAO TU
   Lee KH, 2001, IEEE T CONSUM ELECTR, V47, P928, DOI 10.1109/30.982810
   Manimaran G, 1998, IEEE T PARALL DISTR, V9, P1137, DOI 10.1109/71.735960
   Massa AnthonyJ., 2002, Embedded Software Development with eCos
   Momtchev M., 2002, P INT PAR DISTR PROC
   Nxp, 2005, PNX8526 PROGR SOURC
   Reuter C, 1997, IEEE INT CONF ASAP, P294, DOI 10.1109/ASAP.1997.606835
   Shamshiri S, 2004, 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, P438
   Srinivasan K, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P387, DOI 10.1109/LPE.2005.195552
   Su Y.-Y., 2006, P VLSI DES CAD S
   Ti, 2005, SPRU755C TEX INSTR
   Ti, 2004, SPRU037C TEX INSTR
   Ti, 2005, SPRS231E TEX INSTR
   Tran T., 2003, SPRA985 TI
   Wang C.-P., 2005, P VLSI DES CAD S
   Wendorf J. W., 1989, P 22 ANN HAW INT C S
   Xue Liping., 2006, P C DESIGN AUTOMATIO, P690
   Yang P, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P112, DOI 10.1109/ISSS.2002.1227162
NR 35
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 53
DI 10.1145/2435227.2435249
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400002
DA 2024-07-18
ER

PT J
AU Shokry, H
   El-Boghdadi, HM
AF Shokry, Hesham
   El-Boghdadi, Hatem M.
TI On Heuristic Solutions to the Simple Offset Assignment Problem in
   Address-Code Optimization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Code size; offset assignment; compilation
AB The increasing demand for more functionality in embedded systems applications nowadays requires efficient generation of compact code for embedded DSP processors. Because such processors have highly irregular data-paths, compilers targeting those processors are challenged with the automatic generation of optimized code with competent quality comparable to hand-crafted code. A major issue in code-generation is to optimize the placement of program variables in ROM relative to each other so as to reduce the overhead instructions dedicated for address computations. Modern DSP processors are typically shipped with a feature called Address Generation Unit (AGU) that provides efficient address-generation instructions for accessing program variables. Compilers targeting those processors are expected to exploit the AGU to optimize variables assignment. This article focuses on one of the basic offset-assignment problems; the Simple Offset Assignment (SOA) problem, where the AGU has only one Address Register and no Modify Registers. The notion of Tie-Break Function, TBF, introduced by Leupers and Marwedel [1996], has been used to guide the placement of variables in memory.
   In this article, we introduce a more effective form of the TBF; the Effective Tie-Breaking Function, ETBF, and show that the ETBF is better at guiding the variables placement process. Underpinning ETBF is the fact that program variables are placed in memory in sequence, with each variable having only two neighbors. We applied our technique to randomly generated graphs as well as to real-world code from the OffsetStone testbench [2010]).
   In previous work [Ali et al. 2008], our technique showed up to 7% reduction in overhead when applied to randomly-generated problem instances. We report in this article on a further experiment of our technique on real-code from the Offsetstone testbench. Despite the substantial improvement our technique has achieved when applied to random problem instances, we found that it shows slight overhead reduction when applied to real-world instances in OffsetStone, which agrees with similar existing experiments. We analyze these results and show that the ETBF defaults to TBF.
C1 [Shokry, Hesham] Univ Limerick, Lero, Limerick, Ireland.
   [El-Boghdadi, Hatem M.] Cairo Univ, Dept Comp Engn, Giza, Egypt.
C3 University of Limerick; Egyptian Knowledge Bank (EKB); Cairo University
RP Shokry, H (corresponding author), Univ Limerick, Lero, Limerick, Ireland.
EM hesham.shokry@lero.ie; helboghdadi@eng.cu.edu.eg
FU Science Foundation Ireland [03/CE2/I303_1]
FX H. Shokry is supported in part by the Science Foundation Ireland grant
   03/CE2/I303_1 to Lero (www.lero.ie).
CR ALI H., 2008, P 11 INT WORKSH SOFT
   ATRI S., 2001, IMPROVING OFFSET ASS, P158
   BARTLEY DH, 1992, SOFTWARE PRACT EXPER, V22, P101, DOI 10.1002/spe.4380220202
   CHOI Y., 2002, P 39 DES AUT C
   Falk H., 2004, SOURCE CODE OPTIMIZA
   HONG J., 2007, P 3 INT C EMB SOFTW
   HONG J., 2002, THESIS LSU
   Leupers R, 1996, IEEE IC CAD, P109, DOI 10.1109/ICCAD.1996.569409
   LEUPERS R., 2003, LECT NOTES COMPUTER, V2622
   Leupers Rainer., 2000, CODE OPTIMIZATION TE
   LIAO SYH, 1996, THESIS MIT
   OFFSETSTONE, 2010, OFFSETSTONE
   RAMANUJAM J., 2001, P 9 WORKSH COMP PAR, P281
   Rao A, 1999, ACM SIGPLAN NOTICES, V34, P128, DOI 10.1145/301631.301653
   SALAMY H., 2007, LECT NOTES COMPUTER, V4382
   UDAYANAR S., 2001, P 38 ANN DES AUT C
   ZIVOINOVIC V., 1994, P INT C SIGN PROC AP
NR 17
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2012
VL 11
IS 3
AR 63
DI 10.1145/2345770.2345775
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018OP
UT WOS:000309671200005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kim, M
   Stehr, MO
   Talcott, C
   Dutt, N
   Venkatasubramanian, N
AF Kim, Minyoung
   Stehr, Mark-Oliver
   Talcott, Carolyn
   Dutt, Nikil
   Venkatasubramanian, Nalini
TI xTune: A Formal Methodology for Cross-Layer Tuning of Mobile Embedded
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Cross-layer optimization; iterative tuning; formal methods
ID MODEL-CHECKING; OPTIMIZATION; FRAMEWORK; QUALITY
AB Resource-limited mobile embedded systems can benefit greatly from dynamic adaptation of system parameters. We propose a novel approach that employs iterative tuning using lightweight formal verification at runtime with feedback for dynamic adaptation. One objective of this approach is to enable trade-off analysis across multiple layers (e.g., application, middleware, OS) and predict the possible property violations as the system evolves dynamically over time. Specifically, an executable formal specification is developed for each layer of the mobile system under consideration. The formal specification is then analyzed using statistical property checking and statistical quantitative analysis, to determine the impact of various resource management policies for achieving desired timing/QoS properties. Integration of formal analysis with dynamic behavior from system execution results in a feedback loop that enables model refinement and further optimization of policies and parameters. We demonstrate the applicability of this approach to the adaptive provisioning of resource-limited distributed real-time systems using a mobile multimedia case study.
C1 [Kim, Minyoung; Stehr, Mark-Oliver; Talcott, Carolyn] SRI Int, Comp Sci Lab, Menlo Pk, CA 94025 USA.
   [Dutt, Nikil; Venkatasubramanian, Nalini] Univ Calif Irvine, Sch Informat & Comp Sci, Irvine, CA 92697 USA.
C3 SRI International; University of California System; University of
   California Irvine
RP Kim, M (corresponding author), SRI Int, Comp Sci Lab, 333 Ravenswood Ave, Menlo Pk, CA 94025 USA.
EM mkim@csl.sri.com; stehr@csl.sri.com; clt@csl.sri.com; dutt@ics.uci.edu;
   nalini@ics.uci.edu
FU NSF [0615438, 0615436, 0932397]; Direct For Computer & Info Scie &
   Enginr; Division Of Computer and Network Systems [0615436, 0615438]
   Funding Source: National Science Foundation; Division Of Computer and
   Network Systems; Direct For Computer & Info Scie & Enginr [0932397]
   Funding Source: National Science Foundation
FX This work was partially supported by NSF grants 0615438, 0615436, and
   0932397.
CR Abdelwahed S., 2004, Proceedings. RTAS 2004. 10th IEEE Real-Time and Embedded Technology and Applications Symposium, P368, DOI 10.1109/RTTAS.2004.1317283
   Acquaviva A, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P731
   Agha G, 2006, ELECTRON NOTES THEOR, V153, P213, DOI 10.1016/j.entcs.2005.10.040
   [Anonymous], 2007, LECT NOTES COMPUTER
   Aziz A, 1996, LNCS, P269, DOI [DOI 10.1007/3-540-61474-5_75, 10.1007/3-540-61474-5_75, DOI 10.1007/3-540-61474-5]
   Baier C, 1999, LECT NOTES COMPUT SC, V1664, P146
   Cloth L, 2008, DES AUT TEST EUROPE, P88
   DUTT N., 2006, P RTAS 06 WIP SESS, P25
   El Rabih D, 2009, LECT NOTES COMPUT SC, V5799, P120, DOI 10.1007/978-3-642-04761-9_11
   Hogg RV, 1995, INTRO MATH STAT
   IM C, 2004, T EMBEDD COMPUT SYST, V3, P686
   Jansen DN, 2008, LECT NOTES COMPUT SC, V4899, P69
   JARQUE CM, 1987, INT STAT REV, V55, P163, DOI 10.2307/1403192
   JEANNET B., 2002, P INT C CONC THEOR
   Jonsson B., 1991, Proceedings of Sixth Annual IEEE Symposium on Logic in Computer Science (Cat. No.91CH3025-4), P266, DOI 10.1109/LICS.1991.151651
   Katoen JP, 2009, INT CONF QUANT EVAL, P167, DOI 10.1109/QEST.2009.11
   Kim M, 2001, ACM SIGPLAN NOTICES, V36, P11, DOI 10.1145/384196.384202
   Kim M., 2006, ACM SIGMOBILE MOB CO, V10, P58
   Kim MY, 2007, LECT NOTES COMPUT SC, V4763, P257
   Kim M, 2007, LECT NOTES COMPUT SC, V4468, P285
   Kumar N, 2003, LECT NOTES COMPUT SC, V2884, P32
   Kwiatkowska M, 2006, ELECTRON NOTES THEOR, V153, P5, DOI 10.1016/j.entcs.2005.10.030
   Li BC, 1999, IEEE J SEL AREA COMM, V17, P1632, DOI 10.1109/49.790486
   LORCH JR, 2001, THESIS U CALIFORNIA
   Lu Z., 2002, INT C COMPILERS ARCH, P156, DOI DOI 10.1145/581630.581654
   McCabe G.P., 2005, INTRO PRACTICE STAT, VFifth
   MESEGUER J, 1992, THEOR COMPUT SCI, V96, P73, DOI 10.1016/0304-3975(92)90182-F
   MOHAPATRA S., 2005, P IPDPS 05
   Mohapatra S, 2007, IEEE J SEL AREA COMM, V25, P722, DOI 10.1109/JSAC.2007.070509
   Norman G, 2005, FORM ASP COMPUT, V17, P160, DOI 10.1007/s00165-005-0062-0
   OLSEN C. M., 2003, WORK DEPEND IN PRESS
   Olveczky P. C., 2007, Higher-Order and Symbolic Computation, V20, P161, DOI 10.1007/s10990-007-9001-5
   Qiu QR, 2001, DES AUT CON, P834, DOI 10.1109/DAC.2001.935621
   Sen K, 2004, LECT NOTES COMPUT SC, V3114, P202
   Sen K, 2006, LECT NOTES COMPUT SC, V3920, P394
   Siminiceanu R. I., 2007, International Journal on Software Tools for Technology Transfer, V9, P63, DOI 10.1007/s10009-006-0004-z
   STEHR M.-O., 2008, P DES AUT TEST EUR C
   TMN 10, 1998, H263 TMN 10 U BRIT C
   VENKATASUBRAMANIAN N, 2001, IEEE DISTRIB SYST ON, V2, P7
   WALD A, 1945, ANN MATH STAT, V16, P117, DOI 10.1214/aoms/1177731118
   Wu C.-C., 2009, P NOSSDAV 09
   Younes H. L. S., 2006, International Journal on Software Tools for Technology Transfer, V8, P216, DOI 10.1007/s10009-005-0187-8
   Yuan WH, 2006, IEEE T MOBILE COMPUT, V5, P799, DOI 10.1109/TMC.2006.98
   Zhu YF, 2005, ACM SIGPLAN NOTICES, V40, P203, DOI 10.1145/1070891.1065939
NR 44
TC 1
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 73
DI 10.1145/2362336.2362340
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700004
DA 2024-07-18
ER

PT J
AU Cucinotta, T
   Abeni, L
   Palopoli, L
   Lipari, G
AF Cucinotta, Tommaso
   Abeni, Luca
   Palopoli, Luigi
   Lipari, Giuseppe
TI A Robust Mechanism for Adaptive Scheduling of Multimedia Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Experimentation
AB We propose an adaptive scheduling technique to schedule highly dynamic multimedia tasks on a CPU. We use a combination of two techniques: the first one is a feedback mechanism to track the resource requirements of the tasks based on "local" observations. The second one is a mechanism that operates with a "global" visibility, reclaiming unused bandwidth. The combination proves very effective: resource reclaiming increases the robustness of the feedback, while the identification of the correct bandwidth made by the feedback increases the effectiveness of the reclamation. We offer both theoretical results and an extensive experimental validation of the approach.
C1 [Cucinotta, Tommaso; Lipari, Giuseppe] Scuola Super Sant Anna, Pisa, Italy.
   [Abeni, Luca; Palopoli, Luigi] Univ Trento, Trento, Italy.
C3 Scuola Superiore Sant'Anna; University of Trento
RP Cucinotta, T (corresponding author), Scuola Super Sant Anna, Pisa, Italy.
EM cucinotta@gmail.com
RI Abeni, Luca/AAF-8220-2020; Lipari, Giuseppe/E-7761-2010; Abeni,
   Luca/H-1561-2016
OI Abeni, Luca/0000-0002-7080-9601; Abeni, Luca/0000-0002-7080-9601;
   Lipari, Giuseppe/0000-0002-7544-5309; Cucinotta,
   Tommaso/0000-0002-0362-0657
FU European Commission [FP6/2005/IST/5-034026, IRMOS FP7/2008/ICT/214777,
   CHAT FP7/2008/ICT/224428]; Provincia Autonoma di Trento
FX This work has been supported by the European Commission by means of the
   FRESCOR FP6/2005/IST/5-034026, IRMOS FP7/2008/ICT/214777 and CHAT
   FP7/2008/ICT/224428 European Projects. This project has also been
   supported by the Provincia Autonoma di Trento by means of the RoSE
   PAT/CRS Project.
CR ABENI L, 1999, P 6 IEEE REAL TIM CO
   ABENI L, 2001, P 7 IEEE REAL TIM TE
   ABENI L, 2002, P 23 IEEE REAL TIM S
   ABENI L, 2004, P 10 IEEE REAL TIM E
   ABENI L, 1998, P 19 IEEE REAL TIM S
   [Anonymous], 2004, 1449622004 ISOIEC
   BARUAH S, 2008, SHRUB SHARED RECLAMA
   Brandt SA, 2002, REAL-TIME SYST, V22, P77, DOI 10.1023/A:1013433504150
   Caccamo M, 2005, IEEE T COMPUT, V54, P198, DOI 10.1109/TC.2005.25
   Combaz J, 2008, EMB SYST REAL TIME M, P115, DOI 10.1109/ESTMED.2008.4697008
   CORBATO FJ, 1962, P AFIPS JOINT COMP C
   CUCINOTTA T, 2008, SOFTWARE PRACT EXPER, V39, P1
   CUCINOTTA T, 2008, P 14 IEEE REAL TIME
   Faggioli Dario, 2009, P 11 REAL TIME LINUX
   Falk Michael., 2006, A first course on time series analysis: Examples with sas
   Goel A, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P434, DOI 10.1109/RTTAS.2004.1317290
   HENTSCHEL C, 2001, P INT C MED FUT ICMF
   HUGHES CJ, 2001, SIGARCH COMPUT ARCHI, V29, P254
   ISOVIC D, 2005, J EMBEDDED COMPUTING, V1, P239
   ISOVIC D, 2004, P 16 IEEE EUR C REAL
   Kleinrock Leonard., 1976, QUEUEING SYSTEMS VOL, V66
   LAN T, 2001, P 4 IEEE WORKSH MULT
   Lin Caixue., 2005, RTSS 05, P410
   LIPARI G, 2000, P 12 IEEE EUR C REAL
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lu CY, 2002, REAL-TIME SYST, V23, P85, DOI 10.1023/A:1015398403337
   MERCER CW, 1993, CMUCS93157
   NAKAJIMA T, 1998, P 6 INT WORKSH PAR D
   Rajkumar R, 1998, P SPIE ACM C MULT CO
   Roitzsch M, 2006, REAL TIM SYST SYMP P, P271, DOI 10.1109/RTSS.2006.36
   SCHULZRINNE H, 2003, 3550 RTP
   STEERE D, 1999, P 3 USENIX S OP SYST
   TOKUDA H, 1993, P 4 INT WORKSH NETW, P114
   Wüst CC, 2005, REAL-TIME SYST, V30, P7, DOI 10.1007/s11241-005-0502-1
   Wüst CC, 2004, J SCHEDULING, V7, P105, DOI 10.1023/B:JOSH.0000014067.74332.74
NR 35
TC 10
Z9 10
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2011
VL 10
IS 4
DI 10.1145/2043662.2043670
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 856JO
UT WOS:000297636300008
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Ykman-Couvreur, C
   Nollet, V
   Catthoor, F
   Corporaal, H
AF Ykman-Couvreur, Ch.
   Nollet, V.
   Catthoor, F.
   Corporaal, H.
TI Fast Multidimension Multichoice Knapsack Heuristic for MP-SoC Runtime
   Management
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Multiprocessor mappings; runtime management;
   optimization; application mapping
AB Since the application complexity is growing and applications can be dynamically activated, the major challenge for heterogeneous multiprocessor platforms is to select at runtime an energy-efficient mapping of these applications. Taking into account that many different possible implementations per application can be available, and that the selection must meet the application deadlines under the available platform resources, this runtime optimization problem can be modeled as a Multidimension Multichoice Knapsack Problem (MMKP), which is known to be NP-hard. Not only algorithms for an optimal solution, but also state-of-the-art heuristics for real-time systems are still too slow for runtime management of multiprocessor platforms. This article provides a new fast and lightweight heuristic for finding near-optimal solutions for MMKP problems. The main contribution of this heuristic is: (i) the Pareto filtering of each initial MMKP set to reduce the search space, (ii) the sorting of all Pareto points together in a single two-dimension search space, where (iii) a very fast greedy algorithm solves the MMKP. Experiments show that our heuristic finds solutions close (within 0% to 0.4%) to the ones obtained by the fastest state-of-the-art heuristics, in just a fraction of the execution time (more than 97.5% gain on a StrongARM processor) and can run in less than 1ms for multiprocessor problem sizes. This is required for realistic OS reaction times in video and wireless application sets.
C1 [Ykman-Couvreur, Ch.; Catthoor, F.] Katholieke Univ Leuven, IMEC Leuven, B-3001 Louvain, Belgium.
   [Corporaal, H.] Tech Univ Eindhoven, Eindhoven, Netherlands.
C3 IMEC; KU Leuven; Eindhoven University of Technology
RP Ykman-Couvreur, C (corresponding author), Katholieke Univ Leuven, IMEC Leuven, Kapeldreef 75, B-3001 Louvain, Belgium.
CR Akbar MM, 2006, COMPUT OPER RES, V33, P1259, DOI 10.1016/j.cor.2004.09.016
   [Anonymous], STUDIA INFORM
   ARMSTRONG RD, 1983, ACM T MATH SOFTWARE, V9, P184, DOI 10.1145/357456.357458
   Cormen T.H., 1990, Introduction to Algorithms
   KHAN S, 1998, THESIS U VICTORIA
   Lee C., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P315, DOI 10.1109/REAL.1999.818859
   Martello Silvano, 1990, Knapsack Problems: Algorithms and Computer Implementations
   MARUYAMA T, 1999, P 9 INT WORKSH FIELD, P450
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   Mejia-Alvarez P, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTTAS.2002.1137399
   Moser M, 1997, IEICE T FUND ELECTR, VE80A, P582
   Parra-Hernández R, 2005, IEEE T SYST MAN CY A, V35, P708, DOI 10.1109/TSMCA.2005.851140
   Volder J. E., 1959, IRE T ELECTRON COM, VEC-8, P330, DOI [10.1109/TEC.1959.5222693, DOI 10.1109/TEC.1959.5222693]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 27
TC 8
Z9 9
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2011
VL 10
IS 3
AR 35
DI 10.1145/1952522.1952528
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 756NI
UT WOS:000290018800006
DA 2024-07-18
ER

PT J
AU Di Natale, M
   Pappalardo, V
AF Di Natale, Marco
   Pappalardo, Valerio
TI Buffer optimization in multitask implementations of simulink models
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE design; performance; software models; code generation; real-time
   programming; schedulability
AB Automatic generation of a controller implementation from a synchronous reactive model is among the best practices for software development in the automotive and aeronautics industry, because of the possibility of simulation, model checking, and error-free implementation. This paper discusses an algorithm for optimizing the single-processor multitask implementation of Simulink models with real-time execution constraints, derived from the sampling rates of the functional blocks. Existing code generation tools enforce the addition of extra buffering and latencies whenever there is a rate transition among functional blocks. This work shows how timing analysis can be used to find the cases in which additional buffering and latency can be avoided, improving the space and time performance of the application. The proposed search algorithm allows finding a solution with reduced and possibly minimal use of buffering even for very high values of processor utilization.
C1 [Di Natale, Marco; Pappalardo, Valerio] Scuola Super Sant Anna, I-56124 Pisa, Italy.
C3 Scuola Superiore Sant'Anna
RP Di Natale, M (corresponding author), Scuola Super Sant Anna, Via G Moruzzi 1, I-56124 Pisa, Italy.
EM marco@sssup.it; pappalardo@sssup.it
RI Di Natale, Marco/A-7508-2012
OI DI NATALE, Marco/0000-0002-4480-8808
CR [No title captured]
   [No title captured]
   [No title captured]
NR 3
TC 13
Z9 15
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 23
DI 10.1145/1347375.1347376
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900001
DA 2024-07-18
ER

PT J
AU Khan, O
   Park, G
   Seo, E
AF Khan, Osama
   Park, Gwanjong
   Seo, Euiseong
TI DaCapo: An On-Device Learning Scheme for Memory-Constrained Embedded
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE On-device learning; embedded systems; backpropagation; machine learning;
   Internet-of-Things
AB The use of deep neural network (DNN) applications in microcontroller unit (MCU) embedded systems is getting popular. However, the DNN models in such systems frequently suffer from accuracy loss due to the dataset shift problem. On-device learning resolves this problem by updating the model parameters on-site with the real-world data, thus localizing the model to its surroundings. However, the backpropagation step during on-device learning requires the output of every layer computed during the forward pass to be stored in memory. This is usually infeasible in MCU devices as they are equipped only with a few KBs of SRAM. Given their energy limitation and the timeliness requirements, using flash memory to store the output of every layer is not practical either. Although there have been proposed a few research results to enable on-device learning under stringent memory conditions, they require the modification of the target models or the use of non-conventional gradient computation strategies. This paper proposes DaCapo, a backpropagation scheme that enables on-device learning in memory-constrained embedded systems. DaCapo stores only the output of certain layers, known as checkpoints, in SRAM, and discards the others. The discarded outputs are recomputed during backpropagation from the nearest checkpoint in front of them. In order to minimize the recomputation occurrences, DaCapo optimally plans the checkpoints to be stored in the SRAM area at a particular phase of the backpropagation and thus replaces the checkpoints stored in memory as the backpropagation progresses. We implemented the proposed scheme in an STM32F429ZI board and evaluated it with five representative DNN models. Our evaluation showed that DaCapo improved backpropagation time by up to 22% and saved energy consumption by up to 28% in comparison to AIfES, a machine learning platform optimized for MCU devices. In addition, our proposed approach enabled the training of MobileNet, which the MCU device had been previously unable to train.
C1 [Khan, Osama; Park, Gwanjong; Seo, Euiseong] Sungkyunkwan Univ, Corp Collaborat Ctr, 2066 Seobu Ro, Suwon 16419, Gyeonggi Do, South Korea.
C3 Sungkyunkwan University (SKKU)
RP Khan, O (corresponding author), Sungkyunkwan Univ, Corp Collaborat Ctr, 2066 Seobu Ro, Suwon 16419, Gyeonggi Do, South Korea.
EM khan980@g.skku.edu; jesj74@g.skku.edu; euiseong@skku.edu
FU Institute of Information and Communications Technology Planning and
   Evaluation Grant through the Ministry of Science and ICT of Korea
   [2021-0-00360]; National Research Foundation of Korea
   [2021R1A2C200497612]
FX This research was supported by the Institute of Information and
   Communications Technology Planning and Evaluation Grant through the
   Ministry of Science and ICT of Korea, Development of Core Technology for
   Autonomous Energy-driven Computing System SW in Power-Instable
   Environment, under Grant 2021-0-00360; and the National Research
   Foundation of Korea under Grant 2021R1A2C200497612.
CR [Anonymous], 2022, FOMO: Faster Objects More Objects
   [Anonymous], 2022, AIfES: Aritifical Intelligence for Embedded Systems
   Banbury Colby, 2021, P NEUR INF PROC SYST
   Betthauser JL, 2019, I IEEE EMBS C NEUR E, P1046, DOI [10.1109/NER.2019.8717169, 10.1109/ner.2019.8717169]
   Burrello A, 2021, 2021 IEEE SENSORS APPLICATIONS SYMPOSIUM (SAS 2021), DOI 10.1109/SAS51076.2021.9530007
   Cai H., 2020, ADV NEURAL INFORM PR, V33, P11285
   Chakravarty Punarjay, 2017, 2017 IEEE International Conference on Robotics and Automation (ICRA), P6369, DOI 10.1109/ICRA.2017.7989752
   Chen TQ, 2016, Arxiv, DOI arXiv:1604.06174
   Crippa L, 2008, SIGNALS COMMUN TECHN, P29, DOI 10.1007/978-3-540-79078-5_2
   David R., 2021, P MACHINE LEARNING S, V3, P800
   De vita Fabrizio, 2022, 2022 IEEE International Conferences on Internet of Things (iThings) and IEEE Green Computing & Communications (GreenCom) and IEEE Cyber, Physical & Social Computing (CPSCom) and IEEE Smart Data (SmartData) and IEEE Congress on Cybermatics (Cybermatics), P62, DOI 10.1109/iThings-GreenCom-CPSCom-SmartData-Cybermatics55523.2022.00018
   Dhar S, 2021, ACM T INTERNET THING, V2, DOI 10.1145/3450494
   Dominguez-Morales JP, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21092975
   Feng LQ, 2021, ANIMALS-BASEL, V11, DOI 10.3390/ani11020485
   Gomez AN, 2017, ADV NEUR IN, V30
   Gruslys A, 2016, ADV NEUR IN, V29
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hu ZW, 2019, IEEE NETWORK, V33, P14, DOI 10.1109/MNET.2019.1800214
   Jaderberg M, 2017, PR MACH LEARN RES, V70
   Jain Paras, 2020, P MACHINE LEARNING S, P497
   Jiang Jing, 2007, ANN M ASS COMP LING, P264, DOI DOI 10.1145/1273496.1273558
   Kopparapu K, 2022, 2022 IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS WORKSHOPS AND OTHER AFFILIATED EVENTS (PERCOM WORKSHOPS), DOI 10.1109/PerComWorkshops53856.2022.9767250
   Kumar Ravi, 2019, ADV NEURAL INFORM PR, V32
   Kusumoto M, 2019, ADV NEUR IN, V32
   Lee Seulki, 2020, AIChallengeIoT '20: Proceedings of the 2nd International Workshop on Challenges in Artificial Intelligence and Machine Learning for Internet of Things, P34, DOI 10.1145/3417313.3429382
   Lee S, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P138, DOI 10.1145/3356250.3360030
   Lin J, 2024, Arxiv, DOI arXiv:2206.15472
   Milosevic B, 2018, P IEEE RAS-EMBS INT, P1032, DOI 10.1109/BIOROB.2018.8487838
   Mudrakarta Pramod Kaushik, 2019, arXiv
   Patil Shishir G., 2022, PMLR, P17573
   Qazi S, 2022, IEEE ACCESS, V10, P21219, DOI 10.1109/ACCESS.2022.3152544
   Ren HY, 2021, IEEE IJCNN, DOI 10.1109/IJCNN52387.2021.9533927
   Sehgal A, 2012, IEEE COMMUN MAG, V50, P144, DOI 10.1109/MCOM.2012.6384464
   STMicroelectronics, 2008, DocID024030 Rev. 10
   STMicroelectronics, 2021, RM0090 Rev. 19, P77
   Sudharsan Bharath, 2020, IoT '20: Proceedings of the 10th International Conference on the Internet of Things, DOI 10.1145/3410992.3411005
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Whatmough P., 2021, P MACHINE LEARNING S, V3, P517
   Yamada M, 2014, IEEE T PATTERN ANAL, V36, P235, DOI 10.1109/TPAMI.2013.123
   Yamada M, 2010, SIGNAL PROCESS, V90, P2353, DOI 10.1016/j.sigpro.2009.06.001
NR 40
TC 0
Z9 0
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 142
DI 10.1145/3609121
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300045
DA 2024-07-18
ER

PT J
AU Li, WT
   Shi, L
   Li, H
   Li, CL
   Sha, EHM
AF Li, Wentong
   Shi, Liang
   Li, Hang
   Li, Changlong
   Sha, Edwin Hsing-Mean
TI IOSR: Improving I/O Efficiency for Memory Swapping on Mobile Devices Via
   Scheduling and Reshaping
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Mobile device; memory swapping; swap I/O management; user experience
AB Mobile systems and applications are becoming increasingly feature-rich and powerful, which constantly suffer from memory pressure, especially for devices equipped with limited DRAM. Swapping inactive DRAM pages to the storage device is a promising solution to extend the physical memory. However, existing mobile devices usually adopt flash memory as the storage device, where swapping DRAM pages to flash memory may introduce significant performance overhead. In this paper, we first conduct an in-depth analysis of the I/O characteristics of the flash-based memory swapping, including the I/O interference and swap I/O randomness in swap subsystem. Then an I/O efficiency optimization framework for memory swapping (IOSR) is proposed to enhance the performance of flash-based memory swapping for mobile devices. IOSR consists of two methods: swap I/O scheduling (SIOS) and swap I/O pattern reshaping (SIOR). SIOS is designed to schedule the swap I/O to reduce interference with other processes I/Os. SIOR is designed to reshape the swap I/O pattern with process-oriented swap slot allocation and adaptive granularity swap read-ahead. IOSR is implemented on Google Pixel 4. Experimental results show that IOSR reduces the application switching time by 31.7% and improves the swap-in bandwidth by 35.5% on average compared to the state-of-the-art.
C1 [Li, Wentong; Shi, Liang] East China Normal Univ, Software Hardware Co Design Engn Res Ctr, Minist Educ, Shanghai, Peoples R China.
   [Li, Wentong; Shi, Liang; Li, Hang; Li, Changlong; Sha, Edwin Hsing-Mean] East China Normal Univ, Sch Comp Sci & Technol, Shanghai, Peoples R China.
C3 East China Normal University; East China Normal University
RP Li, WT; Shi, L (corresponding author), East China Normal Univ, Software Hardware Co Design Engn Res Ctr, Minist Educ, Shanghai, Peoples R China.; Li, WT; Shi, L (corresponding author), East China Normal Univ, Sch Comp Sci & Technol, Shanghai, Peoples R China.
EM wentong@stu.ecnu.edu.cn; liang.hk@gmail.com;
   51215901016@stu.ecnu.edu.cn; clli@cs.ecnu.edu.cn;
   edwinsha@cs.ecnu.edu.cn
RI zhang, xiaoyu/KEJ-0657-2024; zhou, chen/KHW-8121-2024; WANG,
   SHIHAO/KHC-8263-2024; Sun, Yang/KHY-5117-2024
OI Li, Hang/0009-0000-0407-4494; Shi, Liang/0000-0002-9977-529X
FU NSFC [62141213]; CCF-Huawei Populus Grove Fund [CCF-HuaweiSY202204]
FX The authors would like to thank anonymous reviewers for their valuable
   comments. This work is supported by the NSFC (62141213), and CCF-Huawei
   Populus Grove Fund (CCF-HuaweiSY202204).
CR AndroBench, 2023, About us
   Chen XZ, 2016, 2016 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2968478.2968497
   consumer huawei, 2023, Huawei's Memory Expansion Technology: 8GB RAM Works as 10GB and 12GB RAM as 14GB: Huawei Community
   Corbet Jonathan, 2023, The BFQ I/O Scheduler
   developer android, 2023, UI/Application Exerciser Monkey: Android Developers
   developer android, 2023, Android Debug Bridge(Adb): Android Developers
   developer android, 2023, Keeping your App Responsive: Android Developers
   developer android, 2023, Optimize for Doze and App Standby
   developer android, 2023, Low Memory Management: Android Developers
   developer android, 2023, Profile Battery Usage with Batterystats and Battery Historian
   droidviews, 2023, Android RAM Management Tips and Tricks
   Guo WC, 2016, IEEE T COMPUT, V65, P916, DOI 10.1109/TC.2015.2428692
   Gupta Nitin, 2023, zram: Compressed RAM-based block devices
   Hahn SS, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P15
   Hong D, 2022, PROCEEDINGS OF THE 20TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, FAST 2022, P133
   Hyosu Kim, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P49
   Jeong Daeho., 2015, 13th USENIX Conference on File and Storage Technologies (FAST 15), P191
   Jeong S., 2013, Proceedings of the 2013 USENIX conference on Annual Technical Conference, P309
   Joo Yongsoo, 2011, 9 USENIX C FIL STOR, P101
   kernel, 2023, SwapPss
   Kim SH, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126509
   Kim SH, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2894755
   Kim S, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P345
   Lebeck N, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P873
   Li CL, 2021, DES AUT CON, P115, DOI 10.1109/DAC18074.2021.9586108
   Li CL, 2020, IEEE T COMPUT AID D, V39, P4102, DOI 10.1109/TCAD.2020.3012316
   Liang Y, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P897
   lwn, 2023, Linux Reverse Mapping (rmap)
   man7, 2023, Blktrace
   Nguyen D.T., 2015, PROC ANN INT C MOBIL, P287, DOI DOI 10.1145/2742647.2742661
   oppo, 2023, OPPO Introduces New Memory Expansion Technology for its Reno5 Series, A94 and A74 Series Smartphones
   samsung, 2023, What isRAMPlus and Howto Use It?
   Son Sam, 2021, P USENIX ANN TECHNIC, P365
   Soundararajan Gokul., 2010, Proceedings of the 8th USENIX conference on File and storage technologies, FAST'10, P8
   source android, 2023, Low Memory Killer Daemon: Android Developers Docs
   thenextweb, 2023, How the UFS 4.0 Storage Standard will Improve your Phone's Performance
   Wang YX, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477021
   Weiner Johannes, 2023, Swap: Virtual Swap Readahead
   wikipedia, 2023, Vmstat
   xiaomist, 2023, All Xiaomi that will have the RAM Expansion Function
   Zhu X, 2017, DES AUT CON, DOI 10.1145/3061639.3062317
NR 41
TC 0
Z9 0
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3607923
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300032
DA 2024-07-18
ER

PT J
AU Lien, YH
   Chen, YT
   Chang, YH
   Liang, YP
   Shih, WK
AF Lien, Yi-Han
   Chen, Yen-Ting
   Chang, Yuan-Hao
   Liang, Yu-Pei
   Shih, Wei-Kuan
TI FSIMR: File-system-aware Data Management for Interlaced Magnetic
   Recording
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Interlaced Magnetic Recording; file system; data allocation; directory;
   read-modify-write
AB Interlaced Magnetic Recording (IMR) is an emerging recording technology for hard-disk drives (HDDs) that provides larger storage capacity at a lower cost. By partially overlapping (interlacing) each bottom track with two adjacent top tracks, IMR-based HDDs successfully increase the data density while incurring some hardware write constraints. To update each bottom track, the data on two adjacent top tracks must be read and rewritten to avoid losing their valid data, resulting in additional overhead for performing read-modify-write (RMW) operations. Therefore, researchers have proposed various data management schemes to mitigate such overhead in recent years, aiming at improving the write performance. However, these designs have not taken into account the data characteristics of the file system, which is a crucial layer of operating systems for storing/retrieving data into/from HDDs. Consequently, the write performance improvement is limited due to the unawareness of spatial locality and hotness of data. This paper proposes a file-system-aware data management scheme called FSIMR to improve system write performance. Noticing that data of the same directory may have higher spatial locality and are mostly updated at the same time, FSIMR logically partitions the IMR-based HDD into fixed-sized zones; data belonging to the same directory will be arranged to one zone to reduce the time of seeking to-be-updated data (seek time). Furthermore, cold data within a zone are arranged to bottom tracks and updated in an out-of-place manner to eliminate RMW operations. Our experimental results show that the proposed FSIMR could reduce the seek time by up to 14% without introducing additional RMW operations, compared to existing designs.
C1 [Lien, Yi-Han; Shih, Wei-Kuan] Natl Tsing Hua Univ, Hsinchu, Taiwan.
   [Chen, Yen-Ting] Natl Taiwan Univ, Taipei, Taiwan.
   [Chang, Yuan-Hao] Acad Sinica, Taipei, Taiwan.
   [Liang, Yu-Pei] Natl Chung Cheng Univ, Minxiong, Chiayi, Taiwan.
C3 National Tsing Hua University; National Taiwan University; Academia
   Sinica - Taiwan; National Chung Cheng University
RP Lien, YH (corresponding author), Natl Tsing Hua Univ, Hsinchu, Taiwan.
EM yihan621@gmail.com; ytingchen@ntu.edu.tw; johnson@iis.sinica.edu.tw;
   ypliang@cs.ccu.edu.tw; wshih@cs.nthu.edu.tw
RI Chang, Yuan-Hao/ABA-6935-2020
OI Chang, Yuan-Hao/0000-0002-1282-2111
FU National Science and Technology Council [111-2223-E-001-001,
   111-2923-E-002-014-MY3, 111-2221-E-001-013-MY3, 112-2927-I-001-508,
   111-2222-E-194-009-MY3]; Academia Sinica [AS-IA-111-M01, AS-GCS-110-08]
FX This work was supported in part by National Science and Technology
   Council under grant nos. 111-2223-E-001-001, 111-2923-E-002-014-MY3,
   111-2221-E-001-013-MY3, 112-2927-I-001-508, and 111-2222-E-194-009-MY3
   and Academia Sinica under grant nos. AS-IA-111-M01 and AS-GCS-110-08.
CR Aghayev A, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P105
   Amer A, 2011, IEEE T MAGN, V47, P3691, DOI 10.1109/TMAG.2011.2157115
   [Anonymous], 2005, File System Forensic Analysis
   Arpaci-Dusseau R. H., 2018, Operating systems: Three easy pieces
   Campello Daniel, 2014, SNIA IOTTA Trace Repository
   Cao M., 2007, P LSF, P25
   Ext Wiki, 2013, Ext4 Disk Layout
   Fairbanks KD, 2012, DIGIT INVEST, V9, pS118, DOI 10.1016/j.diin.2012.05.010
   Fitzpatrick M.E., 2011, 4K Sector Disk Drives: Transitioning to the Future with Advanced Format Technologies
   Gao Kaizhong, 2017, US Patent, Patent No. [9,728,206, 9728206]
   Gao Kaizhong, 2016, US Patent, Patent No. [9,508,362, 9508362]
   Granz S, 2019, IEEE T MAGN, V55, DOI 10.1109/TMAG.2018.2869046
   Hajkazemi MH, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P821
   Hwang E, 2017, IEEE T MAGN, V53, DOI 10.1109/TMAG.2016.2638809
   Jeong S., 2013, Proceedings of the 2013 USENIX conference on Annual Technical Conference, P309
   Kadekodi Saurabh, 2015, 7 USENIX WORKSH HOT
   Liang YP, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101634
   Liang YH, 2021, PROCEEDINGS OF THE 2021 USENIX ANNUAL TECHNICAL CONFERENCE, P657
   Mathur Avantika, 2007, P LINUX S, V2, P21
   Narayanan D., 2007, SNIA IOTTA Trace Repository
   RUEMMLER C, 1994, COMPUTER, V27, P17, DOI 10.1109/2.268881
   Wu FG, 2021, IEEE T COMPUT, V70, P347, DOI 10.1109/TC.2020.2988257
   Xia Peng., 2008, P 17 INT S HIGH PERF, P185
   Zeng ZM, 2022, LECT NOTES COMPUT SC, V13615, P267, DOI 10.1007/978-3-031-21395-3_25
NR 24
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3607922
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300031
DA 2024-07-18
ER

PT J
AU Majumdar, R
   Salamati, M
   Soudjani, S
AF Majumdar, Rupak
   Salamati, Mahmoud
   Soudjani, Sadegh
TI Neural Abstraction-Based Controller Synthesis and Deployment
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Abstraction-based control; neural networks; compact representations;
   formal synthesis
AB The Abstraction-based techniques are an attractive approach for synthesizing correct-by-construction controllers to satisfy high-level temporal requirements. A main bottleneck for successful application of these techniques is the memory requirement, both during controller synthesis (to store the abstract transition relation) and in controller deployment (to store the control map).
   We propose memory-efficient methods for mitigating the high memory demands of the abstraction-based techniques using neural network representations. To perform synthesis for reach-avoid specifications, we propose an on-the-fly algorithm that relies on compressed neural network representations of the forward and backward dynamics of the system. In contrast to usual applications of neural representations, our technique maintains soundness of the end-to-end process. To ensure this, we correct the output of the trained neural network such that the corrected output representations are sound with respect to the finite abstraction. For deployment, we provide a novel training algorithm to find a neural network representation of the synthesized controller and experimentally show that the controller can be correctly represented as a combination of a neural network and a look-up table that requires a substantially smaller memory.
   We demonstrate experimentally that our approach significantly reduces the memory requirements of abstraction-based methods. We compare the performance of our approach with the standard abstractionbased synthesis on several models. For the selected benchmarks, our approach reduces the memory requirements respectively for the synthesis and deployment by a factor of 1.31x10(5) and 7.13x10(3) on average, and up to 7.54 x 10(5) and 3.18 x 10(4). Although this reduction is at the cost of increased off-line computations to train the neural networks, all the steps of our approach are parallelizable and can be implemented on machines with higher number of processing units to reduce the required computational time.
C1 [Majumdar, Rupak; Salamati, Mahmoud] Max Planck Inst Software Syst, D-67663 Kaiserslautern, Germany.
   [Soudjani, Sadegh] Newcastle Univ, Newcastle NE4 5TG, England.
C3 Max Planck Society; Newcastle University - UK
RP Majumdar, R (corresponding author), Max Planck Inst Software Syst, D-67663 Kaiserslautern, Germany.
EM rupak@mpi-sws.com; msalamati@mpi-sws.com;
   Sadegh.Soudjani@newcastle.ac.uk
FU DFG [389792660 TRR 248-CPEC]; EPSRC [EP/V043676/1]; EIC [101070802]; ERC
   [101089047]
FX The work of R. Majumdar is partially supported by the DFG project
   389792660 TRR 248-CPEC. S. Soudjani is supported by the following
   projects: EPSRC EP/V043676/1, EIC 101070802, and ERC 101089047.
CR Alur R, 2015, PRINCIPLES OF CYBER-PHYSICAL SYSTEMS, P1
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Belta C, 2017, STUD SYST DECIS CONT, V89, P1, DOI 10.1007/978-3-319-50763-7
   Bertsekas D. P., 1999, NONLINEAR PROGRAMMIN
   Boyan Justin, 1994, Advances in neural information processing systems, V7
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   Chen J, 2018, PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON AUTONOMOUS AGENTS AND MULTIAGENT SYSTEMS (AAMAS' 18), P568
   Devonport A, 2021, IEEE DECIS CONTR P, P599, DOI 10.1109/CDC45484.2021.9683316
   Dutta S, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P157, DOI 10.1145/3302504.3311807
   Girard Antoine, 2012, 4 IFAC C AN DES HYBR, V45, P82
   Hertneck M, 2018, IEEE CONTR SYST LETT, V2, P543, DOI 10.1109/LCSYS.2018.2843682
   Tran HD, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358230
   Hsu K, 2018, HSCC 2018: PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (PART OF CPS WEEK), P120, DOI 10.1145/3178126.3178143
   Huang Chao, 2022, Automated Technology for Verification and Analysis: 20th International Symposium, ATVA 2022, Proceedings. Lecture Notes in Computer Science (13505), P414, DOI 10.1007/978-3-031-19992-9_27
   Huang C, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358228
   Ivanov Radoslav, 2019, P 22 ACM INT C HYBR
   Ivanova E, 2022, AUTOMATICA, V135, DOI 10.1016/j.automatica.2021.109993
   Jankovic M, 1996, IEEE T CONTR SYST T, V4, P292, DOI 10.1109/87.491203
   Julian KD, 2016, IEEEAAIA DIGIT AVION
   Julian KD, 2019, J GUID CONTROL DYNAM, V42, P598, DOI 10.2514/1.G003724
   Kazemi Milad, 2022, Data-Driven Abstraction -Based Control Synthesis
   Khaled M, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P252, DOI 10.1145/3302504.3311798
   Khaled M, 2019, LECT NOTES COMPUT SC, V11428, P265, DOI 10.1007/978-3-030-17465-1_15
   Kochenderfer MJ, 2013, IEEE DATA COMPR CONF, P501, DOI 10.1109/DCC.2013.81
   Kwiatkowska M., 2005, Performance Evaluation Review, V32, P16, DOI 10.1145/1059816.1059820
   Lavaei A, 2020, LECT NOTES COMPUT SC, V12225, P461, DOI 10.1007/978-3-030-53291-8_24
   Lee Edward Ashford, 2016, INTRO EMBEDDED SYSTE
   Lopez Diego Manzanas, 2022, ser. EPiC Series in Computing, V90, P142
   Macoveiciuc E., 2022, IEEE Trans. Automat. Control, V68, P1
   Majumdar R, 2020, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC2020) (PART OF CPS-IOT WEEK), DOI 10.1145/3365365.3382219
   Makdesi A, 2021, IFAC PAPERSONLINE, V54, P49, DOI 10.1016/j.ifacol.2021.08.473
   Reissig G, 2017, IEEE T AUTOMAT CONTR, V62, P1781, DOI 10.1109/TAC.2016.2593947
   Roy Pritam, 2011, P 14 INT C HYBR SYST
   Ruder S, 2017, Arxiv, DOI arXiv:1609.04747
   Rungger M, 2016, HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P99, DOI 10.1145/2883817.2883834
   Rungger M, 2012, P AMER CONTR CONF, P2645
   Salamati M, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358223
   Samuel S., 2020, HSCC20, P1
   Singh Sumeet, 2020, ALGORITHMIC FDN ROBO, P545
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   Tabuada P., 2009, VERIFICATION CONTROL
   Tran HD, 2020, LECT NOTES COMPUT SC, V12224, P3, DOI 10.1007/978-3-030-53288-8_1
   Tsitsiklis JN, 1997, IEEE T AUTOMAT CONTR, V42, P674, DOI 10.1109/9.580874
   Zapreev IS, 2018, IFAC PAPERSONLINE, V51, P1, DOI 10.1016/j.ifacol.2018.08.001
NR 44
TC 1
Z9 1
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3608104
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300044
OA hybrid, Green Submitted
DA 2024-07-18
ER

PT J
AU Wu, ST
   Chen, LC
   Huang, PC
   Chang, YH
   Ho, CC
   Shih, WK
AF Wu, Shin-Ting
   Chen, Liang-Chi
   Huang, Po-Chun
   Chang, Yuan-Hao
   Ho, Chien-Chung
   Shih, Wei-Kuan
TI WARM-tree: Making Quadtrees Write-efficient and Space-economic on
   Persistent Memories
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Persistent memory; write amplification; space utilization
AB Recently, the value of data has been widely recognized, which highlights the significance of data-centric computing in diversified application scenarios. Inmany cases, the data aremultidimensional, and themanagement of multidimensional data often confronts greater challenges in supporting efficient data access operations and guaranteeing the space utilization. On the other hand, while many existing index data structures have been proposed for multidimensional data management, however, their designs are not fully optimized for modern nonvolatile memories, in particular the byte-addressable persistentmemories. As a result, theymight undergo serious access performance degradation or fail to guarantee space utilization. This observation motivates the redesigning of index data structures for multidimensional point data on modern persistent memories, such as the phase-change memory. In this work, we present the WARM-tree, a multidimensional tree for reducing the write amplification effect, for multidimensional point data. In our evaluation studies, as compared to the bucket PR quadtree and R* -tree, the WARM-tree can provide any worst-case space utilization guarantees in the form of m- 1/m (m is an element of Z(+)) and effectively reduces the write traffic of key insertions by up to 48.10% and 85.86%, respectively, at the price of degraded average space utilization and prolonged latency of query operations. This suggests that the WARM-tree is a potential multidimensional index structure for insert-intensive workloads.
C1 [Wu, Shin-Ting; Shih, Wei-Kuan] Natl Tsing Hua Univ, 101 Sect 2,Kuang Fu Rd, Hsinchu 300044, Taiwan.
   [Chen, Liang-Chi; Ho, Chien-Chung] Natl Cheng Kung Univ, 1,Univ Rd, Tainan 701, Taiwan.
   [Huang, Po-Chun] Natl Taipei Univ Technol, 1,Sec 3,Zhongxiao E Rd, Taipei 106344, Taiwan.
   [Chang, Yuan-Hao] Acad Sinica, Inst Informat Sci, 128 Acad Rd,Sect 2, Taipei 115201, Taiwan.
C3 National Tsing Hua University; National Cheng Kung University; National
   Taipei University of Technology; Academia Sinica - Taiwan
RP Wu, ST (corresponding author), Natl Tsing Hua Univ, 101 Sect 2,Kuang Fu Rd, Hsinchu 300044, Taiwan.
RI Chen, Liang-Chi/JAO-1820-2023; Chang, Yuan-Hao/ABA-6935-2020
OI Chen, Liang-Chi/0000-0003-2579-4305; Chang,
   Yuan-Hao/0000-0002-1282-2111; Huang, Po-Chun/0000-0003-1076-2271; Ho,
   Chien-Chung/0000-0003-3460-8674; Wu, Shin-Ting/0009-0001-8503-1185
FU National Science and Technology Council, Taiwan R.O.C.
   [111-2221-E-027-077-MY3]
FX This work is supported by National Science and Technology Council,
   Taiwan R.O.C., Grant No. 111-2221-E-027-077-MY3.
CR Ajdari Mohammadamin, 2023, ASPLOS 2023: Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, P542, DOI 10.1145/3582016.3582041
   Baldassin A, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3465402
   BECKMANN N, 1990, SIGMOD REC, V19, P322, DOI 10.1145/93605.98741
   Bender MA, 2017, PODS'17: PROCEEDINGS OF THE 36TH ACM SIGMOD-SIGACT-SIGAI SYMPOSIUM ON PRINCIPLES OF DATABASE SYSTEMS, P69, DOI 10.1145/3034786.3056117
   BENTLEY JL, 1975, COMMUN ACM, V18, P509, DOI 10.1145/361002.361007
   Brodal GS, 2003, SIAM PROC S, P546
   Carniel Anderson Chaves, 2023, IEEE Transactions on Knowledge and Data Engineering, V2023, P1
   Cha H, 2020, ACM T STORAGE, V16, DOI 10.1145/3394025
   Chowdhury NM Mosharaf Kabir, 2007, WALCOM, P76
   Cormen T.H., 2022, Introduction to algorithms, Vfourth
   Debnath B, 2011, INT CON DISTR COMP S, P635, DOI 10.1109/ICDCS.2011.44
   Dua D., 2017, UCI MACHINE LEARNING
   Eldawy A, 2015, PROC INT CONF DATA, P1352
   Eppstein David, 2005, ANN S COMP GEOM SCG, P296
   Fevgas A, 2023, NEURAL COMPUT APPL, V35, P133, DOI 10.1007/s00521-021-05804-2
   Fevgas A, 2020, VLDB J, V29, P273, DOI 10.1007/s00778-019-00559-8
   Fevgas A, 2019, DATA KNOWL ENG, V121, P18, DOI 10.1016/j.datak.2019.04.002
   Finkel R. A., 1974, Acta Informatica, V4, P1, DOI 10.1007/BF00288933
   Guohui Li, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P635, DOI 10.1109/CIT.2010.128
   Guttman A., 1984, SIGMOD Record, V14, P47, DOI 10.1145/971697.602266
   Hunt W, 2006, RT 06: IEEE SYMPOSIUM ON INTERACTIVE RAY TRACING 2006, PROCEEDINGS, P81
   Jin PQ, 2015, DISTRIB PARALLEL DAT, V33, P449, DOI 10.1007/s10619-014-7157-7
   Kai Cui, 2010, Proceedings of the 12th Asia Pacific Web Conference (APWEB 2010), P45, DOI 10.1109/APWeb.2010.67
   Kim NS, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317853
   Kumar D, 2022, PHYS REP, V958, P1, DOI 10.1016/j.physrep.2022.02.001
   Lee HS, 2010, DATA KNOWL ENG, V69, P901, DOI 10.1016/j.datak.2010.03.004
   Lepers B, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P447, DOI 10.1145/3341301.3359628
   Liang YP, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218708
   Liu JH, 2020, PROC VLDB ENDOW, V13, P1078, DOI 10.14778/3384345.3384355
   Lu BT, 2020, Arxiv, DOI arXiv:2003.07302
   Luo C, 2020, VLDB J, V29, P393, DOI 10.1007/s00778-019-00555-y
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Nam M, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P31
   NIEVERGELT J, 1984, ACM T DATABASE SYST, V9, P38, DOI 10.1145/348.318586
   Nitin Vinayak Agrawal, 2021, Kaggle: 13 Dimension 10 Million Big Data High Dimension
   Puglia GO, 2019, IEEE ACCESS, V7, P25836, DOI 10.1109/ACCESS.2019.2899463
   Rashidi S, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3332257
   Robinson J. J., 1981, Paper, 32nd Annual Meeting of the European Association for Animal Production
   Sai Tung On, 2009, 2009 Tenth International Conference on Mobile Data Management: Systems, Services and Middleware (MDM 2009), P323, DOI 10.1109/MDM.2009.48
   Samet H, 2006, FDN MULTIDIMENSIONAL
   Scargall Steve, 2020, Programming Persistent Memory: A Comprehensive Guide for Developers
   Shihao Song, 2020, ISMM 2020: Proceedings of the 2020 ACM SIGPLAN International Symposium on Memory Management, P30, DOI 10.1145/3381898.3397210
   Trybulec Wojciech A, 1990, Journal of Formalized Mathematics, V2, P1
   Wang Huiying, 2017, P ACM TUR 50 CEL C C, P1
   Xu J, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P323
NR 45
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3608033
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300022
DA 2024-07-18
ER

PT J
AU Wu, YR
   Zhang, LL
   Gu, ZH
   Lu, H
   Wan, SH
AF Wu, Yirui
   Zhang, Lilai
   Gu, Zonghua
   Lu, Hu
   Wan, Shaohua
TI Edge-AI-Driven Framework with Efficient Mobile Network Design for Facial
   Expression Recognition
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deep learning; Facial Expression Recognition; edge computing; cloud
   offloading
ID ATTENTION
AB Facial Expression Recognition (FER) in the wild poses significant challenges due to realistic occlusions, illumination, scale, and head pose variations of the facial images. In this article, we propose an Edge-AI-driven framework for FER. On the algorithms aspect, we propose two attention modules, Arbitrary-oriented Spatial Pooling (ASP) and Scalable Frequency Pooling (SFP), for effective feature extraction to improve classification accuracy. On the systems aspect, we propose an edge-cloud joint inference architecture for FER to achieve low-latency inference, consisting of a lightweight backbone network running on the edge device, and two optional attention modules partially offloaded to the cloud. Performance evaluation demonstrates that our approach achieves a good balance between classification accuracy and inference latency.
C1 [Wu, Yirui; Zhang, Lilai] Hohai Univ, Fochengxi Rd 8, Nanjing 210093, Jiangsu, Peoples R China.
   [Gu, Zonghua] Umea Univ, SE-90187 Umea, Sweden.
   [Lu, Hu] Jiangsu Univ, Xuefu Rd 301, Zhenjiang, Jiangsu, Peoples R China.
   [Wan, Shaohua] Univ Elect Sci & Technol China, Guanguang Rd 1301-78, Shenzhen 518028, Guangdong, Peoples R China.
C3 Hohai University; Umea University; Jiangsu University; University of
   Electronic Science & Technology of China
RP Gu, ZH (corresponding author), Umea Univ, SE-90187 Umea, Sweden.; Wan, SH (corresponding author), Univ Elect Sci & Technol China, Guanguang Rd 1301-78, Shenzhen 518028, Guangdong, Peoples R China.
EM wuyirui@hhu.edu.cn; zhanglilai1999@gmail.com; zonghua.gu@umu.se;
   luhu@ujs.edu.cn; shaohua.wan@ieee.org
RI Gu, Zonghua/IWD-6576-2023; Wan, Shaohua/B-9243-2014
OI Gu, Zonghua/0000-0003-4228-2774; Wu, Yirui/0000-0003-3022-3718; Wan,
   Shaohua/0000-0001-7013-9081
FU National Natural Science Foundation of China [62172438]; Key Project of
   Shenzhen City Special Fund for Fundamental Research [202208183000751];
   National Key R&D Program of China [2021YFB3900601]; Fundamental Research
   Funds for the Central Universities [B220202074]; Joint Foundation of the
   Ministry of Education [8091B022123]; Kempe Foundation, Sweden; JLU
FX This work was supported by National Natural Science Foundation of China
   under Grant No. 62172438, Key Project of Shenzhen City Special Fund for
   Fundamental Research under Grant No. 202208183000751, National Key R&D
   Program of China under Grant No. 2021YFB3900601, Fundamental Research
   Funds for the Central Universities under Grant No. B220202074,
   Fundamental Research Funds for the Central Universities, JLU, Joint
   Foundation of the Ministry of Education under Grant No. 8091B022123, and
   the Kempe Foundation, Sweden.
CR Al-bayati Z, 2015, ASIA S PACIF DES AUT, P630, DOI 10.1109/ASPDAC.2015.7059079
   Barsoum E, 2016, ICMI'16: PROCEEDINGS OF THE 18TH ACM INTERNATIONAL CONFERENCE ON MULTIMODAL INTERACTION, P279, DOI 10.1145/2993148.2993165
   Behera A, 2021, AAAI CONF ARTIF INTE, V35, P929
   Bhardwaj K, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358205
   Choudhary T, 2020, ARTIF INTELL REV, V53, P5113, DOI 10.1007/s10462-020-09816-7
   Dhall A, 2011, 2011 IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION WORKSHOPS (ICCV WORKSHOPS)
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hou QB, 2021, PROC CVPR IEEE, P13708, DOI 10.1109/CVPR46437.2021.01350
   Hu J, 2018, PROC CVPR IEEE, P7132, DOI [10.1109/CVPR.2018.00745, 10.1109/TPAMI.2019.2913372]
   Jayakodi NK, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3366636
   Jayakodi Nitthilan Kanappan, 2020, P IEEEACM INT C COMP, V23
   Jin X, 2022, PATTERN RECOGN, V121, DOI 10.1016/j.patcog.2021.108159
   Langner O, 2010, COGNITION EMOTION, V24, P1377, DOI 10.1080/02699930903485076
   Li E, 2020, IEEE T WIREL COMMUN, V19, P447, DOI 10.1109/TWC.2019.2946140
   Li Y, 2018, INT C PATT RECOG, P2209, DOI 10.1109/ICPR.2018.8545853
   Li Y, 2019, IEEE T IMAGE PROCESS, V28, P2439, DOI 10.1109/TIP.2018.2886767
   Liu GD, 2014, 2014 IEEE 20TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA)
   Liu YY, 2018, PATTERN RECOGN, V84, P251, DOI 10.1016/j.patcog.2018.07.016
   Luan SY, 2023, CONCURR COMP-PRACT E, V35, DOI 10.1002/cpe.7351
   Ma NN, 2018, LECT NOTES COMPUT SC, V11218, P122, DOI 10.1007/978-3-030-01264-9_8
   Meng WJ, 2017, Arxiv, DOI arXiv:1701.00485
   Oh Y, 2021, PROC CVPR IEEE, P6909, DOI 10.1109/CVPR46437.2021.00684
   Panda P, 2016, DES AUT TEST EUROPE, P475
   Park J., 2018, BRIT MACH VIS C, P147
   Qin ZQ, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P763, DOI 10.1109/ICCV48922.2021.00082
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Schuurmans M, 2018, Arxiv, DOI arXiv:1806.02705
   Sovrasov V., 2022, PTFLOPS FLOPS COUNTI
   Stamoulis D, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240796
   van der Walt S, 2011, COMPUT SCI ENG, V13, P22, DOI 10.1109/MCSE.2011.37
   Vesdapunt N, 2021, PROC CVPR IEEE, P1674, DOI 10.1109/CVPR46437.2021.00172
   Wang K, 2020, IEEE T IMAGE PROCESS, V29, P4057, DOI 10.1109/TIP.2019.2956143
   Wang Q, 2020, INT SYM QUAL ELECT, P1, DOI [10.1109/isqed48828.2020.9137057, 10.1109/ISQED48828.2020.9137057, 10.1109/CVPR42600.2020.01155]
   Wang W., 2021, P IEEE C COMPUTER VI, P16195
   Woo SH, 2018, LECT NOTES COMPUT SC, V11211, P3, DOI 10.1007/978-3-030-01234-2_1
   Wu YR, 2023, IEEE T NETW SCI ENG, V10, P3086, DOI 10.1109/TNSE.2022.3151502
   Xie SY, 2019, PATTERN RECOGN, V92, P177, DOI 10.1016/j.patcog.2019.03.019
   Zhai SF, 2017, PROC CVPR IEEE, P4003, DOI 10.1109/CVPR.2017.426
   Zhao ZQ, 2021, AAAI CONF ARTIF INTE, V35, P3510
   Zhao ZQ, 2021, IEEE T IMAGE PROCESS, V30, P6544, DOI 10.1109/TIP.2021.3093397
NR 40
TC 32
Z9 32
U1 13
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 57
DI 10.1145/3587038
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400018
HC Y
HP N
DA 2024-07-18
ER

PT J
AU Yan, ZJ
   Zhuang, Y
   Zheng, WN
   Gu, JJ
AF Yan, Zujia
   Zhuang, Yi
   Zheng, Weining
   Gu, Jingjing
TI Multi-bit Data Flow Error Detection Method Based on SDC Vulnerability
   Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Error detection; multi-bit SDC vulnerability; support vector machine
ID SINGLE-BIT; INSTRUCTIONS
AB One of the most difficult data flow errors to detect caused by single-event upsets in space radiation is the Silent Data Corruption (SDC). To solve the problem of multi-bit upsets causing program SDC, an instruction multi-bit SDC vulnerability predictionmodel based on one-class support vectormachine classification is built using SDC vulnerability analysis, which has more accurate vulnerability instruction identification capabilities. By hardening the program with selective instruction redundancy, we propose a multi-bit data flow error detection method for detecting SDC error (SDCVA-OCSVM), aiming to protect the data in the memory or register used by the program. We have also verified the effectiveness of the method through comparative experiments. The method has been verified to have a higher error detection rate and lower code size and time overhead.
C1 [Yan, Zujia; Zhuang, Yi; Gu, Jingjing] Nanjing Univ Aeronaut & Astronaut, 29 Jiangjun Rd, Nanjing 211106, Jiangsu, Peoples R China.
   [Zheng, Weining] Harbin Inst Technol, 92 West Dazhi St, Harbin 150001, Heilongjiang, Peoples R China.
C3 Nanjing University of Aeronautics & Astronautics; Harbin Institute of
   Technology
RP Zhuang, Y (corresponding author), Nanjing Univ Aeronaut & Astronaut, 29 Jiangjun Rd, Nanjing 211106, Jiangsu, Peoples R China.
EM yanzujia@nuaa.edu.cn; zy16@nuaa.edu.cn; 20B903074@stu.hit.edu.cn;
   gujingjing@nuaa.edu.cn
OI Zhuang, Yi/0000-0003-0706-0148
FU National Natural Science Foundation of China [61572253, 62072235]
FX This work was supported by the National Natural Science Foundation of
   China (General Program) under Grants No. 61572253 and No. 62072235.
CR Abazari MA, 2012, CSI INT SYMP COMPUT, P115, DOI 10.1109/CADS.2012.6316430
   [Anonymous], 2012, Proceedings of the 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks
   Bem E. Z., 2003, SIGCSE Bulletin, V35, P64, DOI 10.1145/792548.611934
   Breiman L, 2001, MACH LEARN, V45, P5, DOI 10.1023/A:1010933404324
   Chang Jin, 2018, KEXUE, V70, P18
   Chatzidimitriou A, 2019, I S WORKL CHAR PROC, P119, DOI 10.1109/IISWC47752.2019.9042036
   Chielle E, 2016, IEEE T NUCL SCI, V63, P2208, DOI 10.1109/TNS.2016.2525735
   Fang YP, 2016, IEEE T DEVICE MAT RE, V16, P132, DOI 10.1109/TDMR.2016.2535663
   Goerl RC, 2018, MICROELECTRON RELIAB, V88-90, P214, DOI 10.1016/j.microrel.2018.07.060
   Hari SKS, 2012, ACM SIGPLAN NOTICES, V47, P123, DOI 10.1145/2189750.2150990
   Huang Gong, 2020, Journal of Computer Applications, V40, P917, DOI 10.11772/j.issn.1001-9081.2019071309
   Huang H, 2017, IEEE ANN INT CONF CY, P1252, DOI 10.1109/CYBER.2017.8446584
   Jain AK, 1996, COMPUTER, V29, P31, DOI 10.1109/2.485891
   Kirsch M.T., 2011, NASA Engineering and Safety Center Technical Assessment Report
   Liu LP, 2019, KSII T INTERNET INF, V13, P1566, DOI 10.3837/tiis.2019.03.025
   Ma JC, 2019, IEEE ACCESS, V7, P118135, DOI 10.1109/ACCESS.2019.2936893
   Maglaras LA, 2014, ELECTRON LETT, V50, P1935, DOI 10.1049/el.2014.2897
   Mirjalili S, 2014, ADV ENG SOFTW, V69, P46, DOI 10.1016/j.advengsoft.2013.12.007
   Mittal N, 2016, APPL COMPUT INTELL S, V2016, DOI 10.1155/2016/7950348
   Murthy SK, 1998, DATA MIN KNOWL DISC, V2, P345, DOI 10.1023/A:1009744630224
   Nicolaidis M., 2010, SOFT ERRORS MODERN E, V41
   Oh N, 2002, IEEE T RELIAB, V51, P63, DOI 10.1109/24.994913
   Pattabiraman K, 2008, I C DEPEND SYS NETWO, P472, DOI 10.1109/DSN.2008.4630118
   Petersen Edward., 2011, Single event effects in aerospace
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   Sabet MA, 2018, IEEE DES TEST, V35, P78, DOI 10.1109/MDAT.2018.2863703
   Vijayan A, 2018, IEEE T COMPUT AID D, V37, P499, DOI 10.1109/TCAD.2017.2706558
   Wang C, 2018, IEEE INT C CL COMP, P168, DOI 10.1109/CLUSTER.2018.00035
   Wang ZF, 2019, IEEE ACCESS, V7, P181580, DOI 10.1109/ACCESS.2019.2959699
   Xu X, 2012, I C DEPEND SYS NETWO
   Yang N, 2019, IEEE ACCESS, V7, P40210, DOI 10.1109/ACCESS.2019.2905842
   Yang Xue-Jun, 2007, Journal of Software, V18, P808, DOI 10.1360/jos180808
   Yang Zi, 2019, YANHUANG CHUNQIU, V9, P19
   [姚远远 Yao Yuanyuan], 2018, [小型微型计算机系统, Journal of Chinese Computer Systems], V39, P2146
   Yoshimoto S, 2012, IEICE T ELECTRON, VE95C, P1675, DOI 10.1587/transele.E95.C.1675
NR 35
TC 3
Z9 3
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 49
DI 10.1145/3572838
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400010
DA 2024-07-18
ER

PT J
AU Pal, S
   Venkataramani, S
   Srinivasan, V
   Gopalakrishnan, K
AF Pal, Subhankar
   Venkataramani, Swagath
   Srinivasan, Viji
   Gopalakrishnan, Kailash
TI OnSRAM: Efficient Inter-Node On-Chip Scratchpad Management in Deep
   Learning Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Artificial intelligence; neural networks; compiler; hardware
   acceleration; memory management
ID PERFORMANCE
AB Hardware acceleration of Artificial Intelligence (AI) workloads has gained widespread popularity with its potential to deliver unprecedented performance and efficiency. An important challenge remains in how AI accelerators are programmed to sustain high utilization without impacting end-user productivity. Prior software optimizations start with an input graph and focus on node-level optimizations, viz. dataflows and hierarchical tiling, and graph-level optimizations such as operation fusion. However, little effort has been devoted to inter-node on-chip scratchpad memory (SPM) management in Deep Learning (DL) accelerators, whose significance is bolstered by the recent trends in complex network topologies and the emergence of eager execution in DL frameworks.
   We characterize and show that there exists up to a 5.2x performance gap in DL inference to be bridged using SPM management and propose OnSRAM, a novel SPM management framework integrated with the compiler runtime of a DL accelerator. We develop two variants, viz. OnSRAM-Static, which works on static graphs to identify data structures that can be lucratively held on-chip based on their size, liveness and significance, and OnSRAM-Eager, which targets an eager execution model (no graph) and uses a history-based speculative scheme to hold/discard data structures. We integrate OnSRAM with TensorFlow and analyze it on multiple accelerator configurations. Across a suite of 12 images, objects, and language networks, on a 3 TFLOP system with a 2 MB SPM and 32 GBps external memory bandwidth, OnSRAM-Static and OnSRAM-Eager achieve 1.02-4.8x and 1.02-3.1x reduction in inference latency (batch size of 1), over a baseline with no SPM management. In terms of energy savings, we observe average reductions of 1.51x (up to 4.1x) and 1.23x (up to 2.9x) for the static and eager execution scenarios, respectively.
C1 [Pal, Subhankar; Venkataramani, Swagath; Srinivasan, Viji; Gopalakrishnan, Kailash] IBM Thomas J Watson Res Ctr, 1101 Kitchawan Rd, Yorktown Hts, NY 10598 USA.
C3 International Business Machines (IBM)
RP Pal, S (corresponding author), IBM Thomas J Watson Res Ctr, 1101 Kitchawan Rd, Yorktown Hts, NY 10598 USA.
EM subhankar.pal@ibm.com; swagath.venkataramani@ibm.com; viji@us.ibm.com;
   kailash@us.ibm.com
RI Pal, Subhankar/AAY-7354-2021; Venkataramani, Swagath/AAA-9473-2022
OI Pal, Subhankar/0000-0002-1564-7443; 
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Agrawal A, 2021, ISSCC DIG TECH PAP I, V64, P144, DOI 10.1109/ISSCC42613.2021.9365791
   Ahn B. H., 2020, P MACHINE LEARNING S
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Alwani M, 2016, INT SYMP MICROARCH
   [Anonymous], 2016, GOOGLE SUPERCHARGES
   [Anonymous], 2017, NVIDIA TENSOR CORES
   Ardakani A, 2020, IEEE T COMPUT, V69, P138, DOI 10.1109/TC.2019.2941875
   Ardakani A, 2018, IEEE T CIRCUITS-I, V65, P1349, DOI 10.1109/TCSI.2017.2757036
   Ben-Nun T, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3320060
   BRIGGS P, 1994, ACM T PROGR LANG SYS, V16, P428, DOI 10.1145/177492.177575
   Calder B, 1999, CONF PROC INT SYMP C, P64, DOI 10.1145/307338.300985
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chen CY, 2018, AAAI CONF ARTIF INTE, P2827
   CHEN TF, 1995, IEEE T COMPUT, V44, P609, DOI 10.1109/12.381947
   CHEN TF, 1994, CONF PROC INT SYMP C, P223
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Choi J, 2018, Arxiv, DOI [arXiv:1805.06085, DOI 10.48550/ARXIV.1805.06085, 10.48550/arXiv.1805.06085]
   Courbariaux M, 2015, ADV NEUR IN, V28
   Cyphers S, 2018, Arxiv, DOI arXiv:1801.08058
   Das Dipankar, 2016, arXiv
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Eldridge S, 2015, INT CONFER PARA, P99, DOI 10.1109/PACT.2015.21
   Farabet C, 2011, COMP VIS PATT REC WO, P109, DOI DOI 10.1109/CVPRW.2011.5981829
   Fleischer B, 2018, SYMP VLSI CIRCUITS, P35, DOI 10.1109/VLSIC.2018.8502276
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gao C, 2020, IEEE J EM SEL TOP C, V10, P419, DOI 10.1109/JETCAS.2020.3040300
   Gao YX, 2018, PR MACH LEARN RES, V80
   Goodfellow I., 2014, P ADV NEUR INF PROC
   Google, 2017, GOOGL AI BLOG EAG EX
   Gupta S, 2015, PR MACH LEARN RES, V37, P1737
   Hadidi R, 2019, I S WORKL CHAR PROC, P35, DOI [10.1109/iiswc47752.2019.9041955, 10.1109/IISWC47752.2019.9041955]
   Han SY, 2016, IEEE ICC, DOI 10.1109/ICC.2016.7511104
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hennessy JL, 2019, COMMUN ACM, V62, P48, DOI 10.1145/3282307
   Huang CT, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P182, DOI 10.1145/3352460.3358263
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Iandola FN, 2016, PROC CVPR IEEE, P2592, DOI 10.1109/CVPR.2016.284
   Jaderberg M, 2014, Arxiv, DOI arXiv:1405.3866
   Jain S, 2018, DES AUT CON, DOI 10.1145/3195970.3196012
   Jiang YM, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P463
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kim D, 2016, CONF PROC INT SYMP C, P380, DOI 10.1109/ISCA.2016.41
   Krizhevsky A, 2014, Arxiv, DOI arXiv:1404.5997
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kwon H, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P754, DOI 10.1145/3352460.3358252
   Kwon H, 2018, ACM SIGPLAN NOTICES, V53, P461, DOI [10.1145/3173162.3173176, 10.1145/3296957.3173176]
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Liu SL, 2016, CONF PROC INT SYMP C, P393, DOI 10.1109/ISCA.2016.42
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Lym S., 2019, P MACHINE LEARNING S, P264
   Majumdar A, 2012, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2133382.2133388
   Marcuello P, 1999, INT SYMP MICROARCH, P230, DOI 10.1109/MICRO.1999.809461
   Mirhoseini A., 2018, Hierarchical planning for device placement
   Mirhoseini A, 2017, PR MACH LEARN RES, V70
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   O'Connor M, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P41, DOI 10.1145/3123939.3124545
   Pal S, 2021, INT SYMP MICROARCH, P1005, DOI 10.1145/3466752.3480134
   Pal S, 2021, INT SYM PERFORM ANAL, P240, DOI 10.1109/ISPASS51385.2021.00046
   Pal S, 2020, INT CONFER PARA, P175, DOI 10.1145/3410463.3414627
   Pal S, 2019, S VLSI TECH, pC150, DOI 10.23919/vlsic.2019.8778147
   Pal S, 2018, INT S HIGH PERF COMP, P724, DOI 10.1109/HPCA.2018.00067
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Park DH, 2020, IEEE J SOLID-ST CIRC, V55, P933, DOI 10.1109/JSSC.2019.2960480
   Pellauer M, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P137, DOI 10.1145/3297858.3304025
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Reagen B, 2016, CONF PROC INT SYMP C, P267, DOI 10.1109/ISCA.2016.32
   Rhu M, 2016, INT SYMP MICROARCH
   Rotem N, 2019, Arxiv, DOI arXiv:1805.00907
   Seide F, 2014, INTERSPEECH, P1058
   Sen S, 2019, IEEE T COMPUT, V68, P912, DOI 10.1109/TC.2018.2879434
   Simon WA, 2019, PR GR LAK SYMP VLSI, P207, DOI 10.1145/3299874.3317979
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Steiner Benoit, 2019, P NEURIPS
   Sutskever I, 2014, ADV NEUR IN, V27
   Szegedy C, 2017, AAAI CONF ARTIF INTE, P4278
   Szegedy C, 2016, PROC CVPR IEEE, P2818, DOI 10.1109/CVPR.2016.308
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tao XH, 2021, J SUPERCOMPUT, V77, P14502, DOI 10.1007/s11227-021-03853-x
   Taylor A, 2003, Treebanks: Building and using parsed corpora, P5, DOI [DOI 10.1007/978-94-010-0201-1_1, 10.1007/978-94-010-0201-11]
   Vaswani A, 2017, ADV NEUR IN, V30
   Venkataramani Swagath, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P1, DOI 10.1145/2540708.2540710
   Venkataramani S, 2021, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA52012.2021.00021
   Venkataramani S, 2019, 2019 IEEE 26TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS (HIPC), P225, DOI 10.1109/HiPC.2019.00036
   Venkataramani S, 2019, IEEE MICRO, V39, P102, DOI 10.1109/MM.2019.2931584
   Venkataramani S, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P13, DOI 10.1145/3079856.3080244
   Venkataramani S, 2017, INT CONFER PARA, P146, DOI 10.1109/PACT.2017.39
   Venkataramani S, 2014, I SYMPOS LOW POWER E, P27, DOI 10.1145/2627369.2627613
   Wang K, 1997, INT SYMP MICROARCH, P281, DOI 10.1109/MICRO.1997.645819
   Wechsler Ofri, 2019, 2019 IEEE Hot Chips 31 Symposium (HCS), DOI 10.1109/HOTCHIPS.2019.8875671
   Xie SN, 2017, PROC CVPR IEEE, P5987, DOI 10.1109/CVPR.2017.634
   Xin He, 2020, ICS '20: Proceedings of the 34th ACM International Conference on Supercomputing, DOI 10.1145/3392717.3392751
   Xiong Yan, 2020, P 82 EAGE ANN C EXHI, P1
   Zhang MJ, 2021, INT PARALL DISTRIB P, P151, DOI 10.1109/IPDPS49936.2021.00024
   Zhang XP, 2013, PLOS ONE, V8, DOI [10.1371/journal.pone.0053995, 10.1371/journal.pone.0057805, 10.1371/journal.pone.0053931]
   Zoph B, 2017, Arxiv, DOI [arXiv:1611.01578, DOI 10.48550/ARXIV.1611.01578]
NR 101
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 86
DI 10.1145/3530909
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900020
DA 2024-07-18
ER

PT J
AU Park, JH
   Kim, KM
   Lee, S
AF Park, Jun-Hyung
   Kim, Kang-Min
   Lee, Sangkeun
TI Quantized Sparse Training: A Unified Trainable Framework for Joint
   Pruning and Quantization in DNNs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deep learning; model compression; joint pruning and quantization; neural
   network
AB Deep neural networks typically have extensive parameters and computational operations. Pruning and quantization techniques have been widely used to reduce the complexity of deep models. Both techniques can be jointly used for realizing significantly higher compression ratios. However, separate optimization processes and difficulties in choosing the hyperparameters limit the application of both the techniques simultaneously. In this study, we propose a novel compression framework, termed as quantized sparse training, that prunes and quantizes networks jointly in a unified training process. We integrate pruning and quantization into a gradient-based optimization process based on the straight-through estimator. Quantized sparse training enables us to simultaneously train, prune, and quantize a network from scratch. The empirical results validate the superiority of the proposed methodology over the recent state-of-the-art baselines with respect to both the model size and accuracy. Specifically, quantized sparse training achieves a 135 KB model size in the case of VGG16, without any accuracy degradation, which is 40% of the model size feasible based on the state-of-the-art pruning and quantization approach.
C1 [Park, Jun-Hyung; Lee, Sangkeun] Korea Univ, 145 Anam Ro, Seoul 02841, South Korea.
   [Kim, Kang-Min] Catholic Univ Korea, 43 Jibong Ro, Bucheon Si 14662, Gyeonggi Do, South Korea.
C3 Korea University; Catholic University of Korea
RP Lee, S (corresponding author), Korea Univ, 145 Anam Ro, Seoul 02841, South Korea.
EM irish07@korea.ac.kr; kangmin89@catholic.ac.kr; yalphy@korea.ac.kr
OI Park, Jun-Hyung/0000-0002-7900-3743; Kim, Kang-Min/0000-0003-2335-7072
FU National Research Foundation of Korea (NRF) - Korea government (MSIT)
   [2020R1A4A1018309]; Institute of Information & communications Technology
   Planning & Evaluation (IITP) - Korea government (MSIT)
   [2020R1A4A1018309, 2019-0-00079]
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant funded by the Korea government (MSIT) (Grant No.
   2021R1A2C3010430), the National Research Foundation of Korea (NRF) grant
   funded by the Korea government (MSIT) (Grant No. 2020R1A4A1018309), and
   Institute of Information & communications Technology Planning &
   Evaluation (IITP) grant funded by the Korea government (MSIT) (Grant No.
   2019-0-00079, Artificial Intelligence Graduate School Program (Korea
   University)).
CR Abdelaziz Hamzah, 2021, Proceedings of Machine Learning and Systems, V3, P223
   Alvarez J M., 2016, P NIPS, P2270
   [Anonymous], 1990, Adv Neural Inform Process Syst.
   [Anonymous], 2017, P INT C LEARNING REP
   [Anonymous], 2018, MIXED PRECISION TRAINING
   Ba LJ, 2014, ADV NEUR IN, V27
   Banner R, 2019, ADV NEUR IN, V32
   Bellec G., 2017, ARXIV171105136
   Bengio Y, 2013, Arxiv, DOI arXiv:1308.3432
   Bhalgat Y, 2020, IEEE COMPUT SOC CONF, P2978, DOI 10.1109/CVPRW50498.2020.00356
   Chen TQ, 2016, Arxiv, DOI [arXiv:1511.05641, DOI 10.48550/ARXIV.1511.05641]
   Choukroun Y, 2019, IEEE INT CONF COMP V, P3009, DOI 10.1109/ICCVW.2019.00363
   Courbariaux M, 2016, Arxiv, DOI [arXiv:1602.02830, 10.48550/arXiv.1602.02830]
   Dai XL, 2019, IEEE T COMPUT, V68, P1487, DOI 10.1109/TC.2019.2914438
   Denton E, 2014, ADV NEUR IN, V27
   Dettmers T., 2019, SPARSE NETWORKS SCRA
   Devlin J, 2019, 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES (NAACL HLT 2019), VOL. 1, P4171
   Dong X, 2019, arXiv
   Elthakeb Ahmed, 2019, P NEURIPS ML SYSTEMS
   Esser Steven K, 2020, INT C LEARN REPR ICL
   Feng BY, 2021, Arxiv, DOI arXiv:2106.12169
   Foldy-Porto T, 2020, Arxiv, DOI arXiv:2002.02949
   Franco J, 2021, PHYSIOTHER THEOR PR, V37, P1419, DOI 10.1080/09593985.2019.1709234
   Glorot X., 2010, 13 INT C ARTIFICIAL, V9, P249
   Goldberg Y, 2016, J ARTIF INTELL RES, V57, P345, DOI 10.1613/jair.4992
   Gong RH, 2019, IEEE I CONF COMP VIS, P4851, DOI 10.1109/ICCV.2019.00495
   Gordon A, 2018, PROC CVPR IEEE, P1586, DOI 10.1109/CVPR.2018.00171
   Guo Y., 2016, Advances in neural information processing systems, P1387
   Han  S., 2015, ARXIV151000149
   Han S, 2015, ADV NEUR IN, V28
   He KM, 2015, IEEE I CONF COMP VIS, P1026, DOI 10.1109/ICCV.2015.123
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2234
   He Y, 2019, PROC CVPR IEEE, P4335, DOI 10.1109/CVPR.2019.00447
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   Hinton G, 2012, IEEE SIGNAL PROC MAG, V29, P82, DOI 10.1109/MSP.2012.2205597
   Hongxu Yin, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P8712, DOI 10.1109/CVPR42600.2020.00874
   Maddison CJ, 2017, Arxiv, DOI arXiv:1611.00712
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jang E., 2016, ARXIV161101144
   Jia Z, 2019, Arxiv, DOI arXiv:1903.07486
   Kim J, 2019, Qkd: Quantization-aware knowledge distillation
   Krishnamoorthi R, 2018, Arxiv, DOI arXiv:1806.08342
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Leng C, 2018, AAAI CONF ARTIF INTE, P3466
   Li FF, 2016, Arxiv, DOI arXiv:1605.04711
   Liu JJ, 2020, Arxiv, DOI arXiv:2005.06870
   Liu Z., 2019, P INT C LEARNING REP
   Liu ZC, 2019, IEEE I CONF COMP VIS, P3295, DOI [10.1109/ICCV.2019.00339, 10.1109/ICCV.2019.00339D\]
   Liu Z, 2017, IEEE I CONF COMP VIS, P2755, DOI 10.1109/ICCV.2017.298
   Liu Zhuang, 2012, COURSERA VIDEO LECT
   Louizos C, 2017, ADV NEUR IN, V30
   Louizos Christos, 2019, P INT C LEARNING REP
   Luo JH, 2019, Arxiv, DOI arXiv:1805.08941
   Minnehan B, 2019, PROC CVPR IEEE, P10707, DOI 10.1109/CVPR.2019.01097
   Mocanu DC, 2018, NAT COMMUN, V9, DOI 10.1038/s41467-018-04316-3
   Molchanov P, 2019, PROC CVPR IEEE, P11256, DOI 10.1109/CVPR.2019.01152
   Mostafa H, 2019, PR MACH LEARN RES, V97
   Nagel M, 2019, IEEE I CONF COMP VIS, P1325, DOI 10.1109/ICCV.2019.00141
   Paszke A, 2019, ADV NEUR IN, V32
   Qin E, 2020, INT S HIGH PERF COMP, P58, DOI 10.1109/HPCA47549.2020.00015
   Jain SR, 2020, Arxiv, DOI arXiv:1903.08066
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Shoukai Xu, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12357), P1, DOI 10.1007/978-3-030-58610-2_1
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Tung F, 2018, PROC CVPR IEEE, P7873, DOI 10.1109/CVPR.2018.00821
   Uhlich S., 2020, INT C LEARN REPR
   van Baalen M., 2020, ADV NEURAL INFORM PR
   Vasquez K, 2021, Arxiv, DOI arXiv:2101.04354
   Vaswani A, 2017, ADV NEUR IN, V30
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Wang ZH, 2020, INT CONFER PARA, P31, DOI 10.1145/3410463.3414654
   Wen W, 2016, ADV NEUR IN, V29
   Wu BC, 2018, Arxiv, DOI arXiv:1812.00090
   Yang HC, 2020, PROC CVPR IEEE, P2175, DOI 10.1109/CVPR42600.2020.00225
   Yang Huanrui, 2020, P INT C LEARNING REP
   Ye SK, 2018, Arxiv, DOI arXiv:1811.01907
   Yin Penghang, 2019, P INT C LEARNING REP
   Zhang JF, 2021, IEEE J SOLID-ST CIRC, V56, P636, DOI 10.1109/JSSC.2020.3043870
   Zhang TY, 2018, LECT NOTES COMPUT SC, V11212, P191, DOI 10.1007/978-3-030-01237-3_12
   Zhao R, 2019, PR MACH LEARN RES, V97
   Zhou Aojun, 2017, P INT C LEARNING REP
   Zhou Shuchang, 2016, arXiv
   Zhu C, 2020, Arxiv, DOI arXiv:2010.07334
   Zoph B., 2017, P 5 INT C LEARN REPR
NR 85
TC 4
Z9 4
U1 4
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 60
DI 10.1145/3524066
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200013
DA 2024-07-18
ER

PT J
AU Günzel, M
   Hakert, C
   Chen, KH
   Chen, JJ
AF Guenzel, Mario
   Hakert, Christian
   Chen, Kuan-Hsun
   Chen, Jian-Jia
TI HEART: Hybrid Memory and Energy-Aware Real-Time Scheduling for
   Multi-Processor Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Software Companion (EMSOFT)
CY OCT 11-15, 2021
CL ELECTR NETWORK
DE Multi-processor; dynamic power management; non-volatile memory; hybrid
   memory architecture; normally-off computing
ID TASKS; PERFORMANCE; ALGORITHMS; MODEL
AB Dynamic power management (DPM) reduces the power consumption of a computing system when it idles, by switching the system into a lowpower state for hibernation. When all processors in the system share the same component, e.g., a shared memory, powering off this component during hibernation is only possible when all processors idle at the same time. For a real-time system, the schedulability property has to be guaranteed on every processor, especially if idle intervals are considered to be actively introduced.
   In this work, we consider real-time systems with hybrid shared-memory architectures, which consist of shared volatile memory (VM) and non-volatile memory (NVM). Energy-efficient execution is achieved by applying DPM to turn off all memories during the hibernation mode. Towards this, we first explore the hybrid memory architectures and suggest a task model, which features configurable hibernation overheads. We propose a multi-processor procrastination algorithm (HEART), based on partitioned earliest-deadline-first (pEDF) scheduling. Our algorithm facilitates reducing the energy consumption by actively enlarging the hibernation time. It enforces all processors to idle simultaneously without violating the schedulability condition, such that the system can enter the hibernation state, where shared memories are turned off. Throughout extensive evaluation of HEART, we demonstrate (1) the increase in potential hibernation time, respectively the decrease in energy consumption, and (2) that our algorithm is not only more general but also has better performance than the state of the art with respect to energy efficiency in most cases.
C1 [Guenzel, Mario; Hakert, Christian; Chen, Kuan-Hsun; Chen, Jian-Jia] TU Dortmund Univ, Dortmund, Germany.
C3 Dortmund University of Technology
RP Günzel, M (corresponding author), TU Dortmund Univ, Dortmund, Germany.
EM mario.guenzel@tu-dortmund.de; christian.hakert@tu-dortmund.de;
   kuan-hsun.chen@tu-dortmund.de; jian-jia.chen@cs.tu-dortmund.de
RI Chen, Kuan-Hsun/AAI-6543-2020; Hakert, Christian/KVC-1741-2024; Chen,
   Jian-Jia/ABJ-6763-2022
OI Chen, Kuan-Hsun/0000-0002-7110-921X; Hakert,
   Christian/0000-0001-9992-9415; Chen, Jian-Jia/0000-0001-8114-9760;
   Gunzel, Mario/0000-0001-7575-7014
FU Deutsche Forschungsgemeinschaft (DFG) [398602212, 405422836]; European
   Research Council (ERC) under the European Union's Horizon 2020 research
   and innovation programme [865170]; European Research Council (ERC)
   [865170] Funding Source: European Research Council (ERC)
FX This work has been supported by Deutsche Forschungsgemeinschaft (DFG),
   as part of Sus-Aware (Project No. 398602212) and as part of OneMemory
   (Project No. 405422836). This result is part of a project (PropRT) that
   has received funding from the European Research Council (ERC) under the
   European Union's Horizon 2020 research and innovation programme (grant
   agreement No. 865170).
CR Augustine J, 2008, SIAM J COMPUT, V37, P1499, DOI 10.1137/05063787X
   Baptiste P, 2006, PROCEEDINGS OF THE SEVENTHEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P364, DOI 10.1145/1109557.1109598
   Baptiste P, 2007, LECT NOTES COMPUT SC, V4698, P136
   Baruah S, 2005, REAL TIM SYST SYMP P, P321
   Bingham BD, 2008, PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS, P153, DOI 10.1109/ISPA.2008.128
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Boukhobza J, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3131848
   Calinescu G, 2018, IEEE T COMPUT, V67, P1121, DOI 10.1109/TC.2018.2805337
   Chen J.-J., 2017, LEIBNIZ T EMBEDDED S, V4
   Chen JJ, 2007, IEEE IC CAD, P289, DOI 10.1109/ICCAD.2007.4397279
   Chen JJ, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P408
   Chen JJ, 2019, REAL-TIME SYST, V55, P144, DOI 10.1007/s11241-018-9316-9
   Chen JJ, 2016, PROC EUROMICR, P61, DOI 10.1109/ECRTS.2016.31
   Chen JJ, 2015, THEOR COMPUT SCI, V595, P46, DOI 10.1016/j.tcs.2015.06.014
   Chen JJ, 2013, REAL TIM SYST SYMP P, P350, DOI 10.1109/RTSS.2013.42
   Chi-Yuan Ha, 2017, 2017 International Conference on Applied System Innovation (ICASI). Proceedings, P37, DOI 10.1109/ICASI.2017.7988339
   Choi J, 2019, IEEE REAL TIME, P331, DOI 10.1109/RTAS.2019.00035
   Demaine ED, 2013, J SCHEDULING, V16, P151, DOI 10.1007/s10951-012-0309-6
   Devadas V, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P34
   Devi UC, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P23, DOI 10.1109/EMRTS.2003.1212723
   Dhiman G, 2009, DES AUT CON, P664
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Fan XB, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P129, DOI 10.1109/LPE.2001.945388
   Fu Chenchen, 2017, IEEE T VLSI SYST
   Günzel M, 2021, REAL-TIME SYST, V57, P387, DOI 10.1007/s11241-020-09362-z
   Gunzel M, 2020, REAL-TIME SYST, V56, P490, DOI 10.1007/s11241-020-09353-0
   Hakan Aydin VinayDevadas., 2008, P 8 INT C EMBEDDED S, P99
   Hakert C, 2020, IEEE NON-VOLATILE ME, P30, DOI 10.1109/nvmsa51238.2020.9188136
   Hakert C, 2020, ASIA S PACIF DES AUT, P651, DOI 10.1109/ASP-DAC47756.2020.9045418
   Hakert Christian, 2020, 25 AS S PAC DES AUT
   Huang WH, 2016, DES AUT TEST EUROPE, P1078
   Inci Ahmet, 2020, ARXIV PREPRINT ARXIV
   Inci AF, 2020, DES AUT TEST EUROPE, P1295, DOI 10.23919/DATE48585.2020.9116263
   Irani S, 2007, ACM T ALGORITHMS, V3, DOI 10.1145/1290672.1290678
   Jejurikar R., 2004, SIGPLAN Notices, V39, P57, DOI 10.1145/998300.997173
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Lakshmanan Karthik, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P3, DOI 10.1109/RTAS.2010.38
   Lee YH, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P105
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J. W. S., 2000, REAL-TIME SYST
   Liu S, 2021, IEEE T FUZZY SYST, V29, P90, DOI 10.1109/TFUZZ.2020.3006520
   Paradiso JA, 2005, IEEE PERVAS COMPUT, V4, P18, DOI 10.1109/MPRV.2005.9
   Patel SN, 2017, IEEE PERVAS COMPUT, V16, P32, DOI 10.1109/MPRV.2017.2940955
   Poremba M, 2015, IEEE COMPUT ARCHIT L, V14, P140, DOI 10.1109/LCA.2015.2402435
   Rajkumar Ragunathan, 1991, DEALING SUSPENDING P
   Sun J, 1996, INT CON DISTR COMP S, P38, DOI 10.1109/ICDCS.1996.507899
   Texas Instruments, 2018, AM654X EVM US GUID
   Texas Instruments, 2017, MSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User's guide
   Zhu YF, 2005, REAL-TIME SYST, V31, P33, DOI 10.1007/s11241-005-2744-3
NR 49
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 88
DI 10.1145/3477019
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600039
OA Bronze
DA 2024-07-18
ER

PT J
AU Singh, NK
   Saha, I
AF Singh, Nikhil Kumar
   Saha, Indranil
TI Specification Guided Automated Synthesis of Feedback Controllers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Feedback control; controller synthesis; multi-parameter tuning;
   parametric signal temporal logic; falsification
ID TOOL
AB The growing use of complex Cyber-Physical Systems (CPSs) in safety-critical applications has led to the demand for the automatic synthesis of robust feedback controllers that satisfy a given set of formal specifications. Controller synthesis from the high-level specification is an NP-Hard problem. We propose a heuristic-based automated technique that synthesizes feedback controllers guided by Signal Temporal Logic (STL) specifications. Our technique involves rigorous analysis of the traces generated by the closed-loop system, matrix decomposition, and an incremental multi-parameter tuning procedure. In case a controller cannot be found to satisfy all the specifications, we propose a technique for modifying the unsatisfiable specifications so that the controller synthesized for the satisfiable subset of specifications now also satisfies the modified specifications. We demonstrate our technique on eleven controllers used as standard closed-loop control system benchmarks, including complex controllers having multiple independent or nested control loops. Our experimental results establish that the proposed algorithm can automatically solve complex feedback controller synthesis problems within a few minutes.
C1 [Singh, Nikhil Kumar; Saha, Indranil] Indian Inst Technol Kanpur, Dept Comp Sci & Engn, Kanpur 208016, Uttar Pradesh, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kanpur
RP Singh, NK (corresponding author), Indian Inst Technol Kanpur, Dept Comp Sci & Engn, Kanpur 208016, Uttar Pradesh, India.
EM nksingh@cse.iitk.ac.in; isaha@cse.iitk.ac.in
FU Government of India; MHRD IMPRINT
FX The authors would like to thank the anonymous reviewers for their
   detailed review and insightful comments on the originally
   submittedmanuscript. The authors also thank Alexandre Donze for his
   support inworking with the BREACHToolbox. The first author acknowledges
   the Prime Minister's Research Fellowship from the Government of India
   for supporting this research. This research work was carried out as part
   of the FMSAFE project supported by MHRD IMPRINT.
CR Annapureddy Y, 2011, LECT NOTES COMPUT SC, V6605, P254, DOI 10.1007/978-3-642-19835-9_21
   Asarin Eugene, 2012, P 2 INT C RUNTIME VE, P147, DOI [DOI 10.1007/978-3-642-29860-8_12, DOI 10.1007/978-3-642-29860-812]
   Atherton D. P., 2000, INT J ADAPT CONTROL, V14, P559
   Bartocci E, 2018, HSCC 2018: PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (PART OF CPS WEEK), P197, DOI 10.1145/3178126.3178131
   Blondel V, 1997, SIAM J CONTROL OPTIM, V35, P2118, DOI 10.1137/S0363012994272630
   Bogomolov S, 2010, LECT NOTES COMPUT SC, V6252, P67
   Bozkurt Alper Kamil, 2020, 2020 IEEE INT C ROB, P10349, DOI 10.1109/ICRA40945.2020.9196796
   CHAN TF, 1987, LINEAR ALGEBRA APPL, V88-9, P67, DOI 10.1016/0024-3795(87)90103-0
   CTMS, 600 MOT
   CTMS, AIRCR PITCH
   CTMS, INV PEND
   Dimitrova R, 2020, ACTA INFORM, V57, P107, DOI 10.1007/s00236-019-00348-4
   Donze Alexandre, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P264, DOI 10.1007/978-3-642-39799-8_19
   Donzé A, 2010, LECT NOTES COMPUT SC, V6174, P167, DOI 10.1007/978-3-642-14295-6_17
   Finucane C, 2010, IEEE INT C INT ROBOT, P1988, DOI 10.1109/IROS.2010.5650371
   Ghosh S, 2016, HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P31, DOI 10.1145/2883817.2883847
   Golub G.H., 1989, MATRIX COMPUTATIONS
   HONG YP, 1992, MATH COMPUT, V58, P213, DOI 10.2307/2153029
   Hwangbo J, 2017, IEEE ROBOT AUTOM LET, V2, P2096, DOI 10.1109/LRA.2017.2720851
   Jha S, 2018, LECT NOTES COMPUT SC, V11022, P235, DOI 10.1007/978-3-030-00151-3_14
   Jin XQ, 2015, IEEE T COMPUT AID D, V34, P1704, DOI 10.1109/TCAD.2015.2421907
   Johan Astrom K., 2021, FEEDBACK SYSTEMS INT
   Juniwal G., 2014, 2014 INT C EMB SOFTW, P1
   Kapinski J., 2016, SAE Technical Paper, DOI DOI 10.4271/2016-01-0621
   Khairuddin Ismail M., 2014, Advanced Materials Research, V903, P327, DOI 10.4028/www.scientific.net/AMR.903.327
   KOYMANS R, 1990, REAL-TIME SYST, V2, P255, DOI 10.1007/BF01995674
   Lee E. A., 2017, INTRO EMBEDDED SYSTE, V2nd
   Lillicrap, 2015, ARXIV150902971, P1
   Lygeros J, 1997, LECT NOTES COMPUT SC, V1201, P109, DOI 10.1007/BFb0014720
   Maler Oded, 2013, International Journal on Software Tools for Technology Transfer, V15, P247, DOI 10.1007/s10009-012-0247-9
   MathWorks, DES HIGH ANGL ATTACK
   MathWorks, QR DEC
   MathWorks, FIXED STR AUT PASS J
   MathWorks, CASC MULT FEED DES
   MathWorks, TEMP CONTR HEAT EXCH
   Mazo M, 2010, LECT NOTES COMPUT SC, V6174, P566, DOI 10.1007/978-3-642-14295-6_49
   Meier L, 2015, IEEE INT CONF ROBOT, P6235, DOI 10.1109/ICRA.2015.7140074
   Meshram P. M., 2012, 2012 International Conference on Advances in Engineering, Science and Management (ICAESM), P117
   Mouelhi S., 2013, P 16 INT C HYBR SYST, P83
   Nickovic D, 2007, LECT NOTES COMPUT SC, V4763, P304
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   Quanser Real-Time Control (QUARC, CRS ROB ARM
   Raman V., 2015, P 18 INT C HYBRID SY, P239, DOI DOI 10.1145/2728606.2728628
   Raman V, 2014, IEEE DECIS CONTR P, P81, DOI 10.1109/CDC.2014.7039363
   Roy P, 2011, HSCC 11: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P315
   Selby W., SIMULATING 3DROBOTIC
   SHMAROV F, 2017, HAIF VER C, P131, DOI DOI 10.1007/978-3-319-70389-3_9
   Silberschatz A., 2005, DATABASE SYSTEMS CON, V5
   Singh NK, 2020, IEEE T COMPUT AID D, V39, P4142, DOI 10.1109/TCAD.2020.3012862
   Varshney P, 2019, IEEE INT C INT ROBOT, P43, DOI [10.1109/iros40897.2019.8968236, 10.1109/IROS40897.2019.8968236]
   Wongpiromsarn T, 2011, HSCC 11: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P313
   ZHUANG M, 1993, IEE PROC-D, V140, P216, DOI 10.1049/ip-d.1993.0030
NR 52
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 80
DI 10.1145/3477011
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600031
DA 2024-07-18
ER

PT J
AU Wang, YX
   Tsai, CH
   Chang, LP
AF Wang, Yong-Xuan
   Tsai, Chung-Hsuan
   Chang, Li-Pin
TI Killing Processes or Killing Flash? Escaping from the Dilemma Using
   Lightweight, Compression-Aware Swap for Mobile Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Android; swap; data compression; flash memory
AB Android apps become increasingly memory-demanding as software vendors add more and more new features to their apps. In the mean time, Android users often launch multiple apps and conveniently switch back and forth among the apps. Although running multiple apps imposes a high pressure on memory management, virtual-memory swap, an essential feature to improve the degree of multitasking, is disabled in fear of premature retirement of flash-based storage devices. Instead, Android employs a termination-based, process-level memory reclaiming method. We observed that process killing is, unfortunately, not effective in memory reclaiming and is highly negative to user experience. In this study, we advocate re-thinking using swap in Android for improved user experience with managed write stress on flash storage. Based on a series of empirical analyses of swap activities, we propose an enhanced page replacement policy and a page-compressing frontswap module. The proposed page replacement policy jointly considers page activeness and compressibility to boost the compression ratio of swap writes. A sampled-based method for page compressibility prediction is introduced so that decisions on page replacement can be made without compressing every page. We also design a frontswap module that strategically organizes compressed pages in the swap space for reducing the overhead of swap I/O operations. Experimental results showed that compared with process killing, our method improved the app launching time and energy consumption by 58% and 19%, respectively; compared with the original swap, our approach reduced the swap write stress by 65%.
C1 [Wang, Yong-Xuan; Tsai, Chung-Hsuan; Chang, Li-Pin] Natl Yang Ming Chiao Tung Univ, 1001 Univ Rd, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Wang, YX (corresponding author), Natl Yang Ming Chiao Tung Univ, 1001 Univ Rd, Hsinchu, Taiwan.
EM x1300252@gmail.com; adamtsai1996@gmail.com; lpchang@cs.nctu.edu.tw
FU Ministry of Science and Technology, Taiwan [MOST-107-2628-E-009-002-MY3,
   MOST-109-2221-E-009-075]
FX This work is in part supported by grants MOST-107-2628-E-009-002-MY3 and
   MOST-109-2221-E-009-075 from Ministry of Science and Technology, Taiwan.
CR Andrews Stuart, 2020, BEST ANDROID TV BOX
   [Anonymous], 2021, INTERPRETATION ANDRO
   [Anonymous], 2019, EVOLUTION 4D NAND FL
   [Anonymous], 2020, PROCESSES APPL LIFEC
   [Anonymous], 2021, LOW MEMORY KILLER DA
   [Anonymous], LOW RAM CONFIGURATIO
   [Anonymous], 2021, MEMORY ALLOCATION PR
   [Anonymous], 2019, MALLOC C
   Cervera R., 1999, P ANN C USENIX ANN T
   DOUGLIS F, 1993, PROCEEDINGS OF THE WINTER 1993 USENIX CONFERENCE, P519
   Eidus Izik, 2009, Kernel Samepage Merging
   Ekman M, 2005, CONF PROC INT SYMP C, P74, DOI 10.1109/ISCA.2005.6
   Elektroschmock, 2018, SHAM EN ZRAM
   Gupta Nitin, 2014, zram: Compressed RAM based Block Devices
   Han J, 2018, IEEE ACCESS, V6, P56099, DOI 10.1109/ACCESS.2018.2872794
   Harnik D., 2013, Proceedings of the 11th USENIX Conference on File and Storage Technologies, P229
   Jennings Seth, 2013, The zswap compressed swap cache, DOI Articles/537422/
   Jeong S., 2013, Proceedings of the 2013 USENIX conference on Annual Technical Conference, P309
   Ji C, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P127
   Ji C, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126511
   Khetani Yogesh, 2021, BEST SMARTPHONE 100
   Kim H, 2012, ACM T STORAGE, V8, DOI 10.1145/2385603.2385607
   Kim J, 2020, IEEE ACCESS, V8, P85140, DOI 10.1109/ACCESS.2020.2992072
   Kim J, 2019, IEEE ACCESS, V7, P129930, DOI 10.1109/ACCESS.2019.2937852
   Kim J, 2019, IEEE ACCESS, V7, P139678, DOI 10.1109/ACCESS.2019.2942362
   Lebeck Niel, 2020, 2020 USENIX ANN TECH, P873
   Li CL, 2020, IEEE T COMPUT AID D, V39, P4102, DOI 10.1109/TCAD.2020.3012316
   Liang Y, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P897
   Magenheimer Dan, 2013, IN KERNEL MEMORY COM
   Maring Joe, 2021, BEST PHONES 100 2021
   Nick G, 2020, 55 APP USAGE STAT TR
   Openatx, 2019, UIAUTOMATOR2
   Panos, 2019, SPEED ANDR US SWAP 1
   Pekhimnko Gennady, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P172, DOI 10.1145/2540708.2540724
   Red Hat Inc., 2021, REC PART SCHEM
   Weiner Johannes, 2018, PSI-Pressure Stall Information
   Wilson P.R., 1999, P ANN C USENIX ANN T, P8
   Yang J., 2002, ACM Trans. on Embedded Computing Systems, V1, P79
   Yen MC, 2018, IEEE T COMPUT AID D, V37, P2590, DOI 10.1109/TCAD.2018.2857322
NR 39
TC 3
Z9 3
U1 2
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 90
DI 10.1145/3477021
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600041
DA 2024-07-18
ER

PT J
AU Reissmann, N
   Meyer, JC
   Bahmann, H
   Själander, M
AF Reissmann, Nico
   Meyer, Jan Christian
   Bahmann, Helge
   Sjalander, Magnus
TI RVSDG: An Intermediate Representation for Optimizing Compilers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Regionalized value state dependence graph (RVSDG); LLVM; intermediate
   representation
ID PROGRAM DEPENDENCE GRAPH
AB Intermediate Representations (IRs) are central to optimizing compilers as the way the program is represented may enhance or limit analyses and transformations. Suitable IRs focus on exposing the most relevant information and establish invariants that different compiler passes can rely on. While control-flow centric IRs appear to be a natural fit for imperative programming languages, analyses required by compilers have increasingly shifted to understand data dependencies and work at multiple abstraction layers at the same time. This is partially evidenced in recent developments such as the Multi-Level Intermediate Representation (MLIR) proposed by Google. However, rigorous use of data flow centric IRs in general purpose compilers has not been evaluated for feasibility and usability as previous works provide no practical implementations.
   We present the Regionalized Value State Dependence Graph (RVSDG) IR for optimizing compilers. The RVSDG is a data flow centric IR where nodes represent computations, edges represent computational dependencies, and regions capture the hierarchical structure of programs. It represents programs in demanddependence form, implicitly supports structured control flow, and models entire programs within a single IR. We provide a complete specification of the RVSDG, construction and destruction methods, as well as exemplify its utility by presenting Dead Node and Common Node Elimination optimizations. We implemented a prototype compiler and evaluate it in terms of performance, code size, compilation time, and representational overhead. Our results indicate that the RVSDG can serve as a competitive IR in optimizing compilers while reducing complexity.
C1 [Reissmann, Nico; Meyer, Jan Christian; Sjalander, Magnus] Norwegian Univ Sci & Technol, N-7491 Trondheim, Norway.
   [Bahmann, Helge] Auterion AG, CH-8820 Zurich, Switzerland.
   [Sjalander, Magnus] Uppsala Univ, S-75236 Uppsala, Sweden.
C3 Norwegian University of Science & Technology (NTNU); Uppsala University
RP Reissmann, N (corresponding author), Norwegian Univ Sci & Technol, N-7491 Trondheim, Norway.
EM nico.reissmann@ntnu.no; jan.christian.meyer@ntnu.no;
   hcb@chaoticmind.net; magnus.sjalander@ntnu.no
RI Själander, Magnus/N-5995-2019
OI Själander, Magnus/0000-0003-4232-6976
FU Vetenskapsradet [2015-05159]; Swedish Research Council [2015-05159]
   Funding Source: Swedish Research Council
FX This work was funded by Vetenskapsradet under grant agreement
   2015-05159. The computations were performed on resources provided by the
   NTNU EPIC compute cluster [41].
CR Alpern B., 1988, Conference Record of the Fifteenth Annual ACM Symposium on Principles of Programming Languages, P1, DOI 10.1145/73560.73561
   [Anonymous], 1970, ACM SIGPLAN NOTICES, DOI DOI 10.1145/390013.808479
   [Anonymous], 2004, P INT S COD GEN OPT
   Bahmann Helge, 2015, ACM Transactions on Architecture and Code Optimization, V11, DOI 10.1145/2693261
   BALLANCE RA, 1990, SIGPLAN NOTICES, V25, P257, DOI 10.1145/93548.93578
   BAXTER W, 1989, CONFERENCE RECORD OF THE SIXTEENTH ANNUAL ACM SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P1, DOI 10.1145/75277.75278
   Campbell Philip L., 1993, TECHNICAL REPORT
   Carter L, 2003, ACM SIGPLAN NOTICES, V38, P106, DOI 10.1145/640128.604141
   Castrillon Jeronimo, 2013, THESIS
   CATIPOVIC J, 1994, PROCEEDINGS OF THE 1994 SYMPOSIUM ON AUTONOMOUS UNDERWATER VEHICLE TECHNOLOGY, P171, DOI 10.1109/AUV.1994.518622
   Clang, 2017, CLANG C LANGUAGE FAM
   Cordes D., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P267
   Cytron Ron, 1991, TECHNICAL REPORT
   DENNIS JB, 1980, COMPUTER, V13, P48, DOI 10.1109/MC.1980.1653418
   Ding Shuhan, 2014, P INT S COD GEN OPT
   FERRANTE J, 1987, ACM T PROGR LANG SYS, V9, P319, DOI 10.1145/24039.24041
   Havlak P., 1993, P 6 INT WORKSHOP LAN, V768, P477
   HORWITZ S, 1988, SIGPLAN NOTICES, V23, P35
   Horwitz S., 1988, Conference Record of the Fifteenth Annual ACM Symposium on Principles of Programming Languages, P146, DOI 10.1145/73560.73573
   Johnson N, 2003, LECT NOTES COMPUT SC, V2622, P1
   Johnson Neil E., 2004, TECHNICAL REPORT
   Jong-Deok Choi, 1996, Compiler Construction. 6th International Conference, CC'96. Proceedings, P223
   Lattner C., 2020, MLIR COMPILER INFRAS
   Lawrence Alan C., 2007, TECHNICAL REPORT
   Manjikian N, 1997, IEEE T PARALL DISTR, V8, P193, DOI 10.1109/71.577265
   Muchnick S., 1997, ADV COMPILER DESIGN
   Namballa R, 2004, IEEE COMP SOC ANN, P187, DOI 10.1109/ISVLSI.2004.1339528
   Ottoni G, 2005, INT SYMP MICROARCH, P105
   Pouchet Louis-Noel, 2017, POLYBENCH C 4 2
   Rei Nico, 2012, THESIS
   Reissmann N, 2016, 2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), P48, DOI 10.1109/HPCSim.2016.7568315
   Reissmann Nico, 2017, JLM
   Rosen B. K., 1988, Conference Record of the Fifteenth Annual ACM Symposium on Principles of Programming Languages, P12, DOI 10.1145/73560.73562
   Rugina Radu, 2001, P 13 INT WORKSH LANG, P34
   SARKAR V, 1991, IBM J RES DEV, V35, P779, DOI 10.1147/rd.355.0779
   SHARIR M, 1980, COMPUT LANG, V5, P141, DOI 10.1016/0096-0551(80)90007-7
   Sjalander Magnus, 2019, ARXIVCSDC191205848
   Stanier James, 2013, COMPUT SURV, V45, P3
   Stanier James, 2011, P WORKSH INT REPR, P53
   Stanier James, 2012, THESIS
   Tarjan R., 1972, SIAM Journal on Computing, V1, P146, DOI 10.1137/0201010
   TU P, 1995, SIGPLAN NOTICES, V30, P47, DOI 10.1145/223428.207115
   WEGMAN MN, 1991, ACM T PROGR LANG SYS, V13, P181, DOI 10.1145/103135.103136
   Weise D., 1994, Conference Record of POPL '94: 21st ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P297, DOI 10.1145/174675.177907
   Zaidi Ali Mustafa, 2015, TECHNICAL REPORT
   Zaidi Ali Mustafa, 2015, ACM T RECONFIG TECHN, V9
   Zhang F, 2004, IEEE T SOFTWARE ENG, V30, P231, DOI 10.1109/TSE.2004.1274043
NR 47
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 6
SI SI
AR 49
DI 10.1145/3391902
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA4IA
UT WOS:000595600300009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Liu, K
   Zhao, MY
   Ju, L
   Jia, ZP
   Hu, JT
   Xue, CJ
AF Liu, Ke
   Zhao, Mengying
   Ju, Lei
   Jia, Zhiping
   Hu, Jingtong
   Xue, Chun Jason
TI Applying Multiple Level Cell to Non-volatile FPGAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE FPGA; non-volatile memory; multiple level cell; CAD flow
AB Static random access memory- (SRAM) based field programmable gate arrays (FPGAs) are currently facing challenges of limited capacity and high leakage power. To solve this problem, non-volatile memory (NVM) is proposed as the alternative to build non-volatile FPGAs (NVFPGAs). Even though the feasibility of NVFPGA has been confirmed, the utilization of multiple level cells (MLCs) has not been fully exploited yet.
   In this article, we study architecture of MLC-based NVFPGAs, and propose five cluster structures. To give detailed comparisons and extensive discussions, we conduct experiments for area, performance and leakage power evaluation. Based on explorations of the characteristics of MLC-based NVFPGAs, we further present MLC-aware timing-driven packing method to improve delay. In critical paths, our proposed method reduces the overhead of the additional delay in slow MLC cells. Experiments show that, compared to SRAM-based FPGAs, the proposed architecture with the proposed CAD flow can reduce the area, critical path delay and leakage power by 31%, 10%, and 95%, respectively.
C1 [Liu, Ke; Zhao, Mengying; Ju, Lei; Jia, Zhiping] Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
   [Hu, Jingtong] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15260 USA.
   [Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Peoples R China.
C3 Shandong University; Pennsylvania Commonwealth System of Higher
   Education (PCSHE); University of Pittsburgh; City University of Hong
   Kong
RP Zhao, MY (corresponding author), Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
EM sdu_liuke@outlook.com; zhaomengying@sdu.edu.cn; julei@sdu.edu.cn;
   jzp@sdu.edu.cn; jthu@pitt.edu; jasonXue@cityu.edu.hk
OI Liu, Ke/0000-0003-0617-5613; Hu, Jingtong/0000-0003-4029-4034
FU National Key R&D Program of China [2017YFB0902600]; State Grid
   Corporation of China Project Research and Application of Key Technology
   for Intelligent Dispatching and Security Early-warning of Large Power
   Grid [SGJS0000DKJS1700840]
FX This research is sponsored by National Key R&D Program of China
   (2017YFB0902600); State Grid Corporation of China Project
   (SGJS0000DKJS1700840) Research and Application of Key Technology for
   Intelligent Dispatching and Security Early-warning of Large Power Grid.
CR [Anonymous], 2015, 2015 S VLSI CIRC DIG
   [Anonymous], 2018, XILINX POWER ESTIMAT
   Betz V, 1997, PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P551, DOI 10.1109/CICC.1997.606687
   Chen XZ, 2016, IEEE I C EMBED SOFTW, P170, DOI 10.1109/ICESS.2016.18
   Gaillardon PE, 2012, IEEE INT CONF VLSI, P93
   Huai S., 2019, DAC, P157
   Huang KJ, 2016, IEEE T VLSI SYST, V24, P139, DOI 10.1109/TVLSI.2015.2389260
   Huang KJ, 2014, IEEE T CIRCUITS-I, V61, P2605, DOI 10.1109/TCSI.2014.2312499
   Jamieson P, 2010, ANN IEEE SYM FIELD P, P149, DOI 10.1109/FCCM.2010.31
   Jiang L, 2012, DES AUT CON, P907
   Kachris C, 2016, LECT NOTES COMPUT SC, P3, DOI 10.1007/978-3-319-30481-6_1
   Khaleghi B, 2018, IEEE T CIRCUITS-I, V65, P2196, DOI 10.1109/TCSI.2017.2778113
   Kryder MH, 2009, IEEE T MAGN, V45, P3406, DOI 10.1109/TMAG.2009.2024163
   Liu L, 2017, ASIA S PACIF DES AUT, P751, DOI 10.1109/ASPDAC.2017.7858414
   Luu J., 2014, Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays-FPGA '14, P21
   Luu J, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2617593
   Luu Jason., 2013, VPR User's Manual (Version 7.0)
   Marquardt A., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P37, DOI 10.1145/296399.296426
   Masson C, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P34, DOI 10.1109/FPT.2013.6718327
   Paul Somnath, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P589, DOI 10.1109/ICCAD.2008.4681636
   Rose J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P77
   Sterpone L, 2006, IEEE T COMPUT, V55, P732, DOI 10.1109/TC.2006.82
   Suzuki D, 2013, IEICE ELECTRON EXPR, V10, DOI 10.1587/elex.10.20130772
   Trimberger SM, 2015, P IEEE, V103, P318, DOI 10.1109/JPROC.2015.2392104
   Wang J., 2014, E-POLYMERS, V14, P133
   Xue Y, 2016, ASIA S PACIF DES AUT, P360, DOI 10.1109/ASPDAC.2016.7428038
   Xue Y, 2018, INT J MACH LEARN CYB, V9, P263, DOI 10.1007/s13042-015-0384-z
   Yibo Chen, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P55
   Zhao HY, 2017, ICCAD-IEEE ACM INT, P268, DOI 10.1109/ICCAD.2017.8203788
   Zhao W, 2006, IEEE IC COMP COM NET, P1
   Zhao WS, 2009, ACM T EMBED COMPUT S, V9, DOI 10.1145/1596543.1596548
NR 31
TC 5
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2020
VL 19
IS 4
AR 27
DI 10.1145/3400885
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MQ
UT WOS:000582627400006
DA 2024-07-18
ER

PT J
AU Ganapathy, S
   Venkataramani, S
   Sriraman, G
   Ravindran, B
   Raghunathan, A
AF Ganapathy, Sanjay
   Venkataramani, Swagath
   Sriraman, Giridhur
   Ravindran, Balaraman
   Raghunathan, Anand
TI DYVEDEEP: Dynamic Variable Effort Deep Neural Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE DyVEDeep; deep neural networks
AB Deep Neural Networks (DNNs) have advanced the state-of-the-art in a variety of machine learning tasks and are deployed in increasing numbers of products and services. However, the computational requirements of training and evaluating large-scale DNNs are growing at a much faster pace than the capabilities of the underlying hardware platforms that they are executed upon. To address this challenge, one promising approach is to exploit the error resilient nature of DNNs by skipping or approximating computations that have negligible impact on classification accuracy. Almost all prior efforts in this direction propose static DNN approximations by either pruning network connections, implementing computations at lower precision, or compressing weights.
   In this work, we propose Dynamic Variable Effort Deep Neural Networks (DYVEDEEP) to reduce the computational requirements of DNNs during inference. Complementary to the aforementioned static approaches, DyVEDeep is a dynamic approach that exploits heterogeneity in the DNN inputs to improve their compute efficiency with comparable classification accuracy and without requiring any re-training. DyVEDeep equips DNNs with dynamic effort mechanisms that identify computations critical to classifying a given input and focus computational effort only on the critical computations, while skipping or approximating the rest. We propose three dynamic effort mechanisms that operate at different levels of granularity viz. neuron, feature, and layer levels. We build DyVEDeep versions of six popular image recognition benchmarks (CIFAR-10, AlexNet, OverFeat, VGG-16, SqueezeNet, and Deep-Compressed-AlexNet) within the Caffe deep-learning framework. We evaluate DyVEDeep on two platforms-a high-performance server with a 2.7 GHz Intel Xeon E5-2680 processor and 128 GB memory, and a low-power Raspberry Pi board with an ARM Cortex A53 processor and 1 GB memory. Across all benchmarks, DyVEDeep achieves 2.47x-5.15x reduction in the number of scalar operations, which translates to 1.94x-2.23x and 1.46x-3.46x performance improvement over well-optimized baselines on the Xeon server and the Raspberry Pi, respectively, with comparable classification accuracy.
C1 [Ganapathy, Sanjay; Sriraman, Giridhur] Indian Inst Technol Madras, Chennai, Tamil Nadu, India.
   [Venkataramani, Swagath] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY USA.
   [Ravindran, Balaraman] IIT Madras, Robert Bosch Ctr Data Sci & AI, Chennai, Tamil Nadu, India.
   [Raghunathan, Anand] Purdue Univ, W Lafayette, IN 47907 USA.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras; International Business Machines (IBM); Indian
   Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras; Purdue University System; Purdue University
RP Ganapathy, S (corresponding author), Indian Inst Technol Madras, Chennai, Tamil Nadu, India.
EM sanjaygana@gmail.com; swagath.venkataramani@ibm.com;
   ravindran.b@gmail.com; raghunathan@purdue.edu
RI Venkataramani, Swagath/AAA-9473-2022; Raghunathan, Anand/HLQ-2491-2023
OI Raghunathan, Anand/0000-0002-4624-564X; Venkataramani,
   Swagath/0000-0002-0470-6364; Ravindran, Balaraman/0000-0002-5364-7639
CR Akhlaghi V, 2018, CONF PROC INT SYMP C, P662, DOI 10.1109/ISCA.2018.00061
   [Anonymous], 2012, P ANN C NEUR INF PRO
   [Anonymous], 2016, VIRTUALIZING DEEP NE
   [Anonymous], 2015, Compressing Neural Networks with the Hashing Trick
   [Anonymous], 1990, Adv Neural Inform Process Syst.
   [Anonymous], 2014, Advances in Neural Information Processing Systems (NIPS)
   Anwar S, 2015, INT CONF ACOUST SPEE, P1131, DOI 10.1109/ICASSP.2015.7178146
   Ba Lei Jimmy, 2013, Advances in Neural Information Processing Systems, P3084
   Bengio Yoshua, 2013, Statistical Language and Speech Processing. First International Conference, SLSP 2013. Proceedings: LNCS 7978, P1, DOI 10.1007/978-3-642-39593-2_1
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Choi Jungwook, 2018, PACT PARAMETERIZED C
   Das D., 2016, Distributed deep learning using synchronous stochastic gradient descent
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Farabet C, 2011, COMP VIS PATT REC WO, P109, DOI DOI 10.1109/CVPRW.2011.5981829
   Figurnov Michael., 2015, Perforatedcnns: Ac- celeration through elimination of redundant convolutions
   Han, 2015, LEARNING BOTH WEIGHT
   Han  S., 2015, ARXIV151000149
   Iandola Forrest N, 2016, SQUEEZENET ALEXNET L
   Jaderberg M., 2014, CORR
   Jaderberg Max, 2014, P BRIT MACH VIS C BM
   Jayakodi NK, 2018, IEEE T COMPUT AID D, V37, P2881, DOI 10.1109/TCAD.2018.2857338
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Jouppi N., 2016, Google Supercharges Machine Learning Tasks with TPU Custom Chip
   Krizhevsky A., 2009, LEARNING MULTIPLE LA, DOI DOI 10.1145/3065386
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Krizhevsky Alex, 2014, ARXIV14045997
   Liu C, 2014, INTERSPEECH, P1092
   Liu XX, 2015, DES AUT CON, DOI 10.1145/2744769.2744900
   Mathieu Michael, 2013, ARXIV13125851
   Panda P, 2016, DES AUT TEST EUROPE, P475
   Park E, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P124, DOI 10.1109/CODESISSS.2015.7331375
   Ramasubramanian SG, 2014, I SYMPOS LOW POWER E, P15, DOI 10.1145/2627369.2627625
   Seide Frank, 2014, P C INT SPEECH INT S
   Sermanet Pierre, OverFeat: Integrated Recognition, Localization and Detection using Convolutional Networks arXiv
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Tan S, 2016, INT CONF ACOUST SPEE, P5965, DOI 10.1109/ICASSP.2016.7472822
   Tann H, 2017, DES AUT CON, DOI 10.1145/3061639.3062259
   Tann H, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2968458
   Teerapittayanon Surat, 2017, BRANCHYNET FAST INFE
   Venkataramani S, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P13, DOI 10.1145/3079856.3080244
   Venkataramani S, 2015, DES AUT CON, DOI 10.1145/2744769.2744904
   Venkataramani S, 2014, I SYMPOS LOW POWER E, P27, DOI 10.1145/2627369.2627613
   Wu CJ, 2019, INT S HIGH PERF COMP, P331, DOI 10.1109/HPCA.2019.00048
NR 43
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2020
VL 19
IS 3
AR 16
DI 10.1145/3372882
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MN
UT WOS:000582627100001
DA 2024-07-18
ER

PT J
AU Sood, S
   Malik, A
   Roop, P
AF Sood, Surinder
   Malik, Avinash
   Roop, Partha
TI Robust Design and Validation of Cyber-physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cyber-physical system; synthesis; co-simulation; robustness criteria
ID SIMULATION; TOOLS
AB Co-simulation-based validation of hardware controllers adjoinedwith plant models, with continuous dynamics, is an important step inmodel-based design of controllers for Cyber-physical Systems (CPS). Co-simulation suffers from many problems, such as timing delays, skew, race conditions, and so on, making it unsuitable for checking timing properties of CPS. In our approach to validation of controllers, synthesised from their models, the synthesised controller is adjoined with a synthesised hardware plant unit. The synthesised plant and controller are then executed synchronously and Metric Interval Temporal Logic (MITL) properties are validated on the closed-loop system. The clock period is chosen, using robustness estimates, such that all timing properties that hold on the controller guiding the discretised plant model also hold on the original case of the continuous-time plant model guided by the controller. Benchmark results show that real-time MITL properties that are vacuously satisfied or violated due to co-simulation artefacts hold correctly in the proposed closed-loop validation framework.
C1 [Sood, Surinder] Univ Auckland, Auckland, New Zealand.
   [Malik, Avinash; Roop, Partha] Engn Block 1-Bldg 401 401-816,20 Symonds ST, Auckland 1010, New Zealand.
C3 University of Auckland
RP Sood, S (corresponding author), 314-390 Khyber Pass Rd,405-759-L1, Auckland 1023, New Zealand.
EM ssoo036@aucklanuni.ac.nz; Avinash.malik@auckland.ac.nz;
   p.roop@auckland.ac.nz
RI Roop, Partha/AAL-2839-2020
OI sood, Surinder/0000-0003-1809-4255
CR Althoff M, 2014, IEEE T AUTOMAT CONTR, V59, P371, DOI 10.1109/TAC.2013.2285751
   Alur R, 2015, PRINCIPLES OF CYBER-PHYSICAL SYSTEMS, P1
   Alur R, 2008, LECT NOTES COMPUT SC, V5000, P89
   Andalam S, 2016, IEEE ENG MED BIO, P5595, DOI 10.1109/EMBC.2016.7591995
   Annapureddy Y, 2011, LECT NOTES COMPUT SC, V6605, P254, DOI 10.1007/978-3-642-19835-9_21
   [Anonymous], 2015 INT C COMPL SYS
   [Anonymous], 1994, 11 INT C ANAL OPTIMI
   Bartocci E, 2009, THEOR COMPUT SCI, V410, P3149, DOI 10.1016/j.tcs.2009.02.042
   Benvenuti L, 2014, INT J ROBUST NONLIN, V24, P699, DOI 10.1002/rnc.2914
   Bevrani K., 2012, Proceedings of the 25th ARRB Conference, ARRB Group Ltd, Perth, P1
   Blochwitz Torsten, 2014, FUNCTIONAL MOCK INTE
   Brennon Costello, 2013, HYBRID SYSTEMS
   Broman D., 2013, P 11 ACM INT C EMB S, P2
   Bruce-Boye Cecil, 2007, ADV COMPUTER INFORM, P37
   Carlsson H, 2012, IEEE T IND INFORM, V8, P267, DOI 10.1109/TII.2011.2182653
   Deshmukh JV, 2017, FORM METHOD SYST DES, V51, P5, DOI 10.1007/s10703-017-0286-7
   Fainekos GE, 2007, LECT NOTES COMPUT SC, V4763, P147
   Fainekos GE, 2006, LECT NOTES COMPUT SC, V4262, P178
   Frehse G., 2011, COMPUTER AIDED VERIF, P379, DOI [DOI 10.1007/978-3-642-22110-1, 10.1007/978-3-642-22110-1_30]
   Gietelink O, 2006, VEHICLE SYST DYN, V44, P569, DOI 10.1080/00423110600563338
   Gomes C, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3179993
   Huang C, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514641.2514650
   Huang C, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442092
   Hurts K., 2011, Reviews of Human Factors and Ergonomics, V7, P3, DOI [DOI 10.1177/1557234X11410387, 10.1177/1557234X11410387]
   Jameson A., 1981, AIAA PAPER, DOI DOI 10.2514/6.1981-1259
   Jensen JC, 2011, INT WIREL COMMUN, P1666, DOI 10.1109/IWCMC.2011.5982785
   Lygeros J., 1999, 1 NONLINEAR CONTROL, P307
   Lynch NancyA., 1995, HYBRID SYSTEMS 3 VER, V1066, P496
   Malik A, 2018, IEEE T IND INFORM, V14, P380, DOI 10.1109/TII.2017.2724206
   Malik A, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126536
   Nuzzo P, 2015, P IEEE, V103, P2104, DOI 10.1109/JPROC.2015.2453253
   Raskin JF, 2005, CONTROL ENGN SER BIR, P491
   Ro JW, 2018, IEEE T INTELL TRANSP, V19, P639, DOI 10.1109/TITS.2017.2759273
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
   Zhabelova G, 2012, IEEE T IND ELECTRON, V59, P2351, DOI 10.1109/TIE.2011.2167891
NR 35
TC 0
Z9 0
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2020
VL 18
IS 6
AR 116
DI 10.1145/3362098
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ8DE
UT WOS:000512285500005
DA 2024-07-18
ER

PT J
AU Bhat, G
   Tuncel, Y
   An, SZ
   Lee, HG
   Ogras, UY
AF Bhat, Ganapati
   Tuncel, Yigit
   An, Sizhe
   Lee, Hyung Gyu
   Ogras, Umit Y.
TI An Ultra-Low Energy Human Activity Recognition Accelerator for Wearable
   Health Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Human activity recognition; wearable electronics; flexible hybrid
   electronics; hardware accelerator; low-power design; health monitoring
ID PHYSICAL-ACTIVITY; SYSTEM; TECHNOLOGY
AB Human activity recognition (HAR) has recently received significant attention due to its wide range of applications in health and activity monitoring. The nature of these applications requires mobile or wearable devices with limited battery capacity. User surveys show that charging requirement is one of the leading reasons for abandoning these devices. Hence, practical solutions must offer ultra-low power capabilities that enable operation on harvested energy. To address this need, we present the first fully integrated custom hardware accelerator (HAR engine) that consumes 22.4 mu J per operation using a commercial 65 nm technology. We present a complete solution that integrates all steps of HAR, i.e., reading the raw sensor data, generating features, and activity classification using a deep neural network (DNN). It achieves 95% accuracy in recognizing 8 common human activities while providing three orders of magnitude higher energy efficiency compared to existing solutions.
C1 [Bhat, Ganapati; Tuncel, Yigit; An, Sizhe; Ogras, Umit Y.] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
   [Lee, Hyung Gyu] Daegu Univ, Sch Comp & Commun Engn, Daegu 38453, South Korea.
C3 Arizona State University; Arizona State University-Tempe; Daegu
   University
RP Bhat, G (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
EM gmbhat@asu.edu; ytuncel@asu.edu; sizhean@asu.edu; hglee@daegu.ac.kr;
   umit@asu.edu
RI Bhat, Ganapati/AAF-5081-2021; An, Sizhe/ACA-8079-2022; Ogras,
   Umit/JQX-1586-2023
OI Bhat, Ganapati/0000-0003-1085-2189; Ogras, Umit/0000-0002-5045-5535; AN,
   SIZHE/0000-0002-9211-4886; Tuncel, Yigit/0000-0001-5943-0230
FU NSF CAREER award [CNS-1651624]; DARPA Young Faculty Award (YFA)
   [D14AP00068]; National Research Foundation of Korea
   [NRF-2017R1D1A1B03032382]
FX This work was supported in part by NSF CAREER award CNS-1651624, DARPA
   Young Faculty Award (YFA) Grant D14AP00068, and National Research
   Foundation of Korea Grant NRF-2017R1D1A1B03032382.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], P ANN DES AUT C
   [Anonymous], 2011, SIGKDD EXPLOR NEWSL
   [Anonymous], CC 2650 MICR
   [Anonymous], CURV LITH THIN CELLS
   [Anonymous], 2018, P 2018 IEEE ACM INT
   [Anonymous], 2017, DIGITAL BIOMARKERS
   [Anonymous], SMART MAT STRUCTURES
   [Anonymous], SENSORS
   Arif M, 2014, J MED SYST, V38, DOI 10.1007/s10916-014-0095-0
   Attal F, 2015, SENSORS-BASEL, V15, P31314, DOI 10.3390/s151229858
   Aydin O, 2010, NATO SCI PEACE SEC A, P1, DOI 10.1007/978-90-481-9029-4_1
   Bhat G, 2019, IEEE DES TEST, V36, P27, DOI 10.1109/MDAT.2019.2906110
   Bhat G, 2017, ICCAD-IEEE ACM INT, P368, DOI 10.1109/ICCAD.2017.8203801
   Bort-Roig J, 2014, SPORTS MED, V44, P671, DOI 10.1007/s40279-014-0142-5
   Bracke W, 2006, PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, P429
   Chen YF, 2017, IEEE ACCESS, V5, P3095, DOI 10.1109/ACCESS.2017.2676168
   Chollet F, 2015, KERAS
   Györbíró N, 2009, MOBILE NETW APPL, V14, P82, DOI 10.1007/s11036-008-0112-y
   Haghi M, 2017, HEALTHC INFORM RES, V23, P4, DOI 10.4258/hir.2017.23.1.4
   Hall M., 2009, ACM SIGKDD Explor. Newsl, V11, P18, DOI DOI 10.1145/1656274.1656278
   Hammerla N.Y., 2016, P 25 INT JOINT C ART
   King DB, 2015, ACS SYM SER, V1214, P1
   Kirwan M, 2012, J MED INTERNET RES, V14, DOI 10.2196/jmir.1950
   Klinefelter A, 2015, ISSCC DIG TECH PAP I, V58, P384, DOI 10.1109/ISSCC.2015.7063087
   Krishnamoorthi Raghuraman, 2018, ARXIV180608342V1
   Lara OD, 2013, IEEE COMMUN SURV TUT, V15, P1192, DOI 10.1109/SURV.2012.110112.00192
   Li B., 2004, AISB Journal, V1, P403
   Liu X, 2012, IEEE J EM SEL TOP C, V2, P60, DOI 10.1109/JETCAS.2012.2187707
   Lotfian R, 2013, DES AUT TEST EUROPE, P913
   Luo YX, 2017, IEEE ASIAN SOLID STA, P29, DOI 10.1109/ASSCC.2017.8240208
   Maetzler W, 2016, MOVEMENT DISORD, V31, P1263, DOI 10.1002/mds.26673
   Mosenia A, 2017, IEEE T MULTI-SCALE C, V3, P124, DOI 10.1109/TMSCS.2017.2675888
   O'Brien B, 2014, PROC SPIE, V9056, DOI 10.1117/12.2046143
   Ozanne A, 2018, ACTA NEUROL SCAND, V137, P188, DOI 10.1111/ane.12798
   Park J.-L., 2017, ONCOGENE, V2017, P1
   Pirttikangas S, 2006, LECT NOTES COMPUT SC, V4239, P516
   Preece SJ, 2009, PHYSIOL MEAS, V30, pR1, DOI 10.1088/0967-3334/30/4/R01
   Roggen D., 2010, 2010 Seventh International Conference on Networked Sensing Systems (INSS 2010), P233, DOI 10.1109/INSS.2010.5573462
   Shoaib M, 2015, SENSORS-BASEL, V15, P2059, DOI 10.3390/s150102059
   de Lima ALS, 2017, PLOS ONE, V12, DOI 10.1371/journal.pone.0189161
   Morillo LMS, 2015, SENSORS-BASEL, V15, P5163, DOI 10.3390/s150305163
   Valenzuela A., 2008, ENERGY HARVESTING NO
   Van Helleputte N, 2014, ISSCC DIG TECH PAP I, V57, P314, DOI 10.1109/ISSCC.2014.6757449
   Wong A.-W., 2008, IEEE Intern. Solid-State Circuits Conference, P138
NR 45
TC 21
Z9 26
U1 1
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 49
DI 10.1145/3358175
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700005
OA Bronze
DA 2024-07-18
ER

PT J
AU Lal, R
   Prabhakar, P
AF Lal, Ratan
   Prabhakar, Pavithra
TI Counterexample Guided Abstraction Refinement for Polyhedral
   Probabilistic Hybrid Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Probabilistic hybrid systems; safety; counterexample guided abstraction
   refinement
AB We consider the problem of safety analysis of probabilistic hybrid systems, which capture discrete, continuous and probabilistic behaviors. We present a novel counterexample guided abstraction refinement (CEGAR) algorithm for a subclass of probabilistic hybrid systems, called polyhedral probabilistic hybrid systems (PHS), where the continuous dynamics is specified using a polyhedral set within which the derivatives of the continuous executions lie. Developing a CEGAR algorithm for PHS is complex owing to the branching behavior due to the probabilistic transitions, and the infinite state space due to the real-valued variables. We present a practical algorithm by choosing a succinct representation for counterexamples, an efficient validation algorithm and a constructive method for refinement that ensures progress towards the elimination of a spurious abstract counterexample. The technical details for refinement are non-trivial since there are no clear disjoint sets for separation. We have implemented our algorithm in a Python toolbox called Procegar; our experimental analysis demonstrates the benefits of our method in terms of successful verification results, as well as bug finding.
C1 [Lal, Ratan; Prabhakar, Pavithra] Kansas State Univ, Manhattan, KS 66506 USA.
C3 Kansas State University
RP Lal, R (corresponding author), Kansas State Univ, Manhattan, KS 66506 USA.
EM ratan@ksu.edu; pprabhakar@ksu.edu
RI Lal, Ratan/AAX-5029-2020
OI LAL, RATAN/0000-0003-1547-6741
FU NSF CAREER Award [1552668]; ONR YIP Award [N000141712577]
FX Pavithra Prabhakar was partially supported by NSF CAREER Award No.
   1552668 and ONR YIP Award No. N000141712577.
CR Abate A., 2008, AUTOMATICA
   Abate Alessandro, 2011, IEEE T AUTOMAT CONTR
   Aljazzar Husain, 2005, INT C FORM MOD AN TI
   Aljazzar Husain, 2010, ICSE WORKSH QUANT ST
   Alur Rajeev, 2006, THEORETICAL COMPUTER
   Alur Rajeev, 2003, INT C TOOLS ALG CONS
   Alur Rajeev, 2003, INT WORKSH HYBR SYST
   Bagnara R., 2008, Science of Computer Programming
   Cassandras C. G., 2006, STOCHASTIC HYBRID SY
   Chadha Rohit, 2010, ACM T COMPUTATIONAL
   Clarke Edmund, 2003, INT J FDN COMPUTER S
   Clarke Edmund, 2000, CAV
   D'Argenio PedroR., 2001, PROCESS ALGEBRA PROB
   Franzle Martin, 2011, INT C HYBR SYST COM
   Franzle Martin, 2008, INT WORKSH HYBR SYST
   Frehse G., 2011, COMPUTER AIDED VERIF, P379, DOI [DOI 10.1007/978-3-642-22110-1, 10.1007/978-3-642-22110-1_30]
   Frehse Goran, 2005, INT WORKSH HYBR SYST
   Han Tingting, 2008, REAL TIME SYST S
   Han Tingting, 2009, IEEE T SOFTWARE ENG
   Hansson Hans, 1994, FORMAL ASPECTS COMPU
   Henzinger Thomas A., 1998, J COMPUTER SYSTEM SC
   Hermanns Holger, 2008, INT C COMP AID VER
   Hu Jianghai, 2000, INT C HYBR SYST COMP
   Jha Sumit K., 2007, INT WORKSH HYBR SYST
   Katoen Joost-Pieter, 2012, J LOGIC ALGEBRAIC PR
   Kong S., 2015, INT C TOOLS ALG CONS
   Kwiatkowska Marta, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P585, DOI 10.1007/978-3-642-22110-1_47
   Kwiatkowska Marta, 2003, LOG COMP SCI 2003 IE
   Lal Ratan, 2018, ANN ALL C COMM CONTR
   Lal Ratan., 2018, QUANTITATIVE EVALUAT
   Lygeros John., 2010, EUR J CONTROL
   Puri Anuj, 1995, HYBRID SYSTEMS
   Roohi Nima, 2016, INT C TOOLS ALG CONS
   Roohi Nima, 2017, INT C TOOLS ALG CONS
   Rutten J.J., 2004, MATH TECHNIQUES ANAL
   Segala Roberto, 1994, INT C CONC THEOR
   Shmarov Fedor, 2015, INT C HYBR SYST COM
   Sicun Gao, 2013, Automated Deduction - CADE-24. 24th International Conference on Automated Deduction. Proceedings: LNCS 7898, P208, DOI 10.1007/978-3-642-38574-2_14
   Sproston Jeremy, 2000, INT S FORM TECHN REA
   Teige Tino, 2009, IFAC P
   Tiwari Ashish, 2008, ABSTRACTIONS HYBRID
   Wang Qinsi, 2015, C COMP METH SYST BIO
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
   Zamani Majid, 2014, IEEE T AUTOMAT CONTR
   Zhang Lijun, 2010, INT C COMP AID VER
NR 45
TC 6
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 98
DI 10.1145/3358217
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700054
OA Bronze
DA 2024-07-18
ER

PT J
AU Lin, YT
   Hsu, H
   Lin, SC
   Lin, CW
   Jiang, IHR
   Liu, CL
AF Lin, Yi-Ting
   Hsu, Hsiang
   Lin, Shang-Chien
   Lin, Chung-Wei
   Jiang, Iris Hui-Ru
   Liu, Changliu
TI Graph-Based Modeling, Scheduling, and Verification for Intersection
   Management of Intelligent Vehicles
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Conflict resolution; connected and autonomous vehicles; cycle removal;
   intersection management; verification
ID DEADLOCK DETECTION
AB Intersection management is one of the most representative applications of intelligent vehicles with connected and autonomous functions. The connectivity provides environmental information that a single vehicle cannot sense, and the autonomy supports precise vehicular control that a human driver cannot achieve. Intersection management solves the fundamental conflict resolution problem for vehicles-two vehicles should not appear at the same location at the same time, and, if they intend to do that, an order should be decided to optimize certain objectives such as the traffic throughput or smoothness. In this paper, we first propose a graph-based model for intersection management. The model is general and applicable to different granularities of intersections and other conflicting scenarios. We then derive formal verification approaches which can guarantee deadlock-freeness. Based on the graph-based model and the verification approaches, we develop a centralized cycle removal algorithm for the graph-based model to schedule vehicles to go through the intersection safely (without collisions) and efficiently without deadlocks. Experimental results demonstrate the expressiveness of the proposed model and the effectiveness and efficiency of the proposed algorithm.
C1 [Lin, Yi-Ting; Hsu, Hsiang; Lin, Shang-Chien; Lin, Chung-Wei; Jiang, Iris Hui-Ru] Natl Taiwan Univ, 1 Sec 4,Roosevelt Rd, Taipei 10617, Taiwan.
   [Liu, Changliu] Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
C3 National Taiwan University; Carnegie Mellon University
RP Lin, YT (corresponding author), Natl Taiwan Univ, 1 Sec 4,Roosevelt Rd, Taipei 10617, Taiwan.
EM r07943102@ntu.edu.tw; r07943109@ntu.edu.tw; r07943106@ntu.edu.tw;
   cwlin@csie.ntu.edu.tw; huirujiang@ntu.edu.tw; cliu6@andrew.cmu.edu
RI liu, chang/HCI-5413-2022; Liu, Chang/HOC-0971-2023; Liu,
   Chang/ISV-3950-2023
OI Liu, Changliu/0000-0002-3767-5517
FU Ministry of Education (MOE) in Taiwan [NTU-107V0901, NTU-108V0901];
   Ministry of Science and Technology (MOST) in Taiwan
   [MOST-108-2636-E-002-011, MOST-106-2628-E-002-019-MY3,
   MOST-108-2221-E-002-099-MY3]; MediaTek Inc. [MTKC-2018-0167,
   MTKC-2019-0070]; Synopsys Inc.; TSMC Ltd.; Global Unichip Corp.
FX The authors gratefully acknowledge the support from Ministry of
   Education (MOE) in Taiwan (Grant Numbers: NTU-107V0901 and
   NTU-108V0901), Ministry of Science and Technology (MOST) in Taiwan
   (Grant Numbers: MOST-108-2636-E-002-011, MOST-106-2628-E-002-019-MY3,
   and MOST-108-2221-E-002-099-MY3), MediaTek Inc. (Grant Numbers:
   MTKC-2018-0167 and MTKC-2019-0070), Global Unichip Corp., Synopsys Inc.,
   and TSMC Ltd.
CR Ahmane M, 2013, TRANSPORT RES C-EMER, V28, P44, DOI 10.1016/j.trc.2012.11.004
   Ahn H, 2016, HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P185, DOI 10.1145/2883817.2883830
   Azimi R, 2014, ACM IEEE INT CONF CY, P1, DOI 10.1109/ICCPS.2014.6843706
   Azimi S, 2013, ACM IEEE INT CONF CY, P1, DOI 10.1109/ICCPS.2013.6603994
   Chen L, 2016, IEEE T INTELL TRANSP, V17, P570, DOI 10.1109/TITS.2015.2471812
   Coffman E. G.  Jr., 1971, Computing Surveys, V3, P67, DOI 10.1145/356586.356588
   Colombo A, 2015, IEEE T AUTOMAT CONTR, V60, P1515, DOI 10.1109/TAC.2014.2381453
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   Dallal E, 2013, P AMER CONTR CONF, P4380
   Dingle Nicholas J., 2009, Performance Evaluation Review, V36, P34, DOI 10.1145/1530873.1530881
   Dresner K, 2008, J ARTIF INTELL RES, V31, P591, DOI 10.1613/jair.2502
   Jin Q, 2012, 2012 IEEE INTELLIGENT VEHICLES SYMPOSIUM (IV), P932, DOI 10.1109/IVS.2012.6232287
   Kann V, 1992, THESIS CITESEER
   Karp Richard M, 1972, COMPLEXITY COMPUTER, P85, DOI DOI 10.1007/978-1-4684-2001-2_9
   Kleinberg J., 2006, Algorithm Design
   Kowshik H, 2011, IEEE T VEH TECHNOL, V60, P804, DOI 10.1109/TVT.2011.2107584
   Kruskal J. B., 1956, Proceedings of the American Mathematical Society, V7, P48
   Liu C, 2018, INT J CHEM ENG, V2018, DOI 10.1155/2018/7501659
   MENASCE DA, 1979, IEEE T SOFTWARE ENG, V5, P195, DOI 10.1109/TSE.1979.234181
   Naumann R, 1997, IEEE CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS, P818, DOI 10.1109/ITSC.1997.660579
   PETERSON JL, 1977, COMPUT SURV, V9, P223, DOI 10.1145/356698.356702
   Reveliotis SA, 2011, IEEE T ROBOT, V27, P283, DOI 10.1109/TRO.2010.2098270
   SINGHAL M, 1989, COMPUTER, V22, P37, DOI 10.1109/2.43525
   Wu J, 2014, IET INTELL TRANSP SY, V8, P352, DOI 10.1049/iet-its.2013.0093
   YOUNGER DH, 1963, IEEE T CIRCUITS SYST, VCT10, P238, DOI 10.1109/TCT.1963.1082116
   Zheng BW, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON SMART COMPUTING (SMARTCOMP), P33
   Zhu F, 2015, TRANSPORT RES C-EMER, V55, P363, DOI 10.1016/j.trc.2015.01.006
NR 27
TC 19
Z9 22
U1 1
U2 23
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 95
DI 10.1145/3358221
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700051
DA 2024-07-18
ER

PT J
AU Zhu, SW
   Tang, Y
   Zheng, JX
   Cao, YZ
   Wang, HP
   Huang, Y
   Margraf, M
AF Zhu, Siwen
   Tang, Yi
   Zheng, Junxiang
   Cao, Yongzhi
   Wang, Hanpin
   Huang, Yu
   Margraf, Marian
TI Sample Essentiality and Its Application to Modeling Attacks on Arbiter
   PUFs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Physical unclonable functions (PUFs); arbiter PUFs; modeling attacks;
   hardware-based security analysis; sample essentiality; essential sample
   set
ID IDENTIFICATION; AUTHENTICATION
AB Physically Unclonable Functions (PUFs), as an alternative hardware-based security method, have been challenged by some modeling attacks. As is known to all, samples are significant in modeling attacks on PUFs, and thus, some efforts have been made to expand sample sets therein to improve modeling attacks. A closer examination, however, reveals that not all samples contribute to modeling attacks equally. Therefore, in this article, we introduce the concept of sample essentiality for describing the contribution of a sample in modeling attacks and point out that any sample without sample essentiality cannot enhance some modeling attacks on PUFs. As a by-product, we find theoretically and empirically that the samples expanded by the procedures proposed by Chatterjee et al. do not satisfy our sample essentiality. Furthermore, we propose the notion of essential sample sets for datasets and discuss its basic properties. Finally, we demonstrate that our results about sample essentiality can be used to reduce samples efficiently and benefit sample selection in modeling attacks on arbiter PUFs.
C1 [Zhu, Siwen; Tang, Yi; Cao, Yongzhi; Wang, Hanpin] Peking Univ, Dept Comp Sci, Key Lab High Confidence Software Technol MOE, Beijing 100871, Peoples R China.
   [Zheng, Junxiang] Peking Univ, Dept Comp Sci, Lab High Confidence Software Technol MOE, Beijing 100871, Peoples R China.
   [Tang, Yi] NYU, Comp Sci Dept, New York, NY 10012 USA.
   [Cao, Yongzhi] Northeastern Univ Qinghuangdao, Sch Math & Stat, Qinhuangdao 066004, Peoples R China.
   [Wang, Hanpin] Guangzhou Univ, Sch Comp Sci & Cyber Engn, Guangzhou 510006, Guangdong, Peoples R China.
   [Huang, Yu] Peking Univ, Natl Engn Res Ctr Software Engn, Key Lab High Confidence Software Technol MOE, Beijing 100871, Peoples R China.
   [Margraf, Marian] Free Univ Berlin, Inst Comp Sci, D-14195 Berlin, Germany.
C3 Peking University; Peking University; New York University; Guangzhou
   University; Peking University; Free University of Berlin
RP Cao, YZ (corresponding author), Peking Univ, Dept Comp Sci, Key Lab High Confidence Software Technol MOE, Beijing 100871, Peoples R China.; Cao, YZ (corresponding author), Northeastern Univ Qinghuangdao, Sch Math & Stat, Qinhuangdao 066004, Peoples R China.
EM zhusiwen@pku.edu.cn; yt1433@nyu.edu; zhengjunxiang@pku.edu.cn;
   caoyz@pku.edu.cn; whpxhy@pku.edu.cn; hy@pku.edu.cn;
   Marian.Margraf@fu-berlin.de
FU National Key R&D Program of China [2017YFB1103602, 2018YFB1003904];
   National Natural Science Foundation of China [61572003, 61772035,
   61751210, 61932001]; Major State Research Development Program of China
   [2016QY04W0804]
FX This work is supported by the National Key R&D Program of China under
   Grants 2017YFB1103602 and 2018YFB1003904, the National Natural Science
   Foundation of China under Grants 61572003, 61772035, 61751210, and
   61932001, and the Major State Research Development Program of China
   under Grant 2016QY04W0804. The authors would like to thank the
   Editor-in-Chief, Associate Editor, and the reviewers for their
   invaluable suggestions that helped to improve the article.
CR [Anonymous], 2004, MIT CSAIL CSG TECHN
   Becker G. T., 2014, IACR CRYPTOLOGY EPRI
   Bishop Christopher M, 2006, PATTERN RECOGN, V128, P1
   Chatterjee U, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3005715
   Chatterjee U, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2815621
   Delvaux J, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2013.6581579
   Farkas J, 1902, J REINE ANGEW MATH, V124, P1
   Ganji F., 2017, INT C FIN CRYPT DAT, P310
   Ganji F, 2016, LECT NOTES COMPUT SC, V9813, P391, DOI 10.1007/978-3-662-53140-2_19
   Ganji F, 2015, LECT NOTES COMPUT SC, V9229, P22, DOI 10.1007/978-3-319-22846-4_2
   Gassend B, 2004, CONCURR COMP-PRACT E, V16, P1077, DOI 10.1002/cpe.805
   Hiriart-Urruty J.-B., 2013, Convex Analysis and Minimization Algorithms I: Fundamentals, V305
   Hospodar G, 2012, IEEE INT WORKS INFOR, P37, DOI 10.1109/WIFS.2012.6412622
   Koushanfar F., 2011, US Patent, Patent No. [7,898,283, 7898283]
   Kumar R, 2015, LECT NOTES COMPUT SC, V9440, P53, DOI 10.1007/978-3-319-24837-0_4
   Lee JW, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P176, DOI 10.1109/VLSIC.2004.1346548
   Lim D, 2005, IEEE T VLSI SYST, V13, P1200, DOI 10.1109/TVLSI.2005.859470
   Liu WQ, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3274666
   Maes Roel., 2013, Physically Unclonable Functions, P49
   Mahmoud A., 2013, IACR CRYPTOLOGY EPRI, V2013, P632
   Maiti A, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P425
   Majzoobi Mehrdad, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P670, DOI 10.1109/ICCAD.2008.4681648
   Merli D, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P19, DOI 10.1109/HST.2013.6581559
   Rührmair U, 2014, LECT NOTES COMPUT SC, V8731, P476, DOI 10.1007/978-3-662-44709-3_26
   Rührmair U, 2013, IEEE T INF FOREN SEC, V8, P1876, DOI 10.1109/TIFS.2013.2279798
   Rührmair U, 2012, LECT NOTES COMPUT SC, V7035, P190
   Rührmair U, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P237, DOI 10.1145/1866307.1866335
   Ruhrmair U., 2014, P DES AUT TEST EUR C, P348
   Sahoo DP, 2018, IEEE T COMPUT, V67, P403, DOI 10.1109/TC.2017.2749226
   Sahoo DP, 2015, IEEE T COMPUT AID D, V34, P1334, DOI 10.1109/TCAD.2015.2448677
   Servedio R. A., 2001, THESIS
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Sutar S, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2968519
   Tajik S, 2014, LECT NOTES COMPUT SC, V8731, P493, DOI 10.1007/978-3-662-44709-3_27
   Wen YJ, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351302
   Yu HL, 2012, IEEE T VLSI SYST, V20, P2198, DOI 10.1109/TVLSI.2011.2173770
NR 36
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
AR 42
DI 10.1145/3344148
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JU2BT
UT WOS:000501481200003
DA 2024-07-18
ER

PT J
AU Ara, HA
   Behrouzian, A
   Hendriks, M
   Geilen, M
   Goswami, D
   Basten, T
AF Ara, Hadi Alizadeh
   Behrouzian, Amir
   Hendriks, Martijn
   Geilen, Marc
   Goswami, Dip
   Basten, Twan
TI Scalable Analysis for Multi-Scale Dataflow Models
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Dataflow; scenarios; (max, plus ); scalable analysis; throughput;
   latency
ID PERFORMANCE ANALYSIS; REGULAR EXPRESSIONS
AB Multi-scale dataflow models have actors acting at multiple granularity levels, e.g., a dataflow model of a video processing application with operations on frame, line, and pixel level. The state of the art timing analysis methods for both static and dynamic dataflow types aggregate the behaviours across all granularity levels into one, often large iteration, which is repeated without exploiting the structure within such an iteration. This poses scalability issues to dataflow analysis, because behaviour of the large iteration is analysed by some form of simulation that involves a large number of actor firings. We take a fresh perspective of what is happening inside the large iteration. We take advantage of the fact that the iteration is a sequence of smaller behaviours, each captured in a scenario, that are typically repeated many times. We use the (max, +) linear model of dataflow to represent each of the scenarios with a matrix. This allows a compositional worst-case throughput analysis of the repeated scenarios by raising the matrices to the power of the number of repetitions, which scales logarithmically with the number of repetitions, whereas the existing throughput analysis scales linearly. We moreover provide the first exact worst-case latency analysis for scenario-aware dataflow. This compositional latency analysis also scales logarithmically when applied to multi-scale dataflow models. We apply our new throughput and latency analysis to several realistic applications. The results confirm that our approach provides a fast and accurate analysis.
C1 [Ara, Hadi Alizadeh; Behrouzian, Amir; Geilen, Marc; Goswami, Dip; Basten, Twan] Tech Univ Eindhoven, POB 513, NL-5600 MB Eindhoven, Netherlands.
   [Hendriks, Martijn; Basten, Twan] TNO, ESI, Eindhoven, Netherlands.
   [Hendriks, Martijn] High Tech Campus 25, NL-5656 AE Eindhoven, Netherlands.
C3 Eindhoven University of Technology; Netherlands Organization Applied
   Science Research
RP Ara, HA (corresponding author), Tech Univ Eindhoven, POB 513, NL-5600 MB Eindhoven, Netherlands.
EM s.h.seyyed.alizadeh@tue.nl; A.R.Baghban.Behrouzian@tue.nl;
   martijn.hendriks@tno.nl; M.C.W.Geilen@tue.nl; D.Goswami@tue.nl;
   A.A.Basten@tue.nl
RI Basten, Twan/ABG-3430-2021
OI Basten, Twan/0000-0002-2274-7274; Geilen, Marc/0000-0002-2629-3249
FU ARTEMIS joint undertaking through the ALMARVI project [621439]
FX This research is supported by the ARTEMIS joint undertaking through the
   ALMARVI project (621439).
CR Alizadeh Ara H., 2016, P 2 EMB COMP ARCH ID, P19
   [Anonymous], 1984, Graphs and Algorithms
   [Anonymous], 2016 11 IEEE S IND E
   Baccelli F, 1992, SYNCHRONIZATION LINE, V2
   Bhattacharyya SS, 1999, J VLSI SIG PROCESS S, V21, P151, DOI 10.1023/A:1008052406396
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   BRUGGEMANNKLEIN A, 1993, THEOR COMPUT SCI, V120, P197, DOI 10.1016/0304-3975(93)90287-4
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   de Groote R., 2014, P 17 INT WORKSH SOFT, P11, DOI [10.1145/2609248.2609249, DOI 10.1145/2609248.2609249]
   GAUBERT S, 1995, IEEE T AUTOMAT CONTR, V40, P2014, DOI 10.1109/9.478227
   Geilen Marc, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P125
   Geilen M, 2017, J SIGNAL PROCESS SYS, V87, P157, DOI 10.1007/s11265-016-1193-7
   Geilen M, 2014, CONF REC ASILOMAR C, P393, DOI 10.1109/ACSSC.2014.7094470
   Geilen M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880052
   Ghamarian AH, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P189, DOI 10.1109/DSD.2007.4341468
   Ghamarian A. H., 2006, P 6 INT C APPL CONC, P25, DOI [DOI 10.1109/ACSD.2006.33, 10.1109/ACSD]
   Hagenah C, 2000, RAIRO-INF THEOR APPL, V34, P257, DOI 10.1051/ita:2000116
   KARP RM, 1978, DISCRETE MATH, V23, P309, DOI 10.1016/0012-365X(78)90011-0
   Keinert J, 2009, DES AUT TEST EUROPE, P135
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Liu WC, 2008, REAL TIM SYST SYMP P, P492, DOI 10.1109/RTSS.2008.49
   Moreira O., 2014, SCHEDULING REAL TIME, P67
   Nelson A, 2015, J SYST ARCHITECT, V61, P435, DOI 10.1016/j.sysarc.2015.04.001
   Poplavko P., 2003, P 2003 INT C COMPILE, P63
   Ritz S., 1993, Proceedings. International Conference on Application-Specific Array Processors (Cat. No.93TH0572-8), P285, DOI 10.1109/ASAP.1993.397152
   Siyoum F, 2014, DES AUT CON, DOI 10.1145/2593069.2593223
   Sriram Sundararajan., 2009, EMBEDDED MULTIPROCES
   Stuijk S., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P404, DOI 10.1109/SAMOS.2011.6045491
   Stuijk Sander, 2007, Predictable Mapping of Streaming Applications on Multiprocessors
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Stuijk S, 2008, IEEE T COMPUT, V57, P1331, DOI 10.1109/TC.2008.58
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Theelen BD, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P185, DOI 10.1109/MEMCOD.2006.1695924
NR 33
TC 5
Z9 5
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2018
VL 17
IS 4
AR 80
DI 10.1145/3233183
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GT7DX
UT WOS:000444682600008
OA Green Published
DA 2024-07-18
ER

PT J
AU Ji, KC
   Ling, M
   Shi, LX
   Pan, JP
AF Ji, Kecheng
   Ling, Ming
   Shi, Longxing
   Pan, Jianping
TI An Analytical Cache Performance Evaluation Framework for Embedded
   Out-of-Order Processors Using Software Characteristics
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Analytical models; software characteristics; cache misses; memory level
   parallelism; cache miss service time
AB Utilizing analytical models to evaluate proposals or provide guidance in high-level architecture decisions is been becoming more and more attractive. A certain number of methods have emerged regarding cache behaviors and quantified insights in the last decade, such as the stack distance theory and the memory level parallelism (MLP) estimations. However, prior research normally oversimplified the factors that need to be considered in out-of-order processors, such as the effects triggered by reordered memory instructions, and multiple dependences among memory instructions, along with the merged accesses in the same MSHR entry. These ignored influences actually result in low and unstable precisions of recent analytical models.
   By quantifying the aforementioned effects, this article proposes a cache performance evaluation framework equipped with three analytical models, which can more accurately predict cache misses, MLPs, and the average cache miss service time, respectively. Similar to prior studies, these analytical models are all fed with profiled software characteristics in which case the architecture evaluation process can be accelerated significantly when compared with cycle-accurate simulations.
   We evaluate the accuracy of proposed models compared with gem5 cycle-accurate simulations with 16 benchmarks chosen from Mobybench Suite 2.0, Mibench 1.0, and Mediabench II. The average root mean square errors for predicting cache misses, MLPs, and the average cache miss service time are around 4%, 5%, and 8%, respectively. Meanwhile, the average error of predicting the stall time due to cache misses by our framework is as low as 8%. The whole cache performance estimation can be sped by about 15 times versus gem5 cycle-accurate simulations and 4 times when compared with recent studies. Furthermore, we have shown and studied the insights between different performance metrics and the reorder buffer sizes by using our models. As an application case of the framework, we also demonstrate how to use our framework combined with McPAT to find out Pareto optimal configurations for cache design space explorations.
C1 [Ji, Kecheng; Ling, Ming; Shi, Longxing] Southeast Univ, Natl ASIC Syst Engn Technol Res Ctr, Nanjing 210096, Jiangsu, Peoples R China.
   [Pan, Jianping] Univ Victoria, Dept Comp Sci, Victoria, BC, Canada.
C3 Southeast University - China; University of Victoria
RP Ling, M (corresponding author), Southeast Univ, Natl ASIC Syst Engn Technol Res Ctr, Nanjing 210096, Jiangsu, Peoples R China.
EM jikecheng@seu.edu.cn; trio@seu.edu.cn; lxshi@seu.edu.cn; pan@uvic.ca
RI Ling, Ming/AAN-9023-2021
OI Pan, Jianping/0000-0003-4893-6847
FU Chinese National Mega Project of Scientific Research [2014ZX01030101]
FX This work was supported under the Chinese National Mega Project of
   Scientific Research under Grant No. 2014ZX01030101.
CR Anand K, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2700100
   [Anonymous], REDUCING MEMORY LATE
   [Anonymous], MICROPROCESSOR REPOR
   [Anonymous], 1994, Tech. rep
   [Anonymous], [No title captured]
   [Anonymous], SURVEY ARM CORTEX PR
   [Anonymous], 2016, P 2016 IEEE REAL TIM, DOI DOI 10.1109/RTAS.2016.7461361
   [Anonymous], ACM T EMBEDDED COMPU
   [Anonymous], [No title captured]
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Berg E, 2004, INT SYM PERFORM ANAL, P20, DOI 10.1109/ISPASS.2004.1291352
   Berg E, 2006, INT SYM PERFORM ANAL, P89
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Breughe M., 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P14, DOI 10.1109/ISPASS.2012.6189202
   CaBcaval C., 2003, P 17 ANN INT C SUP S, P150
   Chen Jufang, 2011, Proceedings of the International Conference on Advanced Manufacturing Technology 2011 (ATDM 2011), P1, DOI 10.1049/cp.2011.1029
   Chou Y, 2004, CONF PROC INT SYMP C, P76, DOI 10.1109/ISCA.2004.1310765
   Das G, 2014, EXPERT SYST APPL, V41, P3491, DOI 10.1016/j.eswa.2013.10.053
   Douma RJ, 2015, DES AUT TEST EUROPE, P1132
   Draisma J., 2014, SNC 2014 P 2014 S SY, P9
   Eklov D, 2010, INT SYM PERFORM ANAL, P55, DOI 10.1109/ISPASS.2010.5452069
   Eyerman S, 2011, INT SYM PERFORM ANAL, P216, DOI 10.1109/ISPASS.2011.5762738
   Eyerman S, 2009, ACM T COMPUT SYST, V27, DOI 10.1145/1534909.1534910
   Greenhalgh P., 2011, ARM White paper, P1
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Gutierrez A, 2014, INT SYM PERFORM ANAL, P13, DOI 10.1109/ISPASS.2014.6844457
   Gwennap Linley., 1997, Microprocessor Report, V11, P1
   Hartigan J. A., 1979, Applied Statistics, V28, P100, DOI 10.2307/2346830
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Hinton G., 2001, Intel Technology Journal
   Huang YB, 2014, INT SYM PERFORM ANAL, P45, DOI 10.1109/ISPASS.2014.6844460
   Jaleel A, 2005, INT S HIGH PERF COMP, P191, DOI 10.1109/HPCA.2005.42
   Ji KC, 2017, MICROPROCESS MICROSY, V50, P66, DOI 10.1016/j.micpro.2017.02.005
   Ji KC, 2017, DES AUT TEST EUROPE, P55, DOI 10.23919/DATE.2017.7926958
   Karkhanis TS, 2004, CONF PROC INT SYMP C, P338
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Li S, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2445572.2445577
   Liang Y, 2008, DES AUT CON, P319
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Mittal S, 2016, ACM COMPUT SURV, V49, DOI 10.1145/2907071
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   Pan XY, 2015, INT SYM PERFORM ANAL, P62, DOI 10.1109/ISPASS.2015.7095785
   Skadron K, 1999, IEEE T COMPUT, V48, P1260, DOI 10.1109/12.811115
   Sun XH, 2014, COMPUTER, V47, P74, DOI 10.1109/MC.2013.227
   Van den Steen S, 2016, IEEE T COMPUT, V65, P3537, DOI 10.1109/TC.2016.2547387
   Wang ZL, 2013, DES AUT TEST EUROPE, P587
   Wei WJ, 2000, 2000 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I-III, P1647, DOI 10.1109/ICOSP.2000.893417
NR 47
TC 5
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2018
VL 17
IS 4
AR 79
DI 10.1145/3233182
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GT7DX
UT WOS:000444682600007
DA 2024-07-18
ER

PT J
AU Wang, ZQ
   Xiao, F
   Ye, N
   Wang, RC
   Yang, PL
AF Wang, Zhongqin
   Xiao, Fu
   Ye, Ning
   Wang, Ruchuan
   Yang, Panlong
TI A See-through-Wall System for Device-Free Human Motion Sensing Based on
   Battery-Free RFID
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Radio frequency identification; motion detection; multipath channels; RF
   signals; transfer functions
ID LOCALIZATION; ALGORITHM
AB A see-through-wall system can be used in life detection, military fields, elderly people surveillance. and gaming. The existing systems are mainly based on military devices, customized signals or pre-deployed sensors inside the room, which are very expensive and inaccessible for general use. Recently, a low-cost RFID technology has gained a lot of attention in this field. Since phase estimates of a battery-free RFID tag collected by a commercial off-the-shelf (COTS) RFID reader are sensitive to external interference, the RFID tag could be regarded as a battery-free sensor that detects reflections off targeted objects. The existing RFID-based system, however, needs to first learn the environment of the empty room beforehand to separate reflections off the tracked target. Besides, it can only track low-speed metal objects with high-positioning accuracy. Since the human body with its complex surface has a weaker ability to reflect radio frequency (RF) signals than metal objects, a battery-free RFID tag can capture only a subset of the reflections off the human body. To address these challenges, a RFID-based human motion sensing technology, called RF-HMS, is presented to track device-free human motion through walls. At first, we construct transfer functions of multipath channel based on phase and RSSI measurements to eliminate device noise and reflections off static objects like walls and furniture without learning the environment of the empty room before. Then a tag planar array is grouped by many battery-free RFID tags to improve the sensing performance. RF-HMS combines reflections from each RFID tag into a reinforced result. On this basis, we extract phase shifts to detect the absence or presence of any moving persons and further derive the reflections off a single moving person to identify his/ her forward or backward motion direction. The results show that RF-HMS can effectively detect the absence or presence of moving persons with 100% accuracy and keep a high accuracy of more than 90% to track human motion directions.
C1 [Wang, Zhongqin; Xiao, Fu; Ye, Ning; Wang, Ruchuan] Nanjing Univ Posts & Telecommun, Coll Comp, Nanjing 210003, Jiangsu, Peoples R China.
   [Xiao, Fu; Ye, Ning] Nanjing Univ Posts & Telecommun, Jiangsu High Technol Res Key Lab Wireless Sensor, Nanjing, Peoples R China.
   [Wang, Ruchuan] Nanjing Univ Posts & Telecommun, Key Lab Broadband Wire less Commun & Sensor Netwo, Minist Educ, Nanjing, Peoples R China.
   [Yang, Panlong] Univ Sci & Technol China, Coll Comp Sci & Technol, Hefei 230026, Anhui, Peoples R China.
C3 Nanjing University of Posts & Telecommunications; Nanjing University of
   Posts & Telecommunications; Nanjing University of Posts &
   Telecommunications; Chinese Academy of Sciences; University of Science &
   Technology of China, CAS
RP Wang, ZQ; Xiao, F (corresponding author), Nanjing Univ Posts & Telecommun, Coll Comp, Nanjing 210003, Jiangsu, Peoples R China.
EM zhongqin.wang.CN@ieee.org; xiaof@njupt.edu.cn; yening@njupt.edu.cn;
   wangrc@njupt.edu.cn; panlongyang@gmail.com
FU National Natural Science Foundation of China [61373137, 61572260,
   61373017]; NSF of Jiangsu for Distinguished Young Scientist
   [BK20170039]; Key Research and Development Program of Jiangsu Province
   [BE2015702]; Major Program of Jiangsu Higher Education Institutions
   [14KJA520002]; China Postdoctoral Science Foundation [2014M560440];
   Jiangsu Planned Projects for Postdoctoral Research Funds [1302055C]
FX This work was supported by National Natural Science Foundation of China
   under grants No. 61373137, No. 61572260, No. 61373017, the NSF of
   Jiangsu for Distinguished Young Scientist under Grant No. BK20170039,
   the Key Research and Development Program of Jiangsu Province under
   grants No. BE2015702, Major Program of Jiangsu Higher Education
   Institutions under grants No. 14KJA520002, China Postdoctoral Science
   Foundation under grants No. 2014M560440 and Jiangsu Planned Projects for
   Postdoctoral Research Funds under grants No. 1302055C.
CR Adib F., 2014, PROC 11 USENIX S NET, P317
   Adib F., 2015, PROC 12 USENIX S NET, P279
   Adib F, 2015, CHI 2015: PROCEEDINGS OF THE 33RD ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, P837, DOI 10.1145/2702123.2702200
   Adib F, 2015, ACM T GRAPHIC, V34, DOI 10.1145/2816795.2818072
   Adib F, 2013, ACM SIGCOMM COMP COM, V43, P75, DOI 10.1145/2534169.2486039
   [Anonymous], 1987, SCATTERING ELECTROMA
   Dobkin D. M, 2012, The RF in RFID, V2nd
   Gu B, 2015, IEEE T NEUR NET LEAR, V26, P1403, DOI 10.1109/TNNLS.2014.2342533
   He SB, 2016, IEEE T VEH TECHNOL, V65, P7448, DOI 10.1109/TVT.2015.2498281
   He SB, 2013, IEEE T MOBILE COMPUT, V12, P1931, DOI 10.1109/TMC.2012.161
   Hekimian-Williams Cory, 2010, 2010 IEEE International Conference on RFID (IEEE RFID 2010), P89, DOI 10.1109/RFID.2010.5467268
   Huang CH, 2015, IEEE T INSTRUM MEAS, V64, P728, DOI 10.1109/TIM.2014.2347691
   Impinj Inc, 2014, LTK PROGR GUID
   Impinj Inc, 2015, IMP XARRAY DEPL GUID
   Joshi K., 2015, 12 USENIX S NETW SYS, P189
   Kidera S, 2009, IEEE T ANTENN PROPAG, V57, P3520, DOI 10.1109/TAP.2009.2032337
   Kleisouris K., 2010, MobiHoc'10, P71
   Liu TC, 2014, IEEE INFOCOM SER, P379, DOI 10.1109/INFOCOM.2014.6847960
   Naderiparizi S, 2015, IEEE INT CONF RFID, P166, DOI 10.1109/RFID.2015.7113088
   Ni LM, 2004, WIREL NETW, V10, P701, DOI 10.1023/B:WINE.0000044029.06344.dd
   Nikitin Pavel V., 2010, 2010 IEEE International Conference on RFID (IEEE RFID 2010), P102, DOI 10.1109/RFID.2010.5467253
   Pu S., 2013, P 19 ANN INT C MOB C, P27, DOI 10.1145/2500423.2500436
   Qian K, 2014, INT C PAR DISTRIB SY, P1, DOI 10.1109/PADSW.2014.7097784
   Sabek I, 2015, IEEE T MOBILE COMPUT, V14, P261, DOI 10.1109/TMC.2014.2320265
   Sample A, 2009, IEEE RADIO WIRELESS, P16, DOI 10.1109/RWS.2009.4957273
   Schleicher B, 2013, IEEE T MICROW THEORY, V61, P2076, DOI 10.1109/TMTT.2013.2252185
   Seifeldin M, 2013, IEEE T MOBILE COMPUT, V12, P1321, DOI 10.1109/TMC.2012.106
   Shangguan LF, 2013, IEEE INFOCOM SER, P3066
   Shao S, 2013, IEEE SENS J, V13, P3767, DOI 10.1109/JSEN.2013.2272216
   Shu YC, 2015, ACM T SENSOR NETWORK, V11, DOI 10.1145/2700257
   Venkatasubramanian V, 2009, IEEE T IMAGE PROCESS, V18, P1255, DOI 10.1109/TIP.2009.2017340
   Wang J, 2013, ACM SIGCOMM COMP COM, V43, P51, DOI 10.1145/2534169.2486029
   Wilson J, 2012, IEEE T MOBILE COMPUT, V11, P947, DOI 10.1109/TMC.2011.102
   Xiao F, 2016, TSINGHUA SCI TECHNOL, V21, P397, DOI 10.1109/TST.2016.7536717
   Yang L, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P487, DOI 10.1145/2789168.2790100
   Yang L, 2015, IEEE T PARALL DISTR, V26, P3149, DOI 10.1109/TPDS.2013.276
   Yang L, 2014, PROCEEDINGS OF THE 20TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (MOBICOM '14), P237, DOI 10.1145/2639108.2639111
   Yang YQ, 2009, IEEE T GEOSCI REMOTE, V47, P1270, DOI 10.1109/TGRS.2008.2010251
   Yeager DJ, 2009, IEEE T BIOMED CIRC S, V3, P379, DOI 10.1109/TBCAS.2009.2031628
   Zhang D, 2013, IEEE T PARALL DISTR, V24, P996, DOI 10.1109/TPDS.2012.134
   Zhang YM, 2016, IEEE ACM T NETWORK, V24, P1632, DOI 10.1109/TNET.2015.2425146
   Zhang Z, 2014, IEEE T IND ELECTRON, V61, P2122, DOI 10.1109/TIE.2013.2264785
NR 42
TC 23
Z9 26
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 6
DI 10.1145/3055515
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100006
DA 2024-07-18
ER

PT J
AU Liu, QR
   Wu, XL
   Kittinger, L
   Levy, M
   Jung, CH
AF Liu, Qingrui
   Wu, Xiaolong
   Kittinger, Larry
   Levy, Markus
   Jung, Changhee
TI BenchPrime: Effective Building of a Hybrid Benchmark Suite
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Benchmark; principle component analysis; linear discriminant analysis
ID SIMILARITY
AB This paper presents BenchPrime, an automated benchmark analysis toolset that is systematic and extensible to analyze the similarity and diversity of benchmark suites. BenchPrime takes multiple benchmark suites and their evaluation metrics as inputs and generates a hybrid benchmark suite comprising only essential applications. Unlike prior work, BenchPrime uses linear discriminant analysis rather than principal component analysis, as well as selects the best clustering algorithm and the optimized number of clusters in an automated and metric-tailored way, thereby achieving high accuracy. In addition, BenchPrime ranks the benchmark suites in terms of their application set diversity and estimates how unique each benchmark suite is compared to other suites.
   As a case study, this work for the first time compares the DenBench with the MediaBench and MiBench using four different metrics to provide a multi-dimensional understanding of the benchmark suites. For each metric, BenchPrime measures to what degree DenBench applications are irreplaceable with those in MediaBench and MiBench. This provides means for identifying an essential subset from the three benchmark suites without compromising the application balance of the full set. The experimental results show that the necessity of including DenBench applications varies across the target metrics and that significant redundancy exists among the three benchmark suites.
C1 [Liu, Qingrui; Wu, Xiaolong; Kittinger, Larry; Jung, Changhee] Virginia Tech, Comp Sci Dept, 2202 Kraft Dr, Blacksburg, VA 24060 USA.
   [Levy, Markus] EEMBC, El Dorado Hills, CA USA.
   [Levy, Markus] 4354 Town Ctr Blvd 114-200, El Dorado Hills, CA 95762 USA.
C3 Virginia Polytechnic Institute & State University
RP Jung, CH (corresponding author), Virginia Tech, Comp Sci Dept, 2202 Kraft Dr, Blacksburg, VA 24060 USA.
EM chjung@vt.edu
FU National Science Foundation [CCF-1527463]; Google; AMD
FX This work was partly supported by the National Science Foundation under
   the grant CCF-1527463 and Faculty Research Awards from Google and AMD.
CR Adhinarayanan Vignesh, 2015, AUTOMATED FRAMEWORK
   ADOLF R, 2016, IEEE INT S WORKL CHA
   Aggarwal CC, 2014, CH CRC DATA MIN KNOW, P1
   [Anonymous], THESIS
   [Anonymous], 2006, P 15 INT C PARALLEL
   [Anonymous], P 42 ANN IEEE ACM IN
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bishop Christopher M, 2006, PATTERN RECOGN, V128, P1
   Bournoutian Garo, 2009, CASES 09, P117, DOI DOI 10.1145/1629395.1629413
   Brock G, 2008, J STAT SOFTW, V25, P1, DOI 10.18637/jss.v025.i04
   Brooks D., 2000, FRAMEWORK ARCHITECTU, P83
   Chae S, 2007, LECT NOTES COMPUT SC, V4761, P149
   Didehban M, 2016, DES AUT CON, DOI 10.1145/2897937.2898054
   Didehban Moslem, 2017, P IEEE ACM INT C COM
   Didehban Moslem, 2017, P 54 ANN DES AUT C D
   Eeckhout Lieven, 2002, PARALLEL ARCHITECTUR
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hoste K, 2006, I S WORKL CHAR PROC, P83
   Isen Ciji, 2008, 2008 IEEE International Symposium on Workload Characterization (IISWC), P153, DOI 10.1109/IISWC.2008.4636100
   Jacobvitz AN, 2015, INT SYM PERFORM ANAL, P72, DOI 10.1109/ISPASS.2015.7095786
   Jeyapaul R, 2014, IEEE T PARALL DISTR, V25, P254, DOI 10.1109/TPDS.2013.14
   Jia Zhen, 2014, ABS14090792 CORR
   Joshi A, 2006, IEEE T COMPUT, V55, P769, DOI 10.1109/TC.2006.85
   Jung C., 2006, Proceedings of the 20th international conference on Parallel and distributed processing, P140
   Jung C., 2009, P 27 INT S LATTICE F, P002
   JUNG C., 2005, Proceedings of the tenth ACM SIGPLAN symposium on Principles and Practice of Parallel Programming, P236, DOI DOI 10.1145/1065944.1065976
   Jung Chang Hee, 2009, US Patent, Patent No. [7,526,637, 7526637]
   Jung C, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P86
   Jung Changhee, 2007, P 7 ACM IEEE EMSOFT
   Kim S., 2003, ACM T EMBED COMPUT S, V2, P163, DOI DOI 10.1145/643470.643473
   Ko Y, 2015, DES AUT CON, DOI 10.1145/2744769.2744846
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee J, 2010, J PARALLEL DISTR COM, V70, P467, DOI 10.1016/j.jpdc.2009.10.008
   Lee J, 2009, IEEE T PARALL DISTR, V20, P1309, DOI 10.1109/TPDS.2008.224
   Lee K., 2006, P 2006 INT C COMPILE, P411, DOI DOI 10.1145/1176760.1176810
   Lee S., 2014, P 36 INT C SOFTW ENG
   Lin Yuan, 2006, SODA LOW POWER ARCHI
   Liu QR, 2016, IEEE NON-VOLATILE ME
   Liu QR, 2016, INT SYMP MICROARCH
   Liu QR, 2015, ACM SIGPLAN NOTICES, V50, DOI 10.1145/2670529.2754959
   Liu Qingrui, 2016, P INT C HIGH PERF CO
   Liu Qingrui, 2016, ACM T EMBED COMPUT S, VXX, pX
   Lu S., 2005, WORKSH EV SOFTW DEF, V5
   Martìnez AM, 2001, IEEE T PATTERN ANAL, V23, P228, DOI 10.1109/34.908974
   Mukherjee SS, 2005, INT S HIGH PERF COMP, P243, DOI 10.1109/HPCA.2005.37
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Nunnally JC, 1978, PSYCHOMETRIC THEORY, V2nd
   Peters Nadja, 2016, P 11 IEEE ACM IFIP I, V26
   Phansalkar A, 2005, INT SYM PERFORM ANAL, P10, DOI 10.1109/ISPASS.2005.1430555
   Phansalkar A, 2007, CONF PROC INT SYMP C, P412, DOI 10.1145/1273440.1250713
   Phansalkar Aashish, 2007, ANAL REDUNDANCY APPL
   Poovey JA, 2009, IEEE MICRO, V29, P18, DOI 10.1109/MM.2009.74
   Sassone Peter, 2005, STATIC STRANDS SAFEL, P127
   Sherwood Timothy, 2002, ACM SIGPLAN Notices, P45, DOI DOI 10.1145/605432.605403
   Shrivastava A., 2005, COMPILATION TECHNIQU
   Shrivastava A, 2014, DES AUT CON, DOI 10.1145/2593069.2593195
   Sridharan V., 2010, ACM SIGARCH COMPUTER
   Suyi Li, 2009, 2009 WRI World Congress on Computer Science and Information Engineering, CSIE, P469, DOI 10.1109/CSIE.2009.999
   Tiwari D., 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P221, DOI 10.1109/ISPASS.2012.6189228
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   Vitek J., 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P33
   Wullenkord M, 2014, PROCEEDINGS OF THE ASME 8TH INTERNATIONAL CONFERENCE ON ENERGY SUSTAINABILITY, 2014, VOL 1
   Yi JJ, 2006, I S WORKL CHAR PROC, P93
   Yu JJ, 2012, PROCEEDINGS OF THE ASME TURBO EXPO 2012, VOL 7, PTS A AND B, P485, DOI 10.1145/2398857.2384651
   ZHANG T, 2016, OPER SYST REV, V50, P159
   Zhang T, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P149, DOI 10.1145/3037697.3037708
NR 68
TC 5
Z9 5
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 179
DI 10.1145/3126499
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800062
OA Bronze
DA 2024-07-18
ER

PT J
AU Mehrabian, M
   Khayatian, M
   Shrivastava, A
   Eidson, JC
   Derler, P
   Andrade, HA
   Li-Baboud, YS
   Griffor, E
   Weiss, M
   Stanton, K
AF Mehrabian, Mohammadreza
   Khayatian, Mohammad
   Shrivastava, Aviral
   Eidson, John C.
   Derler, Patricia
   Andrade, Hugo A.
   Li-Baboud, Ya-Shian
   Griffor, Edward
   Weiss, Marc
   Stanton, Kevin
TI Timestamp Temporal Logic (TTL) for Testing the Timing of Cyber-Physical
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cyber-Physical Systems; CPS; Timing Constraints; Time Testing; Real-Time
   Systems; Verification; Safety Critical Systems
AB In order to test the performance and verify the correctness of Cyber-Physical Systems (CPS), the timing constraints on the system behavior must be met. Signal Temporal Logic (STL) can efficiently and succinctly capture the timing constraints of a given system model. However, many timing constraints on CPS are more naturally expressed in terms of events on signals. While it is possible to specify event-based timing constraints in STL, such statements can quickly become long and arcane in even simple systems. Timing constraints for CPS, which can be large and complex systems, are often associated with tolerances, the expression of which can make the timing constraints even more cumbersome using STL. This paper proposes a new logic, Times-tamp Temporal Logic (TTL), to provide a definitional extension of STL that more intuitively expresses the timing constraints of distributed CPS. TTL also allows for a more natural expression of timing tolerances. Additionally, this paper outlines a methodology to automatically generate logic code and programs to monitor the expressed timing constraints. Since our TTL monitoring logic evaluates the timing constraints using only the timestamps of the required events on the signal, the TTL monitoring logic has significantly less memory footprint when compared to traditional STL monitoring logic, which stores the signal value at the required sampling frequency. The key contribution of this paper is a scalable approach for online monitoring of the timing constraints. We demonstrate the capabilities of TTL and our methodology for online monitoring of TTL constraints on two case studies: 1) Synchronization and phase control of two generators and, 2) Simultaneous image capture using distributed cameras for 3D image reconstruction.
C1 [Mehrabian, Mohammadreza; Khayatian, Mohammad; Shrivastava, Aviral] Arizona State Univ, Sch Comp Informat & Decis Syst Engn, 699 S Mill Ave, Tempe, AZ 85281 USA.
   [Eidson, John C.] Univ Calif Berkeley, Berkeley, CA 94720 USA.
   [Derler, Patricia] Natl Instruments Corp, 11500 N Mopac Expy, Austin, TX 78759 USA.
   [Andrade, Hugo A.] Univ Texas Austin, 787 Balra Dr, El Cerrito, CA 94530 USA.
   [Li-Baboud, Ya-Shian; Griffor, Edward] NIST, 100 Bur Dr, Gaithersburg, MD 20899 USA.
   [Weiss, Marc] Marc Weiss Consulting, Aptos, CA 95003 USA.
   [Stanton, Kevin] Intel Corp, 2111 NE 25th Ave, Hillsboro, OR 97124 USA.
C3 Arizona State University; Arizona State University-Tempe; University of
   California System; University of California Berkeley; National
   Instruments Corporation; University of Texas System; University of Texas
   Austin; National Institute of Standards & Technology (NIST) - USA; Intel
   Corporation
RP Mehrabian, M (corresponding author), Arizona State Univ, Sch Comp Informat & Decis Syst Engn, 699 S Mill Ave, Tempe, AZ 85281 USA.
RI Weiss, Marc/AAV-6965-2021; Derler, Patricia/AFK-4029-2022; Mehrabian,
   Mohammadreza/E-2759-2018; Khayatian, Mohammad/AAN-7805-2020
OI Derler, Patricia/0000-0001-7742-802X; Shrivastava,
   Aviral/0000-0002-1075-897X; Weiss, Marc/0000-0002-6521-2827
FU National Science Foundation [CCF 1055094, CNS 1525855]; NIST
   [60NANB16D305, 70NANB16H305]
FX This work was partially supported by funding from National Science
   Foundation grants CCF 1055094 (CAREER), CNS 1525855 and NIST Awards
   60NANB16D305, and 70NANB16H305.
CR Alur R, 1996, J ACM, V43, P116, DOI 10.1145/227595.227602
   Bauer Andreas, 2006, INT C FDN SOFTW TECH
   Bengtsson Johan, 1996, HYBRID SYSTEMS
   Donze Alexandre, 2012, Automated Technology for Verification and Analysis. Proceedings of the 10th International Symposium, ATVA 2012, P92, DOI 10.1007/978-3-642-33386-6_9
   Donze A., 2010, CAV
   Fainekos Georgios, 2009, THEORETICAL COMPUTER, V410
   Frehse G., 2011, CAV
   Henzinger T.A., 1997, CAV
   IEEE, 2002, IEEE Std. 1588-2002
   Jaksic Stefan, 2015, FORM METH MOD COD ME
   Jyotirmoy V.Deshmukh, 2015, RUNTIME VERIFICATION
   KOYMANS R, 1990, REAL-TIME SYST, V2, P255, DOI 10.1007/BF01995674
   Maler Oded, 2013, INT J SOFTWARE TOOLS, V15
   Maler Oded, 2008, PILLARS COMPUTER SCI
   Maler Oded, FTRTFT 2004
   Mills D, 1989, RFC1119
   Nickovic D., 2007, FORMATS
   Shrivastava A., 2016, P CODES ISSS
   Shrivastava Aviral, 2017, P 54 ANN DES AUT C
NR 19
TC 10
Z9 12
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 169
DI 10.1145/3126510
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800052
OA Bronze
DA 2024-07-18
ER

PT J
AU Motamedi, M
   Fong, D
   Ghiasi, S
AF Motamedi, Mohammad
   Fong, Daniel
   Ghiasi, Soheil
TI Machine Intelligence on Resource-Constrained IoT Devices: The Case of
   Thread Granularity Optimization for CNN Inference
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Convolutional neural networks; mobile GPUs; thread coarsening; thread
   granularity
AB Despite their remarkable performance in various machine intelligence tasks, the computational intensity of Convolutional Neural Networks (CNNs) has hindered their widespread utilization in resource-constrained embedded and IoT systems. To address this problem, we present a framework for synthesis of efficient CNN inference software targeting mobile SoC platforms. We argue that thread granularity can substantially impact the performance and energy dissipation of the synthesized inference software, and demonstrate that launching the maximum number of logical threads, often promoted as a guiding principle by GPGPU practitioners, does not result in an efficient implementation for mobile SoCs. We hypothesize that the runtime of a CNN layer on a particular SoC platform can be accurately estimated as a linear function of its computational complexity, which may seem counter-intuitive, as modern mobile SoCs utilize a plethora of heterogeneous architectural features and dynamic resource management policies. Consequently, we develop a principled approach and a data-driven analytical model to optimize granularity of threads during CNN software synthesis. Experimental results with several modern CNNs mapped to a commodity Android smartphone with a Snapdragon SoC show up to 2.37X speedup in application runtime, and up to 1.9X improvement in its energy dissipation compared to existing approaches.
C1 [Motamedi, Mohammad; Fong, Daniel; Ghiasi, Soheil] Univ Calif Davis, Elect & Comp Engn Dept, 1 Shields Ave, Davis, CA 95616 USA.
C3 University of California System; University of California Davis
RP Motamedi, M (corresponding author), Univ Calif Davis, Elect & Comp Engn Dept, 1 Shields Ave, Davis, CA 95616 USA.
EM mmotamedi@ucdavis.edu; dfong@ucdavis.edu; ghi-asi@ucdavis.edu
FU Direct For Computer & Info Scie & Enginr [1346812] Funding Source:
   National Science Foundation; Division of Computing and Communication
   Foundations [1346812] Funding Source: National Science Foundation
CR [Anonymous], 2017, P 44 ANN INT S COMPU
   [Anonymous], PROC CVPR IEEE
   [Anonymous], 2016, P 24 ACM INT C MULT
   [Anonymous], COPYRIGHT OFFICE PRO
   [Anonymous], 2017, COMMUN ACM, DOI DOI 10.1145/3065386
   [Anonymous], HIGH PERF COMP NETW
   [Anonymous], ARXIV170702647
   [Anonymous], GOOGLE BLOG
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Collobert R., 2011, BIGLEARN NIPS WORKSH
   Gysel P., 2016, P ICLR
   Huang PK, 2008, 2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, P95, DOI 10.1109/SASP.2008.4570792
   Iandola F.N., 2016, PROC INT C LEARN
   Javaid H, 2010, ICCAD-IEEE ACM INT, P1, DOI 10.1109/ICCAD.2010.5653959
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Magni A, 2014, INT CONFER PARA, P455, DOI 10.1145/2628071.2628087
   Motamedi M, 2016, ASIA S PACIF DES AUT, P575, DOI 10.1109/ASPDAC.2016.7428073
   Motamedi Mohammad, 2016, ARXIV161107151
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
   Zhang C, 2015, PROCEEDINGS OF THE 2015 SYMPOSIUM ON PIEZOELECTRICITY, ACOUSTIC WAVES AND DEVICE APPLICATIONS, P161, DOI 10.1109/SPAWDA.2015.7364463
NR 22
TC 26
Z9 32
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 151
DI 10.1145/3126555
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800034
OA Bronze
DA 2024-07-18
ER

PT J
AU Su, XS
   Wu, H
   Xue, JL
AF Su, Xuesong
   Wu, Hui
   Xue, Jingling
TI An Efficient WCET-Aware Instruction Scheduling and Register Allocation
   Approach for Clustered VLIW Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Worst-case execution time; instruction scheduling; live range splitting;
   register allocation; clustered VLIW processor
AB In real-time embedded system design, one major goal is to construct a feasible schedule. Whether a feasible schedule exists depends on the Worst-Case Execution Time (WCET) of each task. Consequently, it is important to minimize the WCET of each task. We investigate the problem of instruction scheduling and register allocation for a program executed on a clustered Very Long Instruction Word (VLIW) processor such that the WCET of the program is minimized, and propose a novel, unified instruction scheduling and register allocation heuristic approach. Our heuristic approach is underpinned by a set of novel techniques, including spanning graph-based WCET-aware live range splitting, WCET-aware dynamic register pressure control, WCET-aware basic block prioritization for performing integrated instruction scheduling and register allocation, and WCET-aware spill code handling. We have implemented our approach in Trimaran 4.0, and compared it with the state-of-the-art approach by using a set of 20 benchmarks. The experimental results show that our approach achieves the maximum WCET improvement of 29.61% and the average WCET improvement of 10.23%, respectively.
C1 [Su, Xuesong; Wu, Hui; Xue, Jingling] Univ New South Wales, Sch Comp Sci & Engn, Sydney, NSW 2052, Australia.
C3 University of New South Wales Sydney
RP Su, XS (corresponding author), Univ New South Wales, Sch Comp Sci & Engn, Sydney, NSW 2052, Australia.
EM xsu@cse.unsw.edu.au; huiw@cse.unsw.edu.au; jingling@cse.unsw.edu.au
RI Wu, Hui/AAH-8839-2021; Xue, Jingling/AAE-1991-2020
OI Xue, Jingling/0000-0003-0380-3506; Wu, Hui/0000-0002-7135-4397
CR [Anonymous], 2010, OASICS OPENACCESS SE
   [Anonymous], 1992, THESIS
   Brasier Thomas S., 1995, P 1995 INT C PAR ARC
   BRIGGS P, 1994, ACM T PROGR LANG SYS, V16, P428, DOI 10.1145/177492.177575
   Chaitin G. J., 1986, US Patent, Patent No. [4,571,678, 4571678]
   CHAITIN GJ, 1981, COMPUT LANG, V6, P47, DOI 10.1016/0096-0551(81)90048-5
   CHAKRAPANI LN, 2004, LECT NOTES COMPUTER, P32
   Ellis J. R., 1985, TECHNICAL REPORT
   Eriksson M. V., 2008, P 11 INT WORKSHOP SO, P11
   Falk H, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P145
   Falk H, 2011, EUROMICRO, P13, DOI 10.1109/ECRTS.2011.10
   Falk H, 2009, DES AUT CON, P726
   Golberg D.E., 1989, Genetic algorithms in search, optimization, and machine learning, P36
   Goodman J. R., 1988, Conference Proceedings. 1988 International Conference on Supercomputing, P442, DOI 10.1145/55364.55407
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Huang YZ, 2014, IEEE T VLSI SYST, V22, P168, DOI 10.1109/TVLSI.2012.2236114
   Huang YZ, 2011, IEEE INT CONF TRUST, P1038, DOI 10.1109/TrustCom.2011.142
   Inc CEVA, 2017, CEVA X DSP COR MULT
   Kafshdooz MM, 2016, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2845083
   Kailas K, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P133, DOI 10.1109/HPCA.2001.903258
   Li FY, 2015, IEEE INT CONF EMBED, P51, DOI 10.1109/RTCSA.2015.34
   Lisper B, 2014, LECT NOTES COMPUT SC, V8803, P482, DOI 10.1007/978-3-662-45231-8_38
   MATULA DW, 1983, J ACM, V30, P417, DOI 10.1145/2402.322385
   Nagpal R, 2008, SOFTWARE PRACT EXPER, V38, P227, DOI 10.1002/spe.826
   Park J, 2004, ACM T PROGR LANG SYS, V26, P735, DOI 10.1145/1011508.1011512
   Poletto M, 1999, ACM T PROGR LANG SYS, V21, P895, DOI 10.1145/330249.330250
   Porpodas V, 2013, ACM SIGPLAN NOTICES, V48, P45, DOI 10.1145/2499369.2465565
   STMicroelectronics Group of Companies, 2000, ST200 VLIW SER ST231
   Su XS, 2016, IEEE INT CONF EMBED, P195, DOI 10.1109/RTCSA.2016.46
   Transmeta Corporation, 2001, TRANSM EFF PROC COPY
   Ullman J.D., 1976, Computer and Job-Shop Scheduling Theory
   WELSH DJA, 1967, COMPUT J, V10, P85, DOI 10.1093/comjnl/10.1.85
   Zhang X., 2014, Int. J. Antennas Propag, V2014, P1, DOI DOI 10.4018/IJIIT.2014070101
   Zhang XM, 2013, DES AUTOM EMBED SYST, V17, P439, DOI 10.1007/s10617-012-9103-0
   Zhang XM, 2013, IEEE INT CONF TRUST, P927, DOI 10.1109/TrustCom.2013.113
   Zhang XM, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P35
   Zheng WG, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3046683
   Zheng WG, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2994602
NR 38
TC 7
Z9 8
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 120
DI 10.1145/3126524
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800003
OA Green Published
DA 2024-07-18
ER

PT J
AU Chen, XG
   Wang, ZJ
   Ji, XY
AF Chen, Xiaogang
   Wang, Z. Jane
   Ji, Xiangyang
TI A Load-Balancing Divide-and-Conquer SVM Solver
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Kernel support vector machine; divide-and-conquer solver; load balancing
AB Scaling up kernel support vector machine (SVM) training has been an important topic in recent years. Despite its theoretical elegance, training kernel SVM is impractical when facing millions of data. The divideand-conquer (DC) strategy is a natural framework of handling gigantic problems, and the divide-and-conquer solver for kernel SVM (DC-SVM) is able to train kernel SVM with millions of data with limited time cost. However, there are some drawbacks of the DC-SVM approach. First, it used an unsupervised clustering method to partition the whole problem, which is prone to construct singular subsets, and, second, it is hard to balance the computation load between sub-problems. To address these issues, this article proposed a load-balancing partition method for kernel SVM. First, it clusters sample from one class and then assigns data samples to the cluster centers by a distance measure and construct sub-problems; in this way, it is able to control the computation load and avoid singular problems. Experimental results show that the proposed method has better load-balancing performance than DC-SVM, which implies that it is suitable for distributed and embedding systems.
C1 [Chen, Xiaogang; Ji, Xiangyang] Tsinghua Univ, Beijing, Peoples R China.
   [Wang, Z. Jane] Univ British Columbia, Vancouver, BC, Canada.
C3 Tsinghua University; University of British Columbia
RP Chen, XG (corresponding author), Tsinghua Univ, Beijing, Peoples R China.
EM xiaogangc@tsinghua.edu.cn; zjanew@ece.ubc.ca; xyji@tsinghua.edu.cn
CR [Anonymous], LARGE SCALE SUPPORT
   [Anonymous], 2012, Artificial Intelligence and Statistics
   [Anonymous], 2004, ADV NEURAL INFORM PR
   Chang CC, 2011, ACM T INTEL SYST TEC, V2, DOI 10.1145/1961189.1961199
   Collobert R, 2002, NEURAL COMPUT, V14, P1105, DOI 10.1162/089976602753633402
   CORTES C, 1995, MACH LEARN, V20, P273, DOI 10.1007/BF00994018
   Drineas P, 2005, J MACH LEARN RES, V6, P2153
   Drineas P, 2005, LECT NOTES COMPUT SC, V3559, P323, DOI 10.1007/11503415_22
   El Alaoui Ahmed, 2014, ARXIV14110306
   Fan RE, 2005, J MACH LEARN RES, V6, P1889
   Hsieh CJ, 2014, PR MACH LEARN RES, V32
   Huang PS, 2014, INT CONF ACOUST SPEE, DOI 10.1109/ICASSP.2014.6853587
   JOACHIMS T, 1999, SVM LIGHT SUPPORT VE
   Joachims T., 1999, TECHNICAL REPORT
   Katyal M., 2014, COMPUTER SCI
   Kugler M, 2006, IEICE T INF SYST, VE89D, P2533, DOI 10.1093/ietisy/e89-d.9.2533
   Platt JC, 1999, ADVANCES IN KERNEL METHODS, P185
   Quoc Le, 2013, P INT C MACH LEARN
   Rahimi Ali, 2007, ADV NEURAL INFORM PR
   Scholkopf B., 2002, Learning with Kernels
   Sindhwani Vikas, 2014, ARXIV14090940
   Sun Yuan Kung, 2014, KERNEL METHODS MACHI
   Yang ZC, 2015, JMLR WORKSH CONF PRO, V38, P1098
   You Y, 2015, INT PARALL DISTRIB P, P847, DOI 10.1109/IPDPS.2015.117
NR 24
TC 1
Z9 1
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 74
DI 10.1145/3005347
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300013
DA 2024-07-18
ER

PT J
AU Liu, JH
   Ma, JH
   Wu, W
   Chen, XF
   Huang, XY
   Xu, L
AF Liu, Jianghua
   Ma, Jinhua
   Wu, Wei
   Chen, Xiaofeng
   Huang, Xinyi
   Xu, Li
TI Protecting Mobile Health Records in Cloud Computing: A Secure,
   Efficient, and Anonymous Design
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Mobile health records (MHRs); embedded devices (EDs); cloud computing;
   online/offline attribute-based signature
ID ATTRIBUTE-BASED SIGNATURES; PRIVACY; SCHEME
AB Electronic healthcare (eHealth) systems have replaced traditional paper-based medical systems due to attractive features such as universal accessibility, high accuracy, and low cost. As a major constituent part of eHealth systems, mobile healthcare (mHealth) applies Mobile Internet Devices (MIDs) and Embedded Devices (EDs), such as tablets, smartphones, and other devices embedded in the bodies of individuals, to improve the quality of life and provide more convenient healthcare services for patients. Unfortunately, MIDs and EDs have only limited computational capacity, storage space, and power supply. By taking this into account, we present a new design to guarantee the integrity of eHealth records and the anonymity of the data owner in a more efficient and flexible way. The essence of our design is a general method which can convert any secure Attribute-Based Signature (ABS) scheme into a highly efficient and secure Online/Offline Attribute-Based Signature (OOABS) scheme. We prove the security and analyze the efficiency improvement of the new design. Additionally, we illustrate the proposed generic construction by applying it to a specific ABS scheme.
C1 [Liu, Jianghua; Ma, Jinhua; Wu, Wei; Huang, Xinyi; Xu, Li] Fujian Normal Univ, Sch Math & Comp Sci, Fujian Prov Key Lab Network Secur & Cryptol, Fuzhou, Peoples R China.
   [Chen, Xiaofeng] Xidian Univ, State Key Lab Integrated Serv Networks ISN, Xian, Peoples R China.
C3 Fujian Normal University; Xidian University
RP Huang, XY (corresponding author), Fujian Normal Univ, Sch Math & Comp Sci, Fujian Prov Key Lab Network Secur & Cryptol, Fuzhou, Peoples R China.
EM jianghualiu11@gmail.com; jinhuamam@163.com; weiwu81@gmail.com;
   xfchen@xidian.edu.cn; xyhuang@fjnu.edu.cn; xuli@fjnu.edu.cn
RI Huang, Xinyi XYH/A-2813-2016
FU National Natural Science Foundation of China [61472083, 61402110,
   61572382, U1405255]; Program for New Century Excellent Talents in Fujian
   University [JA14067]; Distinguished Young Scholars Fund of Fujian
   [2016J06013]; Fujian Normal University Innovative Research Team
   [IRTL1207]
FX This work was supported by the National Natural Science Foundation of
   China (grants 61472083, 61402110, 61572382, and U1405255), the Program
   for New Century Excellent Talents in Fujian University (JA14067), the
   Distinguished Young Scholars Fund of Fujian (2016J06013), and the Fujian
   Normal University Innovative Research Team (NO.IRTL1207).
CR [Anonymous], 2008, IACR Cryptol. ePrint Arch.
   [Anonymous], ADV CRYPTOLOGY EUROC
   [Anonymous], IMIA YB MED INFORM
   [Anonymous], 2012, RESEARCH 2 GUIDANCE
   Attrapadung N, 2011, LECT NOTES COMPUT SC, V6571, P90, DOI 10.1007/978-3-642-19379-8_6
   Benaloh Josh., 2009, P 2009 ACM WORKSHOP, P103
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Boyen X, 2007, LECT NOTES COMPUT SC, V4515, P210
   Catuogno L, 2014, J NETW COMPUT APPL, V38, P65, DOI 10.1016/j.jnca.2013.05.006
   Catuogno L, 2010, LECT NOTES COMPUT SC, V6163, P156
   Chen XF, 2007, LECT NOTES COMPUT SC, V4521, P18
   Emura K, 2009, LECT NOTES COMPUT SC, V5451, P13, DOI 10.1007/978-3-642-00843-6_2
   Escala A, 2011, LECT NOTES COMPUT SC, V6737, P224, DOI 10.1007/978-3-642-21969-6_14
   EVEN S, 1990, LECT NOTES COMPUT SC, V435, P263
   Gagne M., 2013, LNCS, V7708, P295, DOI [10.1007/978-3-642-36334-419, DOI 10.1007/978-3-642-36334-4]
   GOLDWASSER S, 1988, SIAM J COMPUT, V17, P281, DOI 10.1137/0217017
   Goyal V., 2006, P 2006 INT C PRIVACY, P1
   Gunter TD, 2005, J MED INTERNET RES, V7, DOI 10.2196/jmir.7.1.e3
   Guo FL, 2008, LECT NOTES COMPUT SC, V5230, P98
   Herranz J, 2012, LECT NOTES COMPUT SC, V7178, P51, DOI 10.1007/978-3-642-27954-6_4
   Herranz J, 2010, LECT NOTES COMPUT SC, V6056, P19
   Hohenberger S, 2014, LECT NOTES COMPUT SC, V8383, P293, DOI 10.1007/978-3-642-54631-0_17
   Jin J, 2009, SACMAT'09: PROCEEDINGS OF THE 14TH ACM SYMPOSIUM ON ACCESS CONTROL MODELS AND TECHNOLOGIES, P125, DOI 10.1145/1542207.1542228
   Kar Jayaprakash, 2014, International Journal of Network Security, V16, P29
   Khader D., 2007, IACR Cryptol.ePrint Arch., V2007, P159
   Krawczyk H., 2000, PROC NDSS, P143
   Lewko A, 2010, LECT NOTES COMPUT SC, V6110, P62, DOI 10.1007/978-3-642-13190-5_4
   Li J., 2010, P 5 ACM S INF COMP C, P60, DOI [DOI 10.1145/1755688.1755697, 10.1145/1755688.1755697]
   Li M, 2013, UNIVERSE-TAIPEI, V1, P24
   Lin DR, 2008, ISDA 2008: EIGHTH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS DESIGN AND APPLICATIONS, VOL 3, PROCEEDINGS, P472, DOI 10.1109/ISDA.2008.187
   Liu JK, 2010, INT J INF SECUR, V9, P287, DOI 10.1007/s10207-010-0109-y
   Maji Hemanta K., 2011, Topics in Cryptology - CT-RSA 2011. The Cryptographers' Track at the RSA Conference 2011, P376, DOI 10.1007/978-3-642-19074-2_24
   Maji HemantaK., 2008, IACR Cryptology ePrint Archive, V2008, P328
   Mancini Michelino, 2014, W J EMERG MED
   Odelu Vanga, 2016, COMPUT STAND INTERF
   Okamoto T, 2014, IEEE T CLOUD COMPUT, V2, P409, DOI 10.1109/TCC.2014.2353053
   Okamoto T, 2013, LECT NOTES COMPUT SC, V7778, P125, DOI 10.1007/978-3-642-36362-7_9
   Okamoto T, 2011, LECT NOTES COMPUT SC, V6571, P35, DOI 10.1007/978-3-642-19379-8_3
   Rao YS, 2014, LECT NOTES COMPUT SC, V8544, P209
   Rivest R.L., 2001, INT C THEOR APPL CRY, P552, DOI DOI 10.1007/3-540-45682-1_32
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Shahandashti SF, 2009, LECT NOTES COMPUT SC, V5580, P198, DOI 10.1007/978-3-642-02384-2_13
   Shamir A., 2001, Advances in Cryptology - CRTPTO 2001. 21st Annual International Cryptology Conference, Proceedings (Lecture Notes in Computer Science Vol.2139), P355
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Su JS, 2014, FUTURE GENER COMP SY, V33, P11, DOI 10.1016/j.future.2013.10.016
   Sun DD, 2008, PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS, P707, DOI 10.1109/ISPA.2008.16
   Sweeney L, 2002, INT J UNCERTAIN FUZZ, V10, P557, DOI 10.1142/S0218488502001648
   Tachakra S, 2003, TELEMED J E-HEALTH, V9, P247, DOI 10.1089/153056203322502632
   Tong Y, 2014, IEEE J BIOMED HEALTH, V18, P419, DOI 10.1109/JBHI.2013.2294932
   Yang Ming, 2010, 2010 Proceedings of 7th International Conference on Ubiquitous Intelligence & Computing and 7th International Conference on Autonomic & Trusted Computing (UIC/ATC 2010), P126, DOI 10.1109/UIC-ATC.2010.20
   Yang YJ, 2015, LECT NOTES COMPUT SC, V9327, P146, DOI 10.1007/978-3-319-24177-7_8
   Yao ACC, 2013, IEEE T INF FOREN SEC, V8, P283, DOI 10.1109/TIFS.2012.2232653
   Youn TY, 2012, SCI CHINA INFORM SCI, V55, P2530, DOI 10.1007/s11432-012-4635-2
   Zhang SJ, 2014, 2014 NINTH INTERNATIONAL CONFERENCE ON BROADBAND AND WIRELESS COMPUTING, COMMUNICATION AND APPLICATIONS (BWCCA), P566, DOI 10.1109/BWCCA.2014.116
   Zhang Y., 2013, P INT C NETW SYST SE, P381
NR 55
TC 20
Z9 26
U1 1
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 57
DI 10.1145/2983625
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900030
DA 2024-07-18
ER

PT J
AU Liu, Z
   Weng, J
   Hu, Z
   Seo, H
AF Liu, Zhe
   Weng, Jian
   Hu, Zhi
   Seo, Hwajeong
TI Efficient Elliptic Curve Cryptography for Embedded Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Elliptic curve; optimal prime fields; scalar multiplication; 8-bit AVR
   microcontroller
ID SIMPLE POWER ANALYSIS; MODULAR MULTIPLICATION; IMPLEMENTATION; REDUCTION
AB Many resource-constrained embedded devices, such as wireless sensor nodes, require public key encryption or a digital signature, which has induced plenty of research on efficient and secure implementation of elliptic curve cryptography (ECC) on 8-bit processors. In this work, we study the suitability of a special class of finite fields, called optimal prime fields (OPFs), for a "lightweight" ECC implementation with a view toward high performance and security. First, we introduce a highly optimized arithmetic library for OPFs that includes two implementations for each finite field arithmetic operation, namely a performance-optimized version and a security-optimized variant. The latter is resistant against simple power analysis attacks in the sense that it always executes the same sequence of instructions, independent of the operands. Based on this OPF library, we then describe a performance-optimized and a security-optimized implementation of scalar multiplication on the elliptic curve over OPFs at several security levels. The former uses the Gallant-Lambert-Vanstone method on twisted Edwards curves and reaches an execution time of 3.14M cycles (over a 160-bit OPF) on an 8-bit ATmega128 processor, whereas the latter is based on a Montgomery curve and executes in 5.53M cycles.
C1 [Liu, Zhe] Univ Waterloo, Inst Quantum Comp, Waterloo, ON, Canada.
   [Liu, Zhe] Univ Waterloo, Dept Combinator & Optimizat, Waterloo, ON, Canada.
   [Weng, Jian] Jinan Univ, Dept Comp Sci, Jinan, Peoples R China.
   [Hu, Zhi] Cent South Univ, Sch Math & Stat, Changsha 410083, Hunan, Peoples R China.
   [Seo, Hwajeong] Inst Infocomm Res I2R, Singapore, Singapore.
C3 University of Waterloo; University of Waterloo; University of Jinan;
   Central South University; Agency for Science Technology & Research
   (A*STAR); A*STAR - Institute for Infocomm Research (I2R)
RP Weng, J (corresponding author), Jinan Univ, Dept Comp Sci, Jinan, Peoples R China.
EM z446liu@uwaterloo.ca; cryptjweng@gmail.com; huzhi_math@csu.edu.cn;
   hwajeong84@gmail.com
RI LIU, zhe/HGD-6875-2022; seo, hwajeong/AAG-9052-2019
FU Natural Science Foundation of China [61602526]
FX Zhi Hu was partially supported by the Natural Science Foundation of
   China (Grant No.61602526).
CR [Anonymous], J CRYPTOLOGY
   [Anonymous], DESIGNS CODES CRYPTO
   [Anonymous], LECT NOTES COMPUTER
   [Anonymous], 2006, Handbook of Elliptic and Hyperelliptic Curve Cryptography
   [Anonymous], AVR INSTR SET MAN
   [Anonymous], 2010, MOBILE LIGHTWEIGHT W, DOI [10.1007/978, DOI 10.1007/978]
   [Anonymous], P 2 INT C EM NETW EX
   [Anonymous], 2010, P INT C HET NETW QUA
   [Anonymous], 2015, HIGHWAY, DOI DOI 10.1016/J.FUPR0C.2015.01.025
   [Anonymous], LECT NOTES COMPUTER
   [Anonymous], IEEE T DEPENDABLE SE
   [Anonymous], P 2 SHA 3 CAND C
   [Anonymous], INFORM SECURITY CRYP
   [Anonymous], 8 BIT ATM MICR 128KB
   [Anonymous], P 1 ECRYPT WORKSH SO
   [Anonymous], MULTIPRECISION MULTI
   Bernstein DJ, 2008, LECT NOTES COMPUT SC, V5023, P389
   Bernstein DJ, 2006, LECT NOTES COMPUT SC, V3958, P207
   Chu D., 2013, P 1 ACM WORKSH AS PU, P39
   Crandall Richard E., 1992, Worldwide Applications for Publication, Patent No. [5159632, 5150969A, 5150969]
   Gallant R. P., 2001, Advances in Cryptology - CRTPTO 2001. 21st Annual International Cryptology Conference, Proceedings (Lecture Notes in Computer Science Vol.2139), P190
   Grossschädl J, 2003, LECT NOTES COMPUT SC, V2846, P418
   Gura N, 2004, LECT NOTES COMPUT SC, V3156, P119
   Hankerson Darrel, 2006, Guide to Elliptic Curve Cryptography
   Hasegawa T., 1998, Public Key Cryptography. First International Workshop on Practice and Theory in Public Key Cryptography, PKC'98. Proceedings, P182, DOI 10.1007/BFb0054024
   Hisil H, 2008, LECT NOTES COMPUT SC, V5350, P326, DOI 10.1007/978-3-540-89255-7_20
   Hutter Michael, 2013, Progress in Cryptology - AFRICACRYPT 2013. 6th International Conference on Crytology in Africa. Proceedings, P156, DOI 10.1007/978-3-642-38553-7_9
   Hutter M, 2011, LECT NOTES COMPUT SC, V6917, P459, DOI 10.1007/978-3-642-23951-9_30
   Hwajeong Seo, 2013, Progress in Cryptology - INDOCRYPT 2013. 14th International Conference on Cryptology in India. Proceedings: LNCS 8250, P227, DOI 10.1007/978-3-319-03515-4_15
   Hwajeong Seo, 2012, Information Security Applications. 13th International Workshop, WISA 2012. Revised Selected Papers, P55, DOI 10.1007/978-3-642-35416-8_5
   Lederer C, 2009, LECT NOTES COMPUT SC, V5746, P112, DOI 10.1007/978-3-642-03944-7_9
   Liu A, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P245, DOI 10.1109/IPSN.2008.47
   Liu Z, 2014, LECT NOTES COMPUT SC, V8469, P215
   Liu Z, 2014, LECT NOTES COMPUT SC, V8479, P361, DOI 10.1007/978-3-319-07536-5_22
   Mangard S, 2008, POWER ANAL ATTACKS R
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
   MONTGOMERY PL, 1987, MATH COMPUT, V48, P243, DOI 10.1090/S0025-5718-1987-0866113-7
   Oswald E, 2002, LECT NOTES COMPUT SC, V2523, P82
   Sakai Y, 2005, LECT NOTES COMPUT SC, V3783, P169
   Scott M., 2007, 2007299 IACR CRYPT E, V2007, P299
   Solinas J.A, 1999, CORR9939 U WAT
   Stebila D, 2006, LECT NOTES COMPUT SC, V4249, P354
   Szczechowiak P, 2008, LECT NOTES COMPUT SC, V4913, P305
   Ugus O., 2007, PROC 2 WORKSHOP EMBE, P11
   Uhsadel L, 2007, LECT NOTES COMPUT SC, V4572, P73, DOI 10.1007/978-3-540-73275-4_6
   Walter CD, 2004, LECT NOTES COMPUT SC, V3156, P191
   Wang HD, 2006, LECT NOTES COMPUT SC, V4307, P519
   Woodbury AD, 2000, INT FED INFO PROC, V52, P71
   Yang Zhang, 2011, Proceedings of the 2011 International Conference on Computer Science and Network Technology (ICCSNT), P459, DOI 10.1109/ICCSNT.2011.6181997
   Yanik T, 2002, IEE P-COMPUT DIG T, V149, P46, DOI 10.1049/ip-cdt:20020235
NR 50
TC 6
Z9 6
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 53
DI 10.1145/2967103
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900026
DA 2024-07-18
ER

PT J
AU Puthal, D
   Nepal, S
   Ranjan, R
   Chen, JJ
AF Puthal, Deepak
   Nepal, Surya
   Ranjan, Rajiv
   Chen, Jinjun
TI DLSeF: A Dynamic Key-Length-Based Efficient Real-Time Security
   Verification Model for Big Data Stream
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Sensor networks; big data stream; key exchange; efficient; security;
   time synchronization
ID PROTOCOLS
AB Applications in risk-critical domains such as emergency management and industrial control systems need near-real-time stream data processing in large-scale sensing networks. The key problem is how to ensure online end-to-end security (e.g., confidentiality, integrity, and authenticity) of data streams for such applications. We refer to this as an online security verification problem. Existing data security solutions cannot be applied in such applications as they cannot deal with data streams with high-volume and high-velocity data in real time. They introduce a significant buffering delay during security verification, resulting in a requirement for a large buffer size for the stream processing server. To address this problem, we propose a Dynamic Key-Length-Based Security Framework (DLSeF) based on a shared key derived from synchronized prime numbers; the key is dynamically updated at short intervals to thwart potential attacks to ensure end-to-end security. Theoretical analyses and experimental results of the DLSeF framework show that it can significantly improve the efficiency of processing stream data by reducing the security verification time and buffer usage without compromising security.
C1 [Puthal, Deepak; Chen, Jinjun] Univ Technol Sydney, Fac Engn & IT, Sydney, NSW, Australia.
   [Nepal, Surya; Ranjan, Rajiv] CSIRO, Data61, Canberra, ACT, Australia.
   [Ranjan, Rajiv] Newcastle Univ, Sch Comp, Newcastle Upon Tyne, Tyne & Wear, England.
C3 University of Technology Sydney; Commonwealth Scientific & Industrial
   Research Organisation (CSIRO); Newcastle University - UK
RP Puthal, D (corresponding author), Univ Technol Sydney, Fac Engn & IT, Sydney, NSW, Australia.
EM deepak.puthal@gmail.com; Surya.Nepal@data61.csiro.au;
   rranjans@gmail.com; jinjun.chen@gmail.com
RI Nepal, Surya/JBJ-1840-2023; Nepal, Surya/B-7523-2011; Ranjan,
   Rajiv/F-4700-2011; Puthal, Deepak/V-6529-2019; Chen,
   Jinjun/AAP-2361-2020
OI Nepal, Surya/0000-0002-3289-6599; Ranjan, Rajiv/0000-0002-6610-1328
FU Department of Industry, Australia [AISRF - 08140]; ARC [LP140100816]
FX This research is funded by the Australia India Strategic Research Grant
   titled "Innovative Solutions for Big Data and Disaster Management
   Applications on Clouds (AISRF - 08140)" from the Department of Industry,
   Australia. The research in this article is also partially supported by
   ARC LP140100816.
CR Akkaya K, 2003, 23RD INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS, P710
   [Anonymous], 2002, DESIGN RIJNDAEL
   [Anonymous], 2001, FEDERAL INF PROCESS, V197, P441
   [Anonymous], 2007, Secur. Distrib., Grid, mobile, Pervasive Comput.
   ARASU A, 2003, P 2003 ACM SIGMOD IN, P665
   Bahrami Mehdi., 2015, INFORM GRANULARITY B, P275, DOI DOI 10.1007/978-3-319-08254-7_13
   Bifet A, 2013, INFORM-J COMPUT INFO, V37, P15
   Burke J, 2000, ACM SIGPLAN NOTICES, V35, P178, DOI 10.1145/384264.379238
   Cao J, 2013, TRANSPORT RES REC, P1, DOI 10.3141/2359-01
   Carman David W., 2000, 00010 NAI LAB NETW A
   Carney D., 2002, Proceedings of the Twenty-eighth International Conference on Very Large Data Bases, P215
   Chandrasekaran Sirish, 2003, ACM SIGMOD INT C MAN, P668, DOI 10.1145/872757.872857
   Chen XQ, 2009, IEEE COMMUN SURV TUT, V11, P52, DOI 10.1109/SURV.2009.090205
   Dayarathna M, 2013, DISTRIB PARALLEL DAT, V31, P543, DOI 10.1007/s10619-013-7130-x
   Demirkan H, 2013, DECIS SUPPORT SYST, V55, P412, DOI 10.1016/j.dss.2012.05.048
   Deshpande A, 2007, FOUND TRENDS DATABAS, V1, P1, DOI 10.1561/1900000001
   Eschenauer L., 2002, ACM CCS2002, DOI DOI 10.1145/586110.586117
   Gulisano V, 2012, IEEE T PARALL DISTR, V23, P2351, DOI 10.1109/TPDS.2012.24
   Heron Simon, 2009, Network Security, V2009, P8, DOI 10.1016/S1353-4858(10)70006-4
   Kaddoura I., 2012, Applied Mathematical science, V6, P3751
   Kandukuri BR, 2009, 2009 IEEE INTERNATIONAL CONFERENCE ON SERVICES COMPUTING, P517, DOI 10.1109/SCC.2009.84
   Kulik J, 2002, WIREL NETW, V8, P169, DOI 10.1023/A:1013715909417
   Liu C, 2016, CONCURR COMP-PRACT E, V28, P646, DOI 10.1002/cpe.3426
   Manyika James., 2011, BIG DATA NEXT FRONTI, P1
   McAfee A, 2012, HARVARD BUS REV, V90, P60
   Nehme R.V., 2013, Proceedings of the third ACM Conference on Data and Application Security and Privacy, P243, DOI DOI 10.1145/2435349.2435383
   Nehme RV, 2009, ACM SIGMOD/PODS 2009 CONFERENCE, P1027
   Nepal S, 2011, EURASIP J WIREL COMM, P1, DOI 10.1186/1687-1499-2011-75
   Park KW, 2008, IEEE T COMPUT, V57, P821, DOI 10.1109/TC.2008.36
   Perrig A, 2002, WIREL NETW, V8, P521, DOI 10.1023/A:1016598314198
   Pistoia M., 2004, ENTERPRISE JAVA SECU
   Puthal D, 2017, J COMPUT SYST SCI, V83, P22, DOI 10.1016/j.jcss.2016.02.005
   Puthal D, 2015, 2015 IEEE TRUSTCOM/BIGDATASE/ISPA, VOL 1, P246, DOI [10.1109/Trustcom-2015.381, 10.1109/Trustcom.2015.381]
   Puthal D, 2015, 2015 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND NETWORKS (CINE), P116, DOI 10.1109/CINE.2015.31
   Ranjan R, 2014, IEEE CLOUD COMPUT, V1, P78, DOI 10.1109/MCC.2014.22
   Stonebraker M, 2005, SIGMOD REC, V34, P42, DOI 10.1145/1107499.1107504
   SUTHERLAND T.M., 2005, CIKM, P217
   Tatbul Nesime., 2007, P 33 INT C VERY LARG, P159
   Tien JM, 2013, J SYST SCI SYST ENG, V22, P127, DOI 10.1007/s11518-013-5219-4
   Wang XL, 2013, IEEE INFOCOM SER, P2517
   Zissis D, 2012, FUTURE GENER COMP SY, V28, P583, DOI 10.1016/j.future.2010.12.006
NR 41
TC 52
Z9 52
U1 0
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 51
DI 10.1145/2937755
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900024
DA 2024-07-18
ER

PT J
AU Tuncali, CE
   Fainekos, G
   Lee, YH
AF Tuncali, Cumhur Erkan
   Fainekos, Georgios
   Lee, Yann-Hang
TI Automatic Parallelization of Multirate Block Diagrams of Control Systems
   on Multicore Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE Multicore platforms; embedded control systems; scheduling; optimization;
   model-based development; Simulink; multirate; task allocation
ID ILP FORMULATION
AB This article addresses the problem of parallelizingmodel block diagrams for real-time embedded applications on multicore architectures. We describe a Mixed Integer Linear Programming formulation for finding a feasible mapping of the blocks to different CPU cores. For single-rate models, we use an objective function that minimizes the overall worst-case execution time. We introduce a set of heuristics to solve the problem for large models in a reasonable time. For multirate models, we solve the feasibility problem for finding a valid mapping. We study the scalability and efficiency of our approach with synthetic benchmarks and an engine controller from Toyota.
C1 [Tuncali, Cumhur Erkan; Fainekos, Georgios; Lee, Yann-Hang] Arizona State Univ, Centerpoint Bldg STE 203,660 S Mill Ave, Tempe, AZ 85281 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Tuncali, CE (corresponding author), Arizona State Univ, Centerpoint Bldg STE 203,660 S Mill Ave, Tempe, AZ 85281 USA.
EM etuncali@asu.edu; fainekos@asu.edu; yhlee@asu.edu
RI Fainekos, Georgios/A-9943-2009
OI Fainekos, Georgios/0000-0002-0456-2129
CR Achterberg T, 2009, MATH PROGRAM COMPUT, V1, P1, DOI 10.1007/s12532-008-0001-1
   Al Sheikh A, 2012, REAL-TIME SYST, V48, P359, DOI 10.1007/s11241-012-9148-y
   [Anonymous], 1997, COMPUTER CONTROLLED
   AUTOSAR, 2015, AUTOSAR SPEC
   Baruah S, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P1, DOI 10.1109/EMSOFT.2015.7318254
   Bender A, 1996, EUR CONF DESIG AUTOM, P275, DOI 10.1109/EDTC.1996.494313
   Bulusu Girish Rao, 2014, THESIS
   Canedo A, 2010, INT SYM CODE GENER, P151
   Caspi P, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331339
   CAST, 2014, TECHNICAL REPORT
   Chen Jing., 1997, A three-slot asynchronous reader/writer mechanism for multiprocessor real-time systems
   Cotton S., 2011, 2011 6th IEEE International Symposium on Industrial Embedded Systems (SIES), P9, DOI 10.1109/SIES.2011.5953650
   Currie J., 2012, Foundations Comput.-Aided Process Operations, V24, P32
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Deng Peng., 2015, Proceedings of the ACM/IEEE Sixth International Conference on Cyber-Physical Systems, P198
   EASA, 2012, EASA20116
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Elhossini A, 2010, INT C MICROELECTRON, P475, DOI 10.1109/ICM.2010.5696192
   Feljan J, 2014, EUROMICRO CONF PROC, P237, DOI 10.1109/SEAA.2014.22
   Forget Julien, 2010, P ACM S APPL COMPUTI, P527
   Gorcitz R, 2015, LECT NOTES COMPUT SC, V9268, P108, DOI 10.1007/978-3-319-22975-1_8
   GRAHAM RL, 1969, SIAM J APPL MATH, V17, P416, DOI 10.1137/0117039
   Gwinner Frederik, 2011, TRANSITIVE REDUCTION
   Hladik PE, 2008, J SYST SOFTWARE, V81, P132, DOI 10.1016/j.jss.2007.02.032
   Huang MK, 2013, P AMER CONTR CONF, P2846
   Kim Bu-Yeo, 2013, Evid Based Complement Alternat Med, V2013, P584604, DOI 10.1155/2013/584604
   Kirner Raimund, 2000, P 16 IFAC WORKSH DIS, P79
   Kumura T., 2012, Proc. of the 17th workshop on synthesis and system integration of mixed information technologies (sasimi 2012), P186
   Lee EdwardA., 2015, INTRO EMBEDDED SYSTE, VSecond
   Lee H, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P93
   Lublinerman R, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P147, DOI 10.1109/RTAS.2008.12
   Lublinerman R, 2009, ACM SIGPLAN NOTICES, V44, P78, DOI 10.1145/1594834.1480893
   Minji Cha, 2011, Proceedings of the 2011 IEEE 9th International Conference on Dependable, Autonomic and Secure Computing (DASC 2011), P267, DOI 10.1109/DASC.2011.64
   Ostler C, 2007, DES AUT TEST EUROPE, P99
   Pagetti C, 2014, IEEE REAL TIME, P309, DOI 10.1109/RTAS.2014.6926012
   Puffitsch W, 2015, REAL-TIME SYST, V51, P526, DOI 10.1007/s11241-015-9232-1
   Tendulkar P, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P615, DOI 10.1109/DSD.2014.10
   Thiele L, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P21, DOI 10.1109/EMSOFT.2015.7318256
   Tuncali CE, 2015, IEEE I C EMBED SOFTW, P964, DOI 10.1109/HPCC-CSS-ICESS.2015.232
   Umeda Dan, 2015, P 28 INT WORKSH LANG, P151
   Yi Y, 2009, DES AUT TEST EUROPE, P33
NR 41
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 15
DI 10.1145/2950055
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900015
DA 2024-07-18
ER

PT J
AU Nagar, K
   Srikant, YN
AF Nagar, Kartik
   Srikant, Y. N.
TI Fast and Precise Worst-Case Interference Placement for Shared Cache
   Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Theory; Shared cache analysis; worst-case
   execution time estimation; multicore real-time systems
ID REAL-TIME SYSTEMS
AB Real-time systems require a safe and precise estimate of the worst-case execution time (WCET) of programs. In multicore architectures, the precision of a program's WCET estimate highly depends on the precision of its predicted shared cache behavior. Prediction of shared cache behavior is difficult due to the uncertain timing of interfering shared cache accesses made by programs running on other cores. Given the assignment of programs to cores, the worst-case interference placement (WCIP) technique tries to find the worst-case timing of interfering accesses, which would cause the maximum number of cache misses on the worst case path of the program, to determine its WCET. Although WCIP generates highly precise WCET estimates, the current ILP-based approach is also known to have very high analysis time. In this work, we investigate the WCIP problem in detail and determine its source of hardness. We show that performing WCIP is an NP-hard problem by reducing the 0-1 knapsack problem. We use this observation to make simplifying assumptions, which make the WCIP problem tractable, and we propose an approximate greedy technique for WCIP, whose time complexity is linear in the size of the program. We perform extensive experiments to show that the assumptions do not affect the precision of WCIP but result in significant reduction of analysis time.
C1 [Nagar, Kartik; Srikant, Y. N.] Indian Inst Sci, Dept Comp Sci & Automat, Bangalore, Karnataka, India.
C3 Indian Institute of Science (IISC) - Bangalore
RP Nagar, K (corresponding author), Indian Inst Sci, Dept Comp Sci & Automat, Bangalore, Karnataka, India.
EM kartik.nagar@csa.iisc.ernet.in; srikant@csa.iisc.ernet.in
OI Nagar, Kartik/0000-0002-0679-226X
FU Microsoft Research India under the Microsoft Research India Ph.D.
   Fellowship Award; IMPECS Project; Microsoft Corporation under Microsoft
   Research India Ph.D. Fellowship Award
FX Kartik Nagar was supported by Microsoft Corporation and Microsoft
   Research India (under the Microsoft Research India Ph.D. Fellowship
   Award) and the IMPECS Project.
CR Althaus Ernst, 2011, P ACM SIGPLAN SIGBED
   Altmeyer S, 2010, LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, P153
   Chattopadhyay S., 2010, P INT WORKSH SOFTW C
   Chattopadhyay Sudipta, 2011, P REAL TIM SYST S
   Chattopadhyay Sudipta, 2012, P REAL TIM EMB TECHN
   Ferdinand C, 1999, REAL-TIME SYST, V17, P131, DOI 10.1023/A:1008186323068
   Hardy D, 2009, P REAL TIM SYST S
   Hardy D, 2008, P REAL TIM SYST S
   Kelter T, 2014, REAL-TIME SYST, V50, P185, DOI 10.1007/s11241-013-9189-x
   Lesage Benjamin, 2010, P INT C REAL TIM NET
   Li X, 2007, SCI COMPUT PROGRAM, V69, P56, DOI 10.1016/j.scico.2007.01.014
   Li Y, 2009, P REAL TIM SYST S
   Lundqvist Thomas, 1999, P 20 IEEE REAL TIM S
   Martello Silvano, 1990, Knapsack Problems: Algorithms and Computer Implementations
   Nagar K., 2014, P REAL TIM EMB TECHN
   Nagar K., 2015, TECHNICAL REPORT
   Nagar K, 2015, LECT NOTES COMPUT SC, V8931, P43
   Nemer F., 2006, P WORKSH WORST CAS E
   Paolieri M., 2009, P INT S COMP ARCH
   Ramaprasad H., 2005, P REAL TIM EMB TECHN
   Suhendra Vivy, 2008, P DES AUT C
   Ward B C, 2013, P EUR C REAL TIM SYS
   Wilhelm R, 2010, LECT NOTES COMPUT SC, V5944, P3, DOI 10.1007/978-3-642-11319-2_3
   Yan J, 2008, P REAL TIM EMB TECHN
   Yan J, 2009, P INT C EMB REAL TIM
NR 25
TC 5
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 45
DI 10.1145/2854151
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700006
DA 2024-07-18
ER

PT J
AU Das, A
   Al-Hashimi, BM
   Merrett, GV
AF Das, Anup
   Al-Hashimi, Bashir M.
   Merrett, Geoff V.
TI Adaptive and Hierarchical Runtime Manager for Energy-Aware Thermal
   Management of Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Runtime Manager; Reinforcement learning; Thermal management; Energy
   consumption; Embedded systems; Linux operating system
ID POWER MANAGEMENT; TEMPERATURE; DVFS
AB Modern embedded systems execute applications, which interact with the operating system and hardware differently depending on the type of workload. These cross-layer interactions result in wide variations of the chip-wide thermal profile. In this article, a reinforcement learning-based runtime manager is proposed that guarantees application-specific performance requirements and controls the POSIX thread allocation and voltage/frequency scaling for energy-efficient thermal management. This controls three thermal aspects: peak temperature, average temperature, and thermal cycling. Contrary to existing learning-based runtime approaches that optimize energy and temperature individually, the proposed runtime manager is the first approach to combine the two objectives, simultaneously addressing all three thermal aspects. However, determining thread allocation and core frequencies to optimize energy and temperature is an NP-hard problem. This leads to exponential growth in the learning table (significant memory overhead) and a corresponding increase in the exploration time to learn the most appropriate thread allocation and core frequency for a particular application workload. To confine the learning space and to minimize the learning cost, the proposed runtime manager is implemented in a two-stage hierarchy: a heuristic-based thread allocation at a longer time interval to improve thermal cycling, followed by a learning-based hardware frequency selection at a much finer interval to improve average temperature, peak temperature, and energy consumption. This enables finer control on temperature in an energy-efficient manner while simultaneously addressing scalability, which is a crucial aspect for multi-/many-core embedded systems. The proposed hierarchical runtime manager is implemented for Linux running on nVidia's Tegra SoC, featuring four ARM Cortex-A15 cores. Experiments conducted with a range of embedded and cpu-intensive applications demonstrate that the proposed runtime manager not only reduces energy consumption by an average 15% with respect to Linux but also improves all the thermal aspects-average temperature by 14 degrees C, peak temperature by 16 degrees C, and thermal cycling by 54%.
C1 [Das, Anup] Imec Netherlands, High Tech Campus 31, NL-5656 AE Eindhoven, Netherlands.
   [Al-Hashimi, Bashir M.; Merrett, Geoff V.] Univ Southampton, Sch Elect & Comp Sci, Southampton SO17 1BJ, Hants, England.
C3 IMEC; University of Southampton
RP Das, A (corresponding author), Imec Netherlands, High Tech Campus 31, NL-5656 AE Eindhoven, Netherlands.
EM anup.kumar.das@imec-nl.nl; bmah@ecs.soton.ac.uk; gym@ecs.soton.ac.uk
RI Das, Anup/AAZ-4792-2021
OI Das, Anup/0000-0002-5673-2636
FU Engineering and Physical Sciences Research Council (EPSRC) Programme
   Grant [EP/K034448/1]; EPSRC [EP/L000563/1, EP/K034448/1] Funding Source:
   UKRI
FX This work is supported by the Engineering and Physical Sciences Research
   Council (EPSRC) Programme Grant, EP/K034448/1. See www.prime-project.org
   for more information about the PRiME programme.
CR Al Faruque MA, 2010, IEEE DES TEST COMPUT, V27, P58, DOI 10.1109/MDT.2010.94
   [Anonymous], 1994, 10031B1993 IEEE
   [Anonymous], 2011, 2011 DESIGN AUTOMATI
   Barto A.G., 1998, Reinforcement Learning: An Introduction
   Benini L., 1998, P INT C COMP AID DES
   Bienia C, 2008, I S WORKL CHAR PROC, P43
   CHABOCHE JL, 1988, FATIGUE FRACT ENG M, V11, P1, DOI 10.1111/j.1460-2695.1988.tb01216.x
   Cochran R., 2011, P INT C COMP AID DES
   Cochran R, 2011, INT SYMP MICROARCH, P175
   Coffin L.F., 1973, Fatigue at elevated temperatures, P5
   Coskun AK, 2009, PERF E R SI, V37, P169
   Coskun AK, 2009, IEEE T COMPUT AID D, V28, P1503, DOI 10.1109/TCAD.2009.2026357
   Cui J, 2012, IEEE T COMPUT AID D, V31, P904, DOI 10.1109/TCAD.2012.2183371
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   Das A., 2015, P C DES AUT TEST EUR
   Das A., 2015, P C DES AUT TEST EUR
   Das A., 2015, IEEE T PARALLEL DIST
   Das A, 2014, DES AUT CON, DOI 10.1145/2593069.2593199
   Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
   Dhiman G., 2007, P INT S LOW POW EL D
   Dhiman G., 2010, P INT S LOW POW EL D
   Dhiman G, 2009, IEEE T COMPUT AID D, V28, P676, DOI 10.1109/TCAD.2009.2015740
   DOWNING SD, 1982, INT J FATIGUE, V4, P31, DOI 10.1016/0142-1123(82)90018-4
   Ebi T., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P189
   Ebi Thomas, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P302, DOI 10.1145/1687399.1687457
   Ge Y, 2011, DES AUT CON, P95
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   He L, 2004, DES AUT CON, P12, DOI 10.1145/996566.996572
   Javaid H, 2011, ICCAD-IEEE ACM INT, P616, DOI 10.1109/ICCAD.2011.6105394
   Juan D.-C., 2013, P INT C HARDW SOFTW
   Jung H, 2010, IEEE T COMPUT AID D, V29, P1395, DOI 10.1109/TCAD.2010.2059270
   Jung H, 2008, I CONF VLSI DESIGN, P249, DOI 10.1109/VLSI.2008.98
   Khan UA, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2529992
   Manson S., 1972, CHALLENGE UNIFY TREA
   Mercati P, 2013, DES AUT CON
   Pagani S, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656103
   Schor L, 2013, J ELECTRON TEST, V29, P521, DOI 10.1007/s10836-013-5397-5
   Sharifi S, 2013, IEEE T COMPUT AID D, V32, P1110, DOI 10.1109/TCAD.2013.2247656
   Shen H, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442095
   Shen H, 2012, INT SYM QUAL ELECT, P747, DOI 10.1109/ISQED.2012.6187575
   Shi B, 2013, IEEE T VLSI SYST, V21, P2045, DOI 10.1109/TVLSI.2012.2227854
   Simunic T., 2001, P DES AUT C DAC 01
   Sironi F., 2013, P INT C PAR ARCH COM
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Srinivasan J, 2004, CONF PROC INT SYMP C, P276
   Walker M. J., 2015, HIPEAC WORKSH EN EFF
   Ye R, 2014, IEEE T COMPUT AID D, V33, P1043, DOI 10.1109/TCAD.2014.2305838
NR 47
TC 40
Z9 40
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 24
DI 10.1145/2834120
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500005
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Boorghany, A
   Sarmadi, SB
   Jalili, R
AF Boorghany, Ahmad
   Sarmadi, Siavash Bayat
   Jalili, Rasool
TI On Constrained Implementation of Lattice-Based Cryptographic Primitives
   and Schemes on Smart Cards
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Measurement; Performance; Security; Authentication protocol; constrained
   device; constrained implementation; lattice-based cryptography;
   postquantum cryptography
ID IDENTIFICATION; NTRU; SECURE; SHAMIR
AB Most lattice-based cryptographic schemes with a security proof suffer from large key sizes and heavy computations. This is also true for the simpler case of authentication protocols that are used on smart cards as a very-constrained computing environment. Recent progress on ideal lattices has significantly improved the efficiency and made it possible to implement practical lattice-based cryptography on constrained devices. However, to the best of our knowledge, no previous attempts have been made to implement lattice-based schemes on smart cards. In this article, we provide the results of our implementation of several state-of-theart lattice-based authentication protocols on smart cards and a microcontroller widely used in smart cards. Our results show that only a few of the proposed lattice-based authentication protocols can be implemented using limited resources of such constrained devices; however, cutting-edge ones are suitably efficient to be used practically on smart cards. Moreover, we have implemented fast Fourier transform (FFT) and discrete Gaussian sampling with different typical parameter sets, as well as versatile lattice-based public-key encryptions. These results have noticeable points that help to design or optimize lattice-based schemes for constrained devices.
C1 [Boorghany, Ahmad; Sarmadi, Siavash Bayat; Jalili, Rasool] Sharif Univ Technol, Dept Comp Engn, Data & Network Secur Lab, Tehran, Iran.
C3 Sharif University of Technology
RP Jalili, R (corresponding author), Sharif Univ Technol, Dept Comp Engn, Data & Network Secur Lab, Tehran, Iran.
EM boorghany@ce.sharif.edu; sbayat@sharif.edu; jalili@sharif.edu
RI Jalili, Rasool/Y-4494-2019; Sarmadi, Siavash Bayat/ABB-5236-2020
CR Ajtai M., 1996, Proceedings of the Twenty-Eighth Annual ACM Symposium on the Theory of Computing, P99, DOI 10.1145/237814.237838
   [Anonymous], THESIS KATHOLIEKE U
   [Anonymous], DISCRETE ZIGGURAT TI
   [Anonymous], SPPED ENHANCED CRYPT
   [Anonymous], SUB 0 5V LATTICE BAS
   [Anonymous], 1994, PROC 35 ANN S FDN CO, DOI DOI 10.1109/SFCS.1994.365700
   [Anonymous], 2013709 CRYPT EPRINT
   [Anonymous], 2008, P 4 WORKSH RFID SEC
   Atici AC, 2008, IEEE INT CONF ASAP, P79, DOI 10.1109/ASAP.2008.4580158
   Bailey D. V., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P262
   BARRETT P, 1987, LECT NOTES COMPUT SC, V263, P311
   Cash D, 2012, J CRYPTOL, V25, P601, DOI 10.1007/s00145-011-9105-2
   Cayrel PL, 2010, LECT NOTES COMPUT SC, V6402, P1, DOI 10.1007/978-3-642-16280-0_1
   Ducas L, 2013, LECT NOTES COMPUT SC, V8042, P40, DOI 10.1007/978-3-642-40041-4_3
   El Bansarkhani R, 2014, LECT NOTES COMPUT SC, V8282, P48, DOI 10.1007/978-3-662-43414-7_3
   FIAT A, 1987, LECT NOTES COMPUT SC, V263, P186, DOI 10.1007/3-540-47721-7_12
   Gentry C, 2008, ACM S THEORY COMPUT, P197
   Göttert N, 2012, LECT NOTES COMPUT SC, V7428, P512, DOI 10.1007/978-3-642-33027-8_30
   Goldreich O, 1997, LECT NOTES COMPUT SC, V1294, P112
   Güneysu T, 2012, LECT NOTES COMPUT SC, V7428, P530, DOI 10.1007/978-3-642-33027-8_31
   Hoffstein J., 1998, Algorithmic Number Theory. Third International Symposium, ANTS-III. Proceedings, P267, DOI 10.1007/BFb0054868
   Kaps J. P., 2006, THESIS WORCESTER POL
   Kawachi A, 2008, LECT NOTES COMPUT SC, V5350, P372, DOI 10.1007/978-3-540-89255-7_23
   Lee MK, 2010, IEICE T FUND ELECTR, VE93A, P153, DOI 10.1587/transfun.E93.A.153
   Lindner R, 2011, LECT NOTES COMPUT SC, V6558, P319, DOI 10.1007/978-3-642-19074-2_21
   Lynbashevsky V, 2010, LECT NOTES COMPUT SC, V6110, P1, DOI 10.1145/2535925
   Lyubashevsky V, 2008, LECT NOTES COMPUT SC, V5086, P54
   Lyubashevsky V, 2008, LECT NOTES COMPUT SC, V4939, P162, DOI 10.1007/978-3-540-78440-1_10
   Lyubashevsky V, 2008, LECT NOTES COMPUT SC, V4948, P37, DOI 10.1007/978-3-540-78524-8_3
   Lyubashevsky V, 2012, LECT NOTES COMPUT SC, V7237, P738, DOI 10.1007/978-3-642-29011-4_43
   Lyubashevsky V, 2009, LECT NOTES COMPUT SC, V5912, P598, DOI 10.1007/978-3-642-10366-7_35
   Micciancio D, 2003, LECT NOTES COMPUT SC, V2729, P282
   Micciancio D, 2012, LECT NOTES COMPUT SC, V7237, P700, DOI 10.1007/978-3-642-29011-4_41
   Oder Tobias, 2014, P 51 ANN DESIGN AUTO, DOI [10.1145/2593069.2593098, DOI 10.1145/2593069.2593098]
   Roy SS, 2014, LECT NOTES COMPUT SC, V8282, P383
   Silva R., 2011, IEEE Information Theory Workshop (ITW 2011), P292, DOI 10.1109/ITW.2011.6089439
   Xagawa K, 2009, LECT NOTES COMPUT SC, V5848, P198, DOI 10.1007/978-3-642-04642-1_17
NR 37
TC 22
Z9 23
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 42
DI 10.1145/2700078
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Axer, P
   Ernst, R
   Falk, H
   Girault, A
   Grund, D
   Guan, N
   Jonsson, B
   Marwedel, P
   Reineke, J
   Rochange, C
   Sebastian, M
   Von Hanxleden, R
   Wilhelm, R
   Yi, W
AF Axer, Philip
   Ernst, Rolf
   Falk, Heiko
   Girault, Alain
   Grund, Daniel
   Guan, Nan
   Jonsson, Bengt
   Marwedel, Peter
   Reineke, Jan
   Rochange, Christine
   Sebastian, Maurice
   Von Hanxleden, Reinhard
   Wilhelm, Reinhard
   Yi, Wang
TI Building Timing Predictable Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Verification; Embedded systems;
   safety-critical systems; predictability; timing analysis; resource
   sharing
ID REAL-TIME APPLICATIONS; CONTROLLER-AREA-NETWORK; ERROR-DETECTION; WCET
   ANALYSIS; ALLOCATION; DESIGN; PROBABILITY; RELIABILITY; CHALLENGES;
   EXECUTION
AB A large class of embedded systems is distinguished from general-purpose computing systems by the need to satisfy strict requirements on timing, often under constraints on available resources. Predictable system design is concerned with the challenge of building systems for which timing requirements can be guaranteed a priori. Perhaps paradoxically, this problem has become more difficult by the introduction of performance-enhancing architectural elements, such as caches, pipelines, and multithreading, which introduce a large degree of uncertainty and make guarantees harder to provide. The intention of this article is to summarize the current state of the art in research concerning how to build predictable yet performant systems. We suggest precise definitions for the concept of "predictability", and present predictability concerns at different abstraction levels in embedded system design. First, we consider timing predictability of processor instruction sets. Thereafter, we consider how programming languages can be equipped with predictable timing semantics, covering both a language-based approach using the synchronous programming paradigm, as well as an environment that provides timing semantics for a mainstream programming language (in this case C). We present techniques for achieving timing predictability on multicores. Finally, we discuss how to handle predictability at the level of networked embedded systems where randomly occurring errors must be considered.
C1 [Axer, Philip; Ernst, Rolf; Sebastian, Maurice] TU Braunschweig, Braunschweig, Germany.
   [Falk, Heiko] Univ Ulm, D-89069 Ulm, Germany.
   [Girault, Alain] INRIA, Le Chesnay, France.
   [Girault, Alain] Univ Grenoble, Grenoble, France.
   [Grund, Daniel; Reineke, Jan; Wilhelm, Reinhard] Univ Saarland, D-66123 Saarbrucken, Germany.
   [Guan, Nan; Jonsson, Bengt; Yi, Wang] Uppsala Univ, Uppsala, Sweden.
   [Marwedel, Peter] TU Dortmund, Dortmund, Germany.
   [Rochange, Christine] Univ Toulouse, Toulouse, France.
   [Von Hanxleden, Reinhard] CAU Kiel, Kiel, Germany.
C3 Braunschweig University of Technology; Ulm University; Inria; Communaute
   Universite Grenoble Alpes; Universite Grenoble Alpes (UGA); Saarland
   University; Uppsala University; Dortmund University of Technology;
   Universite de Toulouse; University of Kiel
RP Axer, P (corresponding author), TU Braunschweig, Braunschweig, Germany.
EM bengt@it.uu.se
OI Guan, Nan/0000-0003-3775-911X
FU ArtistDesign Network of Excellence (European Commission) [IST-214373]
FX This work was supported by the ArtistDesign Network of Excellence
   (European Commission, grant no. IST-214373) as part of the transversal
   activity "Design for Predictability and Performance."
CR Akesson B., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P251
   ALBONESI DH, 1994, IFIP TRANS A, V50, P25
   Andalam S., 2010, 2010 8th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010), P159, DOI 10.1109/MEMCOD.2010.5558636
   Andalam' S, 2011, DES AUT TEST EUROPE, P204
   Andrei A, 2008, I CONF VLSI DESIGN, P103, DOI 10.1109/VLSI.2008.33
   [Anonymous], P INT C COMP DES
   [Anonymous], P INT WORKSH WORST C
   [Anonymous], 2007, P 7 ACM IEEE INT C E
   [Anonymous], P 9 INT WORKSH WORST
   [Anonymous], CAN SPEC 2 0
   [Anonymous], P 13 INT WORKSH SOFT
   [Anonymous], P INT C HARDW SOFTW
   [Anonymous], 2010, P EMBEDDED REAL TIME
   [Anonymous], OP CIT
   [Anonymous], HARD REAL TIME COMPU
   [Anonymous], P ANN WORKSH CIRC SY
   [Anonymous], THESIS UPPSALA U UPP
   [Anonymous], 2009, P 7 ACM INT C EMB SO
   [Anonymous], YCS229 U YORK DEP CO
   [Anonymous], THESIS UPPSALA U UPP
   [Anonymous], 2004, PROC 3 INT WORKSHOP
   [Anonymous], 2010, 615082010 IEC
   [Anonymous], 2011, ISO 262622011
   [Anonymous], P INT C COMP APPL TR
   [Anonymous], ACM SIGBED REV
   [Anonymous], THESIS SAARLAND U
   [Anonymous], 430 MASS I TECHN
   [Anonymous], WCET AW COMP
   AVIZIENIS A, 1985, IEEE T SOFTWARE ENG, V11, P1491, DOI 10.1109/TSE.1985.231893
   Axer P., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P149
   Baker TP, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P120, DOI 10.1109/REAL.2003.1253260
   Barre J, 2008, LECT NOTES COMPUT SC, V4934, P161, DOI 10.1007/978-3-540-78153-0_13
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   Bastoni A, 2011, EUROMICRO, P125, DOI 10.1109/ECRTS.2011.20
   Bastoni A, 2010, REAL TIM SYST SYMP P, P14, DOI 10.1109/RTSS.2010.23
   Bastoni Andrea., 2010, P 6 INT WORKSHOP OPE, P33
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Berg C., 2006, P INT WORKSH WORST C
   Bernardes NC, 2002, P AM MATH SOC, V130, P1983, DOI 10.1090/S0002-9939-01-06247-5
   Berry G, 2000, FOUNDAT COMPUT, P425
   Boldt M, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/594129
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Briere D, 1995, MICROPROCESS MICROSY, V19, P511, DOI 10.1016/0141-9331(96)89278-7
   Broster I, 2002, REAL TIM SYST SYMP P, P269, DOI 10.1109/REAL.2002.1181581
   Broster I, 2002, EUROMICRO, P134, DOI 10.1109/EMRTS.2002.1019193
   Bui D, 2011, DES AUT CON, P274
   Calandrino JM, 2006, REAL TIM SYST SYMP P, P111, DOI 10.1109/RTSS.2006.27
   Carpenter J., 2004, HDB SCHEDULING ALGOR
   Charlieu Jean-Paul, 1994, P1
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Edwards SA, 2007, DES AUT CON, P264, DOI 10.1109/DAC.2007.375165
   Edwards SA, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/52651
   El-Haj-Mahmoud A., 2005, P 2005 INT C COMPILE, P213, DOI DOI 10.1145/1086297.1086326
   Falk H, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P145
   Falk H, 2010, REAL-TIME SYST, V46, P251, DOI 10.1007/s11241-010-9101-x
   Falk H, 2009, DES AUT CON, P732
   Fernández M, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P175
   Gerdes M., 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P88, DOI 10.1109/RTCSA.2012.11
   Grund D., 2011, OPENACCESS SERIES IN, V18, P22, DOI DOI 10.4230/OASICS.PPES.2011.22
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   Guan Nan., 2009, P 7 ACM INT C EMBEDD, P245
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Hardy D, 2009, REAL TIM SYST SYMP P, P68, DOI 10.1109/RTSS.2009.34
   Henzinger TA, 2003, P IEEE, V91, P84, DOI 10.1109/JPROC.2002.805825
   Henzinger TA, 2008, PHILOS T R SOC A, V366, P3727, DOI 10.1098/rsta.2008.0141
   Izosimov V, 2006, INT SYM ELECT DES TE, P440
   Kato S., 2008, Proceedings of the 8th ACM international conference on Embedded software, P139, DOI DOI 10.1145/1450058.1450078
   Kirner R, 2001, EUROMICRO, P29, DOI 10.1109/EMRTS.2001.933993
   KUEHN RE, 1969, IEEE T RELIAB, VR 18, P3, DOI 10.1109/TR.1969.5216961
   Lakshmanan K, 2009, EUROMICRO, P239, DOI 10.1109/ECRTS.2009.33
   LALA JH, 1994, P IEEE, V82, P25, DOI 10.1109/5.259424
   Lauzac S, 1998, EUROMICRO, P188, DOI 10.1109/EMWRTS.1998.685084
   Li X, 2012, IEEE T COMPUT, V61, P337, DOI 10.1109/TC.2010.246
   Li Y, 2009, REAL TIM SYST SYMP P, P57, DOI [10.1109/RTSS.2009.32, 10.1109/ICTM.2009.5412893]
   Lickly B., 2008, COMPILERS ARCHITECTU, P137
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   Liu TT, 2011, J PARALLEL DISTR COM, V71, P1473, DOI 10.1016/j.jpdc.2011.05.006
   Liu TT, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P35, DOI 10.1109/RTAS.2009.11
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   Lv MS, 2010, REAL TIM SYST SYMP P, P339, DOI 10.1109/RTSS.2010.30
   Mische J, 2008, PR IEEE COMP DESIGN, P371, DOI 10.1109/ICCD.2008.4751887
   MUELLER F, 1995, SIGPLAN NOTICES, V30, P125, DOI 10.1145/216633.216677
   Nan Guan, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P165, DOI 10.1109/RTAS.2010.39
   Navet N, 2000, J SYST ARCHITECT, V46, P607, DOI 10.1016/S1383-7621(99)00016-8
   Nowotsch J, 2012, 2012 NINTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2012), P132, DOI 10.1109/EDCC.2012.27
   Paolieri M, 2011, IEEE REAL TIME, P280, DOI 10.1109/RTAS.2011.34
   Paolieri M, 2009, IEEE EMBED SYST LETT, V1, P86, DOI 10.1109/LES.2010.2041634
   Paolieri M, 2009, CONF PROC INT SYMP C, P57, DOI 10.1145/1555815.1555764
   Paret D., 2007, MULTIPLEXED NETWORKS
   PARHAMI B, 1994, IEEE T RELIAB, V43, P617, DOI 10.1109/24.370218
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Potop-Butucaru Dumitru., 2007, Compiling Esterel, V1st
   Pullum L.L., 2001, ART H COMP SCI LIBR
   Radojkovic P, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086713
   Reineke J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P99
   Reineke J, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435238
   Rokas K, 2003, INT SYM DEFEC FAU TO, P344, DOI 10.1109/DFTVS.2003.1250130
   Rosén J, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P49, DOI 10.1109/RTSS.2007.24
   Salcic Z, 2002, LECT NOTES COMPUT SC, V2438, P945
   SALEH AM, 1990, IEEE T RELIAB, V39, P114, DOI 10.1109/24.52622
   Schliecker S, 2010, DES AUT TEST EUROPE, P759
   Sebastian M, 2011, 2011 IEEE 17TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), P79, DOI 10.1109/PRDC.2011.19
   Sebastian M, 2009, IEEE 15TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, P3, DOI 10.1109/PRDC.2009.10
   Smolens JC, 2004, ACM SIGPLAN NOTICES, V39, P224, DOI 10.1145/1037187.1024420
   STANKOVIC JA, 1990, REAL-TIME SYST, V2, P247, DOI 10.1007/BF01995673
   Suhendra V, 2005, REAL TIM SYST SYMP P, P223
   Thiele L, 2004, REAL-TIME SYST, V28, P157, DOI 10.1023/B:TIME.0000045316.66276.6e
   TINDELL K, 1995, CONTROL ENG PRACT, V3, P1163, DOI 10.1016/0967-0661(95)00112-8
   Ungerer T, 2010, IEEE MICRO, V30, P66, DOI 10.1109/MM.2010.78
   van Lint J. H., 1999, Introduction to Coding Theory, V3rd
   WAKERLY JF, 1976, P IEEE, V64, P889, DOI 10.1109/PROC.1976.10239
   Wan Q, 2012, ACM SIGPLAN NOTICES, V47, P41, DOI [10.1145/2345141.1967684, 10.1145/2345141.2248425]
   Wicker S.B., 1999, Reed-Solomon codes and their applications
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wilhelm R, 2009, IEEE T COMPUT AID D, V28, P966, DOI 10.1109/TCAD.2009.2013287
   Wolf J. K., 1988, MILCOM 88. 21st Century Military Communications - What's Possible? Conference Record. 1988 IEEE Military Communications Conference (IEEE Cat. No.88CH2537-9), P287, DOI 10.1109/MILCOM.1988.13406
   WOLF JK, 1982, IEEE T COMMUN, V30, P317, DOI 10.1109/TCOM.1982.1095473
   Yuan S, 2009, ELECTRON NOTES THEOR, V238, P37, DOI 10.1016/j.entcs.2008.01.005
   Zhao WK, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P138
   Zou J, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P77, DOI 10.1109/RTAS.2009.39
NR 121
TC 69
Z9 75
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 82
DI 10.1145/2560033
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200009
OA Bronze
DA 2024-07-18
ER

PT J
AU Dunbar, C
   Qu, G
AF Dunbar, Carson
   Qu, Gang
TI Designing Trusted Embedded Systems from Finite State Machines
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Security; Finite state machine; EDA; flip-flop; trust;
   unauthorized access
ID HARDWARE; PROTECTION; CREATION
AB Sequential components are crucial for a real-time embedded system as they control the system based on the system's current state and real life input. In this article, we explore the security and trust issues of sequential system design from the perspective of a finite state machine (FSM), which is the most popular model used to describe sequential systems. Specifically, we find that the traditional FSM synthesis procedure will introduce security risks and cannot guarantee trustworthiness in the implemented circuits. Indeed, we show that not only do there exist simple and effective ways to attack a sequential system, it is also possible to insert a hardware Trojan Horse into the design without introducing any significant design overhead. We then formally define the notion of trust in FSM and propose a novel approach to designing trusted circuits from the FSM specification. We demonstrate both our findings on the security threats and the effectiveness of our proposed method on Microelectronics Center of North Carolina (MCNC) sequential circuit benchmarks.
C1 [Dunbar, Carson; Qu, Gang] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Dunbar, C (corresponding author), Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
EM gangqu@glue.umd.edu
OI Qu, Gang/0000-0001-6759-8949
FU National Natural Science Foundation of China [61228204]; Army Research
   Office [W911NF1210416]; Air Force Office of Scientific Research
   [FA95501010140]; Laboratory for Telecommunications Sciences
   [H9823013D00560002]; Air Force Research Laboratory [FA8750-13-2-0115]
FX This work is supported by the National Natural Science Foundation of
   China under Grant No. 61228204, Army Research Office under grant
   W911NF1210416, Air Force Office of Scientific Research under grant
   FA95501010140, a university partnership with Laboratory for
   Telecommunications Sciences (H9823013D00560002), and Air Force Research
   Laboratory under agreement number FA8750-13-2-0115. The views and
   conclusions contained herein are those of the authors and should not be
   interpreted as necessarily representing the official policies or
   endorsements, either expressed or implied, of Air Force Research
   Laboratory or the U.S. Government.
CR Abdel-Hamid AT, 2005, DES AUT TEST EUROPE, P330, DOI 10.1109/DATE.2005.32
   [Anonymous], 2007, Logic synthesis and verification algorithms
   [Anonymous], SYST SEQ SYNTH VER
   [Anonymous], 2005, REP DEF SCI BOARD TA
   Banga M, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P40, DOI 10.1109/HST.2008.4559047
   COHEN BS, 2007, INTEGRATED CIRCUITS
   Cu JJ, 2009, DES AUT CON, P698
   Cui A, 2011, IEEE T COMPUT AID D, V30, P678, DOI 10.1109/TCAD.2010.2098131
   Gong Z, 2011, LECT NOTES COMPUT SC, V6633, P294, DOI 10.1007/978-3-642-21040-2_21
   Irvine CE, 2007, DES AUT CON, P1, DOI 10.1109/DAC.2007.375041
   Kam T., 1997, SYNTHESIS FSMS FUNCT, DOI [10.1007/978-1-4757-2622-0, DOI 10.1007/978-1-4757-2622-0]
   Lewandowski Matthew, 2012, Proceedings 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2012), P21, DOI 10.1109/HST.2012.6224313
   Li Zhang, 2012, 2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012, P3013, DOI 10.1109/ISCAS.2012.6271953
   Oliveira AL, 2001, IEEE T COMPUT AID D, V20, P1101, DOI 10.1109/43.945306
   Rad R, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P3, DOI 10.1109/HST.2008.4559037
   Rajendran J, 2012, DES AUT CON, P83
   Roy JA, 2008, DES AUT TEST EUROPE, P948
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Torunoglu I, 2000, IEEE J SOLID-ST CIRC, V35, P434, DOI 10.1109/4.826826
   Trimberger S, 2007, DES AUT CON, P5, DOI 10.1109/DAC.2007.375042
   Umans C, 2006, IEEE T COMPUT AID D, V25, P1230, DOI 10.1109/TCAD.2005.855944
   Wang XX, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P15, DOI 10.1109/HST.2008.4559039
   Wei S, 2012, DES AUT CON, P90
NR 23
TC 34
Z9 39
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 153
DI 10.1145/2638555
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300009
DA 2024-07-18
ER

PT J
AU Riemens, DP
   Gaydadjiev, GN
   de Zeeuw, CI
   Strydis, C
AF Riemens, Danny P.
   Gaydadjiev, Georgi N.
   de Zeeuw, Chris I.
   Strydis, Christos
TI Towards Scalable Arithmetic Units with Graceful Degradation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Reliability; Computer arithmetic;
   scalable design; graceful degradation; fault tolerance; error detection;
   error correction; low power consumption; embedded systems
ID CONCURRENT ERROR-DETECTION; POWER; DESIGN
AB This article presents a new family of scalable arithmetic units (ScAUs) targeting resource-constrained, embedded devices. We, first, study the performance, power, area and scalability properties of general adders. Next, suitable error-detection schemes for low-power embedded systems are discussed. As a result, our ScAUs are enhanced with a suitable error-detection scheme, resulting in a Parity-Checked ScAU (PCScAU) design. The PCScAU strikes a flexible trade-off between space and time redundancy, offering dependability similar to high-end techniques for the area and power cost of low-end approaches. An alternative design, the Precision-Scalable Arithmetic Unit (PScAU) maintains throughput with degraded precision in case of hardware failures. The PScAU is targeting dependable applications where latency rather than numerical accuracy is more important. The PScAU's downscaled mode is also interesting for runtime thermal management due to its advantageous power consumption. We implemented and synthesized the PCScAU, PScAU and a few important reference designs (double-, triple- and quadruple-modular-redundancy adders with/without input gating) in 90-nm UMC technology. Overall, the PC-ScAU ranks first in 9 out of 10 power-delay-area (PDA)-product variants. It exhibits 16% area savings and 12% performance speedup for 7% increase in total power consumption, compared to the cheapest form of conventional hardware replication with the same fault coverage. The PDA product of the PCScAU is, thus, reduced by 21%. It is interesting that, while total power slightly increases, the PCScAU static power in fact decreases by 14%. Therefore, for newer technology nodes where the static power component is significant, the PCScAU can also achieve-next to performance and area - significant power improvements.
C1 [Riemens, Danny P.] Netherlands Inst Neurosci, NL-1105 BA Amsterdam, Netherlands.
   [Gaydadjiev, Georgi N.] Chalmers Univ Technol, Dept Comp Sci & Engn, S-41296 Gothenburg, Sweden.
   [de Zeeuw, Chris I.; Strydis, Christos] Erasmus MC, Dept Neurosci, NL-3015 GE Rotterdam, Netherlands.
C3 Royal Netherlands Academy of Arts & Sciences; Netherlands Institute for
   Neuroscience (NIN-KNAW); Chalmers University of Technology; Erasmus
   University Rotterdam; Erasmus MC
RP Riemens, DP (corresponding author), Netherlands Inst Neurosci, Meibergdreef 47, NL-1105 BA Amsterdam, Netherlands.
EM c.strydis@eramusmc.nl
RI Gaydadjiev, Georgi N/F-1488-2010; Gaydadjiev, Georgi/AAY-3859-2020;
   Strydis, Christos/AAM-1472-2021
OI Gaydadjiev, Georgi N/0000-0002-3678-7007; Gaydadjiev,
   Georgi/0000-0002-3678-7007; Strydis, Christos/0000-0002-0935-9322
FU EU [287611]; Dutch Organization for Medical Sciences (ZonMw); Life
   Sciences (ALW); Senter (Neuro-Basic); ERC of the European Community
FX The work has been partially supported by: the EU-funded project DeSyRe
   (Grant agreement no: 287611), the Dutch Organization for Medical
   Sciences (ZonMw) and Life Sciences (ALW), Senter (Neuro-Basic) and the
   ERC of the European Community.
CR Amirtharajah R., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P170, DOI 10.1109/LPE.1999.799434
   [Anonymous], 2012, COMPUTER ARCHITECTUR
   [Anonymous], 2003, IEEE INT EL DEV M 20
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   CALLAWAY TK, 1992, VLSI SIGNAL PROCESSING, V, P91
   Cardarilli GC, 2006, IEEE T COMPUT, V55, P534, DOI 10.1109/TC.2006.76
   Davis R. A., 1965, P AM FED INF PROC SO, P705
   Gorshe SS, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P155
   Hsiao M. Y., 1963, IEEE T ELECT COMPUTE, V12, P265
   Iyer A, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P190, DOI 10.1109/DATE.2001.915023
   Kaxiras S., 2008, COMPUTER ARCHITECTUR, V1st
   Khedhiri C., 2012, INT J DESIGN ANAL TO, V3, P14
   Kumar S, 2005, LECT NOTES COMPUT SC, V3471, P30
   Kumar S, 2006, INT S HIGH PERF COMP, P215, DOI 10.1109/HPCA.2006.1598130
   Kursun E, 2005, LECT NOTES COMPUT SC, V3471, P46
   LANGDON GG, 1970, IBM J RES DEV, V14, P563, DOI 10.1147/rd.145.0563
   Lee H, 2005, IEICE T FUND ELECTR, VE88A, P3230, DOI 10.1093/ietfec/e88-a.11.3230
   LO JC, 1992, IEEE T COMPUT AID D, V11, P525, DOI 10.1109/43.125100
   Mitra S, 2000, INT TEST CONF P, P985, DOI 10.1109/TEST.2000.894311
   Monteiro J, 1996, DES AUT CON, P349, DOI 10.1109/DAC.1996.545599
   Mudge T, 2001, COMPUTER, V34, P52, DOI 10.1109/2.917539
   Nagendra C, 1996, IEEE T CIRCUITS-II, V43, P689, DOI 10.1109/82.539001
   Namazi A, 2009, IEEE INT ON LINE, P217, DOI 10.1109/IOLTS.2009.5196019
   Parhami B., 2000, Computer Arithmetic: Algorithms and Hardware Designs
   Peng S, 2005, PR IEEE COMP DESIGN, P171
   Pfänder OA, 2008, ADV RADIO SCI, V6, P113, DOI 10.5194/ars-6-113-2008
   Purohit S., 2010, 2010 NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2010), P59, DOI 10.1109/AHS.2010.5546228
   Rabaey J.M., 1996, LOW POWER DESIGN MET
   Seepers RM, 2012, 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, P104, DOI 10.1109/SAMOS.2012.6404163
   Segars S, 1997, IEEE MICRO, V17, P12, DOI 10.1109/40.612178
   Sellers F.F., 1968, ERROR DETECTING LOGI
   Shrivastava A, 2010, IEEE T VLSI SYST, V18, P988, DOI 10.1109/TVLSI.2009.2019082
   Slayman CW, 2005, IEEE T DEVICE MAT RE, V5, P397, DOI 10.1109/TDMR.2005.856487
   Strydis C., 2011, THESIS DELFT U TECHN
   Strydis Christos, 2006, P 17 ANN WORKSH CIRC, P350
   Ting-Wei Lin, 2005, 2005 48th IEEE International Midwest Symposium on Circuits and Systems (IEEE Cat. No. 05CH37691), P51
   Tiwari V, 1998, IEEE T COMPUT AID D, V17, P1051, DOI 10.1109/43.728924
   Townsend WJ, 2003, INT SYM DEFEC FAU TO, P250
   Vratonjic M, 2005, PR IEEE COMP DESIGN, P249, DOI 10.1109/ICCD.2005.71
NR 39
TC 0
Z9 0
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 87
DI 10.1145/2499367
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200014
DA 2024-07-18
ER

PT J
AU Che, WJ
   Chatha, KS
AF Che, Weijia
   Chatha, Karam S.
TI Scheduling of Synchronous Data Flow Models onto Scratchpad Memory-Based
   Embedded Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Scratchpad memory; stream computing;
   code overlay; scheduling; compiler; embedded systems
AB In this article, we propose a heuristic algorithm for scheduling synchronous data flow (SDF) models on scratch pad memory (SPM) enhanced processors with the objective of minimizing its steady-state execution time. The task involves partitioning the limited on-chip SPM for actor code and data buffer, and executing actors in such a manner that the physical SPM is time shared with different actors and buffers (formally defined as code overlay and data overlay, respectively). In our setup, a traditional minimum buffer schedule could result in very high code overlay overhead and therefore may not be optimal. To reduce the number of direct memory access (DMA) transfers, actors need to be grouped into segments. Prefetching of code and data overlay that overlaps DMA transfers with actor executions also need to be exploited. The efficiency of the our heuristic was evaluated by compiling ten stream applications onto one synergistic processing engine (SPE) of an IBM Cell Broadband Engine. We compare the performance results of our heuristic approach with a minimum buffer scheduling approach and a 3-stage ILP approach, and show that our heuristic is able to generate high quality solutions with fast algorithm run time.
C1 [Che, Weijia; Chatha, Karam S.] Arizona State Univ, Brickyard Engn BYENG 553, Tempe, AZ 85281 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Che, WJ (corresponding author), Arizona State Univ, Brickyard Engn BYENG 553, 699 South Mill Ave, Tempe, AZ 85281 USA.
EM Weijia.Che@asu.edu; Karam.Chatha@asu.edu
FU National Science Foundation [CCF-0903513]; Semiconductor Research
   Corporation (SRC)
FX The research presented in this article was supported in parts by grants
   from National Science Foundation (CCF-0903513), and Semiconductor
   Research Corporation (SRC).
CR Angiolini F., 2004, PROC CASES, P259
   Angiolini Federico., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P318, DOI DOI 10.1145/951710.951751
   Avissar Oren, 2002, ACM Trans. on Embedded Computing Systems (TECS), V1, P6, DOI [10.1145/581888.581891, DOI 10.1145/581888.581891]
   Baker M. A., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P287
   Bandyopadhyay S., 2006, UCBEECS2006105
   Bandyopadhyay S., 2008, SCRATCHPAD MEMORY AL
   Buck I, 2004, ACM T GRAPHIC, V23, P777, DOI 10.1145/1015706.1015800
   Che WJ, 2010, ICCAD-IEEE ACM INT, P205, DOI 10.1109/ICCAD.2010.5654150
   Egger B., 2006, INT C COMPILERS ARCH, P223
   Flachs B., 2005, 2005 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 05CH37636), P134
   Janapsatya A, 2006, ASIA S PACIF DES AUT, P612, DOI 10.1109/ASPDAC.2006.1594753
   Jantsch A., 2003, MORGAN KAUFMANN SERI
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   MIT, STREAM BENCHM
   MIT, STREAM COMP SOURC CO
   Nguyen Nghi., 2005, CASES 05, P115
   Owens J., 2007, ACM SIGGRAPH COURS S
   Pabalkar A, 2008, LECT NOTES COMPUT SC, V5374, P569, DOI 10.1007/978-3-540-89894-8_49
   Pham DC, 2006, IEEE J SOLID-ST CIRC, V41, P179, DOI 10.1109/JSSC.2005.859896
   Seung Chul Jung, 2010, Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2010), P13, DOI 10.1109/ASAP.2010.5540773
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   THIES W, 2002, P INT C COMP CONSTR
   Truong L., 2009, LOW POWER CONSUMPTIO
   Verma M, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P104
   Verma M, 2006, IEEE T VLSI SYST, V14, P802, DOI 10.1109/TVLSI.2006.878469
   WILLINK ED, 2002, P OOPSLA WORKSH GEN
NR 26
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 30
DI 10.1145/2536747.2536752
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500005
DA 2024-07-18
ER

PT J
AU Lo, CK
   Li, ML
   Chen, LC
   Lu, YS
   Tsay, RS
   Huang, HY
   Yeh, JC
AF Lo, Chen-Kang
   Li, Mao-Lin
   Chen, Li-Chun
   Lu, Yi-Shan
   Tsay, Ren-Song
   Huang, Hsu-Yao
   Yeh, Jen-Chieh
TI Automatic Generation of High-Speed Accurate TLM Models for Out-of-Order
   Pipelined Bus
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Measurement; Design; SystemC; transaction-level modeling
   (TLM); electronic system-level (ESL) design; on-chip bus
AB Although pipelined/out-of-order (PL/OO) execution features are commonly supported by the state-of-the-art bus designs, no existing manual Transaction-Level-Modeling (TLM) approaches can effectively construct fast and accurate simulation models for PL/OO buses. Mainly, the inherent high design complexity of concurrent PL/OO behaviors makes the manual approaches tedious and error-prone. To tackle the complicated modeling task, this article presents an automatic approach that performs systematic abstraction and generation of fast-and-accurate simulation models. The experimental results show that our approach reduces 21 times modeling efforts, while our generated models perform simulation an order of magnitude faster than Cycle-Accurate models with the same PL/OO transaction execution cycle counts preserved.
C1 [Lo, Chen-Kang; Li, Mao-Lin; Chen, Li-Chun; Lu, Yi-Shan; Tsay, Ren-Song] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
   [Huang, Hsu-Yao; Yeh, Jen-Chieh] Ind Technol Res Inst, Hsinchu 310, Taiwan.
C3 National Tsing Hua University; Industrial Technology Research Institute
   - Taiwan
RP Lo, CK (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
EM cklo@cs.nthu.edu.tw; mlli@cs.nthu.edu.tw; lcchen@cs.nthu.edu.tw;
   yslu@cs.nthu.edu.tw; rstsay@cs.nthu.edu.tw; jcyeh@itri.org.tw
FU Industrial Technology Research Institute (ITRI), Taiwan
FX This research was partly supported by Industrial Technology Research
   Institute (ITRI), Taiwan.
CR Beltrame G, 2007, IEEE T COMPUT AID D, V26, P1830, DOI 10.1109/TCAD.2007.895790
   Cai LK, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P19, DOI 10.1109/CODESS.2003.1275250
   Caldari M, 2003, DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P26
   D'Silva V., 2004, P DES AUT TEST EUR, P20
   Gajski D.D., 2000, SpecC: Specification Language and Methodology
   Ghenassia Frank., 2006, TRANSACTION LEVEL MO
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Harverinen A., 2007, SYSTEMC OCP T LEVEL
   Hsu ZM, 2010, DES AUT TEST EUROPE, P568
   Klingauf W, 2006, DES AUT CON, P905, DOI 10.1109/DAC.2006.229410
   Lo C.W., 2011, P DATE, P1
   Lo CK, 2009, ASIA S PACIF DES AUT, P558, DOI 10.1109/ASPDAC.2009.4796539
   Mano M.M., 2002, DIGITAL DESIGN, V3rd
   Michiels T., 2004, EUR SYSTEMC US GROUP
   Ogawa O, 2003, DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P176
   Pasricha S, 2004, DES AUT CON, P113
   Radetzki M, 2008, DES AUT TEST EUROPE, P1410
   Radetzki M., 2007, P FDL, P74
   Rowson JA, 1997, DES AUT CON, P178, DOI 10.1145/266021.266060
   Schirner G, 2007, IEEE T COMPUT AID D, V26, P1688, DOI 10.1109/TCAD.2007.895757
   Zhu XP, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P663
NR 21
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 37
DI 10.1145/2536747.2536759
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500012
DA 2024-07-18
ER

PT J
AU Sünder, C
   Vyatkin, V
   Zoitl, A
AF Suender, Christoph
   Vyatkin, Valeriy
   Zoitl, Alois
TI Formal Verification of Downtimeless System Evolution in Embedded
   Automation Controllers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Management; Verification; Standardization; Automation and control
   systems; dynamic reconfiguration; verification and validation;
   manufacturing automation; model checking; IEC 61499; NCES
ID LOGIC CONTROLLERS; RECONFIGURATION
AB This article presents a new formal approach to validation of on-the-fly modification of control software in automation systems. The concept of downtimeless system evolution (DSE) is introduced. The DSE is essentially based on the use of IEC 61499 system architecture and formal modeling and verification of the hardware and software of an automation device. The validation is performed by means of two complimentary techniques: analytic calculations and formal verification by model-checking.
C1 [Suender, Christoph] Thales Austria GmbH, A-1200 Vienna, Austria.
   [Vyatkin, Valeriy] Univ Auckland, Auckland 1, New Zealand.
   [Zoitl, Alois] Vienna Univ Technol, Vienna, Austria.
C3 Thales Group; University of Auckland; Technische Universitat Wien
RP Sünder, C (corresponding author), Thales Austria GmbH, Handelskai 92, A-1200 Vienna, Austria.
EM christoph.suender@thalesgroup.com; valeriy.vyatkin@itu.se;
   alois.zoitl@fortiss.org
RI Zoitl, Alois/K-7781-2012; Vyatkin, Valeriy/J-9178-2013
OI Zoitl, Alois/0000-0002-1306-3209; Vyatkin, Valeriy/0000-0002-9315-9920
FU Austrian federal ministry of transport, innovation, and technology [FFG
   809447]; SAIMS-FM ISAT grant of New Zealand Royal Society; University of
   Auckland
FX This research was partially supported by the Austrian federal ministry
   of transport, innovation, and technology (bm:vit) in form of epsilon
   CEDAC project (c/n FFG 809447), and by the SAIMS-FM ISAT grant of New
   Zealand Royal Society and by the University of Auckland.
CR Alcaraz-Mejia M, 2006, P 12 IFAC S INF CONT, V1, P547
   [Anonymous], 2009, REAL TIME EXECUTION
   [Anonymous], 2005, 614991 IEC, Vfirst
   Baier T, 2007, IEEE INTL CONF IND I, P1129
   Brennan RW, 2002, INTEGR COMPUT-AID E, V9, P263
   Guler M, 2003, IEEE CONTR SYST MAG, V23, P36, DOI 10.1109/MCS.2003.1172828
   Hanisch H.-M., 2006, International Journal of Manufacturing Technology and Management, V8, P75, DOI 10.1504/IJMTM.2006.008802
   ICS TRIPLEX, 2011, ISAGRAF WORKB IEC 61
   Kalita D, 2002, IEEE T ROBOTIC AUTOM, V18, P463, DOI 10.1109/TRA.2002.802206
   Kovácsházy T, 2001, IEEE T INSTRUM MEAS, V50, P936, DOI 10.1109/19.948303
   KRAMER J, 1985, IEEE T SOFTWARE ENG, V11, P424, DOI 10.1109/TSE.1985.232231
   Lehmann M, 2000, IEEE P SOFTW, V147, P6
   Li J, 2005, P IEEE INT C MECH A, P592
   Mens T, 2005, EIGHTH INTERNATIONAL WORKSHOP ON PRINCIPLES OF SOFTWARE EVOLUTION, PROCEEDINGS, P13, DOI 10.1109/IWPSE.2005.7
   NxtControl GMBH, 2011, NXTCONTROL NEXT GEN
   Pang C, 2007, P 5 IEEE INT C IND I, P879
   Park E, 2001, IEEE T SYST MAN CY C, V31, P168, DOI 10.1109/5326.941841
   Rausch M., 1995, Proceedings 1995 INRIA/IEEE Symposium on Emerging Technologies and Factory Automation. ETFA'95 (Cat. No.95TH8056), P592, DOI 10.1109/ETFA.1995.496811
   Rooker MN, 2007, LECT NOTES ARTIF INT, V4659, P326
   Sunder C, 2009, INT J MECHATRONICS, V1/2, P215
   Sunder C, 2008, THESIS VIENNA U TECH
   Tesanovic A, 2005, LECT NOTES COMPUT SC, V3778, P59
   Vyatkin V, 2003, J INTELL MANUF, V14, P123, DOI 10.1023/A:1022295414523
   Vyatkin V, 2009, VISUAL VERIFICATION
   Vyatkin V, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/251957
   Walsh JD, 2007, SOFTW SYST MODEL, V6, P355, DOI 10.1007/s10270-006-0038-4
NR 26
TC 16
Z9 16
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 17
DI 10.1145/2406336.2406353
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100017
DA 2024-07-18
ER

PT J
AU Arora, D
   Aaraj, N
   Raghunathan, A
   Jha, NK
AF Arora, Divya
   Aaraj, Najwa
   Raghunathan, Anand
   Jha, Niraj K.
TI INVISIOS: A Lightweight, Minimally Intrusive Secure Execution
   Environment
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; Design; Performance; Secure execution; isolated execution;
   security vulnerabilities; operating system
AB Many information security attacks exploit vulnerabilities in "trusted" and privileged software executing on the system, such as the operating system (OS). On the other hand, most security mechanisms provide no immunity to security-critical user applications if vulnerabilities are present in the underlying OS. While technologies have been proposed that facilitate isolation of security-critical software, they require either significant computational resources and are hence not applicable to many resource-constrained embedded systems, or necessitate extensive redesign of the underlying processors and hardware.
   In this work, we propose INVISIOS: a lightweight, minimally intrusive hardware-software architecture to make the execution of security-critical software invisible to the OS, and hence protected from its vulnerabilities. The INVISIOS software architecture encapsulates the security-critical software into a self-contained software module. While this module is part of the kernel and is run with kernel-level privileges, its code, data, and execution are transparent to and protected from the rest of the kernel. The INVISIOS hardware architecture consists of simple add-on hardware components that are responsible for bootstrapping the secure core, ensuring that it is exercised by applications in only permitted ways, and enforcing the isolation of its code and data. We implemented INVISIOS by enhancing a full-system emulator and Linux to model the proposed software and hardware enhancements, and applied it to protect a commercial cryptographic library. Our experiments demonstrate that INVISIOS is capable of facilitating secure execution at very small overheads, making it suitable for resource-constrained embedded systems and systems-on-chip.
C1 [Raghunathan, Anand] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
   [Jha, Niraj K.] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
   [Arora, Divya] Intel Corp, Santa Clara, CA 95051 USA.
C3 Purdue University System; Purdue University; Princeton University; Intel
   Corporation
RP Arora, D (corresponding author), Intel Co, Secur Ctr Excellence, 2111 NE 25th Ave, Hillsboro, OR 97124 USA.
EM jha@princeton.edu
RI Raghunathan, Anand/HLQ-2491-2023; Jha, Nandan Kumar/AAX-9516-2020
OI Raghunathan, Anand/0000-0002-4624-564X
FU NSF [CNS-0720110]
FX This work was supported by NSF under Grant No. CNS-0720110.
CR Aaraj N, 2008, LECT NOTES COMPUT SC, V5137, P64, DOI 10.1007/978-3-540-70542-0_4
   [Anonymous], FEDERAL INFORM PROCE
   *ARM, 2004, ARM TRUSTZONE TECHN
   Arora D, 2005, DES AUT TEST EUROPE, P178, DOI 10.1109/DATE.2005.266
   Atallah MJ, 2003, IEEE INTERNATIONAL CONFERENCE ON E-COMMERCE, P111, DOI 10.1109/COEC.2003.1210240
   Brumley D, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 13TH USENIX SECURITY SYMPOSIUM, P57
   Budiu Mihai., 2006, ASID '06: Proceedings of the 1st workshop on Architectural and system support for improving software dependability, P42
   Chen XX, 2008, ACM SIGPLAN NOTICES, V43, P2, DOI 10.1145/1353536.1346284
   Coburn Joel., 2005, International Conference on Compilers, Architectures and Synthesis for Embedded Systems, P78
   Dyer JG, 2001, COMPUTER, V34, P57, DOI 10.1109/2.955100
   Edward Suh G., 2003, ACM INT C, P160, DOI 10.1145/782814.782838
   HENNESSY J., 2003, COMPUTER ARCHITECTUR, P445
   Kirovski D, 2002, ACM SIGPLAN NOTICES, V37, P108, DOI 10.1145/605432.605409
   Lee RB, 2005, CONF PROC INT SYMP C, P2, DOI 10.1109/ISCA.2005.14
   Lie D, 2000, ACM SIGPLAN NOTICES, V35, P168, DOI 10.1145/384264.379237
   LT, 2006, INT PUBL
   McCune JM, 2007, P IEEE S SECUR PRIV, P267, DOI 10.1109/SP.2007.27
   McCune JM, 2008, EUROSYS'08: PROCEEDINGS OF THE EUROSYS 2008 CONFERENCE, P315, DOI 10.1145/1357010.1352625
   McGregor JP, 2003, ITRE2003: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: RESEARCH AND EDUCATION, P243, DOI 10.1109/ITRE.2003.1270612
   NEWSOME J., 2005, P NETW DISTR SYST SE, P181
   POTLAPALLY NR, 2006, P C DES AUT TEST EUR, P18
   QEMU, QEMU OP SOURC PROC E
   Sailer R, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 13TH USENIX SECURITY SYMPOSIUM, P223
   Schneier B., 1996, Applied Cryptography: Protocols, Algorithms, and Source Code in C
   Smith SW, 1999, COMPUT NETW, V31, P831, DOI 10.1016/S1389-1286(98)00019-X
   Stallings W., 1998, CRYPTOGRAPHY NETWORK, Vsecond
   Suh GE, 2004, ACM SIGPLAN NOTICES, V39, P85, DOI 10.1145/1037187.1024404
   Ta-Min R, 2006, USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P279
   ZHANG T., 2005, P INT C COMPILERS AR, P43
NR 29
TC 1
Z9 1
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2012
VL 11
IS 3
AR 60
DI 10.1145/2345770.2345772
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018OP
UT WOS:000309671200002
DA 2024-07-18
ER

PT J
AU Guenterberg, E
   Ghasemzadeh, H
   Jafari, R
AF Guenterberg, Eric
   Ghasemzadeh, Hassan
   Jafari, Roozbeh
TI Automatic Segmentation and Recognition in Body Sensor Networks Using a
   Hidden Markov Model
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Performance; Body sensor networks; hidden
   Markov models; action recognition
ID GAIT VARIABILITY; PARAMETERS; HMM
AB One important application of body sensor networks is action recognition. Action recognition often implicitly requires partitioning sensor data into intervals, then labeling the partitions according to the action that each represents or as a non-action. The temporal partitioning stage is called segmentation, and the labeling is called classification. While many effective methods exist for classification, segmentation remains problematic. We present a technique inspired by continuous speech recognition that combines segmentation and classification using hidden Markov models. This technique is distributed across several sensor nodes. We show the results of this technique and the bandwidth savings over full data transmission.
C1 [Jafari, Roozbeh] Univ Texas Dallas, ESSP Lab, Richardson, TX 75080 USA.
C3 University of Texas System; University of Texas Dallas
RP Jafari, R (corresponding author), Univ Texas Dallas, ESSP Lab, 800 W Campbell Rd,MS EC33, Richardson, TX 75080 USA.
EM rjafari@utdallas.edu
OI Jafari, Roozbeh/0000-0002-6358-0458
CR Akyildiz IF, 2002, COMPUT NETW, V38, P393, DOI 10.1016/S1389-1286(01)00302-4
   Aminian K, 2002, J BIOMECH, V35, P689, DOI 10.1016/S0021-9290(02)00008-8
   [Anonymous], P 17 INT C PATT REC
   [Anonymous], 2005, P 4 INT S INF PROC S
   Bao L, 2004, LECT NOTES COMPUT SC, V3001, P1, DOI 10.1007/978-3-540-24646-6_1
   Bao L., 2003, THESIS MIT CAMBRIDGE
   Biem A, 2003, PROC INT CONF DOC, P104
   Castelli G, 2007, FIFTH ANNUAL IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, P229, DOI 10.1109/PERCOM.2007.4
   CHOUDHURY T., 2008, IEEE PERVASIVE MAG A
   COURSES E., 2008, P IEEE INT C AC SPEE, P3337
   Figueiredo MAT, 2002, IEEE T PATTERN ANAL, V24, P381, DOI 10.1109/34.990138
   Fraley C, 1998, COMPUT J, V41, P578, DOI 10.1093/comjnl/41.8.578
   GHASEMZADEH H, 2008, P AS S PAC DES AUT C, P446
   Guenterberg E., 2009, P 4 INT C BODY AREA
   Guenterberg E, 2009, IEEE T INF TECHNOL B, V13, P1019, DOI 10.1109/TITB.2009.2028421
   Hartigan J. A., 1979, Applied Statistics, V28, P100, DOI 10.2307/2346830
   Hausdorff JM, 1998, MOVEMENT DISORD, V13, P428, DOI 10.1002/mds.870130310
   JOHNSON SC, 1967, PSYCHOMETRIKA, V32, P241, DOI 10.1007/BF02289588
   Jurafsky D., 2000, Speech and language processing: An introduction to natural language processing, computational linguistics, and speech recognition
   Kashi R., 1998, International Journal on Document Analysis and Recognition, V1, P102, DOI 10.1007/s100320050010
   Lee HK, 1999, IEEE T PATTERN ANAL, V21, P961, DOI 10.1109/34.799904
   Lester J, 2005, P INT JOINT C ART IN
   Lv F, 2006, LECT NOTES COMPUT SC, V3954, P359
   Ouchi K, 2004, 8TH IEEE INTERNATIONAL WORKSHOP ON ADVANCED MOTION CONTROL, PROCEEDINGS, P445, DOI 10.1109/AMC.2004.1297910
   Quwaider M., 2008, P ICST 3 INT C BOD A, P19
   RABINER L., IEEE SIGNAL PROCESS
   RAUDYS SJ, 1991, IEEE T PATTERN ANAL, V13, P252, DOI 10.1109/34.75512
   REYNOLDS DA, 1995, IEEE T SPEECH AUDI P, V3, P72, DOI 10.1109/89.365379
   Rosenberg A.E., 1998, P IEEE INT C AC SPEE
   Schuster-Bockler Benjamin, 2007, Curr Protoc Bioinformatics, VAppendix 3, p3A, DOI 10.1002/0471250953.bia03as18
   Sheridan PL, 2003, J AM GERIATR SOC, V51, P1633, DOI 10.1046/j.1532-5415.2003.51516.x
   Stoica P, 2004, IEEE SIGNAL PROC MAG, V21, P36, DOI 10.1109/MSP.2004.1311138
   Van Laerhoven K, 2004, EIGHTH INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, P142, DOI 10.1109/ISWC.2004.40
   Ward JA, 2006, IEEE T PATTERN ANAL, V28, P1553, DOI 10.1109/TPAMI.2006.197
   Wessel F., 1998, P IEEE INT C AC SPEE
   Yang AY, 2009, J AMB INTEL SMART EN, V1, P103, DOI 10.3233/AIS-2009-0016
   Yoon HS, 2002, EIGHTH INTERNATIONAL WORKSHOP ON FRONTIERS IN HANDWRITING RECOGNITION: PROCEEDINGS, P329, DOI 10.1109/IWFHR.2002.1030931
NR 37
TC 7
Z9 8
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 46
DI 10.1145/2331147.2331156
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300008
DA 2024-07-18
ER

PT J
AU Nam, MY
   Kang, K
   Pellizzoni, R
   Park, KJ
   Kim, JE
   Sha, L
AF Nam, Min-Young
   Kang, Kyungtae
   Pellizzoni, Rodolfo
   Park, Kyung-Joon
   Kim, Jung-Eun
   Sha, Lui
TI Modeling Towards Incremental Early Analyzability of Networked Avionics
   Systems Using Virtual Integration
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; AADL; avionics system design; end-to-end delay analysis;
   modeling; switching algorithm; virtual integration
ID REAL-TIME COMMUNICATION
AB With the advance of hardware technology, more features are incrementally added to already existing networked systems. Avionics has a stronger tendency to use preexisting applications due to its complexity and scale. As resource sharing becomes intense among the network and the computing modules, it has become a difficult task for the system designer to make confident architectural decisions even for incremental changes. Providing a tailored environment to model and analyze incremental changes requires a combination of software tools and hardware support. We have built a virtual integration tool called ASIIST which can provide a worst-case end-to-end latency of data that is sent through a network and the internal bus architecture of the end-systems. Also, we have devised a new real-time switching algorithm which guarantees the worst-case network delay of preexisting network traffic under feasible conditions. With the real-time switch support, ASIIST can provide an early modularized analysis of the end-to-end latency to make architectural design choices and incremental changes easier for the user.
C1 [Nam, Min-Young; Kim, Jung-Eun; Sha, Lui] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
   [Kang, Kyungtae] Hanyang Univ, Dept Comp Sci & Engn, Seoul, South Korea.
   [Pellizzoni, Rodolfo] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada.
   [Park, Kyung-Joon] Daegu Gyeongbuk Inst Sci & Technol, Dept Informat & Commun Engn, Taegu, South Korea.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   Hanyang University; University of Waterloo; Daegu Gyeongbuk Institute of
   Science & Technology (DGIST)
RP Kang, K (corresponding author), Hanyang Univ, Dept Comp Sci & Engn, Seoul, South Korea.
EM ktkang@hanyang.ac.kr
RI Park, Kyung-Joon/ADE-7951-2022; Park, Kyung-Joon/A-7354-2009
OI Park, Kyung-Joon/0000-0003-4807-6461; 
FU NSF [CNS 06-49885 SGER, CCR-3-25716]; ONR [N00014-05-0739]
FX This work was supported in part by NSF CNS 06-49885 SGER, NSF
   CCR-3-25716, and by ONR N00014-05-0739. Any opinions, findings and
   conclusions or recommendations expressed in this publication are those
   of the authors and do not necessarily reflect the views of sponsors.
CR Aeronautical Radio Inc, 1991, 651 ARINC
   AERONAUTICAL RADIO INC, 2005, 664P71 ARINC, p664P7
   [Anonymous], 2009, AS5506A SAE
   Audsley N, 1996, REAL TIM SYST SYMP P, P39, DOI 10.1109/REAL.1996.563698
   Baker T. G., 2002, COTS-Based Software Systems. First International Conference, ICCBSS 2002. Proceedings (Lecture Notes in Computer Science Vol.2255), P21
   Binns P, 1996, INT J SOFTW ENG KNOW, V6, P201, DOI 10.1142/S0218194096000107
   Boudec J.Y.L.e., 2001, Network Calculus: A Theory of Deterministic Queuing Systems for the Internet
   Davis RI, 2006, REAL TIM SYST SYMP P, P257, DOI 10.1109/RTSS.2006.42
   Davis RI, 2005, REAL TIM SYST SYMP P, P389
   Deng Z, 1997, REAL TIM SYST SYMP P, P308, DOI 10.1109/REAL.1997.641292
   DRISCOLL K, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P267, DOI 10.1109/REAL.1992.242654
   Gopalakrishnan S, 2004, REAL TIM SYST SYMP P, P405, DOI 10.1109/REAL.2004.24
   Gupta GR, 2009, PERF E R SI, V37, P97
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Hoyme K., 1992, Proceedings IEEE/AIAA 11th Digital Avionics Systems Conference (Cat. No.92CH3212-8), P68, DOI 10.1109/DASC.1992.282179
   Hugues J, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376810
   Lee Y. - H., 2000, P 19 IEEE AIAA DIG A, V1, DOI DOI 10.1109/DASC.2000.886885
   Lipari G, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P151, DOI 10.1109/EMRTS.2003.1212738
   Liu J., 2000, Real-Time Systems
   McKeown N, 1999, IEEE ACM T NETWORK, V7, P188, DOI 10.1109/90.769767
   Mohan S, 2009, REAL TIM SYST SYMP P, P33, DOI 10.1109/RTSS.2009.48
   Neely MJ, 2007, IEEE ACM T NETWORK, V15, P657, DOI 10.1109/TNET.2007.893876
   Papadimitriou GI, 2003, J LIGHTWAVE TECHNOL, V21, P384, DOI 10.1109/JLT.2003.808766
   Pellizzoni Rodolfo., 2008, A network calculus based analysis for the PCI bus
   Peterson L.L., 2000, COMPUTER NETWORKS SY, V2nd
   Porter J, 2009, LECT NOTES COMPUT SC, V5421, P20, DOI 10.1007/978-3-642-01648-6_3
   Rexford J, 1998, IEEE T COMPUT, V47, P1088, DOI 10.1109/12.729792
   REYNOLDS B., 1998, P 17 IEEE AIAA DIG A, V2, pJ13/1
   Scharbarg JL, 2009, IEEE T IND INFORM, V5, P38, DOI 10.1109/TII.2009.2016085
   Schuster T., 2008, P 27 IEEE AIAA DIG A
   SHA L, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P331, DOI 10.1109/REAL.1990.128765
   Shin I, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P2, DOI 10.1109/REAL.2003.1253249
   Singhoff F., 2005, P ACM SIGADA, V25, P1
   Sokolsky O, 2009, LECT NOTES COMPUT SC, V5570, P222, DOI 10.1007/978-3-642-01924-1_16
   Tei-Wei Kuo, 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P256, DOI 10.1109/REAL.1999.818851
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Venkatramani C., 1997, Proceedings. 1997 International Conference on Network Protocols (Cat. No.97TB100174), P152, DOI 10.1109/ICNP.1997.643709
   Wang QX, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P367, DOI 10.1109/RTAS.2008.8
   Weller T, 1997, IEEE ACM T NETWORK, V5, P813, DOI 10.1109/90.650141
   Yao S, 2000, IEEE COMMUN MAG, V38, P84, DOI 10.1109/35.819900
NR 40
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 81
DI 10.1145/2362336.2362348
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700012
DA 2024-07-18
ER

PT J
AU Dini, G
   Savino, IM
AF Dini, Gianluca
   Savino, Ida M.
TI LARK: A Lightweight Authenticated ReKeying Scheme for Clustered Wireless
   Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Security; Authentication; key management;
   lightweight security; sensor networks
ID KEY MANAGEMENT; SECURITY; DESIGN
AB Group communication has proven a powerful paradigm for designing applications and services in Wireless Sensor Networks (WSNs). Given the tight interaction between WSNs and the physical world, a security infringement may translate into a safety infringement. Therefore, in order to fully exploit the group communication paradigm we need to secure it. Traditionally, this requirement has been formalized in terms of backward and forward security and fulfilled by means of rekeying. In WSNs, group rekeying becomes particularly a complex problem because communication takes place over an easily accessible wireless medium and because sensor nodes have severe limitations in terms of computing, storage, energy, and tamper-resistance capabilities for cost reasons.
   In this article we present a Lightweight Authenticated ReKeying (LARK) scheme for clustered WSNs. LARK guarantees backward and forward security, is scalable in terms of communication overhead, and efficient in terms of computing overhead for key authentiticy verification. LARK achieves security, efficiency, and scalability by exploiting two basic well-known mechanisms, namely key graph and key chain, and integrating them in an original way. LARK supports a general group model where groups can be hierachical and partially overlapping. In contrast to other WSN group rekeying schemes, LARK considers grouping a tool for designing and implementing applications and services rather than for network management. Consequently, LARK receives a group topology reflecting the application needs and manages rekeying at single-group level. In the article we describe LARK, formally argue that it meets the backward and forward security requirements, and, finally, evaluate its performance in terms of communication, computing, and storage overhead in limited-resources sensor nodes.
C1 [Dini, Gianluca; Savino, Ida M.] Univ Pisa, Dipartimento Ingn Informaz Elettron, I-56126 Pisa, Italy.
C3 University of Pisa
RP Dini, G (corresponding author), Univ Pisa, Dipartimento Ingn Informaz Elettron, Largo Lazzarino 1, I-56126 Pisa, Italy.
EM g.dini@iet.unipi.it
RI Dini, Gianluca/G-1733-2012; Dini, Gianluca/B-4888-2018
OI Dini, Gianluca/0000-0002-6029-5467
FU EU [IST-004536-RUNES, FP7-2007-2-224053]; Cassa di Risparmio di Livorno,
   Lucca e Pisa
FX This work has been partially supported by EU FP6 Project RUNES (Grant
   Agreement no. IST-004536-RUNES), EU FP7 Project CHAT (Grant Agreement
   no. FP7-2007-2-224053), and by Research Project 2007 funded by Cassa di
   Risparmio di Livorno, Lucca e Pisa.
CR Anderson R., 2008, Security engineering, V2nd
   [Anonymous], P 9 ACM C COMP COMM
   [Anonymous], RESEARCH-CHINA, DOI DOI 10.18502/JDER.4069
   [Anonymous], LECT NOTES COMPUTER
   [Anonymous], 2002, WSNA '02
   [Anonymous], 2005, P 4 INT S INF PROC S
   [Anonymous], Proceedings of the 2Nd International Conference on Embedded Networked Sensor Systems. SenSys'04, DOI DOI 10.1145/1031495.1031515
   Årzén KE, 2007, EUR J CONTROL, V13, P261, DOI 10.3166/EJC.13.261-279
   Bicchi A, 2008, IEEE ROBOT AUTOM MAG, V15, P62, DOI 10.1109/M-RA.2007.914925
   Cardenas AA, 2009, AD HOC NETW, V7, P1434, DOI 10.1016/j.adhoc.2009.04.012
   Chan HW, 2005, IEEE T DEPEND SECURE, V2, P233, DOI 10.1109/TDSC.2005.37
   *CHIPC, 2004, CC2420 DAT
   CHOUDHARY DR, 2007, P IEEE COMM SYST SOF, P1
   Cole E., 2009, Network Security Bible, V2nd
   Coppersmith D, 2003, LECT NOTES COMPUT SC, V2357, P102
   COSTA P, 2005, P 16 IEEE INT S PERS, V2, P806
   Deng J, 2006, IPSN 2006: THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P292
   Dermibas M., 2005, Wireless sensor networks for monitoring of large public buildings
   DINI G, 2008, LECT NOTES COMPUTER, V4913, P1
   Dini G, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON MOBILE ADHOC AND SENSOR SYSTEMS, VOLS 1 AND 2, P407
   Dini G, 2010, INT J WIREL INF NETW, V17, P11, DOI 10.1007/s10776-010-0116-y
   Dutta PK, 2006, IPSN 2006: THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P326
   Eltoweissy M., 2005, Ad Hoc Networks, V3, P668, DOI 10.1016/j.adhoc.2004.08.012
   Eltoweissy M., 2004, Journal of Network and Systems Management, V12, P33, DOI 10.1023/B:JONS.0000015697.38671.ec
   Eltoweissy M, 2006, IEEE COMMUN MAG, V44, P122, DOI 10.1109/MCOM.2006.1632659
   Hill J., 2000, Proc. 9 th International Conference on Architectural Support for Programming Languages and Operating Systems, P93, DOI DOI 10.1145/356989.356998
   Intanagonwiwat C., 2000, P ACM MOBICOM, P56, DOI DOI 10.1145/345910.345920
   Kasimoglu I. H., 2004, AD HOC NETW, V2, P351, DOI DOI 10.1016/J.ADH0C.2004.04.003
   LAMPORT L, 1981, COMMUN ACM, V24, P770, DOI 10.1145/358790.358797
   Law YW, 2006, ACM T SENSOR NETWORK, V2
   Liu A., 2007, TINYECC ELLIPTIC CUR
   Menezes A. J., 1996, HDB APPL CRYPTOGRAPH, V1st
   Misic J, 2008, COMPUT NETW, V52, P2227, DOI 10.1016/j.comnet.2008.04.006
   *MOT, 2011, TMOT SKY
   MOTTOLA L, 2006, P 1 INT C INT INT AD, P1
   Mottola L, 2006, LECT NOTES COMPUT SC, V4026, P150
   *NAT I STAND TECHN, 2005, PLAN NEW CRYPT HASH
   *NAT I STAND TECHN, 1998, SKIPJACK KEA ALG SP
   *NAT I STAND TECHN, 1995, FIPS PUB, V1801
   National Institute of Standard and Technology, 2001, NIST FIPS PUB
   Park IC, 2007, PR IEEE COMP DESIGN, P1, DOI 10.1109/ICCD.2007.4601872
   Park T., 2004, ACM T EMBED COMPUT S, V3, P634, DOI DOI 10.1145/1015047.1015056
   Perrig A, 2002, WIREL NETW, V8, P521, DOI 10.1023/A:1016598314198
   Petriu EM, 2000, IEEE INSTRU MEAS MAG, V3, P31, DOI 10.1109/5289.887458
   Piotrowski K., 2006, P 4 ACM WORKSHOP SEC, P169
   Rafaeli S, 2003, ACM COMPUT SURV, V35, P309, DOI 10.1145/937503.937506
   Ravi S., 2004, ACM T EMBED COMPUT S, V3, P461, DOI [DOI 10.1145/1015047.1015049, 10.1145/1015047.1015049]
   Reiter MK, 1996, COMMUN ACM, V39, P71, DOI 10.1145/227210.227228
   Reiter MK, 1996, IEEE T SOFTWARE ENG, V22, P31, DOI 10.1109/32.481515
   Rivest R, 1992, 1321 RFC INT ENG TAS
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   Roman R, 2006, CONSUM COMM NETWORK, P640
   Roman R, 2007, MOBILE NETW APPL, V12, P231, DOI 10.1007/s11036-007-0024-2
   Sherman AT, 2003, IEEE T SOFTWARE ENG, V29, P444, DOI 10.1109/TSE.2003.1199073
   Sinopoli B, 2003, P IEEE, V91, P1235, DOI 10.1109/JPROC.2003.814926
   Waldvogel M, 1999, IEEE J SEL AREA COMM, V17, P1614, DOI 10.1109/49.790485
   WALLNER DM, 1999, 2627 RFC IETF
   WANG X, 2005, RUMP SESS 25 ANN INT
   Wang Y, 2007, IEEE ICC, P3419, DOI 10.1109/ICC.2007.566
   Wang Y, 2008, IEEE T MOBILE COMPUT, V7, P698, DOI 10.1109/TMC.2008.19
   Wong CK, 2000, IEEE ACM T NETWORK, V8, P16, DOI 10.1109/90.836475
   Younis M, 2005, IEEE IPCCC, P199
   Younis MF, 2006, IEEE T PARALL DISTR, V17, P865, DOI 10.1109/TPDS.2006.106
   Younis O, 2006, IEEE NETWORK, V20, P20, DOI 10.1109/MNET.2006.1637928
   Zhang Q, 2008, ACM T INFORM SYST SE, V11, DOI 10.1145/1341731.1341733
   ZHOU X, 2005, SECURE GROUP COMMUNI
   Zhu S., 2006, ACM Transactions on Sensor Networks, V2, P500, DOI DOI 10.1145/1218556.1218559
NR 67
TC 18
Z9 20
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2011
VL 10
IS 4
DI 10.1145/2043662.2043665
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 856JO
UT WOS:000297636300003
DA 2024-07-18
ER

PT J
AU Ahn, M
   Paek, Y
AF Ahn, Minwook
   Paek, Yunheung
TI Register Coalescing Techniques for Heterogeneous Register Architecture
   with Copy Sifting
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Design; Experimentation; Register allocation;
   register coalescing; compiler; embedded processors; heterogeneous
   register architecture
AB Optimistic coalescing has been proven as an elegant and effective technique that provides better chances of safely coloring more registers in register allocation than other coalescing techniques. Its algorithm originally assumes homogeneous registers, which are all gathered in the same register file. Although this register architecture is still common in most general-purpose processors, embedded processors often contain heterogeneous registers, which are scattered in physically different register files dedicated for each dissimilar purpose and use. In this work, we show that optimistic coalescing is also useful for an embedded processor to better handle such heterogeneity of the register architecture, and developed a modified algorithm for optimal coalescing that helps a register allocator. In the experiment, an existing register allocator was able to achieve up to 13.0% reduction in code size through our coalescing, and avoid many spills that would have been generated without our scheme.
C1 [Ahn, Minwook; Paek, Yunheung] Seoul Natl Univ, Sch EECS, Ctr SoC Design Tech, Seoul 151600, South Korea.
C3 Seoul National University (SNU)
RP Ahn, M (corresponding author), Seoul Natl Univ, Sch EECS, Ctr SoC Design Tech, 058 Kwanak,POB 34, Seoul 151600, South Korea.
EM mwahn@optimizer.snu.ac.kr; ypaek@snu.ac.kr
CR AHN M, 2007, P 11 ANN WORKSH INT
   [Anonymous], 1992, THESIS RICE U HOUSTO
   [Anonymous], 1982, SIGPLAN Not, DOI DOI 10.1145/872726.806984
   Araujo G., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P136, DOI 10.1145/290833.290837
   BERGNER PE, 1997, THESIS MINNESOTA U M
   DAVEAU JM, 2004, P ACM SIGPLAN SIGBED, P202
   Feuerhahn H., 1988, Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture - MICRO '21 (IEEE Cat. No.88TH0236-0), P105, DOI 10.1109/MICRO.1988.639266
   George L, 1996, ACM T PROGR LANG SYS, V18, P300, DOI 10.1145/229542.229546
   Koes D, 2005, INT SYM CODE GENER, P269
   Kong T, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P297, DOI 10.1109/MICRO.1998.742791
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LEE JK, 2006, P 19 INT WORKSH LANG
   LIEM C, 1994, IEEE IC CAD, P397
   Park J, 2004, ACM T PROGR LANG SYS, V26, P735, DOI 10.1145/1011508.1011512
   PAULIN PG, 1995, J VLSI SIGNAL PROC, V9, P23, DOI 10.1007/BF02406469
   Scholz B., 2002, SIGPLAN Notices, V37, P139, DOI 10.1145/566225.513854
   Smith M. D., 2004, PLDI 04, P277
   STALLMAN RM, 1994, USING PORTING GNU CC
   Zivojnovic V, 1996, 9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, P108, DOI 10.1109/ISSS.1996.565890
   Zivojnovic V., 1994, P INT C SIGN PROC TE
NR 20
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2009
VL 8
IS 2
AR 16
DI 10.1145/1457255.1457263
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CW
UT WOS:000266818400008
DA 2024-07-18
ER

PT J
AU Raman, B
   Chakraborty, S
AF Raman, Balaji
   Chakraborty, Samarjit
TI Application-specific workload shaping in multimedia-enabled personal
   mobile devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
DE algorithms; performance; design; multimedia systems; schedulability
   analysis; mobile devices
ID PERFORMANCE
AB Today, most personal mobile devices ( e. g., cell phones and PDAs) are multimedia-enabled and support a variety of concurrently running applications, such as audio/video players, word processors, and web browsers. Media-processing applications are often computationally expensive and most of these devices typically have 100-400-MHz processors. As a result, the user-perceived application response times are often poor when multiple applications are concurrently fired. In this paper, we show that by using application-specific dynamic buffering techniques, the workload of these applications can be suitably "shaped" to fit the available processor bandwidth. Our techniques are analogous to traffic shaping, which is widely used in communication networks to optimally utilize network bandwidth. Such shaping techniques have recently attracted a lot of attention in the context of embedded systems design (e. g., for dynamic voltage scaling). However, they have not been exploited for enhanced schedulability of multiple applications, as we do in this paper.
C1 [Raman, Balaji; Chakraborty, Samarjit] Natl Univ Singapore, Dept Comp Sci, Singapore 117543, Singapore.
C3 National University of Singapore
RP Raman, B (corresponding author), Natl Univ Singapore, Dept Comp Sci, Singapore 117543, Singapore.
EM ramanbal@comp.nus.edu.sg; samarjit@comp.nus.edu.sg
RI Chakraborty, Samarjit/AAU-9569-2020; Raman, Balaji/E-2350-2016
OI Chakraborty, Samarjit/0000-0002-0503-6235; Raman,
   Balaji/0000-0002-1877-8801
CR Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Banachowski S, 2004, REAL TIM SYST SYMP P, P139, DOI 10.1109/REAL.2004.26
   BOUDEC JYL, 2001, P ANN JOINT C COMP C, P474
   Brandt SA, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P396, DOI 10.1109/REAL.2003.1253287
   Cai L, 2005, IEEE T COMPUT AID D, V24, P141, DOI 10.1109/TCAD.2004.837724
   Chiasserini CF, 2001, IEEE J SEL AREA COMM, V19, P1385, DOI 10.1109/49.932705
   Duda KJ, 1999, OPERATING SYSTEMS REVIEW, VOL 33, NO 5, DECEMBER 1999, P261, DOI 10.1145/319344.319169
   Elwalid A, 1997, IEEE INFOCOM SER, P444, DOI 10.1109/INFCOM.1997.644493
   Georgiadis L, 1996, IEEE ACM T NETWORK, V4, P482, DOI 10.1109/90.532860
   Goyal P, 1996, PROCEEDINGS OF THE SECOND SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '96), P107, DOI 10.1145/248155.238766
   Gries M, 2004, INTEGRATION, V38, P131, DOI 10.1016/j.vlsi.2004.06.001
   Heithecker S, 2005, DES AUT CON, P575
   Hu JH, 2005, IEEE DECIS CONTR P, P6997
   Im C, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P34, DOI 10.1109/LPE.2001.945368
   Lahiri K, 2001, IEEE T COMPUT AID D, V20, P768, DOI 10.1109/43.924830
   Le Boudec J.-Y., 2001, LNCS, V2050
   Le Boudec JY, 2002, IEEE ACM T NETWORK, V10, P329, DOI 10.1109/TNET.2002.1012365
   *LIBMPEG2, 2006, FREE MPEG2 VID STREA
   Liu YH, 2005, DES AUT CON, P248, DOI 10.1109/DAC.2005.193810
   Manolache S, 2006, DES AUT TEST EUROPE, P716
   *MATHW, 2007, MATL 7 2
   Maxiaguine A, 2004, IEEE DES TEST COMPUT, V21, P368, DOI 10.1109/MDT.2004.60
   Moon SB, 1998, MULTIMEDIA SYST, V6, P17, DOI 10.1007/s005300050073
   Nieh J, 2003, ACM T COMPUT SYST, V21, P117, DOI 10.1145/762483.762484
   *NYT, APPL INTR IPOD PLAY
   Poellabauer C, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P48
   Raman B., 2005, Proceedings of the 15th International Workshop on Network and Operating Systems Support for Digital Audio and Video. NOSSDAV 2005, P165, DOI 10.1145/1065983.1066021
   RAMAN B, 2006, P 4 INT C HARDW SOFT, P4
   RAMJEE R, 1998, P ANN JOINT C COMP C, P680
   Rutten MJ, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P139, DOI 10.1109/CODES.2002.1003615
   *TEKTR, 1996, MPEG EL STREAMS
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   VERATKAR G, 2002, P ANN C DES AUT DAC, P416
   Wandeler E, 2006, DES AUT TEST EUROPE, P442
   Yuan W., 2003, PROC ACM S OPERATING, P149
NR 35
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 10
DI 10.1145/1331331.1331334
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800003
DA 2024-07-18
ER

PT J
AU Trajkovic, J
   Veidenbaum, AV
   Kejariwal, A
AF Trajkovic, Jelena
   Veidenbaum, Alexander V.
   Kejariwal, Arun
TI Improving SDRAM access energy efficiency for low-power embedded systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE design; performance; SDRAM; fetch buffer; write-combining buffer;
   embedded processors and low power
AB DRAM ( dynamic random- access memory) energy consumption in low-power embedded systems can be very high, exceeding that of the data cache or even that of the processor. This paper presents and evaluates a scheme for reducing the energy consumption of SDRAM ( synchronous DRAM) memory access by a combination of techniques that take advantage of SDRAM energy efficiencies in bank and row access. This is achieved by using small, cachelike structures in the memory controller to prefetch an additional cache block( s) on SDRAM reads and to combine block writes to the same SDRAM row. The results quantify the SDRAM energy consumption of MiBench applications and demonstrate significant savings in SDRAM energy consumption, 23%, on average, and reduction in the energy- delay product, 44%, on average. The approach also improves performance: the CPI is reduced by 26%, on average.
C1 [Trajkovic, Jelena; Veidenbaum, Alexander V.; Kejariwal, Arun] Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Trajkovic, J (corresponding author), Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM jelenat@ics.uci.edu
OI Trajkovic, Jelena/0000-0001-5361-205X
CR ABALI B, 2000, MEMORY WALL WORKSH 2
   [Anonymous], 1997, TR971342 U WISC MAD
   Barr K., 2003, P 1 INT C MOB SYST A
   DAHLGREN F, 1993, P 1993 INT C PAR PRO, P56
   Ekman M, 2005, CONF PROC INT SYMP C, P74, DOI 10.1109/ISCA.2005.6
   FARKAS K, 1994, 948 DIG W RES LAB
   GOOSSENS K., 2004, INTERCONNECT MEMORY
   GUTHAUS M.R., 2001, P IEEE 4 ANN WORKSHO, P83
   Hennessy J.L., 2006, Computer Architecture: A Quantitative Approach'', V4th
   Johnson TL, 1997, ACM COMP AR, P315, DOI 10.1145/384286.264213
   JOUPPI NP, 1990, 17TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P364, DOI 10.1109/ISCA.1990.134547
   JOUPPI NP, 1993, P 20 INT S COMP ARCH
   Kane G., 1988, MIPS RISC Architecture
   Kim HS, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P40
   KUMAR S, 1998, P INT S COMP ARCH
   LEBECK AR, 2000, P 9 INT C ARCH SUPP, P105
   *MICR, MICR SYST POW CALC
   *MICRONDATASHEET, MICR SYNCHR DRAM 64M
   Montanaro J, 1996, IEEE J SOLID-ST CIRC, V31, P1703, DOI 10.1109/JSSC.1996.542315
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   SHIVAKUMAR P, 1990, CACTI 3 0 INTEGRATED
   SMITH AJ, 1982, COMPUT SURV, V14, P473, DOI 10.1145/356887.356892
   SMITH AJ, 1979, J ACM, V26, P6, DOI 10.1145/322108.322110
   SMITH AJ, 1991, SIGARCH COMPUT ARCH, V19, P154
   Solihin Y, 2002, CONF PROC INT SYMP C, P171, DOI 10.1109/ISCA.2002.1003576
   TRAJKOVIC J, 2004, ICST0402 U CAL IRV S
   VEIDENBAUM A, 1999, INT C SUP, P145
   *WATTCH, WATTCH VERS 1 02
   WILKES MV, 1965, IEEE TRANS ELECTRON, VEC14, P270, DOI 10.1109/PGEC.1965.264263
   ZHANG C, 2005, ACM T EMBED COMPUT S, V4, P363
NR 30
TC 7
Z9 14
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 24
DI 10.1145/1347375.1347377
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lee, SW
   Park, DJ
   Chung, TS
   Lee, DH
   Park, S
   Song, HJ
AF Lee, Sang-Won
   Park, Dong-Joo
   Chung, Tae-Sun
   Lee, Dong-Ho
   Park, Sangwon
   Song, Ha-Joo
TI A log buffer-based flash translation layer using fully-associative
   sector translation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithms; performance; flash memory; FTL; address translation; log
   blocks; associative mapping
AB Flash memory is being rapidly deployed as data storage for mobile devices such as PDAs, MP3 players, mobile phones, and digital cameras, mainly because of its low electronic power, nonvolatile storage, high performance, physical stability, and portability. One disadvantage of flash memory is that prewritten data cannot be dynamically overwritten. Before overwriting prewritten data, a time-consuming erase operation on the used blocks must precede, which significantly degrades the overall write performance of flash memory. In order to solve this "erase-before-write" problem, the flash memory controller can be integrated with a software module, called "flash translation layer (FTL)." Among many FTL schemes available, the log block buffer scheme is considered to be optimum. With this scheme, a small number of log blocks, a kind of write buffer, can improve the performance of write operations by reducing the number of erase operations. However, this scheme can suffer from low space utilization of log blocks. In this paper, we show that there is much room for performance improvement in the log buffer block scheme, and propose an enhanced log block buffer scheme, called FAST (full associative sector translation). Our FAST scheme improves the space utilization of log blocks using fully-associative sector translations for the log block sectors. We also show empirically that our FAST scheme outperforms the pure log block buffer scheme.
C1 [Lee, Sang-Won] Sungkyunkwan Univ, Sch Informat & Communicat Engn, Suwon 440746, South Korea.
   [Park, Dong-Joo] Soongsil Univ, Sch Comp, Seoul 156743, South Korea.
   [Chung, Tae-Sun] Ajou Univ, Coll Informat Technol, Suwon 443749, South Korea.
   [Lee, Dong-Ho] Hanyang Univ, Dept Comp Sci & Engn, Ansan 426791, South Korea.
   [Park, Sangwon] Hankuk Univ Foreign Studies, Yongin 449791, South Korea.
   [Song, Ha-Joo] Pukyong Natl Univ, Div Elect Comp & Telecommun, Pusan 608737, South Korea.
C3 Sungkyunkwan University (SKKU); Soongsil University; Ajou University;
   Hanyang University; Hankuk University Foreign Studies; Pukyong National
   University
RP Lee, SW (corresponding author), Sungkyunkwan Univ, Sch Informat & Communicat Engn, Suwon 440746, South Korea.
EM swlee@acm.org; djpark@ssu.ac.kr; tschung@ajou.ac.kr;
   dhlee72@cse.hanyang.ac.kr; swpark@hufs.ac.kr; hajusong@pknu.ac.kr
CR [Anonymous], 2003, Computer Architecture
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Chung Tae-Sun, 2006, P 2006 IFIP INT C EM
   Douglis F., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P25
   Estakhri P., 1999, United States Patent, Patent No. [5,930,815, 5930815]
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   Kim B. S., 2002, United States Patent, Patent No. [6,381,176, 6381176]
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lawton G, 2006, COMPUTER, V39, P16, DOI 10.1109/MC.2006.22
   Paulson L.D., 2005, IEEE Computer, V38, P14, DOI [10.1109/MC.2005.330., DOI 10.1109/MC.2005]
   *SAMS EL, 2005, NAND FLASH MEM SMART
   Shinohara Takayuki, 1999, US Patent, Patent No. [5,905,993, 5905993]
NR 12
TC 347
Z9 401
U1 0
U2 22
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 3
AR 18
DI 10.1145/1275986.1275990
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LC
UT WOS:000256880500004
DA 2024-07-18
ER

PT J
AU Samaddar, A
   Easwaran, A
AF Samaddar, Ankita
   Easwaran, Arvind
TI Online Distributed Schedule Randomization to Mitigate Timing Attacks in
   Industrial Control Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-time networks; industrial control systems; timing attacks; schedule
   randomization; period adaptation; security; WirelessHART
ID STABILITY
AB Industrial control systems (ICSs) consist of a large number of control applications that are associated with periodic real-time flows with hard deadlines. To facilitate large-scale integration, remote control, and coordination, wireless sensor and actuator networks form the main communication framework in most ICSs. Among the existing wireless sensor and actuator network protocols, WirelessHART is the most suitable protocol for real-time applications in ICSs. The communications in a WirelessHART network are time-division multiple access based. To satisfy the hard deadlines of the real-time flows, the schedule in a WirelessHART network is pre-computed. The same schedule is repeated over every hyperperiod (i.e., lowest common multiple of the periods of the flows). However, a malicious attacker can exploit the repetitive behavior of the flow schedules to launch timing attacks (e.g., selective jamming attacks). To mitigate timing attacks, we propose an online distributed schedule randomization strategy that randomizes the time-slots in the schedules at each network device without violating the flow deadlines, while ensuring the closed-loop control stability. To increase the extent of randomization in the schedules further, and to reduce the energy consumption of the system, we incorporate a period adaptation strategy that adjusts the transmission periods of the flows depending on the stability of the control loops at runtime. We use Kullback-Leibler divergence and prediction probability of slots as two metrics to evaluate the performance of our proposed strategy. We compare our strategy with an offline centralized schedule randomization strategy. Experimental results show that the schedules generated by our strategy are 10% to 15% more diverse and 5% to 10% less predictable on average compared to the offline strategy when the number of base schedules and keys vary between 4 and 6 and 12 and 32, respectively, under all slot utilization (number of occupied slots in a hyperperiod). On incorporating period adaptation, the divergence in the schedules reduceat each period increase with 46% less power consumption on average.
C1 [Samaddar, Ankita; Easwaran, Arvind] Nanyang Technol Univ, Singapore, Singapore.
C3 Nanyang Technological University
RP Samaddar, A (corresponding author), Nanyang Technol Univ, Singapore, Singapore.
EM ankita003@ntu.edu.sg; arvinde@ntu.edu.sg
RI Samaddar, Ankita/KLD-5375-2024
OI Samaddar, Ankita/0000-0001-6154-7673
CR Alur R, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P223, DOI 10.1109/RTAS.2009.40
   Aminian B, 2013, IEEE IND ELEC, P5588, DOI 10.1109/IECON.2013.6700049
   Bayou L, 2017, LECT NOTES COMPUT SC, V10128, P223, DOI 10.1007/978-3-319-51966-1_15
   Cervin A., 2004, P 10 INT C REAL TIM
   Chen DJ, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), P760, DOI 10.1109/ICIT.2014.6895027
   Cheng X, 2021, IEEE INFOCOM SER, DOI 10.1109/INFOCOM42981.2021.9488805
   Cheng X, 2019, PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS DESIGN AND IMPLEMENTATION (IOTDI '19), P130, DOI 10.1145/3302505.3310075
   Christofides P. D., 2005, P 2005 AM CONTROL C, P10, DOI [10.1109/ACC.2005.1469892, DOI 10.1109/ACC.2005.1469892]
   Dahleh M., 2004, Working paper
   Deng J, 2005, First International Conference on Security and Privacy for Emerging Areas in Communications Networks, Proceedings, P113, DOI 10.1109/SECURECOMM.2005.16
   Fiore G, 2009, IEEE INT C EMERG, DOI 10.1109/ETFA.2009.5347073
   Grover K, 2014, INT J AD HOC UBIQ CO, V17, P197, DOI 10.1504/IJAHUC.2014.066419
   Jiang K, 2016, ASIA S PACIF DES AUT, P667, DOI 10.1109/ASPDAC.2016.7428088
   Koeune F., 2005, Encyclopedia of Cryptography and Security, P485, DOI [10.1007/0-387-23483-7_330, DOI 10.1007/0-387-23483-7_330]
   Kruger Kristin, 2018, P 30 EUR C REAL TIM, V106
   Langner R, 2011, IEEE SECUR PRIV, V9, P49, DOI 10.1109/MSP.2011.67
   Lee RB, 2004, ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, P569, DOI 10.1109/ITCC.2004.1286714
   Levis P., 2003, SENSYS 03, P126, DOI DOI 10.1145/958491.958506
   Lin H, 2009, IEEE T AUTOMAT CONTR, V54, P308, DOI 10.1109/TAC.2008.2012009
   Lu CY, 2016, P IEEE, V104, P1013, DOI 10.1109/JPROC.2015.2497161
   Ma YH, 2020, ACM TRANS CYBER-PHYS, V4, DOI 10.1145/3371500
   Ma YH, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL INTERNET (ICII 2018), P89, DOI 10.1109/ICII.2018.00018
   Ma YH, 2019, ACM TRANS CYBER-PHYS, V3, DOI 10.1145/3185510
   Mager F, 2019, ACM IEEE INT CONF CY, P97, DOI 10.1145/3302509.3311046
   Mayr Christian H., 2012, IFAC P, V45, P418
   Mpitziopoulos A, 2009, SECUR COMMUN NETW, V2, P145, DOI 10.1002/sec.81
   Nasri M, 2019, IEEE REAL TIME, P103, DOI 10.1109/RTAS.2019.00017
   Österlind F, 2006, C LOCAL COMPUT NETW, P641
   Pavic I, 2020, IEEE ACCESS, V8, P175697, DOI 10.1109/ACCESS.2020.3025159
   Petersen S, 2009, IEEE INT C EMERG
   Preumont A, 2018, SOLID MECH APPL, V246, P289, DOI 10.1007/978-3-319-72296-2_12
   Proaño A, 2010, IEEE ICC
   Raiber F, 2017, ICTIR'17: PROCEEDINGS OF THE 2017 ACM SIGIR INTERNATIONAL CONFERENCE THEORY OF INFORMATION RETRIEVAL, P117, DOI 10.1145/3121050.3121062
   Raza S., 2009, Emerging Technologies Factory Automation (ETFA), P1
   Remke Anne, 2013, P 2013 43 ANN IEEEIF, P1
   Saifullah A, 2015, REAL TIM SYST SYMP P, P165, DOI 10.1109/RTSS.2015.23
   Saifullah A, 2010, REAL TIM SYST SYMP P, P150, DOI 10.1109/RTSS.2010.41
   Samaddar Ankita, 2019, ACM SIGBED Review, V16, P32, DOI 10.1145/3378408.3378413
   Samaddar A, 2023, ACM T SENSOR NETWORK, V19, DOI 10.1145/3600093
   Samaddar A, 2020, REAL-TIME SYST, V56, P452, DOI 10.1007/s11241-020-09354-z
   Shilpiekandula V, 2012, P AMER CONTR CONF, P6282
   Sinopoli B, 2004, IEEE T AUTOMAT CONTR, V49, P1453, DOI 10.1109/TAC.2004.834121
   System Engineering Guidelines, 2016, System Engineering Guidelines IEC 62591 WirelessHART
   Telosb Mote, 2004, Telosb Mote Datasheet
   Tiloca M, 2019, ACM T SENSOR NETWORK, V15, DOI 10.1145/3241052
   Tiloca M, 2017, IEEE T DEPEND SECURE, V14, P392, DOI 10.1109/TDSC.2015.2467391
   Wi-Spy, 2006, Wi-Spy USB Spectrum Analyzer
   WirelessHART User Case Studies, 2019, WirelessHART User Case Studies
   Xu W., 2005, MOBIHOC, P46, DOI DOI 10.1145/1062689.1062697
   Yoon MK, 2016, IEEE REAL TIME
   Zhang X, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY (QRS 2018), P111, DOI 10.1109/QRS.2018.00025
NR 51
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 100
DI 10.1145/3624584
PG 39
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600012
OA Bronze
DA 2024-07-18
ER

PT J
AU Günzel, M
   Ueter, N
   Chen, KH
   Von Der Brüggen, G
   Chen, JJ
AF Guenzel, Mario
   Ueter, Niklas
   Chen, Kuan-Hsun
   Von Der Brueggen, Georg
   Chen, Jian-Jia
TI Probabilistic Reaction Time Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reaction time; probability; end-to-end; sporadic
AB In many embedded systems, for instance, in the automotive, avionic, or robotics domain, critical functionalities are implemented via chains of communicating recurrent tasks. To ensure safety and correctness of such systems, guarantees on the reaction time, that is, the delay between a cause (e.g., an external activity or reading of a sensor) and the corresponding effect, must be provided.
   Current approaches focus on the maximum reaction time, considering the worst-case system behavior. However, in many scenarios, probabilistic guarantees on the reaction time are sufficient. That is, it is sufficient to provide a guarantee that the reaction does not exceed a certain thresholdwith (at least) a certain probability.
   This work provides such probabilistic guarantees on the reaction time, considering two types of randomness: response time randomness and failure probabilities. To the best of our knowledge, this is the first work that defines and analyzes probabilistic reaction time for cause-effect chains based on sporadic tasks.
C1 [Guenzel, Mario; Ueter, Niklas; Von Der Brueggen, Georg; Chen, Jian-Jia] TU Dortmund Univ, Dortmund, Germany.
   [Chen, Kuan-Hsun] Univ Twente, Enschede, Netherlands.
   [Chen, Jian-Jia] Lamarr Inst Machine Learning & Artificial Intelli, Dortmund, Germany.
C3 Dortmund University of Technology; University of Twente; Dortmund
   University of Technology
RP Günzel, M (corresponding author), TU Dortmund Univ, Dortmund, Germany.
EM mario.guenzel@tu-dortmund.de; niklas.ueter@tu-dortmund.de;
   k.h.chen@utwente.nl; georg.von-der-brueggen@tu-dortmund.de;
   jian-jia.chen@cs.tu-dortmund.de
RI Chen, Jian-Jia/ABJ-6763-2022
OI Chen, Jian-Jia/0000-0001-8114-9760; Chen, Kuan-Hsun/0000-0002-7110-921X;
   Gunzel, Mario/0000-0001-7575-7014; von der Bruggen,
   Georg/0000-0002-8137-3612
FU German Federal Ministry of Education and Research (BMBF) [16KISK038];
   European Research Council (ERC) under the European Union [865170]
FX This work was partially funded by the German Federal Ministry of
   Education and Research (BMBF) in the course of the 6GEM research hub
   under grant number 16KISK038. This result is part of a project (PropRT)
   that has received funding from the European Research Council (ERC) under
   the European Union's Horizon 2020 research and innovation programme
   (grant agreement No. 865170).
CR Akesson B, 2020, REAL TIM SYST SYMP P, P3, DOI 10.1109/RTSS49844.2020.00012
   Andrews M., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P603, DOI 10.1109/INFCOM.2000.832234
   Becker M, 2016, IEEE INT CONF EMBED, P159, DOI 10.1109/RTCSA.2016.41
   Becker Matthias, 2016, WORKSH AN TOOLS METH
   Benveniste A, 2002, LECT NOTES COMPUT SC, V2491, P252
   Bozhko Sergey, 2021, IEEE Real-Time Syst. Symp. (RTSS), P342, DOI DOI 10.1109/RTSS52674.2021.00039
   Chen KH, 2022, REAL TIM SYST SYMP P, P145, DOI 10.1109/RTSS55097.2022.00022
   Chen KH, 2019, DES AUT TEST EUROPE, P896, DOI [10.23919/DATE.2019.8714908, 10.23919/date.2019.8714908]
   Chen Kuan-Hsun, 2017, 2017 12 IEEE INT S I, P1, DOI [10.1109/SIES.2017.7993392, DOI 10.1109/SIES.2017.7993392]
   Davare A, 2007, DES AUT CON, P278, DOI 10.1109/DAC.2007.375172
   Davis R. I., 2019, Leibniz Transactions on Embedded Systems, V6, P1
   Díaz JL, 2002, REAL TIM SYST SYMP P, P289, DOI 10.1109/REAL.2002.1181583
   Dürr M, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358181
   Feiertag Nico, 2009, WORKSH COMP THEOR TE
   Fidler M, 2006, INT WORKSH QUAL SERV, P261, DOI 10.1109/IWQOS.2006.250477
   Forget J, 2017, IEEE INT C EMERG
   Gardner MK, 1999, LECT NOTES COMPUT SC, V1579, P44
   Gohari P, 2022, PROCEEDINGS OF THE 30TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS, RTNS 2022, P24, DOI 10.1145/3534879.3534893
   Günzel M, 2023, ACM T EMBED COMPUT S, V22, DOI 10.1145/3587036
   Gunzel M, 2021, IEEE REAL TIME, P40, DOI 10.1109/RTAS52030.2021.00012
   Hamann A, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218564
   Hamann Arne, 2017, EUR C REAL TIM SYST, V10
   Hobbs C, 2022, IEEE T COMPUT AID D, V41, P4016, DOI 10.1109/TCAD.2022.3198905
   JAIN SK, 1985, IEEE DES TEST COMPUT, V2, P38, DOI 10.1109/MDT.1985.294683
   Kirsch C.M., 2012, Advances in Real-Time Systems (to Georg Farber on the occasion of his appointment as Professor Emeritus at TU Munchen after leading the Lehrstuhl fur Realzeit-Computersysteme for 34 illustrious years, P103
   Kloda T, 2018, IEEE INT C EMERG, P360, DOI 10.1109/ETFA.2018.8502498
   Kramer S., 2015, 6 INT WORKSH AN TOOL, V130
   Lee H, 2022, IEEE T COMPUT, V71, P3361, DOI 10.1109/TC.2022.3152105
   Lei C., 2011, 2011 11th International Conference on ITS Telecommunications (ITST), P381, DOI 10.1109/ITST.2011.6060086
   Li X, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 2007 USENIX ANNUAL TECHNICAL CONFERENCE, P275
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Markovic F., 2021, 33 EUR C REAL TIM SY, DOI [10.4230/LIPIcs.ECRTS.2021.16, DOI 10.4230/LIPICS.ECRTS.2021.16]
   Maxim D, 2013, REAL TIM SYST SYMP P, P224, DOI 10.1109/RTSS.2013.30
   Rajeev A. C., 2010, INT C EMB SOFTW EMSO, P129
   Scharbarg JL, 2009, IEEE T IND INFORM, V5, P38, DOI 10.1109/TII.2009.2016085
   Schlatow Johannes, 2018, IEEE INT S IND EMB S, P1
   Tia T.-S., 1995, Proceedings. Real-Time Technology and Applications Symposium (Cat. No.95TH8055), P164, DOI 10.1109/RTTAS.1995.516213
   von der bruggen Georg, 2021, 2021 IEEE Real-Time Systems Symposium (RTSS), P214, DOI 10.1109/RTSS52674.2021.00029
   von der Bruggen G., 2018, 30 EUR C REAL TIM SY, DOI [10.4230/LIPIcs.ECRTS.2018.6, DOI 10.4230/LIPICS.ECRTS.2018.6]
   Wang F, 2008, I CONF VLSI DESIGN, P429, DOI 10.1109/VLSI.2008.28
NR 40
TC 0
Z9 0
U1 5
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 143
DI 10.1145/3609390
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300046
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Modi, G
   Bagchi, A
   Jindal, N
   Mandal, A
   Panda, PR
AF Modi, Garima
   Bagchi, Aritra
   Jindal, Neetu
   Mandal, Ayan
   Panda, Preeti Ranjan
TI CABARRE: Request Response Arbitration for Shared Cache Management
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Shared caches; requests; responses; arbitration; cache bandwidth;
   multicore systems
ID HIGH-PERFORMANCE; FAIRNESS
AB Modern multi-processor systems-on-chip (MPSoCs) are characterized by caches shared by multiple cores. These shared caches receive requests issued by the processor cores. Requests that are subject to cache misses may result in the generation of responses. These responses are received from the lower level of the memory hierarchy and written to the cache. The outstanding requests and responses contend for the shared cache bandwidth. To mitigate the impact of the cache bandwidth contention on the overall system performance, an efficient request and response arbitration policy is needed.
   Research on shared cache management has neglected the additional cache contention caused by responses, which are written to the cache. We propose CABARRE, a novel request and response arbitration policy at shared caches, so as to improve the overall system performance. CABARRE shows a performance improvement of 23% on average across a set of SPEC workloads compared to straightforward adaptations of state-ofthe-art solutions.
C1 [Modi, Garima; Bagchi, Aritra; Panda, Preeti Ranjan] Indian Inst Technol Delhi, Delhi 110016, India.
   [Jindal, Neetu; Mandal, Ayan] Intel Architecture Grp, Bangalore 560103, Karnataka, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi; Intel Corporation
RP Modi, G (corresponding author), Indian Inst Technol Delhi, Delhi 110016, India.
EM csz188010@iitd.ac.in; aritra.bagchi@cse.iitd.ac.in;
   neetu.jindal@intel.com; ayan.mandal@intel.com; panda@cse.iitd.ac.in
OI Bagchi, Aritra/0009-0008-4885-5055
FU Semiconductor Research Corporation [2020-IR-2979]
FX This research was supported by research grant 2020-IR-2979 from
   Semiconductor Research Corporation.
CR Adegbija Tosiron, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P296, DOI 10.1109/ISVLSI.2017.59
   Chaudhuri M, 2019, PR IEEE COMP DESIGN, P109, DOI 10.1109/ICCD46524.2019.00022
   Choi H, 2022, IEEE ACCESS, V10, P25922, DOI 10.1109/ACCESS.2022.3156692
   Chung J, 2019, INT CONFER PARA, P97, DOI 10.1109/PACT.2019.00016
   Dutta KK, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P695, DOI 10.23919/DATE51398.2021.9474096
   El-Sayed N, 2018, INT S HIGH PERF COMP, P104, DOI 10.1109/HPCA.2018.00019
   Feliu J, 2017, IEEE T COMPUT, V66, P905, DOI 10.1109/TC.2016.2620977
   Feliu J, 2016, IEEE T COMPUT, V65, P422, DOI 10.1109/TC.2015.2428694
   Hameed Fazal, 2013, 2013 INT C COMP ARCH, P1
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Holtryd NR, 2021, INT CONFER PARA, P213, DOI 10.1109/PACT52795.2021.00023
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   Jain R, 2017, DES AUT TEST EUROPE, P800, DOI 10.23919/DATE.2017.7927098
   Jaleel A, 2010, CONF PROC INT SYMP C, P60, DOI 10.1145/1815961.1815971
   Jiménez DA, 2023, IEEE COMPUT ARCHIT L, V22, P17, DOI 10.1109/LCA.2023.3242178
   Juan Fang, 2022, ICCAI '22: Proceedings of the 8th International Conference on Computing and Artificial Intelligence, P246, DOI 10.1145/3532213.3532250
   Kedzierski Kamil, 2010, 2010 IEEE INT S PAR, P1
   Lee H., 2013, SIGARCH Comput. Archit. News, P84, DOI DOI 10.1145/2508148.2485930
   Li ZY, 2018, DES AUT TEST EUROPE, P79, DOI 10.23919/DATE.2018.8341983
   Lowe-Power J, 2020, Arxiv, DOI arXiv:2007.03152
   Muralimanohar Naveen, 2009, Technical report, V27, P28
   Sanchez EO, 2019, Arxiv, DOI arXiv:1907.07776
   Park J, 2020, IEEE T COMPUT, V69, P812, DOI 10.1109/TC.2020.2968066
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Song Y, 2018, DES AUT TEST EUROPE, P779, DOI 10.23919/DATE.2018.8342112
   Stuecheli J, 2010, CONF PROC INT SYMP C, P72, DOI 10.1145/1816038.1815972
   Subramanian L, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P62, DOI 10.1145/2830772.2830803
   Subramanian L, 2016, IEEE T PARALL DISTR, V27, P3071, DOI 10.1109/TPDS.2016.2526003
   Tiwari S, 2020, ACM T EMBED COMPUT S, V18, DOI 10.1145/3362100
   Tretter A, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126535
   Vandierendonck H, 2011, IEEE COMPUT ARCHIT L, V10, P4, DOI 10.1109/L-CA.2011.1
   Vasilios K, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3202663
   Wang PH, 2016, DES AUT CON, DOI 10.1145/2897937.2898036
   Xiang YC, 2019, PROC INT CONF PARAL, DOI 10.1145/3337821.3337863
   Xu D, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P237, DOI 10.1145/1854273.1854306
   Yoongu Kim, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P65, DOI 10.1109/MICRO.2010.51
NR 37
TC 1
Z9 1
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3608096
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300033
DA 2024-07-18
ER

PT J
AU Indrusiak, LS
   Burns, A
AF Indrusiak, Leandro Soares
   Burns, Alan
TI Real-Time Guarantees in Routerless Networks-on-Chip
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Response time analysis; real-time networks
ID ARCHITECTURE; DESIGN; NOC
AB This article considers the use of routerless networks-on-chip as an alternative on-chip interconnect for multiprocessor systems requiring hard real-time guarantees for inter-processor communication. It presents a novel analytical framework that can provide latency upper bounds to real-time packet flows sent over routerless networks-on-chip, and it uses that framework to evaluate the ability of such networks to provide real-time guarantees. Extensive comparative analysis is provided, considering different architectures for routerless networks and a state-of-the-art wormhole network based on priority-preemptive routers as a baseline.
C1 [Indrusiak, Leandro Soares; Burns, Alan] Univ York, Dept Comp Sci, Deramore Lane, York YO10 5GH, N Yorkshire, England.
C3 University of York - UK
RP Indrusiak, LS (corresponding author), Univ York, Dept Comp Sci, Deramore Lane, York YO10 5GH, N Yorkshire, England.
EM leandro.indrusiak@york.ac.uk; alan.burns@york.ac.uk
OI Burns, Alan/0000-0001-5621-8816
CR Alazemi F, 2018, INT S HIGH PERF COMP, P492, DOI 10.1109/HPCA.2018.00049
   Ausavarungnirun Rachata, 2014, 2014 IEEE 26th International Symposium on Computer Architecture and High-Performance Computing (SBAC-PAD), P230, DOI 10.1109/SBAC-PAD.2014.31
   Bolotin E, 2004, J SYST ARCHITECT, V50, P105, DOI 10.1016/j.sysarc.2003.07.004
   Bourduas S, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P195
   Burns A, 2020, IEEE REAL TIME, P137, DOI 10.1109/RTAS48715.2020.00-11
   Chen L., 2020, Patent, Patent No. [US10657216B2, 10657216]
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Giroudot F, 2020, RTNS 2019: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2019), P19, DOI 10.1145/3356401.3356408
   Gómez C, 2008, LECT NOTES COMPUT SC, V5168, P899, DOI 10.1007/978-3-540-85451-7_97
   González YR, 2020, IEEE T COMPUT AID D, V39, P3650, DOI 10.1109/TCAD.2020.3012748
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Hary SL, 1997, IEE P-COMPUT DIG T, V144, P273, DOI 10.1049/ip-cdt:19971369
   Hesham S, 2017, IEEE T PARALL DISTR, V28, P1500, DOI 10.1109/TPDS.2016.2623619
   Indrusiak LS, 2018, DES AUT TEST EUROPE, P219, DOI 10.23919/DATE.2018.8342006
   Kashif H., 2016, P 2016 REAL TIM EMB, P1
   Khan S, 2018, IEEE ACCESS, V6, P16324, DOI 10.1109/ACCESS.2018.2811716
   Kim B, 1998, PROC INT CONF PARAL, P527, DOI 10.1109/ICPP.1998.708526
   Lin TR, 2020, INT S HIGH PERF COMP, P99, DOI 10.1109/HPCA47549.2020.00018
   Liu SL, 2016, IEEE T PARALL DISTR, V27, P1700, DOI 10.1109/TPDS.2015.2465905
   Ma Y., 2014, P INT S REC COMM CTR, DOI [10.1109/ReCoSoC.2014.6861365, DOI 10.1109/RECOSOC.2014.6861365]
   Michelogiannakis George, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P9, DOI 10.1109/NOCS.2010.10
   Moscibroda T, 2009, CONF PROC INT SYMP C, P196, DOI 10.1145/1555815.1555781
   Mutka M. W., 1994, Proceedings of the Second Workshop on Parallel and Distributed Real-Time Systems, P194, DOI 10.1109/WPDRTS.1994.365629
   Nikolic B., 2019, P 31 EUR C REAL TIM
   Nikolic B, 2019, REAL-TIME SYST, V55, P63, DOI 10.1007/s11241-018-9312-0
   Penny W, 2019, 2019 14TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC 2019), P90, DOI [10.1109/ReCoSoC48741.2019.9034970, 10.1109/recosoc48741.2019.9034970]
   Pham DC, 2006, IEEE J SOLID-ST CIRC, V41, P179, DOI 10.1109/JSSC.2005.859896
   Rotem E, 2012, IEEE MICRO, V32, P20, DOI 10.1109/MM.2012.12
   Sayuti M. Norazizi Sham Mohd, 2013, 2013 IEEE Computer Society Annual Symposium on VLSI. Emerging VLSI Technologies and Architectures (ISVLSI), P14, DOI 10.1109/ISVLSI.2013.6654616
   Shi Z, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P161, DOI 10.1109/NOCS.2008.11
   Siguenza-Tortosa D., 2002, P IASTED INT C COMM
   TINDELL KW, 1994, REAL-TIME SYST, V6, P133, DOI 10.1007/BF01088593
   Ueter N, 2019, Arxiv, DOI arXiv:1909.09457
   Xiao J, 2019, 2019 IEEE 44TH LOCAL COMPUTER NETWORKS (LCN) SYMPOSIUM ON EMERGING TOPICS IN NETWORKING (LCN SYMPOSIUM 2019), P125, DOI [10.1109/lcnsymposium47956.2019.9000670, 10.1109/LCNSymposium47956.2019.9000670]
   Xiong Q, 2017, IEEE T COMPUT, V66, P1532, DOI 10.1109/TC.2017.2686391
   Xiong Q, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P75, DOI 10.1145/2902961.2903023
NR 36
TC 0
Z9 0
U1 4
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2023
VL 22
IS 5
AR 88
DI 10.1145/3616539
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM2
UT WOS:001074281500010
OA Green Accepted, Green Submitted
DA 2024-07-18
ER

PT J
AU Huang, WB
   Zhang, L
   Wang, SY
   Wu, H
   Song, AG
AF Huang, Wenbo
   Zhang, Lei
   Wang, Shuoyuan
   Wu, Hao
   Song, Aiguo
TI Deep Ensemble Learning for Human Activity Recognition UsingWearable
   Sensors via Filter Activation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Sensor; convolutional neural network; human activity recognition; deep
   learning; filter activation
ID NETWORKS
AB During the past decade, human activity recognition (HAR) using wearable sensors has become a new research hot spot due to its extensive use in various application domains such as healthcare, fitness, smart homes, and eldercare. Deep neural networks, especially convolutional neural networks (CNNs), have gained a lot of attention in HAR scenario. Despite exceptional performance, CNNs with heavy overhead is not the best option for HAR task due to the limitation of computing resource on embedded devices. As far as we know, there are many invalid filters in CNN that contribute very little to output. Simply pruning these invalid filters could effectively accelerateCNNs, but it inevitably hurts performance. In this article, we first propose a novelCNN for HAR that uses filter activation. In comparison with filter pruning that is motivated for efficient consideration, filter activation aims to activate these invalid filters from an accuracy boosting perspective. We perform extensive experiments on several public HAR datasets, namely, UCI-HAR (UCI), OPPORTUNITY (OPPO), UniMiB-SHAR (Uni), PAMAP2 (PAM2), WISDM (WIS), and USC-HAD (USC), which show the superiority of the proposed method against existing state-of-the-art (SOTA) approaches. Ablation studies are conducted to analyze its internal mechanism. Finally, the inference speed and power consumption are evaluated on an embedded Raspberry Pi Model 3 B plus platform.
C1 [Huang, Wenbo; Zhang, Lei; Wang, Shuoyuan] Nanjing Normal Univ, 2 Xuelin Rd,Qixia St, Nanjing 210023, Jiangsu, Peoples R China.
   [Wu, Hao] Yunnan Univ, Univ Town East Outer Ring South Rd, Kunming 650500, Yunnan, Peoples R China.
   [Song, Aiguo] Southeast Univ, 2 Sipailou,Sipailou St, Nanjing 210096, Jiangsu, Peoples R China.
C3 Nanjing Normal University; Yunnan University; Southeast University -
   China
RP Huang, WB; Zhang, L (corresponding author), Nanjing Normal Univ, 2 Xuelin Rd,Qixia St, Nanjing 210023, Jiangsu, Peoples R China.
EM wenbohuang1002@outlook.com; leizhang@njnu.edu.cn; 21180403@njnu.edu.cn;
   haowu@ynu.edu.cn; a.g.song@seu.edu.cn
RI WANG, SHUOYUAN/JMP-2846-2023; Wang, Shuoyuan/IUM-6180-2023; Wu,
   Hao/T-5893-2019; Zhang, Lei/C-9699-2009; Huang, Wenbo/AAW-9608-2021;
   WANG, SHUOYUAN/JMB-4750-2023; Zhang, Lei/AGI-2713-2022
OI Wang, Shuoyuan/0000-0003-1795-4161; Wu, Hao/0000-0002-3696-9281; Zhang,
   Lei/0000-0001-8749-7459; Huang, Wenbo/0000-0002-6664-1172; Song,
   Aiguo/0000-0002-1982-6780
CR Abedin A, 2021, PROC ACM INTERACT MO, V5, DOI 10.1145/3448083
   Akbari A, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3431503
   Al-qaness MAA, 2023, IEEE T IND INFORM, V19, P144, DOI 10.1109/TII.2022.3165875
   Alawneh L, 2020, INT CONF PERVAS COMP, DOI 10.1109/percomworkshops48775.2020.9156264
   Anguita D., 2012, INT WORKSH AMB ASS L, P216
   Bhat G, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358175
   Bi HX, 2021, IEEE J BIOMED HEALTH, V25, P922, DOI 10.1109/JBHI.2020.3013403
   Cao JJ, 2018, INFORM FUSION, V41, P68, DOI 10.1016/j.inffus.2017.08.002
   Chen ZH, 2019, IEEE T IND INFORM, V15, P2691, DOI 10.1109/TII.2018.2869843
   Cheng X, 2022, IEEE SENS J, V22, P5889, DOI 10.1109/JSEN.2022.3149337
   Concone F, 2019, ACM T INTERNET TECHN, V19, DOI 10.1145/3266142
   Deldari S, 2021, PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE 2021 (WWW 2021), P3124, DOI 10.1145/3442381.3449903
   Gao Z, 2019, IEEE INTERNET THINGS, V6, P9280, DOI 10.1109/JIOT.2019.2911669
   Gu JX, 2018, PATTERN RECOGN, V77, P354, DOI 10.1016/j.patcog.2017.10.013
   Han S, 2016, Arxiv, DOI [arXiv:1510.00149, DOI 10.48550/ARXIV.1510.00149]
   Huang WB, 2023, IEEE T MOBILE COMPUT, V22, P5064, DOI 10.1109/TMC.2022.3174816
   Huang WB, 2021, IEEE T INSTRUM MEAS, V70, DOI 10.1109/TIM.2021.3091990
   Ignatov A, 2018, APPL SOFT COMPUT, V62, P915, DOI 10.1016/j.asoc.2017.09.027
   Jiang WC, 2015, MM'15: PROCEEDINGS OF THE 2015 ACM MULTIMEDIA CONFERENCE, P1307, DOI 10.1145/2733373.2806333
   Khan ZN, 2021, APPL SOFT COMPUT, V110, DOI 10.1016/j.asoc.2021.107671
   Kim E, 2020, IEEE T IND INFORM, V16, P7190, DOI 10.1109/TII.2020.2972628
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Li B, 2021, AAAI CONF ARTIF INTE, V35, P286
   Li CL, 2021, PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE 2021 (WWW 2021), P912, DOI 10.1145/3442381.3450006
   Li H, 2017, Arxiv, DOI arXiv:1608.08710
   Li XY, 2022, IEEE T GEOSCI REMOTE, V60, DOI 10.1109/TGRS.2021.3090106
   Li ZW, 2022, IEEE T NEUR NET LEAR, V33, P6999, DOI 10.1109/TNNLS.2021.3084827
   Lima WS, 2021, EXPERT SYST APPL, V166, DOI 10.1016/j.eswa.2020.114093
   Lockhart J. W., 2011, P 5 INT WORKSHOP KNO, P25, DOI [DOI 10.1145/2003653.2003656, 10.1145/2003653.2003656]
   Ma HJ, 2019, PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P3109
   Meng FX, 2020, PROC CVPR IEEE, P6598, DOI 10.1109/CVPR42600.2020.00663
   Micucci D, 2017, APPL SCI-BASEL, V7, DOI 10.3390/app7101101
   Murahari VS, 2018, ISWC'18: PROCEEDINGS OF THE 2018 ACM INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, P100, DOI 10.1145/3267242.3267287
   Ordóñez FJ, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16010115
   Qian HW, 2021, AAAI CONF ARTIF INTE, V35, P11921
   Ravì D, 2016, INT CONF WEARAB IMPL, P71, DOI 10.1109/BSN.2016.7516235
   Reiss A, 2012, IEEE INT SYM WRBL CO, P108, DOI 10.1109/ISWC.2012.13
   Roggen D., 2010, 2010 Seventh International Conference on Networked Sensing Systems (INSS 2010), P233, DOI 10.1109/INSS.2010.5573462
   Ronao CA, 2016, EXPERT SYST APPL, V59, P235, DOI 10.1016/j.eswa.2016.04.032
   Singh SP, 2021, IEEE SENS J, V21, P8575, DOI 10.1109/JSEN.2020.3045135
   Straczkiewicz M, 2021, NPJ DIGIT MED, V4, DOI 10.1038/s41746-021-00514-4
   Sun XJ, 2022, IEEE SYST J, V16, P5845, DOI 10.1109/JSYST.2022.3153503
   Teng Q, 2020, IEEE SENS J, V20, P7265, DOI 10.1109/JSEN.2020.2978772
   Wang D, 2018, Arxiv, DOI arXiv:1803.05729
   Wang K, 2021, IEEE T HUM-MACH SYST, V51, P355, DOI 10.1109/THMS.2021.3086008
   Wang K, 2019, IEEE SENS J, V19, P7598, DOI 10.1109/JSEN.2019.2917225
   Xia SC, 2021, IEEE T INSTRUM MEAS, V70, DOI 10.1109/TIM.2021.3111996
   Yang JB, 2015, PROCEEDINGS OF THE TWENTY-FOURTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI), P3995
   Yeom SK, 2021, PATTERN RECOGN, V115, DOI 10.1016/j.patcog.2021.107899
   Yonglong Tian, 2018, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V2, DOI 10.1145/3264947
   Yu Guan, 2017, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V1, DOI 10.1145/3090076
   Zeng M, 2018, ISWC'18: PROCEEDINGS OF THE 2018 ACM INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, P56, DOI 10.1145/3267242.3267286
   Zhang M, 2012, UBICOMP'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING, P1036
   Zhang M, 2019, 2019 15TH INTERNATIONAL CONFERENCE ON MOBILE AD-HOC AND SENSOR NETWORKS (MSN 2019), P456, DOI 10.1109/MSN48538.2019.00092
   Zhang Y, 2021, ACM T SENSOR NETWORK, V17, DOI 10.1145/3458750
   Zhang Y, 2018, PROC CVPR IEEE, P4320, DOI 10.1109/CVPR.2018.00454
   Zhuo HY, 2018, Arxiv, DOI arXiv:1806.05320
NR 57
TC 24
Z9 24
U1 12
U2 37
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3551486
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900015
HC Y
HP N
DA 2024-07-18
ER

PT J
AU Yeh, PC
   Wu, CH
   Lin, YH
   Wu, MY
AF Yeh, Po-Chen
   Wu, Chin-Hsien
   Lin, Yung-Hsiang
   Wu, Ming-Yan
TI AWrite-Related and Read-Related DRAM Allocation Strategy Inside
   Solid-State Drives (SSDs)
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE NAND flash memory; dynamic DRAM allocation; flash translation layer
ID LIFE-SPAN; FLASH
AB Although NAND flash memory has the advantages of small size, low-power consumption, shock resistance, and fast access speed, NAND flash memory still faces the problems of "out-of-place updates," "garbage collection," and "unbalanced execution time" due to its hardware limitations. Usually, a flash translation layer (FTL) can maintain the mapping cache (in limited DRAM space) to store the frequently accessed address mapping for "out-of-place updates" and maintain the read/write buffer (in limited DRAM space) to store the frequently accessed data for "garbage collection" and "unbalanced execution time". In this article, we will propose a writerelated and read-related DRAM allocation strategy inside solid-state drives (SSDs). The design idea behind the write-related DRAM allocation method is to calculate the suitable DRAM allocation for the write buffer and the write mapping cache by building a statistical model with a minimum expected value of writes for NAND flash memory. To further reduce reads in NAND flash memory, the design idea behind the read-related DRAM allocation method is to adopt a cost-benefit policy to reallocate the proper DRAM space from the write buffer and the write mapping cache to the read buffer and the read mapping cache, respectively. According to the experimental results, we can demonstrate that the proposed write-related and read-related DRAM allocation strategy can reduce more reads/writes in NAND flash memory than other methods to improve the response time.
C1 [Yeh, Po-Chen; Wu, Chin-Hsien; Lin, Yung-Hsiang; Wu, Ming-Yan] Natl Taiwan Univ Sci & Technol, 43 Keelung Rd,Sec 4, Taipei 106, Taiwan.
C3 National Taiwan University of Science & Technology
RP Yeh, PC; Wu, CH (corresponding author), Natl Taiwan Univ Sci & Technol, 43 Keelung Rd,Sec 4, Taipei 106, Taiwan.
EM M10802102@mail.ntust.edu.tw; chwu@mail.ntust.edu.tw;
   M10702133@mail.ntust.edu.tw; M10902123@gapps.ntust.edu.tw
CR [Anonymous], 2022, ACM T EMBED COMPUT S, V22
   [Anonymous], 2020, SNIA IOTTA TRACE REP
   [Anonymous], 1988, Nonlinear regression analysis and its applications
   Anwar U, 2017, IEEE T CONSUM ELECTR, V63, P77, DOI 10.1109/TCE.2017.7931973
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   Chen H, 2019, DES AUT TEST EUROPE, P590, DOI [10.23919/date.2019.8715252, 10.23919/DATE.2019.8715252]
   Choi JH, 2020, IEEE T CONSUM ELECTR, V66, P193, DOI 10.1109/TCE.2020.2981618
   Choi W, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P1063, DOI 10.1145/3373376.3378502
   Fan ZQ, 2019, J COMPUT SCI TECH-CH, V34, P113, DOI 10.1007/s11390-019-1902-3
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Hu Y, 2015, PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE AND STORAGE (NAS), P54, DOI 10.1109/NAS.2015.7255206
   Johnson T., 1994, P 20 INT C VER LARG, P439
   Kang W, 2020, IEEE T COMPUT AID D, V39, P2240, DOI 10.1109/TCAD.2019.2962781
   Kang W, 2018, DES AUT CON, DOI 10.1145/3195970.3196034
   Kang W, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126537
   Lee C, 2017, SYSTOR'17: PROCEEDINGS OF THE 10TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, DOI 10.1145/3078468.3078479
   Li B., 2019, ICCAD-IEEE ACM INT
   Liu WG, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415652
   Marvell, 2018, MARV DEM ART INT SSD
   Narayanan D, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P253
   O'Neil E. J., 1993, SIGMOD Record, V22, P297, DOI 10.1145/170036.170081
   Park JK, 2017, I C INF COMM TECH CO, P775, DOI 10.1109/ICTC.2017.8190778
   Pivo Elijah J., 2019, IEEE I C EMBED SOFTW
   Sha ZB, 2022, DES AUT TEST EUROPE, P891, DOI 10.23919/DATE54114.2022.9774532
   Shapley Lloyd S, 1953, Contributions to the Theory of Games (AM-28), V2, P307, DOI DOI 10.1515/9781400881970-018
   Shim H, 2010, IEEE S MASS STOR SYS
   Siau C, 2019, ISSCC DIG TECH PAP I, V62, P218, DOI 10.1109/ISSCC.2019.8662445
   Storage Performance Council, 2002, SPC TRAC FIL FORM SP
   Tripathi SS, 2022, ARCH PHYSIOL BIOCHEM, V128, P1156, DOI 10.1080/13813455.2020.1760890
   Tsai WC, 2019, IEEE INT CONF EMBED
   Virtanen P, 2020, NAT METHODS, V17, P261, DOI 10.1038/s41592-019-0686-2
   Wang H, 2018, PROC INT CONF PARAL, DOI 10.1145/3225058.3225126
   Wu C, 2020, IEEE T COMPUT, V69, P72, DOI 10.1109/TC.2019.2938956
   Yang Pan, 2019, P 11 USENIX WORKSHOP
   Yao YB, 2019, IEEE ACCESS, V7, P179063, DOI 10.1109/ACCESS.2019.2958609
   Yuan YW, 2017, IEEE ACCESS, V5, P12626, DOI 10.1109/ACCESS.2017.2723758
   Zhou J, 2019, IEEE T PARALL DISTR, V30, P723, DOI 10.1109/TPDS.2018.2871826
NR 37
TC 0
Z9 0
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3561301
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900017
DA 2024-07-18
ER

PT J
AU Leite, CFS
   Xiao, Y
AF Leite, Clayton Frederick Souza
   Xiao, Yu
TI Resource-Efficient Continual Learning for Sensor-Based Human Activity
   Recognition
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Continual learning; human activity recognition; deep learning
ID FRAMEWORK
AB Recent advances in deep learning have granted unrivaled performance to sensor-based human activity recognition (HAR). However, in a real-world scenario, the HAR solution is subject to diverse changes over time such as the need to learn newactivity classes or variations in the data distribution of the already-included activities. To solve these issues, previous studies have tried to apply directly the continual learning methods borrowed from the computer vision domain, where it is vastly explored. Unfortunately, these methods either lead to surprisingly poor results or demand copious amounts of computational resources, which is infeasible for the low-cost resource-constrained devices utilized in HAR. In this paper, we provide a resource-efficient and high-performance continual learning solution for HAR. It consists of an expandable neural network trained with a replay-based method that utilizes a highly-compressed replay memory whose samples are selected to maximize data variability. Experiments with four open datasets, which were conducted on two distinct microcontrollers, show that our method is capable of achieving substantial accuracy improvements over baselines in continual learning such as Gradient Episodic Memory, while utilizing only one-third of the memory and being up to 3x faster.
C1 [Leite, Clayton Frederick Souza; Xiao, Yu] Aalto Univ, POB 15400, FI-00076 Espoo, Finland.
C3 Aalto University
RP Leite, CFS (corresponding author), Aalto Univ, POB 15400, FI-00076 Espoo, Finland.
EM clayton.souzaleite@aalto.fi; yu.xiao@aalto.fi
OI Xiao, Yu/0000-0002-4517-3779
CR Rusu AA, 2016, Arxiv, DOI arXiv:1606.04671
   Abdel-Basset M, 2021, IEEE INTERNET THINGS, V8, P4969, DOI 10.1109/JIOT.2020.3033430
   Aljundi R, 2018, Arxiv, DOI arXiv:1711.09601
   Aljundi Rahaf, 2019, ADV NEURAL INFORM PR
   Banos O, 2015, SENSORS-BASEL, V15, P13159, DOI 10.3390/s150613159
   Chaudhry Arslan, 2019, P INT C LEARN REPR
   Chavarriaga R, 2013, PATTERN RECOGN LETT, V34, P2033, DOI 10.1016/j.patrec.2012.12.014
   Chen KX, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3447744
   De Lange M, 2022, IEEE T PATTERN ANAL, V44, P3366, DOI 10.1109/TPAMI.2021.3057446
   Dhar S, 2021, ACM T INTERNET THING, V2, DOI 10.1145/3450494
   Du YG, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19204474
   Gao SC, 2019, IEEE T NEUR NET LEAR, V30, P601, DOI 10.1109/TNNLS.2018.2846646
   Goodfellow I., 2014, arXiv, DOI 10.48550/arXiv.1406.2661
   Gu FQ, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3472290
   Haladjian J, 2020, ACM T INTERNET THING, V1, DOI 10.1145/3372342
   Hammerla N.Y., 2016, P 25 INT JOINT C ART
   Hassan MM, 2019, IEEE NETWORK, V33, P58, DOI 10.1109/MNET.001.1900100
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   Hsiao J., 2017, P 2017 INT C PUBLIC, P1
   Jha S, 2021, INFORM SCIENCES, V575, P1, DOI 10.1016/j.ins.2021.04.062
   Jin L, 2022, IEEE SENS J, V22, P741, DOI 10.1109/JSEN.2021.3130761
   Kirkpatrick J, 2017, Arxiv, DOI arXiv:1612.00796
   Lane ND, 2016, 2016 15TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN)
   Leite C. F. S., 2021, P 20 INT C INFORM PR, P371
   Leite CFS, 2020, PROCEEDINGS OF THE 21ST INTERNATIONAL WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS (HOTMOBILE'20), P33, DOI 10.1145/3376897.3377859
   Leite CFS, 2020, IEEE ACCESS, V8, P90542, DOI 10.1109/ACCESS.2020.2993818
   Li ZZ, 2017, Arxiv, DOI arXiv:1606.09282
   Lopez-Paz D, 2017, Arxiv, DOI arXiv:1706.08840
   Ludl D, 2020, IEEE T INTELL TRANSP, V21, P3990, DOI 10.1109/TITS.2020.2988504
   Mallya A, 2018, Arxiv, DOI arXiv:1711.05769
   Masana M, 2022, Arxiv, DOI arXiv:2010.15277
   Miyato T, 2018, Arxiv, DOI arXiv:1802.05957
   Ordóñez FJ, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16010115
   Rashid N, 2022, Arxiv, DOI arXiv:2102.01875
   Rebuffi Sylvestre-Alvise, 2016, arXiv
   Reiss A, 2012, IEEE INT SYM WRBL CO, P108, DOI 10.1109/ISWC.2012.13
   Schrader L, 2020, J POPUL AGEING, V13, P139, DOI 10.1007/s12062-020-09260-z
   Shin H, 2017, Arxiv, DOI arXiv:1705.08690
   Thorne J, 2021, Arxiv, DOI arXiv:2004.14366
   Wang JD, 2019, PATTERN RECOGN LETT, V119, P3, DOI 10.1016/j.patrec.2018.02.010
   Wu BX, 2022, IEEE-CAA J AUTOMATIC, V9, P510, DOI 10.1109/JAS.2021.1004243
   Xu C, 2019, IEEE ACCESS, V7, P9893, DOI 10.1109/ACCESS.2018.2890675
   Yang Z., 2018, ARXIV
   Ye J., 2021, ACM T INTERNET THING, V2
   Ye J, 2020, J AMB INTEL SMART EN, V12, P313, DOI 10.3233/AIS-200566
   Yu Guan, 2017, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V1, DOI 10.1145/3090076
   Zappi P, 2007, PROCEEDINGS OF THE 2007 INTERNATIONAL CONFERENCE ON INTELLIGENT SENSORS, SENSOR NETWORKS AND INFORMATION PROCESSING, P281, DOI 10.1109/ISSNIP.2007.4496857
   Zeng M, 2018, ISWC'18: PROCEEDINGS OF THE 2018 ACM INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, P56, DOI 10.1145/3267242.3267286
   Zenke F, 2017, Arxiv, DOI [arXiv:1703.04200, 10.48550/arXiv.1703.04200]
   Zhang Y, 2019, IEEE ACCESS, V7, P75213, DOI 10.1109/ACCESS.2019.2920969
   Zhang Y, 2022, IEEE T MOBILE COMPUT, V21, P3670, DOI 10.1109/TMC.2021.3062575
   Zheng G, 2021, IEEE SENS J, V21, P27015, DOI 10.1109/JSEN.2021.3122258
NR 52
TC 3
Z9 3
U1 5
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 85
DI 10.1145/3530910
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900019
OA Bronze, Green Accepted, Green Published
DA 2024-07-18
ER

PT J
AU Bouzidi, H
   Ouarnoughi, H
   Niar, S
   El Cadi, AA
AF Bouzidi, Halima
   Ouarnoughi, Hamza
   Niar, Smail
   El Cadi, Abdessamad Ait
TI Performance Modeling of Computer Vision-based CNN on Edge GPUs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance modeling; CNN; edge GPU; execution time; power consumption;
   memory usage; machine learning; regression analysis
ID CONVOLUTIONAL NEURAL-NETWORK; ARCHITECTURES; REGRESSION
AB Convolutional Neural Networks (CNNs) are currently widely used in various fields, particularly for computer vision applications. Edge platforms have drawn tremendous attention from academia and industry due to their ability to improve execution time and preserve privacy. However, edge platforms struggle to satisfy CNNs' needs due to their computation and energy constraints. Thus, it is challenging to find the most efficient CNN that respects accuracy, time, energy, and memory footprint constraints for a target edge platform. Furthermore, given the size of the design space of CNNs and hardware platforms, performance evaluation of CNNs entails several efforts. Consequently, designers need tools to quickly explore large design space and select the CNN that offers the best performance trade-off for a set of hardware platforms. This article proposes a Machine Learning (ML)-based modeling approach for CNN performances on edge GPU-based platforms for vision applications. We implement and compare five of the most successful ML algorithms for accurate and rapid CNN performance predictions on three different edge GPUs in image classification. Experimental results demonstrate the robustness and usefulness of our proposed methodology. For three of the five ML algorithms - XGBoost, Random Forest, and Ridge Polynomial regression - average errors of 11%, 6%, and 8% have been obtained for CNN inference execution time, power consumption, and memory usage, respectively.
C1 [Bouzidi, Halima] Univ Polytech Hauts De France, LAMIH, CNRS, Valenciennes, France.
   [Ouarnoughi, Hamza; Niar, Smail; El Cadi, Abdessamad Ait] Univ Polytech Hauts De France, LAMIH, CNRS, INSA Hauts De France, Valenciennes, France.
   [Bouzidi, Halima; Ouarnoughi, Hamza; Niar, Smail; El Cadi, Abdessamad Ait] Univ Polytech Hauts De France Le Mt Houy, Lab Automat Mecan & Informat Ind & Humaines, Batiment Jonas, F-59313 Valenciennes 9, France.
C3 Centre National de la Recherche Scientifique (CNRS); Universite
   Polytechnique Hauts-de-France; Centre National de la Recherche
   Scientifique (CNRS); Universite Polytechnique Hauts-de-France
RP Bouzidi, H (corresponding author), Univ Polytech Hauts De France, LAMIH, CNRS, Valenciennes, France.; Bouzidi, H (corresponding author), Univ Polytech Hauts De France Le Mt Houy, Lab Automat Mecan & Informat Ind & Humaines, Batiment Jonas, F-59313 Valenciennes 9, France.
EM Halima.Bouzidi@uphf.fr; Hamza.Ouarnoughi@uphf.fr; Smail.Niar@uphf.fr;
   Abdessamad.AitElCadi@uphf.fr
RI AitElCadi, Abdessamad/E-9378-2016
OI AitElCadi, Abdessamad/0000-0001-6382-6588; Bouzidi,
   Halima/0000-0002-1885-6080
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Abdelfattah MS, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218596
   Abdi H., 2007, Encyclopedia of measurement and statistics, P508, DOI DOI 10.4135/9781412952644.N239
   Amarís M, 2016, 15TH IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS (IEEE NCA 2016), P326, DOI 10.1109/NCA.2016.7778637
   Arafa Yehia, 2020, ICS '20: Proceedings of the 34th ACM International Conference on Supercomputing, DOI 10.1145/3392717.3392761
   Awad M., 2015, EFFICIENT LEARNING M, P67, DOI DOI 10.1007/978-1-4302-5990-94
   Benesty J, 2009, SPRINGER TOP SIGN PR, V2, P1, DOI 10.1007/978-3-642-00296-0
   Benmeziane H., 2021, arXiv, DOI DOI 10.24963/IJCAI.2021/592
   Bianco S, 2018, IEEE ACCESS, V6, P64270, DOI 10.1109/ACCESS.2018.2877890
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Cai E., 2017, ASIAN C MACHINE LEAR
   Cai H., 2020, ADV NEURAL INFORM PR, V33, P11285
   Chen JS, 2019, P IEEE, V107, P1655, DOI 10.1109/JPROC.2019.2921977
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Chen YP, 2017, ADV NEUR IN, V30
   Chetlur S, 2014, Arxiv, DOI [arXiv:1410.0759, DOI 10.48550/ARXIV.1410.0759]
   de Myttenaere A, 2016, NEUROCOMPUTING, V192, P38, DOI 10.1016/j.neucom.2015.12.114
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Deng L, 2020, P IEEE, V108, P485, DOI 10.1109/JPROC.2020.2976475
   Rodríguez JD, 2010, IEEE T PATTERN ANAL, V32, P569, DOI 10.1109/TPAMI.2009.187
   Wang YE, 2019, Arxiv, DOI [arXiv:1907.10701, DOI 10.48550/ARXIV.1907.10701]
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gholami A, 2018, IEEE COMPUT SOC CONF, P1719, DOI 10.1109/CVPRW.2018.00215
   He KM, 2016, LECT NOTES COMPUT SC, V9908, P630, DOI 10.1007/978-3-319-46493-0_38
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hearst MA, 1998, IEEE INTELL SYST APP, V13, P18, DOI 10.1109/5254.708428
   HOERL AE, 1970, TECHNOMETRICS, V12, P55, DOI 10.1080/00401706.1970.10488634
   Hosseini Morteza, 2021, P HARDW AW EFF TRAIN
   Hu J, 2018, PROC CVPR IEEE, P7132, DOI [10.1109/CVPR.2018.00745, 10.1109/TPAMI.2019.2913372]
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Ignatov A, 2019, LECT NOTES COMPUT SC, V11133, P288, DOI 10.1007/978-3-030-11021-5_19
   Janai J, 2020, FOUND TRENDS COMPUT, V12, P1, DOI 10.1561/0600000079
   Jo J, 2020, INT CONF BIG DATA, P117, DOI 10.1109/BigComp48618.2020.00-89
   Justus D, 2018, IEEE INT CONF BIG DA, P3873, DOI 10.1109/BigData.2018.8622396
   Khan A, 2020, ARTIF INTELL REV, V53, P5455, DOI 10.1007/s10462-020-09825-6
   Kiani M, 2021, J SUPERCOMPUT, V77, P5120, DOI 10.1007/s11227-020-03483-9
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lee YL, 2018, INT SYMPOS VLSI DES
   Li C, 2020, INT PARALL DISTRIB P, P326, DOI 10.1109/IPDPS47924.2020.00042
   Lin MB, 2020, Arxiv, DOI arXiv:2001.08565
   Lin MB, 2020, PROC CVPR IEEE, P1526, DOI 10.1109/CVPR42600.2020.00160
   Liu PY, 2020, Arxiv, DOI arXiv:1907.09569
   Lu ZQ, 2017, PROCEEDINGS OF THE 2017 ACM MULTIMEDIA CONFERENCE (MM'17), P1663, DOI 10.1145/3123266.3123389
   Ma YF, 2020, IEEE T COMPUT AID D, V39, P843, DOI 10.1109/TCAD.2019.2897634
   Manasi SD, 2021, ASIA S PACIF DES AUT, P235, DOI 10.1145/3394885.3431539
   Mu JD, 2020, ACM T RECONFIG TECHN, V13, DOI 10.1145/3397514
   Murtagh F., 1991, NEUROCOMPUTING, V2, P183
   Nogueira P. E., 2014, P 29 ANN ACM S APPL P 29 ANN ACM S APPL, P1529, DOI DOI 10.1145/2554850.2555022
   NVIDIA, 2007, NVIDIA PROF NVPROF
   NVIDIA, 2019, TEGR UT
   Ostertagová E, 2012, PROCEDIA ENGINEER, V48, P500, DOI 10.1016/j.proeng.2012.09.545
   Qi Hang, 2017, PALEO PERFORMANCE MO
   Qin HT, 2020, PATTERN RECOGN, V105, DOI 10.1016/j.patcog.2020.107281
   Rodrigues CF, 2017, I S WORKL CHAR PROC, P114, DOI 10.1109/IISWC.2017.8167764
   Shi SH, 2018, 2018 16TH IEEE INT CONF ON DEPENDABLE, AUTONOM AND SECURE COMP, 16TH IEEE INT CONF ON PERVAS INTELLIGENCE AND COMP, 4TH IEEE INT CONF ON BIG DATA INTELLIGENCE AND COMP, 3RD IEEE CYBER SCI AND TECHNOL CONGRESS (DASC/PICOM/DATACOM/CYBERSCITECH), P949, DOI 10.1109/DASC/PiCom/DataCom/CyberSciTec.2018.000-4
   Siu K, 2018, I S WORKL CHAR PROC, P111, DOI 10.1109/IISWC.2018.8573527
   Stamoulis D, 2018, DES AUT TEST EUROPE, P19
   Sun Q, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942085
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
   Tan MX, 2020, Arxiv, DOI arXiv:1905.11946
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Vanholder H., 2016, EFFICIENT INFERENCE
   Velasco-Montero D, 2020, IEEE INTERNET THINGS, V7, P9227, DOI 10.1109/JIOT.2020.2981684
   Velasco-Montero D, 2018, IEEE ACCESS, V6, P51680, DOI 10.1109/ACCESS.2018.2869929
   Wang MD, 2019, I S WORKL CHAR PROC, P189, DOI [10.1109/iiswc47752.2019.9042047, 10.1109/IISWC47752.2019.9042047]
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Wu BC, 2017, IEEE COMPUT SOC CONF, P446, DOI 10.1109/CVPRW.2017.60
   Zhang HZ, 2021, Arxiv, DOI arXiv:2011.02327
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhang XF, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415609
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
   Zou JH, 2018, COMPUT ELECTR ENG, V70, P950, DOI 10.1016/j.compeleceng.2018.01.036
NR 72
TC 1
Z9 1
U1 3
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 64
DI 10.1145/3527169
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200017
DA 2024-07-18
ER

PT J
AU Zhu, SE
   Duong, LHK
   Liu, WC
AF Zhu, Shien
   Duong, Luan H. K.
   Liu, Weichen
TI TAB: Unified and Optimized Ternary, Binary, and Mixed-precision Neural
   Network Inference on the Edge
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Ternary neural networks; binary neural networks; edge computing
ID MEMORY; GEMM
AB Ternary Neural Networks (TNNs) and mixed-precision Ternary Binary Networks (TBNs) have demonstrated higher accuracy compared to Binary Neural Networks (BNNs) while providing fast, low-power, and memory-efficient inference. Related works have improved the accuracy of TNNs and TBNs, but overlooked their optimizations on CPU and GPU platforms. First, there is no unified encoding for the binary and ternary values in TNNs and TBNs. Second, existing works store the 2-bit quantized data sequentially in 32/64-bit integers, resulting in bit-extraction overhead. Last, adopting standard 2-bit multiplications for ternary values leads to a complex computation pipeline, and efficient mixed-precision multiplication between ternary and binary values is unavailable.
   In this article, we propose TAB as a unified and optimized inference method for ternary, binary, and mixed-precision neural networks. TAB includes unified value representation, efficient data storage scheme and novel bitwise dot product pipelines on CPU/GPU platforms. We adopt signed integers for consistent value representation across binary and ternary values. We introduce a bitwidth-last data format that stores the first and second bits of the ternary values separately to remove the bit extraction overhead. We design the ternary and binary bitwise dot product pipelines based on Gated-XOR using up to 40% fewer operations than State-Of-The-Art (SOTA) methods.
   Theoretical speedup analysis shows that our proposed TAB-TNN is 2.3x fast as the SOTA ternary method RTN, 9.8x fast as 8-bit integer quantization (INT8), and 39.4x fast as 32-bit full-precision convolution (FP32). Experiment results on CPU and GPU platforms show that our TAB-TNN has achieved up to 34.6x speedup and 16x storage size reduction compared with FP32 layers. TBN, Binary-activation Ternary-weight Network (BTN), and BNN in TAB are up to 40.7x, 56.2x, and 72.2x as fast as FP32. TAB-TNN is up to 70.1% faster and 12.8% more power-efficient than RTN on Darknet-19 while keeping the same accuracy. TAB is open source as a PyTorch Extension1 for easy integration with existing CNN models.
C1 [Zhu, Shien; Duong, Luan H. K.; Liu, Weichen] Nanyang Technol Univ, Sch Engn & Comp Sci, 50 Nanyang Ave, Singapore 639798, Singapore.
C3 Nanyang Technological University
RP Liu, WC (corresponding author), Nanyang Technol Univ, Sch Engn & Comp Sci, 50 Nanyang Ave, Singapore 639798, Singapore.
EM shien001@e.ntu.edu.sg; kduong@ntu.edu.sg; liu@ntu.edu.sg
OI Shien, Zhu/0000-0002-2094-7643
FU Ministry of Education, Singapore [MOE2019-T2-1-071, MOE2019-T1-001-072];
   Nanyang Technological University, Singapore [M4082282, M4082087]
FX This work is partially supported by the Ministry of Education,
   Singapore, under its Academic Research Fund Tier 2 (MOE2019-T2-1-071)
   and Tier 1 (MOE2019-T1-001-072), and partially supported by Nanyang
   Technological University, Singapore, under its NAP (M4082282) and SUG
   (M4082087).
CR Abdelfattah A, 2016, LECT NOTES COMPUT SC, V9697, P21, DOI 10.1007/978-3-319-41321-1_2
   [Anonymous], 2017, IEEE IJCNN
   Apache, 2021, APACHE INCUBATING TV
   Baevski A., 2020, Adv. Neural Inf. Process. Syst., V33
   Bethge J., 2018, ARXIV
   Chen P., 2020, arXiv
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Choi J., 2018, ARXIV
   Deng L, 2018, NEURAL NETWORKS, V100, P49, DOI 10.1016/j.neunet.2018.01.010
   Devlin J., 2018, BERT PRE TRAINING DE
   Fog Agner, 2020, INSTRUCTION TABLES
   Gholami A., 2021, ARXIV
   Guo Yunhui, 2018, SURVEY METHODS THEOR
   Han S, 2015, ADV NEUR IN, V28
   Hu YW, 2018, INT PARALL DISTRIB P, P244, DOI 10.1109/IPDPS.2018.00034
   Hubara I, 2016, ADV NEUR IN, V29
   Jain S, 2020, IEEE T VLSI SYST, V28, P1567, DOI 10.1109/TVLSI.2020.2993045
   JDAI Computer Vision, 2020, JDAI COMP VIS
   Jung S, 2019, PROC CVPR IEEE, P4345, DOI 10.1109/CVPR.2019.00448
   Kågström B, 1998, ACM T MATH SOFTWARE, V24, P268, DOI 10.1145/292395.292412
   Kalamkar Dhiraj, 2019, ARXIV
   Li YN, 2009, LECT NOTES COMPUT SC, V5544, P884
   Li Y, 2021, AAAI CONF ARTIF INTE, V35, P8538
   Li YH, 2020, AAAI CONF ARTIF INTE, V34, P4780
   Liang TL, 2021, NEUROCOMPUTING, V461, P370, DOI 10.1016/j.neucom.2021.07.045
   Liu D, 2022, NEUROCOMPUTING, V485, P297, DOI 10.1016/j.neucom.2021.04.141
   Liu HY, 2021, IEEE COMPUT SOC CONF, P2408, DOI 10.1109/CVPRW53098.2021.00273
   Liu ZC, 2018, LECT NOTES COMPUT SC, V11219, P747, DOI 10.1007/978-3-030-01267-0_44
   Marat Dukhan, 2019, QNNPACK
   Mattson P, 2020, IEEE MICRO, V40, P8, DOI 10.1109/MM.2020.2974843
   Migacz S, 2017, 8-bit Inference with TensorRT
   Pham P, 2021, ELECTRONICS-SWITZ, V10, DOI 10.3390/electronics10080886
   Pouransari H, 2020, IEEE COMPUT SOC CONF, P2986, DOI 10.1109/CVPRW50498.2020.00357
   Qin HT, 2020, PROC CVPR IEEE, P2247, DOI 10.1109/CVPR42600.2020.00232
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   RuiDeng Technologies, 2020, UM25C USB TEST MET I
   Tan M., 2020, P IEEECVF C COMPUTER, P10781, DOI [10.48550/arXiv.1911.09070, DOI 10.1109/CVPR42600.2020.01079]
   THL A29 Limited, 2020, NCNN GITHUB
   van de Geijn Robert, 2018, OPTIMIZE GEMM
   Verhoef Bram-Ernst, 2019, ARXIV
   Walisch Kim, 2021, LIBPOPCNT
   Wan DW, 2018, LECT NOTES COMPUT SC, V11206, P322, DOI 10.1007/978-3-030-01216-8_20
   Wang ZW, 2019, PROC CVPR IEEE, P568, DOI 10.1109/CVPR.2019.00066
   Wu H., 2020, arXiv
   Wu Shufan, 2019, DEEP LEARNING PERFOR
   Yang HJ, 2017, PROCEEDINGS OF THE 2017 ACM MULTIMEDIA CONFERENCE (MM'17), P1209, DOI 10.1145/3123266.3129393
   Zhang DQ, 2018, LECT NOTES COMPUT SC, V11212, P373, DOI 10.1007/978-3-030-01237-3_23
   Zhang JH, 2019, PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON MULTIMEDIA (MM'19), P2272, DOI 10.1145/3343031.3350534
   Zhao Kang, 2021, AAAI C ARTIFICIAL IN
   Zhao Xiandong, 2020, INT C LEARNING REPRE
   Zhou S., 2016, arXiv
   Zhu F, 2020, PROC CVPR IEEE, P1966, DOI 10.1109/CVPR42600.2020.00204
   Zhu SE, 2020, INT C PAR DISTRIB SY, P124, DOI 10.1109/ICPADS51040.2020.00026
NR 53
TC 4
Z9 4
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 50
DI 10.1145/3508390
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200003
OA Green Accepted, Bronze
DA 2024-07-18
ER

PT J
AU Wei, Q
   Li, BZ
   Chang, WL
   Jia, ZP
   Shen, ZY
   Shao, ZL
AF Wei, Qian
   Li, Bingzhe
   Chang, Wanli
   Jia, Zhiping
   Shen, Zhaoyan
   Shao, Zili
TI A Survey of Blockchain Data Management Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Data management; blockchain architecture; blockchain data structure;
   blockchain storage engine
ID SECURITY; INTERNET; SCHEME
AB Blockchain has been widely deployed in various fields, such as finance, education, and public services. Blockchain has decentralized mechanisms with persistency and auditability and runs as an immutable distributed ledger, where transactions are jointly performed through cryptocurrency-based consensus algorithms by worldwide distributed nodes. There have been many survey papers reviewing the blockchain technologies from different perspectives, e.g., digital currencies, consensus algorithms, and smart contracts. However, none of them have focused on the blockchain data management systems. To fill in this gap, we have conducted a comprehensive survey on the data management systems, based on three typical types of blockchain, i.e., standard blockchain, hybrid blockchain, and DAG (Directed Acyclic Graph)-based blockchain. We categorize their data management mechanisms into three layers: blockchain architecture, blockchain data structure, and blockchain storage engine, where block architecture indicates how to record transactions on a distributed ledger, blockchain data structure refers to the internal structure of each block, and blockchain storage engine specifies the storage form of data on the blockchain system. For each layer, the works advancing the state-of-the-art are discussed together with technical challenges. Furthermore, we lay out several possible future research directions for the blockchain data management systems.
C1 [Wei, Qian; Jia, Zhiping; Shen, Zhaoyan] Shandong Univ, Sch Comp Sci & Technol, Binhai Rd 72, Qingdao, Peoples R China.
   [Li, Bingzhe] Oklahoma State Univ, Sch Elect & Comp Engn, Stillwater, OK 74074 USA.
   [Chang, Wanli] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Hunan, Peoples R China.
   [Shao, Zili] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Shatin, Room 909,Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.
C3 Shandong University; Oklahoma State University System; Oklahoma State
   University - Stillwater; Hunan University; Chinese University of Hong
   Kong
RP Shen, ZY (corresponding author), Shandong Univ, Sch Comp Sci & Technol, Binhai Rd 72, Qingdao, Peoples R China.
EM weiqian1212@mail.sdu.edu.cn; bingzhe.li@okstate.edu;
   wanli.chang@york.ac.uk; jzp@sdu.edu.cn; shenzhaoyan@sdu.edu.cn;
   zilishao@cuhk.edu.hk
RI Wang, Tianqi/JJD-7473-2023; Wang, Luyao/JLL-2001-2023; peng,
   yan/JCO-1763-2023
OI Shen, Zhaoyan/0000-0003-1336-8894; Li, Bingzhe/0000-0002-5815-9706; Wei,
   Qian/0000-0001-6854-7289
FU National Key Research and Development Program of China [2019YFB2102600]
FX This work was supported by the National Key Research and Development
   Program of China under Grant no. 2019YFB2102600.
CR Al-Jaroodi J, 2019, IEEE ACCESS, V7, P36500, DOI 10.1109/ACCESS.2019.2903554
   Ali I, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101636
   Ali M, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P181
   Ali S, 2018, IEEE TRUST BIG, P1303, DOI 10.1109/TrustCom/BigDataSE.2018.00179
   Anita N., 2019, 2019 10th International Conference on Computing, Communication and Networking Technologies (ICCCNT)
   [Anonymous], 2018, COMMUNICATIONS SIGNA
   [Anonymous], 2017, SEARCHABLE SYMMETRIC
   Armknecht F, 2015, LECT NOTES COMPUT SC, V9229, P163, DOI 10.1007/978-3-319-22846-4_10
   Back Adam, 2014, Enabling blockchain innovations with pegged sidechains
   Bandara E, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102061
   Bitcoin wiki, 2015, SCAL
   Bonneau J, 2015, P IEEE S SECUR PRIV, P104, DOI 10.1109/SP.2015.14
   Bruce J. D., 2014, White paper
   Buchman E., 2018, The latest gossip on bft consensus
   Buterin V., 2014, CISC VIS NETW IND GL, V3, P1, DOI DOI 10.1145/2939672.2939785
   Cachin C., 2016, WORKSH DISTR CRYPT C, VVolume 310, P1
   Chen YL, 2017, IEEE INT CONF BIG DA, P2652, DOI 10.1109/BigData.2017.8258226
   Chen Zehao, 2021, INT C HIGH PERFORMAN
   Churyumov A., 2016, Byteball: A Decentralized System for Storage and Transfer of Value
   Corallo M., 2016, BIP152 COMPACT BLOCK
   Dai HN, 2019, IEEE INTERNET THINGS, V6, P8076, DOI 10.1109/JIOT.2019.2920987
   Dai MJ, 2018, IEEE ACCESS, V6, P22970, DOI 10.1109/ACCESS.2018.2814624
   Dai XH, 2019, INT CON DISTR COMP S, P1317, DOI 10.1109/ICDCS.2019.00132
   Dang H, 2019, INT CONF MANAGE DATA, P123, DOI 10.1145/3299869.3319889
   Divya M., 2018, Int. J. Eng. Comput. Sci., V7, P04, DOI DOI 10.18535/IJECS/V7I4.05
   Do HG, 2017, IEEE WORLD CONGR SER, P90, DOI 10.1109/SERVICES.2017.23
   Drakatos Panagiotis, 2021, IEEE INT C DATA ENG
   Duy Phan The, 2018, P 9 INT S INFORM COM
   El-Hindi Muhammad, 2019, INT C MANAGEMENT DAT
   Eltayieb N, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101653
   Feng Q, 2019, J NETW COMPUT APPL, V126, P45, DOI 10.1016/j.jnca.2018.10.020
   Ferraro Pietro, 2019, ABS190107302 CORR
   Ge CP, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101728
   Ghemawat S., 2011, LevelDB
   Nguyen GT, 2018, J INF PROCESS SYST, V14, P101, DOI 10.3745/JIPS.01.0024
   Grabis Janis, 2020, IEEE INT C DATA ENG
   Guo ZH, 2019, IEEE ACCESS, V7, P98546, DOI 10.1109/ACCESS.2019.2930125
   Gupta H, 2018, PROC INT CONF DATA, P1489, DOI 10.1109/ICDE.2018.00167
   Gupta H, 2018, PROCEEDINGS 2018 IEEE 11TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING (CLOUD), P294, DOI 10.1109/CLOUD.2018.00044
   Han SY, 2018, PROC INT CONF DATA, P1649, DOI 10.1109/ICDE.2018.00198
   Hanley M, 2018, 2018 IEEE SMARTWORLD, UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTING, SCALABLE COMPUTING & COMMUNICATIONS, CLOUD & BIG DATA COMPUTING, INTERNET OF PEOPLE AND SMART CITY INNOVATION (SMARTWORLD/SCALCOM/UIC/ATC/CBDCOM/IOP/SCI), P246, DOI 10.1109/SmartWorld.2018.00077
   intotheblock, 2017, BITCOIN BLOCKCHAIN S
   Iuon-Chang Lin, 2017, International Journal of Network Security, V19, P653, DOI 10.6633/IJNS.201709.19(5).01
   Jiang SH, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101809
   Joshi AP, 2018, MATH FDN COMPUT, V1, P121, DOI 10.3934/mfc.2018007
   Kim Yeonsoo, 2021, USENIX ANN TECHNICAL
   Kokoris-Kogias E, 2018, P IEEE S SECUR PRIV, P583, DOI 10.1109/SP.2018.000-5
   Konsta A, 2021, PROC INT CONF DATA, P2725, DOI 10.1109/ICDE51399.2021.00314
   Kwon J., 2016, Cosmos: a network of distributed ledgers
   Lao LH, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3372136
   Lerner S D, 2015, DagCoin: a cryptocurrency without blocks
   Lesavich S., 2017, U.S Patent, Patent No. 9569771
   Li C., 2018, ABS180503870 CORR
   Li CX, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P515
   Li JX, 2018, INFORM SCIENCES, V465, P219, DOI 10.1016/j.ins.2018.06.071
   Li XQ, 2020, FUTURE GENER COMP SY, V107, P841, DOI 10.1016/j.future.2017.08.020
   Li Y, 2017, LECT NOTES COMPUT SC, V10178, P556, DOI 10.1007/978-3-319-55699-4_34
   Linoy Shlomi, 2020, IEEE INT C DATA ENG
   Liu J, 2019, IEEE ACCESS, V7, P77894, DOI 10.1109/ACCESS.2019.2921624
   Liu YQ, 2019, IEEE T IND INFORM, V15, P3571, DOI 10.1109/TII.2019.2904049
   Lombrozo E., 2015, Tech. Rep. BIP 141
   Luu L, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P17, DOI 10.1145/2976749.2978389
   Lys L., 2020, SYST PART MOBICOM, V2020, P59, DOI [10.1145/3410699.3413799, DOI 10.1145/3410699.3413799]
   Maurer W. D., 1975, Computing Surveys, V7, P5, DOI 10.1145/356643.356645
   McConaghy T., 2016, BigchainDB
   Muzammal Muhammad, 2018, ABS180805199 CORR
   Nakamoto S., 2008, DECENTRAL BUS REV
   Palai A, 2018, INT CONF NEW TECHNOL
   Patsonakis Christos, 2019, IEEE INT C DECENTRAL
   Peng Z, 2019, I C DATA ENGIN WORKS, P1, DOI 10.1109/ICDEW.2019.00-44
   Perard D, 2018, IEEE 2018 INTERNATIONAL CONGRESS ON CYBERMATICS / 2018 IEEE CONFERENCES ON INTERNET OF THINGS, GREEN COMPUTING AND COMMUNICATIONS, CYBER, PHYSICAL AND SOCIAL COMPUTING, SMART DATA, BLOCKCHAIN, COMPUTER AND INFORMATION TECHNOLOGY, P1622, DOI 10.1109/Cybermatics_2018.2018.00271
   Ponnapalli S, 2021, PROCEEDINGS OF THE 2021 USENIX ANNUAL TECHNICAL CONFERENCE, P333
   Ponnapalli Soujanya., 2019, ABS190911590 CORR
   Poon J., 2016, The bitcoin lightning network: Scalable off-chain instant payments
   Poon J., 2017, PLASMA SCALABLE AUTO, P1
   Popov S., 2018, The tangle white paper
   Popov S, 2019, COMPUT IND ENG, V136, P160, DOI 10.1016/j.cie.2019.07.025
   Qi XD, 2020, PROC INT CONF DATA, P1926, DOI 10.1109/ICDE48307.2020.00205
   Qin XM, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101854
   Raiden Network, 2018, WHAT IS RAID NETW
   Regnath E, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240820
   Shafeeq S, 2020, IEEE T ENG MANAGE, V67, P1244, DOI 10.1109/TEM.2019.2922710
   Shen Z., 2020, IEEEACM INT C COMPUT
   Soloman B.A., 2005, Index of learning styles questionnaire, V70
   Tao YC, 2020, PROC INT CONF DATA, P1357, DOI 10.1109/ICDE48307.2020.00121
   Tasatanattakool P, 2018, 2018 32ND INTERNATIONAL CONFERENCE ON INFORMATION NETWORKING (ICOIN), P473, DOI 10.1109/ICOIN.2018.8343163
   Wai KSS, 2019, 2019 INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION TECHNOLOGIES (ICAIT), P108, DOI [10.1109/aitc.2019.8921342, 10.1109/AITC.2019.8921342]
   Wang J, 2019, ABS190606500 CORR
   Wang JP, 2019, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P95
   Wang Qian, 2019, P INT C COMPUTER AID
   Wang SP, 2018, IEEE ACCESS, V6, P38437, DOI 10.1109/ACCESS.2018.2851611
   Wang WB, 2019, IEEE ACCESS, V7, P22328, DOI 10.1109/ACCESS.2019.2896108
   Wilkinson Shawn., 2014, Metadisk a blockchain-based decentralized file storage application
   Wong J. I, 2017, CRYPTOKITTIES IS CAU
   Wood G., 2016, White Paper, V21, P4662
   Xu C, 2019, INT CONF MANAGE DATA, P141, DOI 10.1145/3299869.3300083
   Xu YB, 2018, IEEE INT C ENG COMP, P115, DOI 10.1109/ICECCS2018.2018.00020
   Xu ZH, 2018, PROC INT CONF DATA, P173, DOI 10.1109/ICDE.2018.00025
   Yang CS, 2018, J NETW COMPUT APPL, V103, P185, DOI 10.1016/j.jnca.2017.11.011
   Yang J, 2018, J SYST ARCHITECT, V87, P36, DOI 10.1016/j.sysarc.2018.05.001
   Zamani M, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P931, DOI 10.1145/3243734.3243853
   Zhang C, 2021, PROC INT CONF DATA, P996, DOI 10.1109/ICDE51399.2021.00091
   Zhang C, 2019, PROC INT CONF DATA, P842, DOI 10.1109/ICDE.2019.00080
   Zhang JY, 2020, J INTERNET TECHNOL, V21, P1, DOI 10.3966/160792642020012101001
   Zheng PL, 2021, PROC INT CONF DATA, P1847, DOI 10.1109/ICDE51399.2021.00165
   Zheng QH, 2018, 2018 IEEE/WIC/ACM INTERNATIONAL CONFERENCE ON WEB INTELLIGENCE (WI 2018), P704, DOI 10.1109/WI.2018.000-8
   Zheng ZB, 2017, IEEE INT CONGR BIG, P557, DOI 10.1109/BigDataCongress.2017.85
   Zhu Wenbin, 2020, INT C HIGH PERFORMAN
NR 108
TC 12
Z9 14
U1 68
U2 424
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2022
VL 21
IS 3
AR 25
DI 10.1145/3502741
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A7CR
UT WOS:000827414100005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhao, QL
   Qu, MF
   Gu, ZH
   Zeng, HB
AF Zhao, Qingling
   Qu, Mengfei
   Gu, Zonghua
   Zeng, Haibo
TI Minimizing Stack Memory for Partitioned Mixed-criticality Scheduling on
   Multiprocessor Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Mixed-criticality systems; preemption threshold scheduling;
   multiprocessor scheduling; partitioned scheduling
ID PREEMPTION-THRESHOLDS; SPORADIC TASKS; DEMAND
AB A Mixed-Criticality System (MCS) features the integration of multiple subsystems that are subject to different levels of safety certification on a shared hardware platform. In cost-sensitive application domains such as automotive E/E systems, it is important to reduce application memory footprint, since such a reduction may enable the adoption of a cheaper microprocessor in the family. Preemption Threshold Scheduling (PTS) is a well-known technique for reducing system stack usage. We consider partitioned multiprocessor scheduling, with Preemption Threshold Adaptive Mixed-Criticality (PT-AMC) as the task scheduling algorithm on each processor and address the optimization problem of finding a feasible task-to-processor mapping with minimum total system stack usage on a resource-constrained multi-processor. We present the Extended Maximal Preemption Threshold Assignment Algorithm (EMPTAA), with dual purposes of improving the taskset's schedulability if it is not already schedulable, and minimizing system stack usage of the schedulable taskset. We present efficient heuristic algorithms for finding sub-optimal yet high-quality solutions, including Maximum Utilization Difference based Partitioning (MUDP) and MUDP with Backtrack Mapping (MUDP-BM), as well as a Branch-and-Bound (BnB) algorithm for finding the optimal solution. Performance evaluation with synthetic task sets demonstrates the effectiveness and efficiency of the proposed algorithms.
C1 [Zhao, Qingling; Qu, Mengfei] Nanjing Univ Sci & Technol, PCA Lab, Key Lab Intelligent Percept & Syst High Dimens In, Minist Educ, Nanjing 210094, Jiangsu, Peoples R China.
   [Zhao, Qingling; Qu, Mengfei] Nanjing Univ Sci & Technol, Jiangsu Key Lab Image & Video Understanding Socia, Sch Comp Sci & Engn, Nanjing 210094, Jiangsu, Peoples R China.
   [Gu, Zonghua] Umea Univ, Dept Appl Phys & Elect, S-90187 Umea, Sweden.
   [Zeng, Haibo] Virginia Tech, Dept ECE, Blacksburg, VA 24061 USA.
C3 Nanjing University of Science & Technology; Nanjing University of
   Science & Technology; Umea University; Virginia Polytechnic Institute &
   State University
RP Zhao, QL (corresponding author), Nanjing Univ Sci & Technol, PCA Lab, Key Lab Intelligent Percept & Syst High Dimens In, Minist Educ, Nanjing 210094, Jiangsu, Peoples R China.; Zhao, QL (corresponding author), Nanjing Univ Sci & Technol, Jiangsu Key Lab Image & Video Understanding Socia, Sch Comp Sci & Engn, Nanjing 210094, Jiangsu, Peoples R China.; Gu, ZH (corresponding author), Umea Univ, Dept Appl Phys & Elect, S-90187 Umea, Sweden.
EM ada_zhao@njust.edu.cn; mfqu@njust.edu.cn; zonghua.gu@umu.se;
   hbzeng@vt.edu
RI Gu, Zonghua/IWD-6576-2023
OI Gu, Zonghua/0000-0003-4228-2774
FU National Natural Science Foundation of China [61902185]; Jiangsu
   Provincial Natural Science Foundation [BK20190448]
FX This work is supported by the National Natural Science Foundation of
   China under Grant No. 61902185 and the Jiangsu Provincial Natural
   Science Foundation under Grant No. BK20190448.
CR Audsly Neil, 2021, IEEE T COMPUT AID IN
   Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2014, REAL-TIME SYST, V50, P142, DOI 10.1007/s11241-013-9184-2
   Baruah S, 2012, IEEE T COMPUT, V61, P1140, DOI 10.1109/TC.2011.142
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Chai HX, 2019, J CIRCUIT SYST COMP, V28, DOI 10.1142/S0218126619300071
   Chen JJ, 2016, PROC EUROMICR, P251, DOI 10.1109/ECRTS.2016.26
   Chen JX, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P385
   Christensen HI, 2017, COMPUT SCI REV, V24, P63, DOI 10.1016/j.cosrev.2016.12.001
   Davis RI, 2008, IEEE T COMPUT, V57, P1261, DOI 10.1109/TC.2008.66
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Easwaran A, 2013, REAL TIM SYST SYMP P, P78, DOI 10.1109/RTSS.2013.16
   Ekberg P, 2014, REAL-TIME SYST, V50, P48, DOI 10.1007/s11241-013-9187-z
   Fisher N, 2006, EUROMICRO, P118, DOI 10.1109/ECRTS.2006.30
   Fleming Thomas, 2013, THESIS U YORK
   Ghattas R, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P147
   Griffin D, 2020, REAL TIM SYST SYMP P, P76, DOI 10.1109/RTSS49844.2020.00018
   Gu CC, 2014, DES AUT TEST EUROPE
   Gu Xiaozhe, 2014, REALT SCHED OP PROBL, P15
   Han JJ, 2018, IEEE T COMPUT AID D, V37, P21, DOI 10.1109/TCAD.2017.2697955
   Jian-Jia Chen, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P272, DOI 10.1109/RTSS.2011.32
   Kelly OR, 2011, IEEE INT CONF TRUST, P1051, DOI 10.1109/TrustCom.2011.144
   LEHOCZKY J, 1989, REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P166
   Ramanathan S, 2017, DES AUT TEST EUROPE, P238, DOI 10.23919/DATE.2017.7926989
   Saksena M, 2000, REAL TIM SYST SYMP P, P25, DOI 10.1109/REAL.2000.895993
   Tianyu Zhang, 2014, Proceedings of the 2014 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014), P179, DOI 10.1109/SIES.2014.6871202
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Wang C, 2016, IEEE T PARALL DISTR, V27, P3242, DOI 10.1109/TPDS.2016.2528978
   Wang C, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2846096
   Yun Wang, 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P328, DOI 10.1109/RTCSA.1999.811269
   Zeng HB, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2632160
   Zeng LN, 2019, INT CONF SOFTW ENG, P698, DOI [10.1109/icsess47205.2019.9040792, 10.1109/ICSESS47205.2019.9040792]
   Zeng LN, 2019, IEEE ACCESS, V7, P87837, DOI 10.1109/ACCESS.2019.2926299
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhao QL, 2017, J SYST ARCHITECT, V72, P61, DOI 10.1016/j.sysarc.2016.08.003
   Zhao QL, 2016, J SYST ARCHITECT, V66-67, P84, DOI 10.1016/j.sysarc.2016.01.008
   Zhao QL, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2783440
   Zhao QL, 2013, IEEE INT CONF EMBED, P227, DOI 10.1109/RTCSA.2013.6732223
   Zhao QL, 2013, DES AUT TEST EUROPE, P141
NR 40
TC 0
Z9 0
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2022
VL 21
IS 2
AR 20
DI 10.1145/3506703
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZX9SX
UT WOS:000772233800007
DA 2024-07-18
ER

PT J
AU Hakert, C
   Chen, KH
   Schirmeier, H
   Bauer, L
   Genssler, PR
   von Der Brüggen, G
   Amrouch, H
   Henkel, J
   Chen, JJ
AF Hakert, Christian
   Chen, Kuan-Hsun
   Schirmeier, Horst
   Bauer, Lars
   Genssler, Paul R.
   von Der Bruggen, Georg
   Amrouch, Hussam
   Henkel, Jorg
   Chen, Jian-Jia
TI Software-Managed Read and Write Wear-Leveling for Non-Volatile Main
   Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Non-volatile memory; wear-leveling; read-destructive; age approximation
ID PRAM
AB In-memory wear-leveling has become an important research field for emerging non-volatile main memories over the past years. Many approaches in the literature perform wear-leveling by making use of special hardware. Since most non-volatile memories only wear out from write accesses, the proposed approaches in the literature also usually try to spread write accesses widely over the entire memory space. Some non-volatile memories, however, also wear out from read accesses, because every read causes a consecutive write access. Software-based solutions only operate from the application or kernel level, where read and write accesses are realized with different instructions and semantics. Therefore different mechanisms are required to handle reads and writes on the software level. First, we design a method to approximate read and write accesses to the memory to allow aging aware coarse-grained wear-leveling in the absence of special hardware, providing the age information. Second, we provide specific solutions to resolve access hot-spots within the compiled program code (text segment) and on the application stack. In our evaluation, we estimate the cell age by counting the total amount of accesses per cell. The results show that employing all our methods improves the memory lifetime by up to a factor of 955x.
C1 [Hakert, Christian; Chen, Kuan-Hsun; Schirmeier, Horst; Chen, Jian-Jia] Tech Univ Dortmund, Dortmund, Germany.
   [Bauer, Lars; Henkel, Jorg] Karlsruhe Inst Technol, Karlsruhe, Germany.
   [Genssler, Paul R.; Amrouch, Hussam] Univ Stuttgart, Stuttgart, Germany.
   [von Der Bruggen, Georg] Max Planck Inst Software Syst, Saarbrucken, Germany.
   [Hakert, Christian] Otto Hahn Str 16,Raum E20, D-44227 Dortmund, Germany.
   [Chen, Kuan-Hsun] Univ Twente, POB 217, NL-7500 AE Enschede, Netherlands.
   [Schirmeier, Horst] Andreas Pfitzmann Bau, Raum 3102,Nothnitzer Str 46, D-01187 Dresden, Germany.
   [Bauer, Lars; Henkel, Jorg] Haid & Neu Str 7,Bldg 07-21, D-76131 Karlsruhe, Germany.
   [Genssler, Paul R.] Pfaffenwaldring 47,Room 3-170, D-70569 Stuttgart, Germany.
   [von Der Bruggen, Georg] Otto Hahn Str 16,Raum E19, D-44227 Dortmund, Germany.
   [Amrouch, Hussam] Pfaffenwaldring 47,Room 3-163, D-70569 Stuttgart, Germany.
   [Chen, Jian-Jia] Otto Hahn Str 16,Raum E21, D-44227 Dortmund, Germany.
C3 Dortmund University of Technology; Helmholtz Association; Karlsruhe
   Institute of Technology; University of Stuttgart; Max Planck Society;
   University of Twente
RP Hakert, C (corresponding author), Tech Univ Dortmund, Dortmund, Germany.; Hakert, C (corresponding author), Otto Hahn Str 16,Raum E20, D-44227 Dortmund, Germany.
EM christian.hakert@tu-dortmund.de; k.h.chen@utwente.nl;
   horst.schirmeier@tu-dresden.de; lars.bauer@kit.edu;
   Paul.Genssler@informalik.uni-stultgart.de;
   georg.von-der-brueggen@tu-dortmund.de; amrouch@iti.uni-stuttgart.de;
   henkel@kit.edu; jian-jia.chen@cs.tu-dortmund.de
RI Hakert, Christian/KVC-1741-2024; Chen, Jian-Jia/ABJ-6763-2022; Amrouch,
   Hussam/AFH-5124-2022; Chen, Kuan-Hsun/AAI-6543-2020; Genssler, Paul
   R./AAJ-6905-2021
OI Hakert, Christian/0000-0001-9992-9415; Chen,
   Jian-Jia/0000-0001-8114-9760; Amrouch, Hussam/0000-0002-5649-3102; Chen,
   Kuan-Hsun/0000-0002-7110-921X; Genssler, Paul R./0000-0002-7175-7284;
   von der Bruggen, Georg/0000-0002-8137-3612
FU Deutsche Forschungsgemeinshaft (DFG) [405422836, SFB876 A1, 124020371]
FX This work was supported by Deutsche Forschungsgemeinshaft (DFG), as part
   of the project OneMemory (no. 405422836) and the project SFB876 A1 (no.
   124020371).
CR ARM Limited, ARM COMP US GUID VER
   Chen CH, 2012, DES AUT CON, P453
   Dong JB, 2011, DES AUT CON, P972
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   Gogte V, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P45
   Goh William., 2014, MSP430 FRAM TECHNOLO
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hakert C, 2020, CORR
   Hakert Christian, 2020, P 25 AS S PAC DES AU
   Han YH, 2016, IEEE T VLSI SYST, V24, P92, DOI 10.1109/TVLSI.2015.2395415
   Huang KX, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101658
   Jones RE, 1995, THIN SOLID FILMS, V270, P584, DOI 10.1016/0040-6090(95)06754-X
   Khouzani HA, 2014, I SYMPOS LOW POWER E, P327, DOI 10.1145/2627369.2627667
   Li Q., 2014, 2014 Montreal, QC, Canada, 13-16 July 2014, P1, DOI [DOI 10.13031/AIM.20141912263, 10.13031/AIM.20141912263]
   Li W, 2019, DES AUT TEST EUROPE, P228, DOI [10.23919/date.2019.8715132, 10.1109/ISCID.2019.00059, 10.23919/DATE.2019.8715132]
   Liu D, 2013, ASIA S PACIF DES AUT, P279, DOI 10.1109/ASPDAC.2013.6509609
   Philofsky EM, 1996, SIXTH BIENNIAL IEEE INTERNATIONAL NONVOLATILE MEMORY TECHNOLOGY CONFERENCE, P99, DOI 10.1109/NVMT.1996.534679
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Vogl Sebastian., 2012, P 2012 EUR WORKSH SY, V12
   Wangyuan Zhang, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P2
   Yu Songping, 2015, 2015 IEEE 34th International Performance Computing and Communications Conference (IPCCC), P1, DOI 10.1109/PCCC.2015.7410326
   Zhao MY, 2014, PR IEEE COMP DESIGN, P16, DOI 10.1109/ICCD.2014.6974656
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 24
TC 7
Z9 7
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2022
VL 21
IS 1
SI SI
AR 5
DI 10.1145/3483839
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YY7QR
UT WOS:000754982400008
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU An, J
   Zhan, BH
   Zhan, NJ
   Zhang, MM
AF An, Jie
   Zhan, Bohua
   Zhan, Naijun
   Zhang, Miaomiao
TI Learning Nondeterministic Real-Time Automata
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Software Companion (EMSOFT)
CY OCT 11-15, 2021
CL ELECTR NETWORK
DE Active learning; model learning; nondeterministic real-time automata;
   real-time languages
ID CHECKING
AB We present an active learning algorithm named NRTALearning for nondeterministic real-time automata (NRTAs). Real-time automata (RTAs) are a subclass of timed automata with only one clock which resets at each transition. First, we prove the corresponding Myhill-Nerode theorem for real-time languages. Then we show that there exists a unique minimal deterministic real-time automaton (DRTA) recognizing a given real-time language, but the same does not hold for NRTAs. We thus define a special kind of NRTAs, named residual real-time automata (RRTAs), and prove that there exists a minimal RRTA to recognize any given real-time language. This transforms the learning problem of NRTAs to the learning problem of RRTAs. After describing the learning algorithm in detail, we prove its correctness and polynomial complexity. In addition, based on the corresponding Myhill-Nerode theorem, we extend the existing active learning algorithm NL* for nondeterministic finite automata to learn RRTAs. We evaluate and compare the two algorithms on two benchmarks consisting of randomly generated NRTAs and rational regular expressions. The results show that NRTALearning generally performs fewer membership queries and more equivalence queries than the extended NL* algorithm, and the learnt NRTAs have much fewer locations than the corresponding minimal DRTAs. We also conduct a case study using a model of scheduling of final testing of integrated circuits.
C1 [An, Jie] Max Planck Inst Software Syst, Paul Ehrlich Str G 26, D-67663 Kaiserslautern, Germany.
   [Zhan, Bohua; Zhan, Naijun] Chinese Acad Sci, SKLCS, Inst Software, Beijing 100190, Peoples R China.
   [Zhan, Bohua; Zhan, Naijun] Chinese Acad Sci, Sci & Technol Integrated Informat Syst Lab, Inst Software, Beijing 100190, Peoples R China.
   [Zhan, Bohua; Zhan, Naijun] Univ Chinese Acad Sci, Beijing 100049, Peoples R China.
   [Zhang, Miaomiao] Tongji Univ, Sch Software Engn, Shanghai 100049, Peoples R China.
C3 Max Planck Society; Chinese Academy of Sciences; Institute of Software,
   CAS; Chinese Academy of Sciences; Institute of Software, CAS; Chinese
   Academy of Sciences; University of Chinese Academy of Sciences, CAS;
   Tongji University
RP An, J (corresponding author), Max Planck Inst Software Syst, Paul Ehrlich Str G 26, D-67663 Kaiserslautern, Germany.
EM jiean@mpi-sws.org; bzhan@ios.ac.cn; znj@ios.ac.cn;
   miaomiao@tongji.edu.cn
RI Zhang, Miao/JXY-8985-2024
OI An, Jie/0000-0001-9260-9697
FU Deutsche Forschungsgemeinschaft [389792660-TRR 248]; CAS Pioneer Hundred
   Talents Program [Y9RC585036]; NSFC [61625206, 61732001, 61972284,
   62032024]
FX This work is supported in part by the Deutsche Forschungsgemeinschaft
   project 389792660-TRR 248, the CAS Pioneer Hundred Talents Program under
   grant No. Y9RC585036, and the NSFC under grants No. 61625206, 61732001,
   61972284, and 62032024.
CR Aichernig BK, 2020, LECT NOTES COMPUT SC, V12229, P3, DOI 10.1007/978-3-030-55754-6_1
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Alur R, 2005, LECT NOTES COMPUT SC, V3576, P548
   An J, 2021, SCI CHINA INFORM SCI, V64, DOI 10.1007/s11432-019-2767-4
   An J, 2018, HSCC 2018: PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (PART OF CPS WEEK), P81, DOI 10.1145/3178126.3178147
   ANGLUIN D, 1987, INFORM COMPUT, V75, P87, DOI 10.1016/0890-5401(87)90052-6
   [Anonymous], 2010, THESIS DELFT U TECHN
   Bollig B, 2009, 21ST INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI-09), PROCEEDINGS, P1004
   Bonchi F, 2013, ACM SIGPLAN NOTICES, V48, P457, DOI 10.1145/2480359.2429124
   Caldwell B, 2016, IEEE T AUTOM SCI ENG, V13, P1155, DOI 10.1109/TASE.2015.2496242
   Daelemans W, 2010, MACH TRANSL, V24, P291, DOI 10.1007/s10590-011-9086-9
   Denis F, 2004, THEOR COMPUT SCI, V313, P267, DOI 10.1016/j.tcs.2003.11.008
   Denis F., 2001, STACS 2001. 18th Annual Symposium on Theoretical Aspects of Computer Science. Proceedings (Lecture Notes in Computer Science Vol.2010), P144
   DENNING DE, 1981, COMMUN ACM, V24, P533, DOI 10.1145/358722.358740
   Dima C., 2001, Journal of Automata, Languages and Combinatorics, V6, P3
   Drews S, 2017, LECT NOTES COMPUT SC, V10205, P173, DOI 10.1007/978-3-662-54577-5_10
   Fiterau-Brostean P, 2016, LECT NOTES COMPUT SC, V9780, P454, DOI 10.1007/978-3-319-41540-6_25
   Grinchtein O, 2010, THEOR COMPUT SCI, V411, P4029, DOI 10.1016/j.tcs.2010.07.008
   Henry L, 2020, LECT NOTES COMPUT SC, V12288, P144, DOI 10.1007/978-3-030-57628-8_9
   Jie An, 2020, Tools and Algorithms for the Construction and Analysis of Systems. 26th International Conference, TACAS 2020. Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2020. Proceedings. Lecture Notes in Computer Science (LNCS 12078), P444, DOI 10.1007/978-3-030-45190-5_25
   Jin XY, 2021, FORM ASP COMPUT, V33, P385, DOI 10.1007/s00165-021-00542-7
   MALER O, 1995, INFORM COMPUT, V118, P316, DOI 10.1006/inco.1995.1070
   RIVEST RL, 1993, INFORM COMPUT, V103, P299, DOI 10.1006/inco.1993.1021
   Schmidt J, 2013, INTELL DATA ANAL, V17, P93, DOI 10.3233/IDA-120569
   Soto MG, 2019, LECT NOTES COMPUT SC, V11561, P297, DOI 10.1007/978-3-030-25540-4_16
   Stigge M, 2011, IEEE REAL TIME, P71, DOI 10.1109/RTAS.2011.15
   Tappler M, 2019, LECT NOTES COMPUT SC, V11750, P216, DOI 10.1007/978-3-030-29662-9_13
   Vaandrager Frits, 2021, Language and Automata Theory and Applications. 15th International Conference, LATA 2021. Proceedings. Lecture Notes in Computer Science (LNCS 12638), P157, DOI 10.1007/978-3-030-68195-1_13
   Vaandrager F, 2017, COMMUN ACM, V60, P85, DOI 10.1145/2967606
   Verwer S, 2012, MACH LEARN, V86, P295, DOI 10.1007/s10994-011-5265-4
   Verwer S, 2011, INFORM COMPUT, V209, P606, DOI 10.1016/j.ic.2010.11.023
   Verwer S, 2009, LECT NOTES COMPUT SC, V5457, P740, DOI 10.1007/978-3-642-00982-2_63
   Verwer Sicco, 2007, ELECT ENG MATH COMPU
   Weiss G., 2018, P INT C MACH LEARN, P5244
   Weiss G., 2019, ADV NEURAL INFORM PR, P8560
NR 35
TC 0
Z9 0
U1 2
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 99
DI 10.1145/3477030
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600050
OA Bronze
DA 2024-07-18
ER

PT J
AU Hosseini, FS
   Meng, FR
   Yang, CM
   Wen, WJ
   Cammarota, R
AF Hosseini, Fateme S.
   Meng, Fanruo
   Yang, Chengmo
   Wen, Wujie
   Cammarota, Rosario
TI Tolerating Defects in Low-Power Neural Network Accelerators Via
   Retraining-Free Weight Approximation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Software Companion (EMSOFT)
CY OCT 11-15, 2021
CL ELECTR NETWORK
DE Neural network accelerator; defect tolerance; reliability; memory
   faults; approximation
ID MEMORY; NONVOLATILE; HARD; PCM
AB Hardware accelerators are essential to the accommodation of ever-increasing Deep Neural Network (DNN) workloads on the resource-constrained embedded devices. While accelerators facilitate fast and energy-efficient DNN operations, their accuracy is threatened by faults in their on-chip and off-chip memories, where millions of DNN weights are held. The use of emerging Non-Volatile Memories (NVM) further exposes DNN accelerators to a non-negligible rate of permanent defects due to immature fabrication, limited endurance, and aging. To tolerate defects in NVM-based DNN accelerators, previous work either requires extra redundancy in hardware or performs defect-aware retraining, imposing significant overhead. In comparison, this paper proposes a set of algorithms that exploit the flexibility in setting the fault-free bits in weight memory to effectively approximate weight values, so as to mitigate defect-induced accuracy drop. These algorithms can be applied as a one-step solution when loading the weights to embedded devices. They only require trivial hardware support and impose negligible run-time overhead. Experiments on popular DNN models show that the proposed techniques successfully boost inference accuracy even in the face of elevated defect rates in the weight memory.
C1 [Hosseini, Fateme S.; Meng, Fanruo; Yang, Chengmo] Univ Delaware, Dept Elect & Comp Engn, Newark, DE 19716 USA.
   [Wen, Wujie] Lehigh Univ, Dept Elect & Comp Engn, Bethlehem, PA 18015 USA.
   [Cammarota, Rosario] Intel, San Jose, CA 95134 USA.
C3 University of Delaware; Lehigh University; Intel Corporation
RP Hosseini, FS (corresponding author), Univ Delaware, Dept Elect & Comp Engn, Newark, DE 19716 USA.
EM fateme@udel.edu; mengfanr@udel.edu; chengmo@udel.edu; wuw219@lehigh.edu;
   rosario.cammarota@intel.com
RI Wen, Wujie/GLR-4207-2022
FU Semiconductor Research Corporation grant [2964.001]; National Science
   Foundation [1909854, 2011236]; Direct For Computer & Info Scie & Enginr;
   Division of Computing and Communication Foundations [2011236, 1909854]
   Funding Source: National Science Foundation
FX This work is supported by Semiconductor Research Corporation grant
   #2964.001, National Science Foundation grants #1909854 and #2011236.
CR Beckmann K, 2016, MRS ADV, V1, P3355, DOI 10.1557/adv.2016.377
   Burr GW, 2015, IEEE T ELECTRON DEV, V62, P3498, DOI 10.1109/TED.2015.2439635
   Chen CY, 2015, IEEE T COMPUT, V64, P180, DOI 10.1109/TC.2014.12
   Chen LR, 2017, DES AUT TEST EUROPE, P19, DOI 10.23919/DATE.2017.7926952
   Chollet F, 2015, KERAS
   DeBardeleben N., 2014, IEEE WORKSH SIL ERR
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dhiman G, 2009, DES AUT CON, P664
   Donato M, 2019, IEEE MICRO, V39, P73, DOI 10.1109/MM.2019.2944782
   Gao MY, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P751, DOI 10.1145/3037697.3037702
   Gottscho M, 2017, IEEE COMPUT ARCHIT L, V16, P51, DOI 10.1109/LCA.2016.2599513
   Hong S, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P497
   Huai YM, 2005, IEEE T MAGN, V41, P2621, DOI 10.1109/TMAG.2005.855346
   Jiang L., 2017, 2017 IEEEACM INT S L, P1, DOI DOI 10.1109/ISLPED.2017.8009163
   Jokar MR, 2016, IEEE T VLSI SYST, V24, P954, DOI 10.1109/TVLSI.2015.2420954
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kannan S, 2015, IEEE T COMPUT AID D, V34, P822, DOI 10.1109/TCAD.2015.2394434
   Khouzani HA, 2017, IEEE T COMPUT AID D, V36, P1458, DOI 10.1109/TCAD.2016.2615845
   KIM JH, 1989, IEEE T COMPUT, V38, P515, DOI 10.1109/12.21144
   Krizhevsky A., 2010, Cifar-10 (canadian institute for advanced research)
   Kung H.T., 1983, Fault-tolerance and two-level pipelining in vlsi systolic arrays
   LeCun Y., 2010, MNIST HANDWRITTEN DI
   Lee S, 2014, IEEE T COMPUT, V63, P2187, DOI 10.1109/TC.2013.98
   Li SC, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P288, DOI 10.1145/3123939.3123977
   Liu BY, 2015, DES AUT CON, DOI 10.1145/2744769.2744930
   Liu CC, 2017, DES AUT CON, DOI [10.1145/3061639.3062310, 10.1109/ICCSN.2017.8230067]
   Long Y, 2019, DES AUT TEST EUROPE, P1769, DOI [10.23919/DATE.2019.8715178, 10.23919/date.2019.8715178]
   Longofono S., 2020, IEEE T COMPUT, V2020, P1
   Luo YD, 2020, IEEE T COMPUT, V69, P1113, DOI 10.1109/TC.2020.3000218
   Mukherjee SS, 2005, INT S HIGH PERF COMP, P243, DOI 10.1109/HPCA.2005.37
   Pan Y, 2018, IEEE T MAGN, V54, DOI 10.1109/TMAG.2018.2848625
   Pentecost L, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P769, DOI 10.1145/3352460.3358258
   Rakin AS, 2019, IEEE I CONF COMP VIS, P1211, DOI 10.1109/ICCV.2019.00130
   Reagen B, 2018, DES AUT CON, DOI 10.1145/3195970.3195997
   Roberts D., 2014, MEM FOR CONJ ISCA, V41
   Salkhordeh R, 2016, DES AUT TEST EUROPE, P936
   Schechter S, 2010, CONF PROC INT SYMP C, P141
   Sequin C. H., 1990, IJCNN International Joint Conference on Neural Networks (Cat. No.90CH2879-5), P703, DOI 10.1109/IJCNN.1990.137651
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Tambe Thierry, 2020, ARXIV PREPRINT ARXIV
   Torres-Huitzil C, 2017, IEEE ACCESS, V5, P17322, DOI 10.1109/ACCESS.2017.2742698
   VANDEGOOR AJ, 1994, J ELECTRON TEST, V5, P337, DOI 10.1007/BF00972518
   Venkataramani S, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P13, DOI 10.1145/3079856.3080244
   Wang M., 2014, Minerva: A scalable and highly efficient training platform for deep learning
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Xia LX, 2018, IEEE J EM SEL TOP C, V8, P102, DOI 10.1109/JETCAS.2017.2776980
   Xia LX, 2017, DES AUT CON, DOI 10.1145/3061639.3062248
   Yao F., 2020, P 29 US SEC S, P1463
   Yoon DH, 2011, INT S HIGH PERF COMP, P466, DOI 10.1109/HPCA.2011.5749752
   Youngwoo Park, 2011, Proceedings of the 2011 2nd International Conference on Next Generation Information Technology (ICNIT), P82
   Zhang J. J., 2018, IEEE VLSI TEST SYMP, P1
NR 52
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 85
DI 10.1145/3477016
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600036
DA 2024-07-18
ER

PT J
AU Shen, YH
   Sun, H
   Jiang, Y
   Shi, HY
   Yang, YX
   Chang, WL
AF Shen, Yuheng
   Sun, Hao
   Jiang, Yu
   Shi, Heyuan
   Yang, Yixiao
   Chang, Wanli
TI Rtkaller: State-aware Task Generation for RTOS Fuzzing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Software Companion (EMSOFT)
CY OCT 11-15, 2021
CL ELECTR NETWORK
DE Fuzz testing; RTOS; vulnerability detection; task generation
AB A real-time operating system (RTOS) is an operating system designed to meet certain real-time requirements. It is widely used in embedded applications, and its correctness is safety-critical. However, the validation of RTOS is challenging due to its complex real-time features and large code base.
   In this paper, we propose Rtkaller, a state-aware kernel fuzzer for the vulnerability detection in RTOS. First, Rtkaller implements an automatic task initialization to transform the syscall sequences into initial tasks with more real-time information. Then, a coverage-guided task mutation is designed to generate those tasks that explore more in-depth real-time related code for parallel execution. Moreover, Rtkaller realizes a task modification to correct those tasks that may hang during fuzzing. We evaluated it on recent versions of rt-Linux, which is one of the most widely used RTOS. Compared to the state-of-the-art kernel fuzzers Syzkaller and Moonshine, Rtkaller achieves the same code coverage at the speed of 1.7X and 1.6X, gains an increase of 26.1% and 22.0% branch coverage within 24 hours respectively. More importantly, Rtkaller has confirmed 28 previously unknown vulnerabilities that are missed by other fuzzers.
C1 [Shen, Yuheng; Sun, Hao; Jiang, Yu; Shi, Heyuan; Yang, Yixiao] Tsinghua Univ, Sch Software, BNRist, KLISS, East Main Bldg, Beijing 100084, Peoples R China.
   [Chang, Wanli] Hunan Univ, 2 Lu Shan South Rd, Changsha 410012, Hunan, Peoples R China.
C3 Tsinghua University; Hunan University
RP Shi, HY; Yang, YX (corresponding author), Tsinghua Univ, Sch Software, BNRist, KLISS, East Main Bldg, Beijing 100084, Peoples R China.
EM shenyh20@mails.tsinghua.edu.cn; sun-h20@mails.tsinghua.edu.cn;
   jiangyu198964@126.com; hey.shi@foxmail.com; yangyixiaofirst@163.com;
   wanli.chang.rts@gmail.com
FU NSFC Program [62022046]; National Key Research and Development Project
   [2019YFB1706203]; Key Research and Development Plan in Jiangxi Province
   Department of Science and Technology [20171ACE50025]
FX This research is sponsored in part by the NSFC Program (No. 62022046)
   and National Key Research and Development Project (Grant No.
   2019YFB1706203) and Key Research and Development Plan in Jiangxi
   Province Department of Science and Technology under Grant No.
   20171ACE50025.
CR Barabanov M., 1997, A Linux-based real-time operating system
   Barry Richard, 2003, FREERTOS
   Bechennec JL, 2018, INT C CONTROL DECISI, P628, DOI 10.1109/CoDIT.2018.8394813
   Böhme M, 2019, IEEE T SOFTWARE ENG, V45, P489, DOI 10.1109/TSE.2017.2785841
   Böhme M, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P2329, DOI 10.1145/3133956.3134020
   Chen HX, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P2325
   Fang Ling, 2012, FORMAL MODEL BASED T
   Gao J, 2020, IEEE T COMPUT AID D, V39, P3420, DOI 10.1109/TCAD.2020.3013046
   Godefroid P, 2020, COMMUN ACM, V63, P70, DOI 10.1145/3363824
   Godefroid P, 2008, PLDI'08: PROCEEDINGS OF THE 2008 SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN & IMPLEMENTATION, P206, DOI 10.1145/1375581.1375607
   google, SYZBOT
   Holler Christian, 2012, P 21 USENIX C SEC S, P445
   Jeong DR, 2019, P IEEE S SECUR PRIV, P754, DOI 10.1109/SP.2019.00017
   Jones Dave., 2012, Trinity: Linux system call fuzzer
   Liang J, 2018, ESEC/FSE'18: PROCEEDINGS OF THE 2018 26TH ACM JOINT MEETING ON EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING, P809, DOI 10.1145/3236024.3275525
   Linux Kernel Developers, 2017, KERN ADDR SAN KASAN
   Liu CM, 2018, 34TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2018), P529, DOI 10.1145/3274694.3274718
   Lu K., 2016, Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security, CCS'16, P920, DOI DOI 10.1145/2976749.2978366
   Luo ZX, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218603
   MingzheWang ZhiyongWu, 2021 IEEEACM 43 INT, V1, P328
   NVD, CVE20181000200 NVD
   Pailoor S, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P729
   Pham V, 2021, IEEE T SOFTWARE ENG, V47, P1980, DOI 10.1109/TSE.2019.2941681
   Schumilo S, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P167
   SimonKagstrom, KCOV
   Tool, PEACH FUZZING PLATFO
   TSOUKARELLAS MA, 1995, IEEE MICRO, V15, P50, DOI 10.1109/40.464588
   Vyukov Dmitry, 2015, Syzkaller: an unsupervised coverage-guided kernel fuzzer
   Wang MZ, 2018, PROC IEEE ACM INT C, P61, DOI 10.1145/3183440.3183494
   Wang WW, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P1899, DOI 10.1145/3243734.3243844
   Wikipedia contributors, 2021, RTLINUX
   Xu M, 2020, P IEEE S SECUR PRIV, P1643, DOI 10.1109/SP40000.2020.00078
   Xu M, 2018, P IEEE S SECUR PRIV, P661, DOI 10.1109/SP.2018.00017
   Zalewski Michal, 2014, AM FUZZY LOP 2 52B
   Zheng YW, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P1099
NR 35
TC 8
Z9 8
U1 4
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 83
DI 10.1145/3477014
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600034
DA 2024-07-18
ER

PT J
AU Akbari, A
   Martinez, J
   Jafari, R
AF Akbari, Ali
   Martinez, Jonathan
   Jafari, Roozbeh
TI Facilitating Human Activity Data Annotation via Context-Aware Change
   Detection on Smartwatches
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Change point detection; context detection; motion sensor; BLE; activity
   recognition; data annotation; smartwatch app
ID CHANGE-POINT DETECTION; ADL
AB Annotating activities of daily living (ADL) is vital for developing machine learning models for activity recognition. In addition, it is critical for self-reporting purposes such as in assisted living where the users are asked to log their ADLs. However, data annotation becomes extremely challenging in real-world data collection scenarios, where the users have to provide annotations and labels on their own. Methods such as self-reports that rely on users' memory and compliance are prone to human errors and become burdensome since they increase users' cognitive load. In this article, we propose a light yet effective context-aware change point detection algorithm that is implemented and run on a smartwatch for facilitating data annotation for high-level ADLs. The proposed system detects the moments of transition from one to another activity and prompts the users to annotate their data. We leverage freely available Bluetooth lowenergy (BLE) information broadcasted by various devices to detect changes in environmental context. This contextual information is combined with a motion-based change point detection algorithm, which utilizes data from wearable motion sensors, to reduce the false positives and enhance the system's accuracy. Through real-world experiments, we show that the proposed system improves the quality and quantity of labels collected from users by reducing human errors while eliminating users' cognitive load and facilitating the data annotation process.
C1 [Akbari, Ali] Texas A&M Univ, Dept Biomed Engn, College Stn, TX USA.
   [Martinez, Jonathan] Texas A&M Univ, Dept Comp Sci & Engn, College Stn, TX USA.
   [Jafari, Roozbeh] Texas A&M Univ, Dept Biomed Engn, Comp Sci & Engn, College Stn, TX USA.
   [Jafari, Roozbeh] Texas A&M Univ, Elect & Comp Engn, College Stn, TX USA.
   [Akbari, Ali] Dept Biomed Engn, 5045 Emerging Technol Bldg 3120 TAMU, College Stn, TX 77843 USA.
   [Martinez, Jonathan] Dept Comp Sci & Engn, 5045 Emerging Technol Bldg 3120 TAMU, College Stn, TX 77843 USA.
   [Jafari, Roozbeh] Dept Biomed Engn, Comp Sci & Engn, 5045 Emerging Technol Bldg 3120 TAMU, College Stn, TX 77843 USA.
   [Jafari, Roozbeh] Elect & Comp Engn, 5045 Emerging Technol Bldg 3120 TAMU, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station; Texas
   A&M University System; Texas A&M University College Station; Texas A&M
   University System; Texas A&M University College Station; Texas A&M
   University System; Texas A&M University College Station; Texas A&M
   University System; Texas A&M University College Station; Texas A&M
   University System; Texas A&M University College Station
RP Akbari, A (corresponding author), Dept Biomed Engn, 5045 Emerging Technol Bldg 3120 TAMU, College Stn, TX 77843 USA.
EM aliakbari@tamu.edu; jmartinez0304@tamu.edu; rjafari@tamu.edu
OI Jafari, Roozbeh/0000-0002-6358-0458; Akbari, Ali/0000-0003-1387-1174
FU National Institute of Health [1R01EB028106]
FX Thiswork was supported in part by the National Institute of Health,
   under grant no. 1R01EB028106. Any opinions, findings, conclusions, or
   recommendations expressed in thismaterial are those of the authors and
   do not necessarily reflect the views of the funding organizations.
CR Akbari A, 2020, IEEE J BIOMED HEALTH, V24, P2639, DOI 10.1109/JBHI.2020.2966151
   Akbari A, 2020, IEEE T BIO-MED ENG, V67, P2530, DOI 10.1109/TBME.2019.2963816
   Akbari A, 2019, IPSN '19: PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P85, DOI 10.1145/3302506.3310391
   Akbari A, 2018, PROCEEDINGS OF THE 2018 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING AND PROCEEDINGS OF THE 2018 ACM INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS (UBICOMP/ISWC'18 ADJUNCT), P1596, DOI 10.1145/3267305.3267528
   Aminikhanghahi S, 2020, IEEE J BIOMED HEALTH, V24, P1206, DOI 10.1109/JBHI.2019.2937116
   Aminikhanghahi S, 2019, IEEE T KNOWL DATA EN, V31, P1010, DOI [10.1109/TKDE.2018.2850347, 10.1109/tkde.2018.2850347]
   Aminikhanghahi S, 2017, KNOWL INF SYST, V51, P339, DOI 10.1007/s10115-016-0987-z
   Bennett TR, 2016, IEEE SENS J, V16, P5365, DOI 10.1109/JSEN.2016.2562599
   Bharti P, 2019, IEEE T MOBILE COMPUT, V18, P857, DOI 10.1109/TMC.2018.2841905
   Cleland I, 2014, SENSORS-BASEL, V14, P15861, DOI 10.3390/s140915861
   Clift LG, 2018, PROC SPIE, V10802, DOI 10.1117/12.2325577
   Davis K, 2016, 2016 19TH INTERNATIONAL CONFERENCE ON INFORMATION FUSION (FUSION), P371
   Diethe T., 2016, P EUR S ART NEUR NET
   Gjoreski H, 2018, IEEE ACCESS, V6, P42592, DOI 10.1109/ACCESS.2018.2858933
   Hagsten B, 2006, ACTA ORTHOP, V77, P114, DOI 10.1080/17453670610045786
   Jeske DR, 2009, COMPUT STAT DATA AN, V53, P4332, DOI 10.1016/j.csda.2009.05.029
   Kawahara I, 2009, 2009 SID INTERNATIONAL SYMPOSIUM DIGEST OF TECHNICAL PAPERS, VOL XL, BOOKS I - III, P1389
   Kawahara Yoshinobu, 2012, Statistical Analysis and Data Mining, V5, P114, DOI 10.1002/sam.10124
   Kuncheva LI, 2014, IEEE T NEUR NET LEAR, V25, P69, DOI 10.1109/TNNLS.2013.2248094
   LEVANDOWSKY M, 1971, NATURE, V234, P34, DOI 10.1038/234034a0
   Liu S, 2013, NEURAL NETWORKS, V43, P72, DOI 10.1016/j.neunet.2013.01.012
   Muñoz-Marí J, 2010, IEEE T GEOSCI REMOTE, V48, P3188, DOI 10.1109/TGRS.2010.2045764
   Ordóñez FJ, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16010115
   Patterson Timothy, 2014, Ubiquitous Computing and Ambient Intelligence. Personalisation and User Adapted Services. 8th International Conference, UCAmI 2014. Proceedings: LNCS 8867, P116, DOI 10.1007/978-3-319-13102-3_21
   Patterson T, 2017, IEEE T MOBILE COMPUT, V16, P2889, DOI 10.1109/TMC.2016.2640959
   PolarM600, SPORT SMART WATCH FI
   Qahtan A, 2015, KDD'15: PROCEEDINGS OF THE 21ST ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P935, DOI 10.1145/2783258.2783359
   Reddy S, 2010, ACM T SENSOR NETWORK, V6, DOI 10.1145/1689239.1689243
   Roggen D., 2010, 2010 Seventh International Conference on Networked Sensing Systems (INSS 2010), P233, DOI 10.1109/INSS.2010.5573462
   Sabato S., 2016, Conference on Learning Theory, P1419
   Sandberg M, 2012, ARCH GERONTOL GERIAT, V54, pE349, DOI 10.1016/j.archger.2012.02.006
   Solis R, 2019, PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS DESIGN AND IMPLEMENTATION (IOTDI '19), P255, DOI 10.1145/3302505.3310087
   Song XY, 2007, KDD-2007 PROCEEDINGS OF THE THIRTEENTH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P667
   Sykes E R., 2015, Proceedings of the 25th Annual International Conference on Computer Science and Software Engineering, P120
   Sztyler T, 2017, INT CONF PERVAS COMP, DOI 10.1109/PERCOM.2017.7917864
   Wang Dewen, 2009, Environmental Health and Preventive Medicine, V14, P128, DOI 10.1007/s12199-008-0072-7
   Wu J, 2019, IEEE INTERNET THINGS, V6, P1427, DOI 10.1109/JIOT.2018.2856119
NR 37
TC 6
Z9 7
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2021
VL 20
IS 2
AR 15
DI 10.1145/3431503
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RA0HJ
UT WOS:000631100100007
DA 2024-07-18
ER

PT J
AU Tiwari, S
   Tuli, S
   Ahmad, I
   Agarwal, A
   Panda, PR
   Subramoney, S
AF Tiwari, Sakshi
   Tuli, Shreshth
   Ahmad, Isaar
   Agarwal, Ayushi
   Panda, Preeti Ranjan
   Subramoney, Sreenivas
TI REAL: REquest Arbitration in Last Level Caches
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Shared caches; multi-core systems; cache bandwidth
ID PERFORMANCE; DRAM
AB Shared last level caches (LLC) of multicore systems-on-chip are subject to a significant amount of contention over a limited bandwidth, resulting in major performance bottlenecks that make the issue a first-order concern in modern multiprocessor systems-on-chip. Even though shared cache space partitioning has been extensively studied in the past, the problem of cache bandwidth partitioning has not received sufficient attention. We demonstrate the occurrence of such contention and the resulting impact on the overall system performance. To address the issue, we perform detailed simulations to study the impact of different parameters and propose a novel cache bandwidth partitioning technique, called REAL, that arbitrates among cache access requests originating from different processor cores. It monitors the LLC access patterns to dynamically assign a priority value to each core. Experimental results on different mixes of benchmarks show up to 2.13x overall system speedup over baseline policies, with minimal impact on energy.
C1 [Tiwari, Sakshi; Tuli, Shreshth; Panda, Preeti Ranjan] Indian Inst Technol Delhi, Dept Comp Sci & Engn, New Delhi 110016, India.
   [Ahmad, Isaar; Agarwal, Ayushi] Indian Inst Technol Delhi, Amar Nath & Shashi Khosla Sch Informat Technol, New Delhi 110016, India.
   [Subramoney, Sreenivas] Intel, Microarchitecture Res Lab, Bengaluru 560103, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Delhi; Intel Corporation
RP Tiwari, S (corresponding author), Indian Inst Technol Delhi, Dept Comp Sci & Engn, New Delhi 110016, India.
EM sakshi@cse.iitd.ac.in; cs1160680@cse.iitd.ac.in;
   anz188001@cse.iitd.ac.in; ayushi.cstaff@cse.iitd.ac.in;
   panda@cse.iitd.ac.in; sreenivas.subramoney@intel.com
RI Tuli, Shreshth/AAK-1236-2020; Agarwal, Ayushi/AAJ-6009-2020; Tiwari,
   Sakshi/IZQ-0058-2023
OI Tuli, Shreshth/0000-0003-2960-1128; Agarwal, Ayushi/0000-0001-7353-831X;
   Tiwari, Sakshi/0000-0002-0827-2882; Subramoney,
   Sreenivas/0000-0001-5372-0173
FU Semiconductor Research Corporation [2017-SD-2738]
FX This research was supported by research grant 2017-SD-2738 from
   Semiconductor Research Corporation.
CR Alhammad A, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P285, DOI 10.1109/RTAS.2015.7108452
   Balasubramonian R, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3085572
   Bhattacharjee A, 2009, CONF PROC INT SYMP C, P290, DOI 10.1145/1555815.1555792
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   CHANG J., 2006, P 33 INT S COMP ARCH
   Das R, 2010, CONF PROC INT SYMP C, P106, DOI 10.1145/1816038.1815976
   Davis RI, 2018, REAL-TIME SYST, V54, P607, DOI 10.1007/s11241-017-9285-4
   Dybdahl H, 2007, INT S HIGH PERF COMP, P2
   Feliu J, 2016, IEEE T COMPUT, V65, P422, DOI 10.1109/TC.2015.2428694
   Feliu J, 2014, IEEE T PARALL DISTR, V25, P581, DOI 10.1109/TPDS.2013.61
   Fields B, 2001, CONF PROC INT SYMP C, P74, DOI 10.1109/ISCA.2001.937434
   Hardavellas N, 2009, CONF PROC INT SYMP C, P184, DOI 10.1145/1555815.1555779
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   Jain R, 2016, DES AUT TEST EUROPE, P253
   Kim C, 2002, ACM SIGPLAN NOTICES, V37, P211, DOI 10.1145/605432.605420
   Kim Y. H., 2010, 2010 IEEE 37th International Conference on Plasma Sciences (ICOPS 2010), DOI 10.1109/PLASMA.2010.5534009
   Kim YG, 2010, IDW, P69
   Li ZY, 2018, DES AUT TEST EUROPE, P79, DOI 10.23919/DATE.2018.8341983
   Limaye A, 2018, INT SYM PERFORM ANAL, P149, DOI 10.1109/ISPASS.2018.00028
   Melani A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P87, DOI 10.1145/2834848.2834854
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   Nesbit KJ, 2006, INT SYMP MICROARCH, P208
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Sanmiguel J, 2015, COMPUT COLOMB CONF, P23, DOI 10.1109/ColumbianCC.2015.7333401
   Song Y, 2018, DES AUT TEST EUROPE, P779, DOI 10.23919/DATE.2018.8342112
   Stuecheli J, 2010, CONF PROC INT SYMP C, P72, DOI 10.1145/1816038.1815972
   Subramanian L, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P62, DOI 10.1145/2830772.2830803
   Sutton R. S., 1998, INTRO REINFORCEMENT, V2
   Tune E, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P185, DOI 10.1109/HPCA.2001.903262
   Wang PH, 2016, DES AUT CON, DOI 10.1145/2897937.2898036
NR 32
TC 7
Z9 7
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2020
VL 18
IS 6
AR 115
DI 10.1145/3362100
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ8DE
UT WOS:000512285500004
DA 2024-07-18
ER

PT J
AU Gonçalves, LR
   De Moura, RF
   Carro, L
AF Goncalves, Larissa Rozales
   De Moura, Rafael Fao
   Carro, Luigi
TI Aggressive Energy Reduction for Video Inference with Software-only
   Strategies
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Convolutional Neural Networks; frame predicton; computation reuse
ID NEURAL-NETWORK
AB In the past years, several works have proposed custom hardware and software-based techniques for the acceleration of Convolutional Neural Networks (CNNs). Most of these works focus on saving computations by changing the used precision or modifying frame processing. To reach a more aggressive energy reduction, in this paper we propose software-only modifications to the CNNs inference process.
   Our approach exploits the inherent locality in videos by replacing entire frame computations with a movement prediction algorithm. Furthermore, when a frame must be processed, we avoid energy-demanding floating-point operations, and at the same time reduce memory accesses by employing look-up tables in place of the original convolutions.
   Using the proposed approach, one can reach significant energy gains of more than 25x for security cameras, and 12x for moving vehicles applications, with only small software modifications.
C1 [Goncalves, Larissa Rozales; De Moura, Rafael Fao; Carro, Luigi] Univ Fed Rio Grande do Sul, Porto Alegre, RS, Brazil.
C3 Universidade Federal do Rio Grande do Sul
RP Gonçalves, LR (corresponding author), Univ Fed Rio Grande do Sul, Porto Alegre, RS, Brazil.
EM lrgoncalves@inf.ufrgs.br; rfmoura@inf.ufrgs.br; carro@inf.ufrgs.br
RI Carro, Luigi/AAR-8819-2020
OI Carro, Luigi/0000-0002-7402-4780
FU CAPES; CNPq; FAPERGS
FX This work was supported by CAPES, CNPq and FAPERGS.
CR [Anonymous], 2018, COMPUTER VISION PATT
   [Anonymous], 2018, ARXIV180311232
   [Anonymous], INT C NEUR INT PROC
   [Anonymous], IEEE T PATTERN ANAL
   [Anonymous], 2016, CVPR
   [Anonymous], ELECT J DIFFEREN EQU
   Bao L, 2018, IEEE INT CONF BIG DA, P181, DOI 10.1109/BigData.2018.8622018
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YS, 2001, IEEE T IMAGE PROCESS, V10, P1212, DOI 10.1109/83.935037
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Choquette J, 2018, IEEE MICRO, V38, P42, DOI 10.1109/MM.2018.022071134
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dollar P., 2009, Pedestrian detection: A benchmark
   Fathi A., 2011, 2011 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), P3281, DOI 10.1109/CVPR.2011.5995444
   Han S., 2015, DEEP COMPRESSION COM
   Hegde K, 2018, CONF PROC INT SYMP C, P674, DOI 10.1109/ISCA.2018.00062
   Howard A. G., 2017, ARXIV170404861
   Hubara I., 2017, J MACH LEARN RES, V18, P1
   Jakubowski M, 2013, OPTO-ELECTRON REV, V21, P86, DOI 10.2478/s11772-013-0071-0
   Jiao X, 2018, DES AUT TEST EUROPE, P1223, DOI 10.23919/DATE.2018.8342202
   Kang D, 2017, PROC VLDB ENDOW, V10, P1586, DOI 10.14778/3137628.3137664
   Karpathy A, 2014, PROC CVPR IEEE, P1725, DOI 10.1109/CVPR.2014.223
   Li Y, 2015, PROC CVPR IEEE, P287, DOI 10.1109/CVPR.2015.7298625
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Muralimanohar Naveen, 2009, Technical report, V27, P28
   Ng JYH, 2015, PROC CVPR IEEE, P4694, DOI 10.1109/CVPR.2015.7299101
   Raha A, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126531
   Razlighi MS, 2017, DES AUT TEST EUROPE, P1775, DOI 10.23919/DATE.2017.7927280
   Redmon J, 2017, PROC CVPR IEEE, P6517, DOI 10.1109/CVPR.2017.690
   Redmon Joseph, 2013, Darknet: Open Source Neural Networks in C, DOI DOI 10.1109/CVPR.2016.91
   Riera M, 2018, CONF PROC INT SYMP C, P57, DOI 10.1109/ISCA.2018.00016
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shafiee M.J., 2017, PREPRINT
   Sodani Avinash, 2015, 2015 IEEE Hot Chips 27 Symposium (HCS), DOI 10.1109/HOTCHIPS.2015.7477467
   Suresh A, 2017, CC'17: PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, P45, DOI 10.1145/3033019.3033024
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
   Wu JX, 2016, PROC CVPR IEEE, P4820, DOI 10.1109/CVPR.2016.521
NR 38
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 46
DI 10.1145/3358174
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700002
DA 2024-07-18
ER

PT J
AU Ruaro, M
   Jantsch, A
   Moraes, FG
AF Ruaro, Marcelo
   Jantsch, Axel
   Moraes, Fernando Gehm
TI Self-Adaptive QoS Management of Computation and Communication Resources
   in Many-Core SoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Quality of service; many-core; self-adaptation; prediction
ID ALLOCATION
AB Providing quality of service (QoS) for many-core systems with dynamic application admission is challenging due to the high amount of resources to manage and the unpredictability of computation and communication events. Related works propose a self-adaptive QoS mechanism concerned either in communication or computation resources, lacking, however, a comprehensive QoS management of both. Assuming a many-core system with QoS monitoring, runtime circuit-switching establishment, task migration, and a soft real-time task scheduler, this work fills this gap by proposing a novel self-adaptive QoS management. The contribution of this proposal comes with the following features in the QoS management: (i) comprehensiveness, by covering communication and computation resources; (10 online, adopting the ODA (Observe, Decide, Act) runtime closed-loop adaptation; and (ill) reactive and proactive decisions, by using a dynamic application profile extraction technique, which enables the QoS management to be aware of the profile of running applications, allowing it to take proactive decisions based on a prediction analysis. The proposed QoS management adopts a decentralized organization by partitioning the system in clusters, each one managed by a dedicated processor, making the proposal scalable. Results show that the proactive feature accurately extracts the applications' profile, and can prevent future QoS violations. The synergy of reactive and proactive decisions was able to sustain QoS, reducing the deadline miss rate by 99.5% with a severe disturbance in communication and computation levels, and avoiding deadline misses up to 70% of system utilization.
C1 [Ruaro, Marcelo; Moraes, Fernando Gehm] Pontificia Univ Catolica Rio Grande do Sul, Av Ipiranga 6681, BR-90619900 Porto Alegre, RS, Brazil.
   [Jantsch, Axel] TU Wien, Gusshausstr 27-29, Vienna, Austria.
C3 Pontificia Universidade Catolica Do Rio Grande Do Sul; Technische
   Universitat Wien
RP Moraes, FG (corresponding author), Pontificia Univ Catolica Rio Grande do Sul, Av Ipiranga 6681, BR-90619900 Porto Alegre, RS, Brazil.
EM marcelo.ruaro@acad.pucrs.br; axel.jantsch@tuwien.ac.at;
   fernando.moraes@pucrs.br
RI Ruaro, Marcelo/AAW-9117-2021; Moraes, Fernando Gehm/F-7488-2012
OI Ruaro, Marcelo/0000-0001-5995-435X; Moraes, Fernando
   Gehm/0000-0001-6126-6847; Jantsch, Axel/0000-0003-2251-0004
FU FAPERGS [18/2551-000501-0]; CNPq [302531/2016-5]
FX Author Fernando Gehm Moraes is supported by FAPERGS (17/2551-0001196-1)
   and CNPq (302531/2016-5), Brazilian funding agencies. Author Marcelo
   Ruaro is supported by FAPERGS (18/2551-000501-0).
CR Abich G, 2016, IEEE I C ELECT CIRC, P712, DOI 10.1109/ICECS.2016.7841301
   Abousamra Ahmed, 2013, DAC, DOI 10.1145/2463209.2488778
   [Anonymous], P INT S SYST ON CHIP
   [Anonymous], P IEEE INT S CIRC SY
   Bohnenstiehl B, 2017, IEEE J SOLID-ST CIRC, V52, P891, DOI 10.1109/JSSC.2016.2638459
   Castilhos Guilherme, 2013, 2013 IEEE Computer Society Annual Symposium on VLSI. Emerging VLSI Technologies and Architectures (ISVLSI), P153, DOI 10.1109/ISVLSI.2013.6654651
   Delimitrou C, 2013, ACM T COMPUT SYST, V31, DOI 10.1145/2556583
   Dutt N, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2973275
   Ganeshpure Kunal, 2013, 2013 IEEE Computer Society Annual Symposium on VLSI. Emerging VLSI Technologies and Architectures (ISVLSI), P171, DOI 10.1109/ISVLSI.2013.6654654
   GAPH PUCRS, 2018, HERM MULT SYST ON CH
   Hoffmann H., 2013, EMBEDDED SOFTWARE EM, P1, DOI DOI 10.1109/EMSOFT.2013.6658597
   Jantsch A, 2017, IEEE DES TEST, V34, P8, DOI 10.1109/MDAT.2017.2757143
   Joven J, 2013, PARALLEL COMPUT, V39, P549, DOI 10.1016/j.parco.2013.06.002
   Jung H, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584658
   Lewis PR, 2016, NAT COMPUT SER, P1, DOI 10.1007/978-3-319-39675-0_1
   Loubet N, 2017, S VLSI TECH, pT230, DOI 10.23919/VLSIT.2017.7998183
   Mangano Daniele, 2010, P 3 INT WORKSH NETW, P17, DOI [10.1145/1921249.1921255, DOI 10.1145/1921249.1921255]
   Ost L, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442125
   Park S, 2014, 2014 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2014), P46, DOI 10.1109/EUC.2014.16
   Petrucci V, 2015, INT S HIGH PERF COMP, P246, DOI 10.1109/HPCA.2015.7056037
   Quan W, 2016, DES AUTOM EMBED SYST, V20, P311, DOI 10.1007/s10617-016-9179-z
   Ruaro M, 2017, ISCAS, P1, DOI [10.1109/ISCAS.2017.8050257, DOI 10.1109/ISCAS.2017.8050257]
   Ruaro M, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P341, DOI 10.1145/2902961.2903027
   Ruaro M, 2015, IEEE T VLSI SYST, V23, P1077, DOI 10.1109/TVLSI.2014.2331135
   Singh AK, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3057267
   Winter M, 2011, DES AUT TEST EUROPE, P413
NR 26
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2019
VL 18
IS 4
AR 37
DI 10.1145/3328755
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PY
UT WOS:000496744100009
OA Green Published
DA 2024-07-18
ER

PT J
AU Zhong, GW
   Dubey, A
   Tan, C
   Mitra, T
AF Zhong, Guanwen
   Dubey, Akshat
   Tan, Cheng
   Mitra, Tulika
TI Synergy: An HW/SW Framework for High Throughput CNNs on Embedded
   Heterogeneous SoC
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware/software co-design; CNNs; FPGAs; heterogeneous computing;
   accelerator abstraction; multi-threading; work stealing
AB Convolutional Neural Networks (CNN) have been widely deployed in diverse application domains. There has been significant progress in accelerating both their training and inference using high-performance GPUs, FPGAs, and custom ASICs for datacenter-scale environments. The recent proliferation of mobile and Internet of Things (IoT) devices have necessitated real-time, energy-efficient deep neural network inference on embedded-class, resource-constrained platforms. In this context, we present Synergy, an automated, hardware-software co-designed, pipelined, high-throughput CNN inference framework on embedded heterogeneous system-on-chip (SoC) architectures (Xilinx Zynq). Synergy leverages, through multi-threading, all the available on-chip resources, which includes the dual-core ARM processor along with the FPGA and the NEON Single-Instruction Multiple-Data (SIMD) engines as accelerators. Moreover, Synergy provides a unified abstraction of the heterogeneous accelerators (FPGA and NEON) and can adapt to different network configurations at runtimewithout changing the underlying hardware accelerator architecture by balancing workload across accelerators through work-stealing. Synergy achieves 7.3X speedup, averaged across seven CNN models, over a well-optimized software-only solution. Synergy demonstrates substantially better throughput and energy-efficiency compared to the contemporary CNN implementations on the same SoC architecture.
C1 [Zhong, Guanwen; Dubey, Akshat; Tan, Cheng; Mitra, Tulika] Natl Univ Singapore, Singapore, Singapore.
C3 National University of Singapore
RP Zhong, GW (corresponding author), Natl Univ Singapore, Singapore, Singapore.
EM zhguanwen@gmail.com; akshatdubey@nus.edu.sg; tancheng@comp.nus.edu.sg;
   tulika@comp.nus.edu.sg
RI Mitra, Tulika/HCI-5887-2022; Mitra, Tulika/J-4464-2017
OI Zhong, Guanwen/0000-0003-0746-2921; Mitra, Tulika/0000-0003-4136-4188;
   Tan, Cheng/0000-0003-3727-2889
FU Singapore Ministry of Education Academic Research Fund Tier 2
   [MOE2015-T2-2-088]
FX This work was partially supported by Singapore Ministry of Education
   Academic Research Fund Tier 2 MOE2015-T2-2-088.
CR Dundar A, 2017, IEEE T NEUR NET LEAR, V28, P1572, DOI 10.1109/TNNLS.2016.2545298
   Guan YJ, 2017, ANN IEEE SYM FIELD P, P152, DOI 10.1109/FCCM.2017.25
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   Hashemi S, 2017, DES AUT TEST EUROPE, P1474, DOI 10.23919/DATE.2017.7927224
   Hegde G, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2968511
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Kim JH, 2017, 2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P268, DOI 10.1109/SOCC.2017.8226056
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lübbers E, 2009, ACM T EMBED COMPUT S, V9, DOI 10.1145/1596532.1596540
   Nagi J., 2011, 2011 IEEE International Conference on Signal and Image Processing Applications (ICSIPA 2011), P342, DOI 10.1109/ICSIPA.2011.6144164
   Netzer Y., 2011, NIPS WORKSH DEEP LEA
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Redmon Joseph, 2018, DARKNET OPEN SOURCE
   Ruthing Christoph, 2016, THESIS
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   Suda N, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P16, DOI 10.1145/2847263.2847276
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Venieris SI, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P291, DOI 10.1145/3020078.3021791
   Venieris SI, 2016, ANN IEEE SYM FIELD P, P40, DOI 10.1109/FCCM.2016.22
   Wang YL, 2016, ADV SOC SCI EDUC HUM, V77, P110
   Zhan C, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967011
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang C, 2016, I SYMPOS LOW POWER E, P326, DOI 10.1145/2934583.2934644
   Zhong GW, 2017, DES AUT TEST EUROPE, P1141, DOI 10.23919/DATE.2017.7927161
NR 24
TC 24
Z9 27
U1 1
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2019
VL 18
IS 2
AR 13
DI 10.1145/3301278
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AM
UT WOS:000473746500002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Seo, H
   Jeong, I
   Lee, J
   Kim, WH
AF Seo, Hwajeong
   Jeong, Ilwoong
   Lee, Jungkeun
   Kim, Woo-Hwan
TI Compact Implementations of ARX-Based Block Ciphers on IoT Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE LEA; HIGHT; block cipher; FELICS; AVR; MSP; ARM; Internet of Things;
   software implementation
AB In this article, we present implementations for Addition, Rotation, and eXclusive-or (ARX)-based block ciphers, including LEA and HIGHT, on IoT devices, including 8-bit AVR, 16-bit MSP, 32-bit ARM, and 32-bit ARM-NEON processors. We optimized 32-/8-bitwise ARX operations for LEA and HIGHT block ciphers by considering variations in word size, the number of general purpose registers, and the instruction set of the target IoT devices. Finally, we achieved the most compact implementations of LEA and HIGHT block ciphers. The implementations were fairly evaluated through the Fair Evaluation of Lightweight Cryptographic Systems framework, and implementations won the competitions in the first and the second rounds.
C1 [Seo, Hwajeong] Hansung Univ, Seoul, South Korea.
   [Jeong, Ilwoong; Lee, Jungkeun; Kim, Woo-Hwan] Natl Secur Res Inst, POB 1, Yuseong 34186, Daejeon, South Korea.
C3 Hansung University
RP Seo, H (corresponding author), Hansung Univ, Seoul, South Korea.
EM hwajeong84@gmail.com; iw98jeong@nsr.re.kr; jklee@nsr.re.kr;
   whkim5@nsr.re.lcr
RI seo, hwajeong/AAG-9052-2019
FU Institute for Information & Communications Technology Promotion (IITP)
   grant - Korean government (MSIT) [2017-0-00267]; Hansung University
FX This work was supported by an Institute for Information & Communications
   Technology Promotion (IITP) grant funded by the Korean government (MSIT)
   (Grant No. 2017-0-00267). This research of Hwajeong Seo was financially
   supported by Hansung University.
CR [Anonymous], 2013, INT WORKSH INF SEC A
   [Anonymous], INT WORKSH INF SEC A
   [Anonymous], 2013, P INT C INF SEC CRYP
   [Anonymous], 2015, IACR CRYPTOL EPRINT, DOI DOI 10.1007/S13389-018-0193-X
   [Anonymous], 2014, INT C CRYPT INF SEC
   Beaulieu R., 2015, P 52 ANN DES AUT C, P175
   Beaulieu R., 2014, INT WORKSHOP LIGHTWE, P3, DOI 10.1007/978-3-319
   Biryukov A, 2015, NIST WORKSH LIGHTW C
   Coron JS, 2014, LECT NOTES COMPUT SC, V8424, P410, DOI 10.1007/978-3-662-43933-3_21
   Eisenbarth Thomas, 2012, Progress in Cryptology - AFRICACRYPT 2012. Proceedings 5th International Conference on Cryptology in Africa, P172, DOI 10.1007/978-3-642-31410-0_11
   Eisenbarth T, 2007, IEEE DES TEST COMPUT, V24, P522, DOI 10.1109/MDT.2007.178
   Ferguson Niels, 2010, Submission to NIST (round 3)
   Hong D, 2006, LECT NOTES COMPUT SC, V4249, P46, DOI 10.1007/11894063_4
   Junwei Wang, 2015, Topics in Cryptology - CT-RSA 2015. The Cryptographers' Track at the RSA Conference 2015. Proceedings: LNCS 9048, P181, DOI 10.1007/978-3-319-16715-2_10
   Mouha N, 2014, LECT NOTES COMPUT SC, V8781, P306, DOI 10.1007/978-3-319-13051-4_19
   Osvik DA, 2010, LECT NOTES COMPUT SC, V6147, P75, DOI 10.1007/978-3-642-13858-4_5
   Park TS, 2016, PEDIATRIC NEUROSURGERY: TRICKS OF THE TRADE, P1, DOI 10.1109/PlatCon.2016.7456813
   Park Taehwan, 2015, INT WORKSH INF SEC A, P41
   Seo H., 2015, INT WORKSH INF SEC A, P28
NR 19
TC 18
Z9 19
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 60
DI 10.1145/3173455
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800003
DA 2024-07-18
ER

PT J
AU Mozaffari-Kermani, M
   Azarderakhsh, R
   Sarker, A
   Jalali, A
AF Mozaffari-Kermani, Mehran
   Azarderakhsh, Reza
   Sarker, Ausmita
   Jalali, Amir
TI Efficient and Reliable Error Detection Architectures of
   Hash-Counter-Hash Tweakable Enciphering Schemes
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Application-specific integrated circuit (ASIC); low complexity;
   reliability; tweakable enciphering schemes
AB Through pseudorandom permutation, tweakable enciphering schemes (TES) constitute block cipher modes of operation which perform length-preserving computations. The state-of-the-art research has focused on different aspects of TES, including implementations on hardware [field-programmable gate array (FPGA)/application-specific integrated circuit (ASIC)] and software (hard/soft-core microcontrollers) platforms, algorithmic security, and applicability to sensitive, security-constrained usage models. In this article, we propose efficient approaches for protecting such schemes against natural and malicious faults. Specifically, noting that intelligent attackers do not merely get confined to injecting multiple faults, one major benchmark for the proposed schemes is evaluation toward biased and burst fault models. We evaluate a variant of TES, i.e., the Hash-Counter-Hash scheme, which involves polynomial hashing as other variants are either similar or do not constitute finite field multiplication which, by far, is the most involved operation in TES. In addition, we benchmark the overhead and performance degradation on the ASIC platform. The results of our error injection simulations and ASIC implementations show the suitability of the proposed approaches for a wide range of applications including deeply embedded systems.
C1 [Mozaffari-Kermani, Mehran; Sarker, Ausmita] Univ S Florida, Dept Comp Sci & Engn, 4202 E Fowler Ave, Tampa, FL 33620 USA.
   [Azarderakhsh, Reza; Jalali, Amir] Florida Atlantic Univ, Dept Comp & Elect Engn & Comp Sci, 777 Glades Rd EE 403, Boca Raton, FL 33431 USA.
C3 State University System of Florida; University of South Florida; State
   University System of Florida; Florida Atlantic University
RP Mozaffari-Kermani, M (corresponding author), Univ S Florida, Dept Comp Sci & Engn, 4202 E Fowler Ave, Tampa, FL 33620 USA.
EM mehran2@usf.edu; razarderakhsh@fau.edu; asarker@mail.usf.edu;
   ajalali2016@fau.edu
RI Sarker, Ausmita/AAH-8854-2019; Jalali, Ali Akbar/T-5628-2018; Mozaffari
   Kermani, Mehran/IAR-5293-2023
OI Mozaffari Kermani, Mehran/0000-0003-4513-3109; Sarker,
   Ausmita/0000-0002-1142-8171
FU U.S. federal agency [60NANB16D245]; U.S. Department of Commerce,
   National Institute of Standards and Technology (NIST)
FX This work has been supported by the U.S. federal agency award
   60NANB16D245 granted from U.S. Department of Commerce, National
   Institute of Standards and Technology (NIST) to Mehran Mozaffari Kermani
   and Reza Azarderakhsh.
CR Ahir P, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3055514
   [Anonymous], P1619 IEEE SISWG
   [Anonymous], ACM T EMBEDDED COMPU
   [Anonymous], 2013, CRYPTOL EPRINT ARCH
   [Anonymous], TWEAKABLE ENCIPHERIN
   [Anonymous], 2015, IACR CRYPTOLOGY EPRI
   Bayat-Sarmadi S, 2014, IEEE T COMPUT AID D, V33, P1105, DOI 10.1109/TCAD.2014.2307002
   Bernstein DanielJ., 2007, POLYNOMIAL EVALUATIO
   Bhaumik R, 2015, LECT NOTES COMPUT SC, V9453, P159, DOI 10.1007/978-3-662-48800-3_7
   Chakraborty D, 2008, IEEE T INFORM THEORY, V54, P1683, DOI 10.1109/TIT.2008.917623
   Chakraborty D, 2018, J CRYPTOGR ENG, V8, P49, DOI 10.1007/s13389-016-0147-0
   Chakraborty D, 2013, IEEE T COMPUT, V62, P279, DOI 10.1109/TC.2011.227
   De Cannière C, 2009, LECT NOTES COMPUT SC, V5747, P272
   Guo J, 2011, LECT NOTES COMPUT SC, V6917, P326, DOI 10.1007/978-3-642-23951-9_22
   Guo XF, 2015, J CRYPTOGR ENG, V5, P153, DOI 10.1007/s13389-014-0092-8
   Guo XF, 2013, IEEE T COMPUT AID D, V32, P1595, DOI 10.1109/TCAD.2013.2263037
   Halevi S, 2004, LECT NOTES COMPUT SC, V3348, P315
   Halevi S, 2004, LECT NOTES COMPUT SC, V2964, P292
   Halevi S, 2003, LECT NOTES COMPUT SC, V2729, P482
   Halevi S, 2007, LECT NOTES COMPUT SC, V4622, P412
   Karaklajic D, 2013, IEEE T VLSI SYST, V21, P2295, DOI 10.1109/TVLSI.2012.2231707
   Liskov M, 2002, LECT NOTES COMPUT SC, V2442, P31
   Maistri P, 2008, IEEE T COMPUT, V57, P1528, DOI 10.1109/TC.2008.149
   Mancillas-López C, 2010, IEEE T COMPUT, V59, P1547, DOI 10.1109/TC.2010.64
   Moradi A, 2011, LECT NOTES COMPUT SC, V6632, P69, DOI 10.1007/978-3-642-20465-4_6
   Mozaffari-Kermani M, 2008, LECT NOTES COMPUT SC, V5154, P113
   Mozaffari-Kermani M, 2015, INT SYM DEFEC FAU TO, P103, DOI 10.1109/DFT.2015.7315144
   Mozaffari-Kermani M, 2014, IEEE EMBED SYST LETT, V6, P89, DOI 10.1109/LES.2014.2365099
   Mozaffari-Kermani M, 2013, IEEE T IND ELECTRON, V60, P5925, DOI 10.1109/TIE.2012.2228144
   Mozaffari-Kermani M, 2012, IEEE T COMPUT, V61, P1165, DOI 10.1109/TC.2011.125
   Mozaffari-Kermani M, 2010, IEEE T COMPUT, V59, P608, DOI 10.1109/TC.2010.33
   Natale G, 2009, J ELECTRON TEST, V25, P269, DOI 10.1007/s10836-009-5106-6
   Peyrin T, 2016, LECT NOTES COMPUT SC, V9814, P33, DOI 10.1007/978-3-662-53018-4_2
   RABIN MO, 1972, COMMUN PUR APPL MATH, V25, P433, DOI 10.1002/cpa.3160250405
   Satoh A, 2009, IEEE T COMPUT, V58, P917, DOI 10.1109/TC.2008.217
   Shibutani K, 2011, LECT NOTES COMPUT SC, V6917, P342, DOI 10.1007/978-3-642-23951-9_23
   Standaert FX, 2006, LECT NOTES COMPUT SC, V3928, P222
   Yasin M, 2015, INT SYM DEFEC FAU TO, P97, DOI 10.1109/DFT.2015.7315143
   Yen CH, 2006, IEEE T COMPUT, V55, P720, DOI 10.1109/TC.2006.90
NR 39
TC 10
Z9 10
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 54
DI 10.1145/3159173
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500026
DA 2024-07-18
ER

PT J
AU O'Neal, K
   Brisk, P
   Abousamra, A
   Waters, Z
   Shriver, E
AF O'Neal, Kenneth
   Brisk, Philip
   Abousamra, Ahmed
   Waters, Zack
   Shriver, Emily
TI GPU Performance Estimation using Software Rasterization and Machine
   Learning
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE GPU simulation; predictive model; random forest regression
ID ACCURATE; SIMULATION; SELECTION; MODEL
AB This paper introduces a predictive modeling framework to estimate the performance of GPUs during pre-silicon design. Early-stage performance prediction is useful when simulation times impede development by rendering driver performance validation, API conformance testing and design space explorations infeasible. Our approach builds a Random Forest regression model to analyze DirectX 3D workload behavior when executed by a software rasterizer, which we have extended with a workload characterizer to collect further performance information via program counters. In addition to regression models, this work produces detailed feature rankings which can provide valuable architectural insight, and accurate performance estimates for an Intel integrated Skylake generation GPU. Our models achieve reasonable out-of-sample-error rates of 14%, with an average simulation speedup of 327x.
C1 [O'Neal, Kenneth] Univ Calif Riverside, Winston Chung Hall,Room 464, Riverside, CA 92521 USA.
   [Brisk, Philip] Univ Calif Riverside, Winston Chung Hall,Room 339, Riverside, CA 92521 USA.
   [Abousamra, Ahmed; Waters, Zack; Shriver, Emily] Intel Corp, Santa Clara, CA 95051 USA.
   [Abousamra, Ahmed; Waters, Zack; Shriver, Emily] 2501 NE Century Blvd, Hillsboro, OR 97124 USA.
C3 University of California System; University of California Riverside;
   University of California System; University of California Riverside;
   Intel Corporation
RP O'Neal, K (corresponding author), Univ Calif Riverside, Winston Chung Hall,Room 464, Riverside, CA 92521 USA.
RI Brisk, Philip/T-1258-2019
OI Abousamra, Ahmed/0000-0003-1768-9425; Brisk, Philip/0000-0003-0083-9781
FU National Science Foundation [CCF-528181]
FX This work is supported by the National Science Foundation, under grant
   CCF-528181.
CR AKAIKE H, 1974, IEEE T AUTOMAT CONTR, VAC19, P716, DOI 10.1109/TAC.1974.1100705
   [Anonymous], COMP ARCH INT PROC G
   [Anonymous], 2009, P WORKSH POW AW COMP
   [Anonymous], EFFICIENTLY EXPLORIN
   [Anonymous], INT OP SOURC HD GRAP
   [Anonymous], RANDOM FORESTS REGRE
   [Anonymous], AKAD KIADO
   [Anonymous], OPENSWR SCAL HIGH PE
   [Anonymous], WIND HARDS CERT KIT
   Ardalani N, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P725, DOI 10.1145/2830772.2830780
   Bailey PE, 2014, PROC INT CONF PARAL, P371, DOI 10.1109/ICPP.2014.46
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Blewitt ME, 2008, NAT GENET, V40, P663, DOI 10.1038/ng.142
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Breiman L., 2001, Mach. Learn., V45, P5
   Chen JM, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P57, DOI 10.1109/ICCD.2011.6081376
   Chiou D, 2007, INT SYMP MICROARCH, P249, DOI 10.1109/MICRO.2007.36
   Genbrugge D., 2010, HIGH PERFORMANCE COM, P1
   Gerum C, 2015, DES AUT TEST EUROPE, P217
   Guo Q, 2016, IEEE T COMPUT AID D, V35, P433, DOI 10.1109/TCAD.2015.2481796
   Hastie T., 2001, ELEMENTS STAT LEARNI, DOI 10.1007/978-0-387-84858-7_2
   Kohavi R., 1995, IJCAI-95. Proceedings of the Fourteenth International Joint Conference on Artificial Intelligence, P1137
   Lee BC, 2006, ACM SIGPLAN NOTICES, V41, P185, DOI [10.1145/1168917.1168881, 10.1145/1168919.1168881]
   Miller JE, 2010, INT S HIGH PERF COMP, P295
   Del Barrio VM, 2006, INT SYM PERFORM ANAL, P231
   Sherwood T, 2002, ACM SIGPLAN NOTICES, V37, P45, DOI 10.1145/605432.605403
   Song SW, 2013, INT PARALL DISTRIB P, P673, DOI 10.1109/IPDPS.2013.73
   Tibshirani R, 1996, J ROY STAT SOC B, V58, P267, DOI 10.1111/j.2517-6161.1996.tb02080.x
   Ubal R, 2012, INT CONFER PARA, P335
   Wu G, 2015, INT S HIGH PERF COMP, P564, DOI 10.1109/HPCA.2015.7056063
   Wunderlich RE, 2003, CONF PROC INT SYMP C, P84, DOI 10.1109/ISCA.2003.1206991
   Ying Zhang, 2011, Proceedings of the 2011 6th IEEE International Conference on Networking, Architecture, and Storage (NAS 2011), P149, DOI 10.1109/NAS.2011.51
   Zheng X., 2016, Proc. of Design Autom. Conf, P4
   Zhibin Yu, 2013, Performance Evaluation Review, V41, P331
   Zou H, 2005, J R STAT SOC B, V67, P301, DOI 10.1111/j.1467-9868.2005.00503.x
NR 35
TC 7
Z9 7
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 148
DI 10.1145/3126557
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800031
OA Green Published
DA 2024-07-18
ER

PT J
AU Yantir, HE
   Eltawil, AM
   Kurdahi, FJ
AF Yantir, Hasan Erdem
   Eltawil, Ahmed M.
   Kurdahi, Fadi J.
TI Approximate Memristive In-memory Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Memristor; in-memory computing; memristive associative processor (MAP);
   approximate computing; memristance scaling; approximate storage;
   architecture
ID ARCHITECTURE; VARIABILITY
AB The bottleneck between the processing elements and memory is the biggest issue contributing to the scalability problem in computing. In-memory computation is an alternative approach that combines memory and processor in the same location, and eliminates the potential memory bottlenecks. Associative processors are a promising candidate for in-memory computation, however the existing implementations have been deemed too costly and power hungry. Approximate computing is another promising approach for energy-efficient digital system designs where it sacrifices the accuracy for the sake of energy reduction and speedup in error-resilient applications. In this study, approximate in-memory computing is introduced in memristive associative processors. Two approximate computing methodologies are proposed; bit trimming and memristance scaling. Results show that the proposed methods not only reduce energy consumption of in-memory parallel computing but also improve their performance. As compared to other existing approximate computing methodologies on different architectures (e.g., CPU, GPU, and ASIC), approximate memristive in-memory computing exhibits better results in terms of energy reduction (up to 80x) and speedup (up to 20x) on a variety of benchmarks from different domains when quality degradation is limited to 10% and it confirms that memristive associative processors provide a highly-promising platform for approximate computing.
C1 [Yantir, Hasan Erdem; Eltawil, Ahmed M.; Kurdahi, Fadi J.] Univ Calif Irvine, Ctr Embedded & Cyber Phys Syst, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Yantir, HE (corresponding author), Univ Calif Irvine, Ctr Embedded & Cyber Phys Syst, Irvine, CA 92697 USA.
RI Eltawil, Ahmed/M-6893-2019; Yantir, Hasan/AAJ-3472-2021
OI Eltawil, Ahmed/0000-0003-1849-083X; Kurdahi, Fadi/0000-0002-6982-365X
CR [Anonymous], 1976, Content Addressable Parallel Processors
   [Anonymous], 2011, P DESIGN AUTOMAT TES, DOI DOI 10.1109/DATE.2011.5763154
   [Anonymous], 1991, ASS COMPUTING PROGRA
   [Anonymous], 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, DOI [DOI 10.1145/2485922.2485939, 10.1145/2508148.2485939]
   [Anonymous], IEEE T EMERGING TOPI
   [Anonymous], IN PLAC ASS COMP
   [Anonymous], 4M 512 K AU 8 BIT SP
   Arizona State University, 2012, PREDICTIVE TECHNOLOG
   Chang T, 2011, ACS NANO, V5, P7669, DOI 10.1021/nn202983n
   CHUA LO, 1971, IEEE T CIRCUITS SYST, VCT18, P507, DOI 10.1109/TCT.1971.1083337
   Edwards AH, 2015, P IEEE, V103, P1004, DOI 10.1109/JPROC.2015.2441752
   Eshraghian K, 2011, IEEE T VLSI SYST, V19, P1407, DOI 10.1109/TVLSI.2010.2049867
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Garbin D, 2016, SOLID STATE ELECTRON, V115, P126, DOI 10.1016/j.sse.2015.09.004
   Halawani Y, 2016, IEEE T VLSI SYST, V24, P1003, DOI 10.1109/TVLSI.2015.2440392
   Imani M, 2016, DES AUT TEST EUROPE, P1327
   Karakonstantis G, 2012, J SIGNAL PROCESS SYS, V68, P415, DOI 10.1007/s11265-011-0631-9
   Karpuzcu UR, 2013, IEEE MICRO, V33, P6, DOI 10.1109/MM.2013.71
   Kim KM, 2016, SCI REP-UK, V6, DOI 10.1038/srep20085
   Li H, 2017, IEEE CONSUM ELECTR M, V6, P94, DOI 10.1109/MCE.2016.2614523
   Li J, 2014, IEEE J SOLID-ST CIRC, V49, P896, DOI 10.1109/JSSC.2013.2292055
   Li SC, 2016, DES AUT CON, DOI [10.1109/ICAUMS.2016.8479697, 10.1145/2897937.2898064]
   Miao F, 2011, ADV MATER, V23, P5633, DOI 10.1002/adma.201103379
   Misailovic Sasa, 2010, 32 INT C SOFTW ENG, p25S34, DOI [10.1145/1806799.1806808, DOI 10.1145/1806799.1806808]
   Rahimi A, 2015, DES AUT TEST EUROPE, P1497
   Ralph DC, 2008, J MAGN MAGN MATER, V320, P1190, DOI 10.1016/j.jmmm.2007.12.019
   Roy K, 2013, IEEE INT SYMP DESIGN, P5, DOI 10.1109/DDECS.2013.6549776
   SCHERSON ID, 1989, J PARALLEL DISTR COM, V6, P69, DOI 10.1016/0743-7315(89)90043-9
   Schinkel D., 2007, 2007 IEEE INT SOL ST, P314, DOI DOI 10.1109/ISSCC.2007.373420
   Sidiroglou-Douskos Stelios, 2011, P ACM SIGSOFT S EUR, P124, DOI 10.1145/2025113.2025133
   Sinha S, 2012, DES AUT CON, P283
   Strukov DB, 2008, NATURE, V453, P80, DOI 10.1038/nature06932
   Venkataramani S, 2012, DES AUT CON, P796
   Yakopcic C, 2013, IEEE T COMPUT AID D, V32, P1201, DOI 10.1109/TCAD.2013.2252057
   Yantir HE, 2016, PR IEEE COMP DESIGN, P49, DOI 10.1109/ICCD.2016.7753260
   Yavits L, 2015, IEEE COMPUT ARCHIT L, V14, P148, DOI 10.1109/LCA.2014.2374597
   Yavits L, 2015, IEEE T COMPUT, V64, P368, DOI 10.1109/TC.2013.220
   Yazdanbakhsh A, 2017, IEEE DES TEST, V34, P60, DOI 10.1109/MDAT.2016.2630270
   Yazdanbakhsh A, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P482, DOI 10.1145/2830772.2830810
   Yazdanbakhsh A, 2015, DES AUT TEST EUROPE, P812
NR 40
TC 21
Z9 24
U1 1
U2 35
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 129
DI 10.1145/3126526
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800012
DA 2024-07-18
ER

PT J
AU Jayakumar, H
   Raha, A
   Stevens, JR
   Raghunathan, V
AF Jayakumar, Hrishikesh
   Raha, Arnab
   Stevens, Jacob R.
   Raghunathan, Vijay
TI Energy-Aware Memory Mapping for Hybrid FRAM-SRAM MCUs in
   Intermittently-Powered IoT Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Intermittently powered systems; internet of things; energy harvesting;
   ferroelectric RAM; batteryless systems; checkpointing
ID ARCHITECTURE; TIME
AB Forecasts project that by 2020, there will be around 50 billion devices connected to the Internet of Things (IoT), most of which will operate untethered and unplugged. While environmental energy harvesting is a promising solution to power these IoT edge devices, it introduces new complexities due to the unreliable nature of ambient energy sources. In the presence of an unreliable power supply, frequent checkpointing of the system state becomes imperative, and recent research has proposed the concept of in-situ checkpointing by using ferroelectric RAM (FRAM), an emerging non-volatile memory technology, as unified memory in these systems. Even though an entirely FRAM-based solution provides reliability, it is energy inefficient compared to SRAM due to the higher access latency of FRAM. On the other hand, an entirely SRAM-based solution is highly energy efficient but is unreliable in the face of power loss. This paper advocates an intermediate approach in hybrid FRAM-SRAM microcontrollers that involves judicious memory mapping of program sections to retain the reliability benefits provided by FRAM while performing almost as efficiently as an SRAM-based system. We propose an energy-aware memory mapping technique that maps different program sections to the hybrid FRAM-SRAM microcontroller such that energy consumption is minimized without sacrificing reliability. Our technique consists of eM-map, which performs a one-time characterization to find the optimal memory map for the functions that constitute a program and energy-align, a novel hardware-software technique that aligns the system's powered-on time intervals to function execution boundaries, which results in further improvements in energy efficiency and performance. Experimental results obtained using the MSP430FR5739 microcontroller demonstrate a significant performance improvement of up to 2x and energy reduction of up to 20% over a state-of-the-art FRAM-based solution. Finally, we present a case study that shows the implementation of our techniques in the context of a real IoT application.
C1 [Jayakumar, Hrishikesh; Raha, Arnab; Stevens, Jacob R.; Raghunathan, Vijay] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Jayakumar, H (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM hjayakum@purdue.edu; araha@purdue.edu; steven69@purdue.edu;
   vr@purdue.edu
RI Raha, Arnab/R-7462-2019; Raha, Arnab/AHC-3796-2022
OI Raha, Arnab/0000-0002-8848-1069
FU National Science Foundation [CNS-0953468, CCF-1018358]; Semiconductor
   Research Corporation (SRC)
FX This work was supported in part by the National Science Foundation under
   grants CNS-0953468 and CCF-1018358 and by the Semiconductor Research
   Corporation (SRC).
CR [Anonymous], 2013, THESIS
   [Anonymous], 2011, Solid- State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE In- ternational
   [Anonymous], J NANOMATER
   [Anonymous], 2015, 2015 IEEE INT SOLID
   Balsamo D., 2016, IEEE T COMPUT AID D, V99, P1
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Bartling SC, 2013, ISSCC DIG TECH PAP I, V56, P432, DOI 10.1109/ISSCC.2013.6487802
   Baumann A., 2013, P S VLSI CIRC, pC202
   Bhatti N.A., 2016, Proceedings of the 2016 International Conference on Em- bedded Wireless Systems and Networks, P137
   Bhatti NA, 2016, ACM T SENSOR NETWORK, V12, DOI 10.1145/2915918
   Cassens B., 2016, Proceedings of the 2016 International Conference on Embedded Wireless Systems and Networks, P325
   Chien T.-K., 2016, VLSI DESIGN AUTOMATI, P1
   Colin A, 2015, INT CONF COMPIL ARCH, P35, DOI 10.1109/CASES.2015.7324542
   Jayakumar H., 2014, P 2014 INT C HARDW S
   Jayakumar H., 2015, J EMERG TECHNOL COMP, V12, P1
   Jayakumar H, 2016, I CONF VLSI DESIGN, P264, DOI 10.1109/VLSID.2016.52
   Jayakumar H, 2016, ASIA S PACIF DES AUT, P298, DOI 10.1109/ASPDAC.2016.7428027
   Jayakumar H, 2014, I SYMPOS LOW POWER E, P375, DOI 10.1145/2627369.2631644
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Khanna S, 2014, IEEE J SOLID-ST CIRC, V49, P95, DOI 10.1109/JSSC.2013.2284367
   Kothari L, 2007, IEEE T COMPUT, V56, P161, DOI 10.1109/TC.2007.21
   Li Z., 2016, PROC 53 ANN DESIGN A, P154
   Liu YL, 2016, INT J POLYM SCI, V2016, DOI 10.1155/2016/6269302
   Lu C, 2011, IEEE J EM SEL TOP C, V1, P254, DOI 10.1109/JETCAS.2011.2162161
   Lu C, 2010, ASIA S PACIF DES AUT, P87
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Ma KS, 2015, IEEE MICRO, V35, P32, DOI 10.1109/MM.2015.88
   Onizawa N, 2015, IEEE INT SYMP NANO, P39, DOI 10.1109/NANOARCH.2015.7180584
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Rodriguez Arreola A., 2015, Proceedings of the 3rd International Workshop on Energy Harvesting Energy Neutral Sensing Systems, P3
   Sakimura N, 2014, ISSCC DIG TECH PAP I, V57, P184, DOI 10.1109/ISSCC.2014.6757392
   Texas Instruments, 2014, MSP430FR573X MIX SIG
   Wang C, 2014, ASIA S PACIF DES AUT, P379, DOI 10.1109/ASPDAC.2014.6742919
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wing-kei Yu, 2011, 2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops (DSN-W), P75, DOI 10.1109/DSNW.2011.5958839
NR 36
TC 35
Z9 35
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 65
DI 10.1145/2983628
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300004
OA Bronze
DA 2024-07-18
ER

PT J
AU Manilov, S
   Franke, B
   Magrath, A
   Andrieu, C
AF Manilov, Stanislav
   Franke, Bjorn
   Magrath, Anthony
   Andrieu, Cedric
TI FREE RIDER: A Source-Level Transformation Tool for Retargeting
   Platform-Specific Intrinsic Functions
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Intrinsic functions; graph matching; source-level transformations;
   retargeting
ID MULTIMEDIA; COMPILER
AB Short-vector SIMD and DSP instructions are popular extensions to common ISAs. These extensions deliver excellent performance and compact code for some compute-intensive applications, but they require specialized compiler support. To enable the programmer to explicitly request the use of such an instruction, many C compilers provide platform-specific intrinsic functions, whose implementation is handled specially by the compiler. The use of such intrinsics, however, inevitably results in nonportable code. In this article, we develop a novel methodology for retargeting such nonportable code, which maps intrinsics from one platform to another, taking advantage of similar intrinsics on the target platform. We employ a description language to specify the signature and semantics of intrinsics and perform graph-based pattern matching and high-level code transformations to derive optimized implementations exploiting the target's intrinsics, wherever possible. We demonstrate the effectiveness of our new methodology, implemented in the FREE RIDER tool, by automatically retargeting benchmarks derived from OPENCV samples and a complex embedded application optimized to run on an ARM CORTEX-M4 to an INTEL EDISON module with SSE4.2 instructions (and vice versa). We achieve a speedup of up to 3.73 over a plain C baseline, and on average 96.0% of the speedup of manually ported and optimized versions of the benchmarks.
C1 [Manilov, Stanislav; Franke, Bjorn] Univ Edinburgh, Sch Informat, Edinburgh, Midlothian, Scotland.
   [Manilov, Stanislav; Franke, Bjorn] Informat Forum, 10 Crichton St, Edinburgh EH8 9PL, Midlothian, Scotland.
   [Magrath, Anthony; Andrieu, Cedric] Cirrus Log Int UK Ltd, Westfield House, Edinburgh EH11 2QB, Midlothian, Scotland.
C3 University of Edinburgh; University of Edinburgh
RP Manilov, S (corresponding author), Univ Edinburgh, Sch Informat, Edinburgh, Midlothian, Scotland.; Manilov, S (corresponding author), Informat Forum, 10 Crichton St, Edinburgh EH8 9PL, Midlothian, Scotland.
OI Franke, Bjorn/0000-0002-1219-8523
CR ARM Ltd, 2010, CORT M4 DEV GEN US G
   Batten D., 2000, P 33 ANN HAW INT C S, V1
   Bradski G., 2000, Opencv. Dr. Dobb's journal of software tools
   Ceng JJ, 2006, J VLSI SIG PROC SYST, V43, P235, DOI 10.1007/s11265-006-7273-3
   Cordella LP, 2004, IEEE T PATTERN ANAL, V26, P1367, DOI 10.1109/TPAMI.2004.75
   Guelton S., 2010, SAC EFFICIENT RETARG
   Jiang WH, 2005, LECT NOTES COMPUT SC, V3443, P59, DOI 10.1007/978-3-540-31985-6_5
   Koharchik G., 2012, LINUX J
   Krall A, 2000, INT J PARALLEL PROG, V28, P347, DOI 10.1023/A:1007507005174
   Lipets V, 2009, DATA MIN KNOWL DISC, V19, P320, DOI 10.1007/s10618-009-0132-7
   Manilov S., 2015, Acm sigplan notices, V50, P5
   Meier L, 2012, AUTON ROBOT, V33, P21, DOI 10.1007/s10514-012-9281-4
   Mitra Gaurav, 2013, 2013 IEEE International Symposium on Parallel and Distributed Processing, Workshops and PhD Forum (IPDPSW), P1107, DOI 10.1109/IPDPSW.2013.207
   Murray A., 2012, Proceedings of the Tenth International Symposium on Code Generation and Optimization, P13, DOI DOI 10.1145/2259016.2259019
   Nuzman D, 2011, INT SYM CODE GENER, P151, DOI 10.1109/CGO.2011.5764683
   Nuzman D, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P2, DOI 10.1145/1454115.1454119
   Pokam G, 2004, CONCURR COMP-PRACT E, V16, P303, DOI 10.1002/cpe.776
   Sreraman N, 2000, INT J PARALLEL PROG, V28, P363, DOI 10.1023/A:1007559022013
   Tenllado C, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P303
   Zhislina V., 2014, ARM NEON INTEL SSE A
NR 20
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 38
DI 10.1145/2990194
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900011
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Kuan, YH
   Chang, YH
   Chen, TY
   Huang, PC
   Lam, KY
AF Kuan, Yuan-Hung
   Chang, Yuan-Hao
   Chen, Tseng-Yi
   Huang, Po-Chun
   Lam, Kam-Yiu
TI Space-Efficient Index Scheme for PCM-Based Multiversion Databases in
   Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Management; Performance; Reliability;
   Multiversion index; phase-change memory (PCM); embedded database;
   cyber-physical systems
ID MEMORY; B+
AB In this article, we study the indexing problem of using PCM as the storage medium for embedded multiversion databases in cyber-physical systems (CPSs). Although the multiversion B+-tree (MVBT) index has been shown to be efficient in managing multiple versions of data items in a database, MVBT is designed for databases residing in traditional block-oriented storage devices. It can have serious performance problems when the databases are on phase-change memory (PCM). Since the embedded multiversion database in CPSs may have limited storage space and are update intensive, to resolve the problems of MVBT of lack of space efficiency and heavy update cost, we propose a new index scheme, called space-efficient multiversion index (SEMI), to enhance the space utilization and access performance in serving various types of queries. In SEMI, since the number of keys in the database may be small, instead of using a B-tree index, we propose to use a binary-search tree to organize the index keys. Furthermore, multiple versions of the same data item may be stored consecutively and indexed by a single entry to maximize the space utilization and at the same time to enhance the performance in serving version-range queries. Analytical studies have been conducted on SEMI, and a series of experiments have been performed to evaluate its performance as compared with MVBT under different workloads. The experimental results have demonstrated that SEMI can achieve very high space utilization and has better performance in serving update transactions and range queries as compared with MVBT.
C1 [Kuan, Yuan-Hung; Chang, Yuan-Hao; Chen, Tseng-Yi] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
   [Huang, Po-Chun] Yuan Ze Univ, Innovat Ctr Big Data & Digital Convergence, Taoyuan 320, Taiwan.
   [Huang, Po-Chun] Yuan Ze Univ, Dept Comp Sci & Engn, Taoyuan 320, Taiwan.
   [Lam, Kam-Yiu] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
C3 Academia Sinica - Taiwan; Yuan Ze University; Yuan Ze University; City
   University of Hong Kong
RP Kuan, YH (corresponding author), Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
EM csyhkuan@gmail.com; johnson@iis.sinica.edu.tw;
   tsengyi@iis.sinica.edu.tw; pchuang@saturn.yzu.edu.tw;
   cskylam@cityu.edu.hk
RI Chang, Yuan-Hao/ABA-6935-2020; Lam, Kam Yiu/W-3711-2018; Lam,
   Alfred/C-1652-2008
OI Chang, Yuan-Hao/0000-0002-1282-2111; Lam, Alfred/0000-0003-2771-564X;
   Chen, Tseng-Yi/0000-0003-2939-2821
FU National Science Foundation [CNS-0435060, CCR-0325197, EN-CS-0329609];
   Ministry of Science and Technology [102-2221-E-001-009-MY3,
   103-2221-E-001-012-MY2, 103-2218-E-155-003-MY2]
FX This work is supported in part by the National Science Foundation, under
   grant CNS-0435060, grant CCR-0325197, and grant EN-CS-0329609. It was
   also supported in part by the Ministry of Science and Technology under
   grant nos. 102-2221-E-001-009-MY3, 103-2221-E-001-012-MY2,
   103-2218-E-155-003-MY2, and 103-2218-E-155-003-MY2.
CR [Anonymous], 2014, Operating system concepts essentials
   [Anonymous], 2012, PROC WORKSHOP DATA
   [Anonymous], 2011, Introduction to Embedded Systems-A Cyber-Physical Systems Approach
   Becker B., 1996, VLDB Journal, V5, P264, DOI 10.1007/s007780050028
   Chen J., 2011, P IEEE 31 REAL TIM S, P117
   Chen SM, 2015, PROC VLDB ENDOW, V8, P786, DOI 10.14778/2752939.2752947
   Chen Shimin, 2011, P 5 BIENN C INN DAT, P21, DOI DOI 10.1145/2029956.2029964
   Chi P, 2014, I SYMPOS LOW POWER E, P69, DOI 10.1145/2627369.2627630
   Dou AJ, 2008, REAL TIM SYST SYMP P, P335, DOI 10.1109/RTSS.2008.30
   DRISCOLL JR, 1989, J COMPUT SYST SCI, V38, P86, DOI 10.1016/0022-0000(89)90034-2
   Eilert S, 2009, 2009 IEEE INTERNATIONAL MEMORY WORKSHOP, P72
   Gao S., 2011, P 20 ACM INT C INF K
   Haapasalo T., 2009, INT C EXT DAT TECHN
   Hu WW, 2014, IEEE T KNOWL DATA EN, V26, P2368, DOI 10.1109/TKDE.2014.5
   Kuan YH, 2014, DES AUT CON
   Lai S, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P255
   Lam KY, 2015, IEEE T HUM-MACH SYST, V45, P126, DOI 10.1109/THMS.2014.2360469
   Lee EA, 2010, DES AUT CON, P737
   Liu D., 2013, P AS SOUND PAC DES A
   LOMET D, 1989, SIGMOD REC, V18, P315, DOI 10.1145/66926.66956
   Ou Y, 2014, LECT NOTES COMPUT SC, V8597, P165, DOI 10.1007/978-3-319-11538-2_16
   Pathak S., 2011, P INT GREEN COMP C I, P1
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Rajkumar R, 2010, DES AUT CON, P731
   Raoux S, 2008, IBM J RES DEV, V52, P465, DOI 10.1147/rd.524.0465
   Salzberg B, 1999, ACM COMPUT SURV, V31, P158, DOI 10.1145/319806.319816
   Song JP, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P377, DOI 10.1109/RTAS.2008.15
   UMass Trace Repository, 2012, SMART DAT SET SUST
   Varman PJ, 1997, IEEE T KNOWL DATA EN, V9, P391, DOI 10.1109/69.599929
   Wang J., 2014, IEEE T COMPUT, V64, P925
   Wong HSP, 2010, P IEEE, V98, P2201, DOI 10.1109/JPROC.2010.2070050
   Yang M.-C., 2013, IEEE 19 INT C EMB RE
   Yue J., 2013, P 2013 IEEE 19 INT S
   Zeinalipour-Yazti D, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 4TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P31
   Zhang R, 2010, PROC VLDB ENDOW, V3, P397, DOI 10.14778/1920841.1920894
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 36
TC 5
Z9 5
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 21
DI 10.1145/2950060
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EH0GM
UT WOS:000391441900021
DA 2024-07-18
ER

PT J
AU Ahmad, A
   Paul, A
   Rathore, M
   Chang, HB
AF Ahmad, Awais
   Paul, Anand
   Rathore, Mazhar
   Chang, Hangbae
TI An Efficient Multidimensional Big Data Fusion Approach in
   Machine-to-Machine Communication
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; M2M; data fusion; Big Data; Hadoop
   processing server
ID WAVELET; NETWORK; IMAGES; OPPORTUNITIES; ALGORITHM
AB Machine-to-Machine communication (M2M) is nowadays increasingly becoming a world-wide network of interconnected devices uniquely addressable, via standard communication protocols. The prevalence of M2M is bound to generate a massive volume of heterogeneous, multisource, dynamic, and sparse data, which leads a system towards major computational challenges, such as, analysis, aggregation, and storage. Moreover, a critical problem arises to extract the useful information in an efficient manner from the massive volume of data. Hence, to govern an adequate quality of the analysis, diverse and capacious data needs to be aggregated and fused. Therefore, it is imperative to enhance the computational efficiency for fusing and analyzing the massive volume of data. Therefore, to address these issues, this article proposes an efficient, multidimensional, big data analytical architecture based on the fusion model. The basic concept implicates the division of magnitudes (attributes), i.e., big datasets with complex magnitudes can be altered into smaller data subsets using five levels of the fusion model that can be easily processed by the Hadoop Processing Server, resulting in formalizing the problem of feature extraction applications using earth observatory system, social networking, or networking applications. Moreover, a four-layered network architecture is also proposed that fulfills the basic requirements of the analytical architecture. The feasibility and efficiency of the proposed algorithms used in the fusion model are implemented on Hadoop single-node setup on UBUNTU 14.04 LTS core i5 machine with 3.2GHz processor and 4GB memory. The results show that the proposed system architecture efficiently extracts various features (such as land and sea) from the massive volume of satellite data.
C1 [Ahmad, Awais; Paul, Anand; Rathore, Mazhar] Kyungpook Natl Univ, Sch Comp Sci & Engn, Taegu 702701, South Korea.
   [Chang, Hangbae] Chung Ang Univ, Dept Ind Secur, Coll Business & Econ, Seoul, South Korea.
C3 Kyungpook National University; Chung Ang University
RP Ahmad, A (corresponding author), Kyungpook Natl Univ, Sch Comp Sci & Engn, Taegu 702701, South Korea.
EM awais.ahmad@live.com; paul.editor@gmail.com; rathoremazhar@gmail.com;
   hbchang@cau.ac.kr
RI Paul, Anand/V-6724-2017; Ahmad, Awais/AAA-4504-2019
OI Paul, Anand/0000-0002-0737-2021; Paul, Anand/0000-0003-3115-2325
FU Brain Korea 21 Plus project (SW Human Resource Development Program for
   Supporting Smart Life) - Ministry of Education, School of Computer
   Science and Engineering, Kyungpook National University, Korea
   [21A20131600005]; Institute for Information & Communications Technology
   Promotion (IITP) grant - Korea government (MSIP) [10041145]; National
   Research Foundation of Korea [21A20131600005] Funding Source: Korea
   Institute of Science & Technology Information (KISTI), National Science
   & Technology Information Service (NTIS)
FX This work supported by the Brain Korea 21 Plus project (SW Human
   Resource Development Program for Supporting Smart Life) funded by
   Ministry of Education, School of Computer Science and Engineering,
   Kyungpook National University, Korea (21A20131600005). This work was
   supported by Institute for Information & Communications Technology
   Promotion (IITP) grant funded by the Korea government (MSIP) [No.
   10041145, Self-Organized Software platform (SoSp) for Welfare Devices].
CR Agrawal Agrawal D. D., 14 INT C EXT DAT TEC, P530, DOI DOI 10.1145/1951365.1951432
   Ahmad A, 2016, NEUROCOMPUTING, V174, P439, DOI 10.1016/j.neucom.2015.04.109
   Ahmad Awais, 2014, P 2014 C RES AD CONV, P209
   Ahmad Awais, 2015, MOB INF SYST, V501, P14
   [Anonymous], 2013, P 2013 RES ADAPTIVE
   [Anonymous], 2011, CIDR
   [Anonymous], 2013, INT C ADV CLOUD COMP
   [Anonymous], 2002, J. Telecommun. Inf. Technol, DOI DOI 10.26636/JTIT.2002.140
   [Anonymous], P 5 INT WORKSH SEM S
   Banos Oresti, 2014, Ambient Assisted Living and Daily Activities. 6th International Work-Conference, IWAAL 2014. Proceedings: LNCS 8868, P91, DOI 10.1007/978-3-319-13105-4_14
   Baumgartner Kelli A. C., 2009, IEEE J OCEANIC ENG, V34, P678
   Bruce LM, 2002, IEEE T GEOSCI REMOTE, V40, P2331, DOI 10.1109/TGRS.2002.804721
   Cecchinel C, 2014, IEEE WORLD CONGR SER, P442, DOI 10.1109/SERVICES.2014.83
   Celik T, 2010, IEEE T GEOSCI REMOTE, V48, P1199, DOI 10.1109/TGRS.2009.2029095
   Cohen Jeffrey, P VLDB ENDOWMENT, V2, P1481
   Cormode G, 2010, IEEE T KNOWL DATA EN, V22, P1142, DOI 10.1109/TKDE.2010.66
   Crouse MS, 1998, IEEE T SIGNAL PROCES, V46, P886, DOI 10.1109/78.668544
   Cuzzocrea A., 2013, 17 INT DAT ENG APPL, P198, DOI DOI 10.1145/2513591.2527071
   Dasarathy BV, 1997, P IEEE, V85, P24, DOI 10.1109/5.554206
   Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
   Eaton C., 2012, UNDERSTANDING BIG DA
   EnviSat A. S. A. R., 2007, PROD HDB, P22
   European Space Agency (ESA), 2014, THE BEAM PROJ
   González-Audícana M, 2004, IEEE T GEOSCI REMOTE, V42, P1291, DOI 10.1109/TGRS.2004.825593
   Haderer Nicolas, 2013, Distributed Applications and Interoperable Systems. 13th IFIP WG 6.1 International Conference, DAIS 2013 Held as Part of the 8th International Federated Conference on Distributed Computing Techniques, DisCoTec 2013. Proceedings, P43, DOI 10.1007/978-3-642-38541-4_4
   Heidemann J., 2001, Operating Systems Review, V35, P146, DOI 10.1145/502059.502049
   Intanagonwiwat C, 2002, INT CON DISTR COMP S, P457, DOI 10.1109/ICDCS.2002.1022289
   Juan TC, 2013, IEEE INT CONF COMM, P89, DOI 10.1109/ICCW.2013.6649207
   Kleiner A., 2012, P 29 INT C MACH LEAR, P1
   Labrinidis A, 2012, PROC VLDB ENDOW, V5, P2032, DOI 10.14778/2367502.2367572
   Li RZ, 2013, APPL STOCH MODEL BUS, V29, P399, DOI 10.1002/asmb.1927
   Li XL, 2013, ELECTRON J QUAL THEO
   Lin CC, 2006, IEEE T INF TECHNOL B, V10, P696, DOI 10.1109/TITB.2006.874196
   Liu J, 2001, IEEE T IMAGE PROCESS, V10, P1647, DOI 10.1109/83.967393
   Liu P, 2013, OPT LASER ENG, V51, P873, DOI 10.1016/j.optlaseng.2013.02.001
   Liu P, 2012, IEEE GEOSCI REMOTE S, V9, P358, DOI 10.1109/LGRS.2011.2168598
   Logre Ivan, 2013, P 2 INT WORKSH GLOB, P6
   Lu JG, 2013, IEEE T KNOWL DATA EN, V25, P2658, DOI 10.1109/TKDE.2012.220
   MALLAT SG, 1989, IEEE T PATTERN ANAL, V11, P674, DOI 10.1109/34.192463
   MARCHAL S, 2014, P 2014 IEEE INT C BI, P56, DOI DOI 10.1109/BIGDATA.CONGRESS.2014.18
   Mayilvaganan M., 2013, 2013 IEEE INT C COMP, P1
   Michael K, 2013, COMPUTER, V46, P22, DOI 10.1109/MC.2013.196
   Mishra P, 2014, IEEE T GEOSCI REMOTE, V52, P2889, DOI 10.1109/TGRS.2013.2267548
   Mosser S, 2012, INT SYMP SYMB NUMERI, P400, DOI 10.1109/SYNASC.2012.71
   Nakamura EF, 2007, ACM COMPUT SURV, V39, DOI 10.1145/1267070.1267073
   Paul A, 2016, TELECOMMUN SYST, V62, P59, DOI 10.1007/s11235-015-9982-z
   Paul A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2632158
   Paul A, 2014, MULTIMED TOOLS APPL, V71, P235, DOI 10.1007/s11042-013-1490-0
   Plaza A, 2004, IEEE T GEOSCI REMOTE, V42, P650, DOI 10.1109/TGRS.2003.820314
   Portilla J, 2000, INT J COMPUT VISION, V40, P49, DOI 10.1023/A:1026553619983
   Ramaswamy L, 2013, IEEE INT CONGR BIG, P86, DOI 10.1109/BigData.Congress.2013.21
   Reiss A, 2012, IEEE INT SYM WRBL CO, P108, DOI 10.1109/ISWC.2012.13
   Ross PE, 2004, IEEE SPECTRUM, V41, P26, DOI 10.1109/MSPEC.2004.1363637
   Schneider R.D., 2012, HADOOP DUMMIES SPECI
   Shah VP, 2010, IEEE GEOSCI REMOTE S, V7, P18, DOI 10.1109/LGRS.2009.2020519
   Song WZ, 2010, IEEE T PARALL DISTR, V21, P1658, DOI 10.1109/TPDS.2010.37
   Thompson DR, 2010, IEEE T GEOSCI REMOTE, V48, P4023, DOI 10.1109/TGRS.2010.2070802
   Wald L, 1999, IEEE T GEOSCI REMOTE, V37, P1190, DOI 10.1109/36.763269
   Wang LZ, 2014, IEEE T EMERG TOP COM, V2, P324, DOI 10.1109/TETC.2014.2356499
   Wu XD, 2014, IEEE T KNOWL DATA EN, V26, P97, DOI 10.1109/TKDE.2013.109
   Xu ZJ, 2013, INT NANOELECTR CONF, P446, DOI 10.1109/INEC.2013.6466073
   Yang C, 2010, IEEE T GEOSCI REMOTE, V48, P2647, DOI 10.1109/TGRS.2010.2040035
   Yang Q., 2009, ACL IJCNLP 2009 JT C, P1, DOI DOI 10.3115/1687878.1687880
   Yi XM, 2014, IEEE NETWORK, V28, P5, DOI 10.1109/MNET.2014.6863125
   Zhou J, 2013, TSINGHUA SCI TECHNOL, V18, P369, DOI 10.1109/TST.2013.6574675
NR 65
TC 18
Z9 20
U1 0
U2 26
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 39
DI 10.1145/2834118
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500020
DA 2024-07-18
ER

PT J
AU Ji, W
   Chen, BW
   Wang, XD
   Luo, HY
   Kim, M
   Chen, YQ
AF Ji, Wen
   Chen, Bo-Wei
   Wang, Xiangdong
   Luo, Haiyong
   Kim, Mucheol
   Chen, Yiqiang
TI Cross-Layer Opportunistic Scheduling for Device-to-Device Video
   Multicast Services
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Information Systems; Video multicast; device-to-device; scheduling
ID RESOURCE-ALLOCATION; WIRELESS; TRANSMISSION; ALGORITHMS; NETWORKS;
   SYSTEMS; DESIGN; MEDIA; CODES
AB In this article, we address the problem of how to make the wireless device-to-device (D2D) video multicast systems have better quality provision with consideration of internet-of-things (IoT) applications. We propose an opportunistic transmission and fair resource allocation framework, including joint application-layer and physical-layer transmission and optimization. First, we use a parallel subchannels structure by concatenating the Fountain codes and diversity-embedded space-time block codes to provide reliable and flexible transmission in heterogeneous circumstances. Second, we exploit the quality of heterogeneous user experience (quality of experience) metric under D2D video multicast systems, with consideration of various channel states, device capability, video content urgency, and the number of demanding users. Third, we formulate reliable multiple video streams broadcasting to heterogeneous devices as an aggregate maximum utility achieving problem, and we use opportunistic scheduling to select suitable users in each transmission interval to improve the broadcasting utility. Fourth, we use the utility fair scheme to guide rate allocation among multicontent video multicast. Extensive performance comparison and analysis are presented to demonstrate efficiency of the proposed solution.
C1 [Ji, Wen; Luo, Haiyong; Chen, Yiqiang] Chinese Acad Sci, Beijing Key Lab Mobile Comp & Pervas Device, Inst Comp Technol, Beijing 100190, Peoples R China.
   [Chen, Bo-Wei] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
   [Kim, Mucheol] Sungkyul Univ, Dept Multimedia, Anyang 430742, South Korea.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Princeton University; Sungkyul University
RP Ji, W (corresponding author), Chinese Acad Sci, Beijing Key Lab Mobile Comp & Pervas Device, Inst Comp Technol, Beijing 100190, Peoples R China.
EM jiwen@ict.ac.cn; dennisbwc@gmail.com; xdwang@ict.ac.cn; yhluo@ict.ac.cn;
   mucheol.kim@gmail.com; yqchen@ict.ac.cn
RI wang, xiao/HGB-7081-2022; Chen, Bowei/AAB-7002-2021
OI wang, xiao/0000-0002-4088-3341; Chen, Bowei/0000-0002-4045-3253
FU National Natural Science Foundation of China [61572466, 61202209]
FX This work is supported by the National Natural Science Foundation of
   China (61572466, 61202209).
CR Alay O, 2011, IEEE T MULTIMEDIA, V13, P1127, DOI 10.1109/TMM.2011.2158088
   Santos MA, 2012, IEEE J SEL AREA COMM, V30, P1205, DOI 10.1109/JSAC.2012.120806
   Bilen C., 2009, SARN S, P1
   CALDERBANK AR, 1993, IEEE T INFORM THEORY, V39, P1234, DOI 10.1109/18.243441
   Chakareski J, 2007, IEEE COMMUN MAG, V45, P77, DOI 10.1109/MCOM.2007.284541
   Chan CW, 2009, IEEE T WIREL COMMUN, V8, P4188, DOI 10.1109/TWC.2009.080826
   Chui J, 2008, IEEE INT SYMP INFO, P1068, DOI 10.1109/ISIT.2008.4595151
   Deb S, 2008, IEEE INFOCOM SER, P1795
   Diggavi SN, 2008, IEEE T INFORM THEORY, V54, P33, DOI 10.1109/TIT.2007.911280
   Dusad S, 2008, IEEE J-STSP, V2, P202, DOI 10.1109/JSTSP.2008.923817
   Fu FW, 2010, IEEE J SEL AREA COMM, V28, P308, DOI 10.1109/JSAC.2010.100403
   Huang CW, 2012, IEEE T MOBILE COMPUT, V11, P453, DOI 10.1109/TMC.2011.34
   Huang JW, 2008, IEEE T CIRC SYST VID, V18, P582, DOI 10.1109/TCSVT.2008.919109
   Ji W., 2010, P ACM MULT OCT, P1223
   Ji W., 2011, P ICC JUN, P1
   Ji W, 2012, IEEE T MULTIMEDIA, V14, P443, DOI 10.1109/TMM.2011.2177645
   Ji W, 2011, IEEE IMAGE PROC, P145, DOI 10.1109/ICIP.2011.6115717
   Jiang TG, 2012, IEEE J SEL AREA COMM, V30, P1215, DOI 10.1109/JSAC.2012.120807
   Li Y, 2009, IEEE T COMMUN, V57, P1390, DOI 10.1109/TCOMM.2009.05.070198
   Liu JC, 2004, IEEE T WIREL COMMUN, V3, P656, DOI 10.1109/TWC.2003.821216
   Liu X, 2001, IEEE J SEL AREA COMM, V19, P2053, DOI 10.1109/49.957318
   Maani E, 2008, IEEE T IMAGE PROCESS, V17, P1663, DOI 10.1109/TIP.2008.2001402
   Martini MG, 2012, IEEE J SEL AREA COMM, V30, P1153, DOI 10.1109/JSAC.2012.120801
   Mehrjoo M, 2010, IEEE T COMMUN, V58, P2892, DOI 10.1109/TCOMM.2010.082710.090361
   Mo JH, 2000, IEEE ACM T NETWORK, V8, P556, DOI 10.1109/90.879343
   Schierl T, 2007, IEEE T CIRC SYST VID, V17, P1204, DOI 10.1109/TCSVT.2007.905528
   Shokrollahi A, 2006, IEEE T INFORM THEORY, V52, P2551, DOI 10.1109/TIT.2006.874390
   Song D, 2007, IEEE T CIRC SYST VID, V17, P1218, DOI 10.1109/TCSVT.2007.905531
   Staelens N, 2010, IEEE T BROADCAST, V56, P458, DOI 10.1109/TBC.2010.2067710
   Stoufs M, 2008, IEEE T CIRC SYST VID, V18, P1657, DOI 10.1109/TCSVT.2008.2004922
   Tu WQ, 2012, IEEE J SEL AREA COMM, V30, P1246, DOI 10.1109/JSAC.2012.120810
   van der Schaar M, 2006, IEEE T MOBILE COMPUT, V5, P755, DOI 10.1109/TMC.2006.81
   Vishwanath S, 2003, IEEE T INFORM THEORY, V49, P2658, DOI 10.1109/TIT.2003.817421
   Wang WH, 2006, IEEE ACM T NETWORK, V14, P1282, DOI 10.1109/TNET.2006.886318
   Xu J, 2007, IEEE T WIREL COMMUN, V6, P2305, DOI 10.1109/TWC.2007.05838
   Zhang Q, 2008, P IEEE, V96, P64, DOI 10.1109/JPROC.2007.909930
   Zhou Y, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, P1, DOI 10.1109/ICEMI.2007.4350461
NR 37
TC 5
Z9 5
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 37
DI 10.1145/2856034
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500018
DA 2024-07-18
ER

PT J
AU Jiang, K
   Eles, P
   Peng, ZB
AF Jiang, Ke
   Eles, Petru
   Peng, Zebo
TI Power-Aware Design Techniques of Secure Multimode Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Security; Embedded systems; multimode systems;
   system design and optimization; security; power-aware design;
   multiobjective optimization
AB Nowadays, embedded systems have been widely used in all types of application areas, some of which belong to the safety and reliability critical domains. The functional correctness and design robustness of the embedded systems involved in such domains are crucial for the safety of personal/enterprise property or even human lives. Thereby, a holistic design procedure that considers all the important design concerns is essential.
   In this article, we approach embedded systems design from an integral perspective. We consider not only the classic real-time and quality of service requirements, but also the emerging security and power efficiency demands. Modern embedded systems are not any more developed for a fixed purpose, but instead designed for undertaking various processing requests. This leads to the concept of multimode embedded systems, in which the number and nature of active tasks change during runtime. Under dynamic situations, providing high performance along with various design concerns becomes a really difficult problem. Therefore, we propose a novel power-aware secure embedded systems design framework that efficiently solves the problem of runtime quality optimization with security and power constraints. The efficiency of our proposed techniques are evaluated in extensive experiments.
C1 [Jiang, Ke; Eles, Petru; Peng, Zebo] Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
C3 Linkoping University
RP Jiang, K; Eles, P; Peng, ZB (corresponding author), Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
EM ke.jiang@liu.se; petru.eles@liu.se; zebo.peng@liu.se
FU Swedish Research Council [B0621501]
FX This work is supported by the Swedish Research Council, under grant
   B0621501.
CR Bao M, 2009, DES AUT CON, P490
   Biryukov A, 1998, LECT NOTES COMPUT SC, V1403, P85, DOI 10.1007/BFb0054119
   Christof P., 2010, Understanding Cryptography: A Textbook for Students and Practitioners
   Cisco, 2014, H 264 COD
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Degener Jutta, 1992, GSM 06 10
   Gebotys CH, 2006, IEEE T VLSI SYST, V14, P740, DOI 10.1109/TVLSI.2006.878344
   Hagman Johan, 1997, MP3 DECODER
   Hofmeyr S. A., 1998, Journal of Computer Security, V6, P151
   Huang P., 2013, P 28 ANN ACM S APPL, P1517
   Hung CM, 2006, REAL TIM SYST SYMP P, P303, DOI 10.1109/RTSS.2006.22
   Hyncica O., 2011, Proceedings of the 2011 IEEE 6th International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS 2011), P277, DOI 10.1109/IDAACS.2011.6072756
   Jiang K, 2014, IEEE COMP SOC ANN, P451, DOI 10.1109/ISVLSI.2014.11
   Jiang K, 2012, DES AUT TEST EUROPE, P947
   Jiang K, 2011, IEEE INT SYMP DESIGN, P243, DOI 10.1109/DDECS.2011.5783087
   Jiang Ke, 2013, DESIGN AUTOMATION TE
   Jiang Ke, 2013, 21 INT C REAL TIM NE
   Knudsen L. R., 2001, Fast Software Encryption. 7th International Workshop, FSE 2000. Proceedings (Lecture Notes in Computer Science Vol.1978), P94
   Koscher K, 2010, P IEEE S SECUR PRIV, P447, DOI 10.1109/SP.2010.34
   Lee W, 1999, P IEEE S SECUR PRIV, P120, DOI 10.1109/SECPRI.1999.766909
   Lin M, 2009, IEEE T IND INFORM, V5, P22, DOI 10.1109/TII.2009.2014055
   LIU JWS, 1994, P IEEE, V82, P83, DOI 10.1109/5.259428
   Lu JQ, 2008, LECT NOTES COMPUT SC, V5365, P279
   Lukefahr A, 2014, INT CONFER PARA, P237, DOI 10.1145/2628071.2628078
   Mahapatra RN, 2005, IEEE T PARALL DISTR, V16, P650, DOI 10.1109/TPDS.2005.78
   Martin SM, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P721, DOI 10.1109/ICCAD.2002.1167611
   Mell Peter, 2007, NIST SPECIAL PUBLICA, V2007
   Moczek Kosma, 2014, MINMEA LIGHTWEIGHT G
   Mu JQ, 2009, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1640457.1640459
   Oh H, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P133, DOI 10.1109/CODES.2002.1003614
   Park SY, 2013, J ULTRAS MED, V32, P2013, DOI 10.7863/ultra.32.11.2013
   Patel K, 2008, DES AUT CON, P858
   Pathania A, 2014, DES AUT CON, DOI 10.1145/2593069.2593151
   Ravi S, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P605, DOI 10.1109/ICVD.2004.1260985
   Ravi S., 2004, ACM T EMBED COMPUT S, V3, P461, DOI [DOI 10.1145/1015047.1015049, 10.1145/1015047.1015049]
   Rivest Ronald L., 1998, 1 ADV ENCR STAND AES
   Samii S, 2009, DES AUT CON, P864
   SAMSUNG Electronics Co. Ltd, 2004, S3C2440A 32 BIT CMOS, P1
   Shao ZL, 2006, IEEE T COMPUT, V55, P443, DOI 10.1109/TC.2006.59
   Tiri K, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P246, DOI 10.1109/DATE.2004.1268856
   Vaudenay S., 1996, Fast Software Encryption. Third International Workshop Proceedings, P27
   VEENDRICK HJM, 1984, IEEE J SOLID-ST CIRC, V19, P468, DOI 10.1109/JSSC.1984.1052168
   Wasicek A, 2014, DES AUT CON, DOI 10.1145/2593069.2593095
   Wei Jiang, 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P330, DOI 10.1109/RTCSA.2012.34
   Wolf M, 2006, EMBEDDED SECURITY IN CARS: SECURING CURRENT AND FUTURE AUTOMOTIVE IT APPLICATIONS, P95, DOI 10.1007/3-540-28428-1_6
   Xie T, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275992
   Yeung DY, 2003, PATTERN RECOGN, V36, P229, DOI 10.1016/S0031-3203(02)00026-2
   Yoon MK, 2013, IEEE REAL TIME, P21, DOI 10.1109/RTAS.2013.6531076
   Zhang WT, 2007, LECT NOTES COMPUT SC, V4817, P239
   Zitzler E, 1998, LECT NOTES COMPUT SC, V1498, P292, DOI 10.1007/BFb0056872
   Zitzler E., 2001, HYPERVOLUME METRIC C
NR 51
TC 5
Z9 5
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 6
DI 10.1145/2801152
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000006
DA 2024-07-18
ER

PT J
AU Kwon, SJ
AF Kwon, Se Jin
TI A Cache-Based Flash Translation Layer for TLC-Based Multimedia Storage
   Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Storage; Algorithm; Performance; Solid-state drive; flash memory;
   firmware
ID MANAGEMENT
AB Current triple-level cell (TLC)-based solids-tate drives used in multimedia storage devices support multichannel access to increase capacity and throughput. Unfortunately, current state-of-the-art FTL algorithms must employ selective caching for inquiring about the address mapping information, which causes low space utilization, a large flash memory requirement, and performance degradation. In this article, the Cache based Flash Translation Layer (Cab-FTL) is proposed for TLC-based multimedia storage devices. Cab-FTL enhances the read and write performances by achieving high space utilization while reducing the size of the mapping tables to 1.68% compared to DFTL. Despite a caching of the mapping tables in DRAM, Cab-FTL achieves a fast system boot using its fast wake-up mechanism.
C1 [Kwon, Se Jin] Ajou Univ, Suwon 441749, South Korea.
   [Kwon, Se Jin] Univ Calif Santa Cruz, Dept Comp Sci, Santa Cruz, CA 95064 USA.
C3 Ajou University; University of California System; University of
   California Santa Cruz
RP Kwon, SJ (corresponding author), Ajou Univ, Suwon 441749, South Korea.; Kwon, SJ (corresponding author), Univ Calif Santa Cruz, Dept Comp Sci, Santa Cruz, CA 95064 USA.
EM sejin110983@gmail.com
OI Kwon, Se Jin/0000-0002-6295-7014
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Education, Science and Technology
   [2013R1A1A2061390]
FX This research was supported by the Basic Science Research Program
   through the National Research Foundation of Korea (NRF) funded by the
   Ministry of Education, Science and Technology (2013R1A1A2061390).
CR [Anonymous], 3 INT WORKSH SOFTW S
   Ban A., 1999, U.S. Patent, Patent No. 5937425
   Chang LP, 2010, IEEE T COMPUT, V59, P1337, DOI 10.1109/TC.2010.14
   Chang YH, 2011, IEEE T COMPUT, V60, P305, DOI 10.1109/TC.2010.126
   Florida University, 2013, FIU TRAC
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Hsieh JW, 2012, ACM T STORAGE, V8, DOI 10.1145/2180905.2180908
   HU Y., 2011, P INT C SUPERCOMPUTI, P96
   Intel, 2013, OP STOR TOOLK
   Jen-Wei Hsieh, 2006, ACM Transaction on Storage, V2, P22, DOI 10.1145/1138041.1138043
   Jin Seongwook., 2011, Proceedings of the 2011 ACM Symposium on Applied Computing, P360
   Jung D, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721706
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Kim J.-H., 2009, MASCOTS 09 IEEE INT, P1, DOI DOI 10.1109/MASCOT.2009.5366154
   Kim J, 2010, IEICE T INF SYST, VE93D, P1644, DOI 10.1587/transinf.E93.D.1644
   Kohav-Yair, 2003, United States Patent, Patent No. [6,510,488 B2, 6510488B2]
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Mark Russinovich, 2013, WINDOWS SYSINTERNALS
   Micron Electronics, 2012, TECHN NOT NAND FLASH
   Micron Electronics, 2013, MICR DDR3 SDRAM TECH
   Micron Electronics, 2013, MICR NAND FLASH MEM
   Mircosoft Research, 2013, MSR CAMBR TRAC
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   Park J, 2009, IEICE ELECTRON EXPR, V6, P297, DOI 10.1587/elex.6.297
   Qin ZW, 2011, DES AUT CON, P17
   Ryu Moonkyung, 2011, ACM MULT SYST 2011 C, P175
   Ryu Y, 2011, IEEE T MULTIMEDIA, V13, P563, DOI 10.1109/TMM.2011.2114333
   Shim G, 2011, ACM T STORAGE, V6, DOI 10.1145/1970338.1970339
   Shinohara Takayuki, 1999, US Patent, Patent No. [5,905,993, 5905993]
   SNIA IOTTA, 2013, SNIA IOTTA REP
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   Zhiwei Qin, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P173
NR 32
TC 5
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 11
DI 10.1145/2820614
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000011
DA 2024-07-18
ER

PT J
AU Furbach, F
   Meyer, R
   Schneider, K
   Senftleben, M
AF Furbach, Florian
   Meyer, Roland
   Schneider, Klaus
   Senftleben, Maximilian
TI Memory-Model-Aware Testing: A Unified Complexity Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Weak memory models; testing; complexity analysis; NP-completeness; SAT
AB To improve the performance of the memory system, multiprocessors implement weak memory consistency models. Weak memory models admit different views of the processes on their load and store instructions, thus allowing for computations that are not sequentially consistent. Program analyses have to take into account the memory model of the targeted hardware. This is challenging because numerous memory models have been developed, and every memory model requires its own analysis.
   In this article, we study a prominent approach to program analysis: testing. The testing problem takes as input sequences of operations, one for each process in the concurrent program. The task is to check whether these sequences can be interleaved to an execution of the entire program that respects the constraints of a memory model under consideration. We determine the complexity of the testing problem for most of the known memory models. Moreover, we study the impact on the complexity of parameters, such as the number of concurrent processes, the length of their executions, and the number of shared variables.
   What differentiates our contribution from related results is a uniform approach that avoids considering each memory model on its own. We build upon work of Steinke and Nutt. They showed that the existing memory models form a hierarchy where one model is called weaker than another one if it includes the latter's behavior. Using the Steinke-Nutt hierarchy, we develop three general concepts that allow us to quickly determine the complexity of a testing problem. First, we generalize the technique of problem reductions from complexity theory. So-called range reductions propagate hardness results between memory models, and we apply them to establish NP lower bounds for the stronger memory models. Second, for the weaker models, we present polynomial-time testing algorithms that are inspired by determinization algorithms for automata. Finally, we describe a single SAT encoding of the testing problem that works for all memory models in the Steinke-Nutt hierarchy to prove their membership in NP. Our results are general enough to carry over to future weak memory models. Moreover, they show that SAT solvers are adequate tools for testing.
C1 [Furbach, Florian; Meyer, Roland] TU Kaiserslautern, Dept Comp Sci, Concurrency Theory Grp, Kaiserslautern, Germany.
   [Schneider, Klaus; Senftleben, Maximilian] TU Kaiserslautern, Dept Comp Sci, Embedded Syst Grp, Kaiserslautern, Germany.
C3 University of Kaiserslautern; University of Kaiserslautern
RP Furbach, F (corresponding author), TU Kaiserslautern, Dept Comp Sci, Concurrency Theory Grp, Kaiserslautern, Germany.
EM furbach@cs.uni-kl.de; meyer@cs.uni-kl.de; schneider@cs.uni-kl.de;
   senftleben@cs.uni-kl.de
FU DFG [R2M2]
FX This work was supported by the DFG project R2M2: Robustness against
   Relaxed Memory Models. Authors' addresses: F. Furbach and R. Meyer,
   Concurrency Theory Group, Computer Science Department, TU
   Kaiserslautern; emails: {furbach, meyer}@cs.uni-kl.de; K. Schneider and
   M. Senftleben, Embedded Systems Group, Computer Science Department, TU
   Kaiserslautern; emails: {schneider, senftleben}@cs.uni-kl.de. Permission
   to make digital or hard copies of all or part of this work for personal
   or classroom use is granted without fee provided that copies are not
   made or distributed for profit or commercial advantage and that copies
   bear this notice and the full citation on the first page. Copyrights for
   components of this work owned by others than the ACM must be honored.
   Abstracting with credit is permitted. To copy otherwise, or republish,
   to post on servers or to redistribute to lists, requires prior specific
   permission and/or a fee.
CR Abdulla PA, 2012, LECT NOTES COMPUT SC, V7214, P204, DOI 10.1007/978-3-642-28756-5_15
   Adve SV, 1996, COMPUTER, V29, P66, DOI 10.1109/2.546611
   Ahamad M., 1993, Proceedings of the fifth annual ACM Symposium on Parallel Algorithms and Architectures, P251
   Alglave Jade, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P141, DOI 10.1007/978-3-642-39799-8_9
   Alglave Jade, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P50, DOI 10.1007/978-3-642-22110-1_6
   Alglave J., 2014, LECT NOTES COMPUTER, V8559, P208
   Alglave J., 2010, THESIS, P7
   Alglave J., 2013, P EC2 WORKSH
   Alglave J, 2012, FORM METHOD SYST DES, V41, P178, DOI 10.1007/s10703-012-0161-5
   [Anonymous], 1994, The SPARC Architecture Manual, Version 9
   [Anonymous], 2003, Computer Architecture
   [Anonymous], 1988, CSTR18088 PRINC U
   Atig Mohamed Faouzi, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P99, DOI 10.1007/978-3-642-22110-1_9
   Atig MF, 2012, LECT NOTES COMPUT SC, V7211, P26, DOI 10.1007/978-3-642-28869-2_2
   Atig MF, 2010, POPL'10: PROCEEDINGS OF THE 37TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P7, DOI 10.1145/1706299.1706303
   Bouajjani A, 2013, LECT NOTES COMPUT SC, V7792, P533, DOI 10.1007/978-3-642-37036-6_29
   Bouajjani A, 2011, LECT NOTES COMPUT SC, V6756, P428, DOI 10.1007/978-3-642-22012-8_34
   Burckhardt S, 2008, LECT NOTES COMPUT SC, V5123, P107
   Burnim J, 2011, LECT NOTES COMPUT SC, V6605, P11, DOI 10.1007/978-3-642-19835-9_3
   Calin G., 2013, P IARCS ANN C FDN SO, P127
   Cantin JF, 2005, IEEE T PARALL DISTR, V16, P663, DOI 10.1109/TPDS.2005.86
   Clarke EdmundM., 2000, Proceedings of the International Conference on Computer Aided Veri cation (CAV), P154, DOI 10.1007/1072216715
   Derevenetc E, 2014, LECT NOTES COMPUT SC, V8573, P158
   Esparza J, 2011, POPL 11: PROCEEDINGS OF THE 38TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P499, DOI 10.1145/1926385.1926443
   Farzan A, 2009, LECT NOTES COMPUT SC, V5505, P155, DOI 10.1007/978-3-642-00768-2_14
   Furbach Florian, 2014, 2014 14th International Conference on Application of Concurrency to System Design, P92, DOI 10.1109/ACSD.2014.27
   Gibbons PB, 1997, SIAM J COMPUT, V26, P1208, DOI 10.1137/S0097539794279614
   Goodman J. R., 1991, 1006 U WISC
   Hutto P. W., 1990, Proceedings. The 10th International Conference on Distributed Computing Systems (Cat. No.90CH2878-7), P302, DOI 10.1109/ICDCS.1990.89297
   Kozen D., 1977, 18th Annual Symposium on Foundations of Computer Science, P254, DOI 10.1109/SFCS.1977.16
   Kuperstein M, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P187
   LAMPORT L, 1979, IEEE T COMPUT, V28, P690, DOI 10.1109/TC.1979.1675439
   Lawrence R., 1998, P INT C ADV COMP SCI
   Liu F, 2012, ACM SIGPLAN NOTICES, V47, P429, DOI 10.1145/2345156.2254115
   Loewenstein P., 2006, P AUT FORM METH WORK
   Mosberger D., 1993, Operating Systems Review, V27, P18, DOI 10.1145/160551.160553
   Sinha H., 1992, BUCS92004
   Steinke RC, 2004, J ACM, V51, P800, DOI 10.1145/1017460.1017464
NR 38
TC 8
Z9 8
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 63
DI 10.1145/2753761
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600003
DA 2024-07-18
ER

PT J
AU Mathew, J
   Chakraborty, RS
   Sahoo, DP
   Yang, YF
   Pradhan, DK
AF Mathew, Jimson
   Chakraborty, Rajat Subhra
   Sahoo, Durga Prasad
   Yang, Yuanfan
   Pradhan, Dhiraj K.
TI A Novel Memristor-Based Hardware Security Primitive
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; Design; Hardware-intrinsic security; memristor; physically
   unclonable functions; process variation; security protocols
ID AUTHENTICATION; DESIGN; PUFS
AB Memristor is an exciting new addition to the repertoire of fundamental circuit elements. Alternatives to many security protocols originally employing traditional mathematical cryptography involve novel hardware security primitives, such as Physically Unclonable Functions (PUFs). In this article, we propose a novel hybrid memristor-CMOS PUF circuit and demonstrate its suitability through extensive simulations of environmental and process variation effects. The proposed PUF circuit has substantially less hardware overhead than previously proposed memristor-based PUF circuits while being inherently resistant to machine learning-based modeling attacks because of challenge-dependent delays of the memristor stages. The proposed PUF can be conveniently used in many security applications and protocols based on hardware-intrinsic security.
C1 [Mathew, Jimson; Yang, Yuanfan; Pradhan, Dhiraj K.] Univ Bristol, Dept Comp Sci, Bristol BS8 1UB, Avon, England.
   [Chakraborty, Rajat Subhra; Sahoo, Durga Prasad] Indian Inst Technol, Dept Comp Sci & Engn, SEAL, Kharagpur 721302, W Bengal, India.
C3 University of Bristol; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kharagpur
RP Mathew, J (corresponding author), Univ Bristol, Dept Comp Sci, Bristol BS8 1UB, Avon, England.
EM jimson.mathew@bristol.ac.uk; rschakraborty@cse.iitkgp.ernet.in;
   dpsahoo@cse.iitkgp.ernet.in; yy12407@bristol.ac.uk;
   dhiraj.pradhan@bristol.ac.uk
RI Sahoo, Durga Prasad/AAF-3848-2019; Chakraborty, Rajat
   Subhra/AAN-3806-2020; Mathew, Jimson/E-6762-2016; Pradhan, Dhiraj
   K./G-4658-2011
OI Chakraborty, Rajat Subhra/0000-0003-3588-163X; 
FU Royal Academy of Engineering (U.K.); EPSRC [EP/J015563/1] Funding
   Source: UKRI
FX The research collaboration was made possible by a Visiting Fellowship
   awarded by Royal Academy of Engineering (U.K.) to Rajat Subhra
   Chakraborty (2014-2015).
CR Alkabani Y, 2007, IEEE IC CAD, P674
   [Anonymous], THESIS MIT US
   [Anonymous], ARXIV E PRINTS
   Bishop Christopher M, 2006, PATTERN RECOGNITION, DOI DOI 10.1117/1.2819119
   Brzuska C, 2011, LECT NOTES COMPUT SC, V6841, P51, DOI 10.1007/978-3-642-22792-9_4
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Chang CC, 2011, ACM T INTEL SYST TEC, V2, DOI 10.1145/1961189.1961199
   CHUA LO, 1971, IEEE T CIRCUITS SYST, VCT18, P507, DOI 10.1109/TCT.1971.1083337
   Committee on Armed Services, 2012, 112167 US GOV PRINT
   Eshraghian K, 2011, IEEE T VLSI SYST, V19, P1407, DOI 10.1109/TVLSI.2010.2049867
   Gassend B, 2004, CONCURR COMP-PRACT E, V16, P1077, DOI 10.1002/cpe.805
   Guajardo J, 2007, LECT NOTES COMPUT SC, V4727, P63
   Helfmeier C, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P1, DOI 10.1109/HST.2013.6581556
   Joglekar YN, 2009, EUR J PHYS, V30, P661, DOI 10.1088/0143-0807/30/4/001
   Junsangsri P., 2012, IEEE GLSVLSI, P311
   Kocher Paul, 1999, LECT NOTES COMPUTER, P388, DOI [DOI 10.1007/3-540-48405-1_25, 10.1007/3-540-48405-1_25]
   Koeberl P, 2013, DES AUT TEST EUROPE, P428
   Kozicki MN, 2004, 2004 NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM, PROCEEDINGS, P10, DOI 10.1109/NVMT.2004.1380792
   Kumar SS, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P67, DOI 10.1109/HST.2008.4559053
   Maes R, 2010, INFORM SEC CRYPT TEX, P3, DOI 10.1007/978-3-642-14452-3_1
   Maiti A, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P425
   Maiti V., 2012, inEmbedded systems design With FPGAs, P245, DOI [DOI 10.1007/978-1-4614-1362-2_11, 10.1007/978-1-4614-1362-2_11]
   Majzoobi Mehrdad, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P670, DOI 10.1109/ICCAD.2008.4681648
   Manem H, 2012, ACM J EMERG TECH COM, V8, DOI 10.1145/2093145.2093151
   Predictive Technology Model, 2014, PRED TECHN MOD PTM 4
   Rajendran J, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P84, DOI 10.1109/ISVLSI.2012.40
   Rajendran J, 2012, IEEE T COMPUT, V61, P474, DOI 10.1109/TC.2011.26
   Rajendran Jeyavijayan., 2012, IACR CRYPTOLOGY EPRI, V2012, P575
   Rák A, 2010, IEEE T COMPUT AID D, V29, P632, DOI 10.1109/TCAD.2010.2042900
   RIEDMILLER M, 1993, 1993 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS 1-3, P586, DOI 10.1109/ICNN.1993.298623
   Rose GS, 2013, PROCEEDINGS OF THE 2013 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), P52
   Rose GS, 2013, ICCAD-IEEE ACM INT, P830, DOI 10.1109/ICCAD.2013.6691209
   Rose GS, 2013, ASIA S PACIF DES AUT, P368, DOI 10.1109/ASPDAC.2013.6509623
   Rose GS, 2012, P IEEE, V100, P2033, DOI 10.1109/JPROC.2011.2167489
   Rührmair U, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P237, DOI 10.1145/1866307.1866335
   Ruhrmair U, 2010, LECT NOTES COMPUT SC, V6101, P430, DOI 10.1007/978-3-642-13869-0_31
   Saha I, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P41, DOI 10.1109/HST.2013.6581563
   Sahoo D.P., 2013, Reconfigurable Computing and FPGAs (ReConFig), 2013 International Conference on, P1
   SHANNON CE, 1949, BELL SYST TECH J, V28, P656, DOI 10.1002/j.1538-7305.1949.tb00928.x
   Simpson E, 2006, LECT NOTES COMPUT SC, V4249, P311
   Stinson D. R., 2006, Cryptography Theory and Practice, V3rd
   Strukov DB, 2008, NATURE, V453, P80, DOI 10.1038/nature06932
   Suh GE, 2005, CONF PROC INT SYMP C, P25, DOI 10.1109/ISCA.2005.22
   Tuyls P., 2007, SECURITY PRIVACY TRU, P133, DOI [DOI 10.1007/978-3-540-69861-6_10, 10.1007/978-3-540-69861-6_10]
   van de Leest Vincent, 2012, Cryptography and Security: From Theory to Applications. Essays Dedicated to Jean-Jacques Quisquater on the Occasion of His 65th Birthday: LNCS 6805, P300, DOI 10.1007/978-3-642-28368-0_20
   Weste N., 2011, CMOS VLSI Design: A Circuits and Systems Perspective, V4th ed.
NR 46
TC 20
Z9 21
U1 4
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 60
DI 10.1145/2736285
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800022
DA 2024-07-18
ER

PT J
AU Boucheneb, H
   Barkaoui, K
AF Boucheneb, Hanifa
   Barkaoui, Kamel
TI Stubborn Sets for Time Petri Nets
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Time Petri nets; stubborn set method; deadlock property
ID PARTIAL ORDER REDUCTION; MODEL CHECKING; VERIFICATION
AB Themain limitation of the verification approaches based on state enumeration is the state explosion problem. The partial order reduction techniques aim at attenuating this problem by reducing the number of transitions to be fired from each state while preserving properties of interest. Among the reduction techniques proposed in the literature, this article considers the stubborn set method of Petri nets and investigates its extension to time Petri nets. It establishes some useful sufficient conditions for stubborn sets, which preserve deadlocks and k-boundedness of places.
C1 [Boucheneb, Hanifa] Ecole Polytech, Lab VeriForm, Dept Comp Engn, Montreal, PQ H3T 1J4, Canada.
   [Barkaoui, Kamel] Conservatoire Natl Arts & Metiers, Lab CEDRIC, F-75141 Paris 03, France.
C3 Universite de Montreal; Polytechnique Montreal; heSam Universite;
   Conservatoire National Arts & Metiers (CNAM); Institut Polytechnique de
   Paris; ENSTA Paris
RP Boucheneb, H (corresponding author), Ecole Polytech, Lab VeriForm, Dept Comp Engn, Campus Univ Montreal,2900,Blvd Edouard Montpetit, Montreal, PQ H3T 1J4, Canada.
RI Barkaoui, Kamel/AAL-2108-2020; Barkaoui, Kamel/AAA-7090-2021
CR [Anonymous], LECT NOTES COMPUTER
   Belluomini W, 2000, IEEE T COMPUT AID D, V19, P501, DOI 10.1109/43.845076
   Ben Salah R, 2006, LECT NOTES COMPUT SC, V4137, P465
   Bengtsson J, 1998, LECT NOTES COMPUT SC, V1466, P485, DOI 10.1007/BFb0055643
   Bengtsson J., 2002, THESIS UPPSALA U
   Bérard B, 2013, THEOR COMPUT SCI, V474, P1, DOI 10.1016/j.tcs.2012.12.005
   Berthomieu B, 2003, LECT NOTES COMPUT SC, V2619, P442
   BERTHOMIEU B, 1991, IEEE T SOFTWARE ENG, V17, P259, DOI 10.1109/32.75415
   Boucheneb Hanifa, 2013, Application and Theory of Petri Nets and Concurrency. 34th International Conference, PETRI NETS 2013. Proceedings: LNCS 7927, P130, DOI 10.1007/978-3-642-38697-8_8
   Boucheneb H., 2006, THEORETICAL COMPUTER, V353
   Boucheneb H., 2013, ACM T EMBED COMPUT S, V12, P259
   Boucheneb H, 2009, J LOGIC COMPUT, V19, P1509, DOI 10.1093/logcom/exp036
   Boucheneb H, 2008, FUND INFORM, V88, P469
   Boyer M, 2001, INT WORKSH PETRI NET, P219, DOI 10.1109/PNPM.2001.953371
   Chatain T, 2006, LECT NOTES COMPUT SC, V4024, P125
   Delfieu D, 2007, CYB INF TECHN SYST A, P89
   Delgadillo G. M., 2006, 9 INT C PROD RES, P1
   Godefroid P., 1996, Lecture Notes in Computer Science, V1032
   Håkansson J, 2007, LECT NOTES COMPUT SC, V4763, P211
   Lilius J., 1998, Electronic Notes in Theoretical Computer Science, V18, P113
   Lugiez D, 2005, THEOR COMPUT SCI, V345, P27, DOI 10.1016/j.tcs.2005.07.023
   Mercer E.G., 2001, INT WORKSH SYNTH SYS, P1
   Minea M, 1999, LECT NOTES COMPUT SC, V1664, P431
   Peled D, 1997, INFORM PROCESS LETT, V63, P243, DOI 10.1016/S0020-0190(97)00133-6
   Peled D., 1993, Computer Aided Verification. 5th International Conference, CAV '93 Proceedings, P409
   Pradubsuwun D, 2005, IEICE T INF SYST, VE88D, P1646, DOI 10.1093/ietisy/e88-d.7.1646
   Semenov A, 1996, DES AUT CON, P59, DOI 10.1109/DAC.1996.545546
   Sogbohossou Medesu, 2008, Proceedings 3rd International Design and Test Workshop (IDT 2008), P260, DOI 10.1109/IDT.2008.4802509
   Valmari A., 1992, Formal Methods in System Design, V1, P297, DOI 10.1007/BF00709154
   Valmari A., 1998, Lectures on Petri Nets I: Basic Models. Advances in Petri Nets, P429
   Valmari A, 2010, LECT NOTES COMPUT SC, V6128, P43, DOI 10.1007/978-3-642-13675-7_5
   Yoneda T, 1998, IEICE T INF SYST, VE81D, P297
   Yoneda T, 1997, FORM METHOD SYST DES, V11, P187, DOI 10.1023/A:1008682131325
   Yoneda T., 1993, Computer Aided Verification. 5th International Conference, CAV '93 Proceedings, P321
NR 34
TC 14
Z9 14
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 11
DI 10.1145/2680541
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200011
DA 2024-07-18
ER

PT J
AU Bathen, LAD
   Dutt, ND
AF Bathen, Luis Angel D.
   Dutt, Nikil D.
TI Embedded RAIDs-on-Chip for Bus-Based Chip-Multiprocessors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Management; Performance; Security; Information assurance;
   security; chip-multiprocessors; policy; scratchpad memory;
   virtualization; embedded systems
AB The dual effects of larger die sizes and technology scaling, combined with aggressive voltage scaling for power reduction, increase the error rates for on-chip memories. Traditional on-chip memory reliability techniques (e.g., ECC) incur significant power and performance overheads. In this article, we propose a low-power-and-performance-overhead Embedded RAID (E-RAID) strategy and present Embedded RAIDs-on-Chip (E-RoC), a distributed dynamically managed reliable memory subsystem for bus-based Chip-Multiprocessors. E-RoC achieves reliability through redundancy by optimizing RAID-like policies tuned for on-chip distributed memories. We achieve on-chip reliability of memories through the use of Distributed Dynamic Scratch Pad Allocatable Memories (DSPAMs) and their allocation policies. We exploit aggressive voltage scaling to reduce power consumption overheads due to parallel DSPAM accesses, and rely on the E-RoC Manager to automatically handle any resulting voltage-scaling-induced errors. We demonstrate how E-RAIDs can further enhance the fault tolerance of traditional memory reliability approaches by designing E-RAID levels that exploit ECC. Finally, we show the power and flexibility of the E-RoC concept by showing the benefits of having a heterogeneous E-RAID levels that fit each application's needs (fault tolerance, power/energy, performance).
   Our experimental results on CHStone/Mediabench II benchmarks show that our E-RAID levels converge to 100% error-free data rates much faster than traditional ECC approaches. Moreover, E-RAID levels that exploit ECC can guarantee 99.9% error-free data rates at ultra low Vdd on average, where as traditional ECC approaches were able to attain at most 99.1% error-free data rates. We observe an average of 22% dynamic power consumption increase by using traditional ECC approaches with respect to the baseline (non-voltage scaled SPMs), whereas our E-RAID levels are able to save dynamic power consumption by an average of 27% (w.r.t. the same non-voltage scaled SPMs baseline), while incurring worst-case 2% higher performance overheads than traditional FCC approaches. By voltage scaling the memories, we see that traditional ECC approaches are able to save static energy by 6.4% (average), where as our E-RAID approaches achieve 23.4% static energy savings (average). Finally, we observe that mixing E-RAID levels allows us to further reduce the dynamic power consumption by up to 55.5% at the cost of an average 5.6% increase in execution time over traditional approaches.
C1 [Bathen, Luis Angel D.; Dutt, Nikil D.] Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Bathen, LAD (corresponding author), Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM lbathen@uci.edu
FU NSF [CCF-1029783]; SFS/NSF [0723955]
FX This research was partially supported by NSF Variability Expeditions
   Award CCF-1029783, and SFS/NSF Grant No. 0723955.
CR Angiolini F., 2006, P INT C COMP DES
   [Anonymous], P 10 INT S HARDW SOF
   [Anonymous], IEEE T VLSI SYST
   [Anonymous], 1988, P ACM SIGMOD INT C M
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], PROC INT DEV STRUCT
   Ansari A., 2009, P 42 ANN IEEE ACM IN
   Ansari A., 2009, P 14 ACM IEEE INT S
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   BanaiyanMofrad A, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P95
   Bathen L., 2011, P DES AUT TEST EUR C
   Bathen L., 2010, 1012 UCI CTR EMB COM
   Bathen Luis Angel D., 2009, 2009 10th International Workshop on Microprocessor Test and Verification (MTV), P19, DOI 10.1109/MTV.2009.19
   Bathen L. A. D., 2009, P IEEE ACM IFIP 7 WO
   BATHEN LA, 2012, P 49 ANN DES AUT C D, P447
   Borkar S., 2003, P IEEE ACM DES AUT C
   Calhoun B., 2007, IEEE J SOLID-ST CIRC, V42, P3
   Chakraborty A, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P237, DOI 10.1145/1878921.1878956
   Chang L, 2005, 2005 Symposium on VLSI Technology, Digest of Technical Papers, P128
   CHEN CL, 1984, IBM J RES DEV, V28, P124, DOI 10.1147/rd.282.0124
   Djahromi AK, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P192
   Egger B., 2008, ACM T EMBED COMPUT S, V7
   Egger B, 2010, IEEE T COMPUT, V59, P1047, DOI 10.1109/TC.2009.188
   Francesco P., 2004, P 41 ANN DES AUT C D
   Fritts K., 1999, SPIE P, V3655
   Gauthier L, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P157, DOI 10.1145/1878921.1878945
   Ghosh S., 2004, P INT TEST C
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hara Y, 2008, IEEE INT SYMP CIRC S, P1192
   IBM, 2005, THE CELL PROJ
   *INT, 2009, SINGL CHIP CLOUD COM
   Intel, 2007, TER RES CHIP
   Jahinuzzaman S., 2008, P 34 EUR SOL STAT CI
   KALTER HL, 1990, IEEE J SOLID-ST CIRC, V25, P1118, DOI 10.1109/4.62132
   Kandemir M., 2001, P 38 ANN DES AUT C D
   Kaneko S., 2003, P INT SOL STAT CIRC
   Ke Bai, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P317
   Kim J, 2007, INT SYMP MICROARCH, P197, DOI 10.1109/MICRO.2007.19
   Kim S, 2006, DES AUT TEST EUROPE, P1282
   Kulkarni J., 2007, P 14 ACM IEEE INT S
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee K., 2006, P INT C COMP ARCH SY
   Li F, 2005, IEEE IC CAD, P1002, DOI 10.1109/ICCAD.2005.1560208
   Liang X., 2007, P ANN IEEE ACM INT S
   Lucente M. A., 1990, CUSTOM INTEGRATED CI
   Makhzan MA, 2007, PR IEEE COMP DESIGN, P488, DOI 10.1109/ICCD.2007.4601943
   Mastipuram Ritesh, 2004, CYPRESS SEMICONDUCTO
   Moradi F, 2008, IEEE INT SOC CONF, P113, DOI 10.1109/SOCC.2008.4641491
   Morris RJT, 2003, IBM SYST J, V42, P205, DOI 10.1147/sj.422.0205
   Mutyam M., 2007, P C EXH DES AUT TEST
   Osada K, 2003, ISSCC DIG TECH PAP I, V46, P302
   OSCI, 2005, SYST LRM VER2 1
   Panda P. R., 1997, P EUR C DES TEST EDT
   Pant A., 2010, P 20 GREAT LAK S VLS
   Papirla V, 2009, DES AUT CON, P658
   Park YH, 2011, IEEE T VLSI SYST, V19, P668, DOI 10.1109/TVLSI.2009.2039153
   Pasricha S, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P242
   PASRICHA S, 2002, P SYN US GROUP C
   Pasricha S, 2010, IEEE T VLSI SYST, V18, P209, DOI 10.1109/TVLSI.2008.2009304
   Pyka R., 2007, P 10 INT WORKSH SOFT
   Ramaswamy S, 2007, PR IEEE COMP DESIGN, P47, DOI 10.1109/ICCD.2007.4601879
   Sartori J., 2010, P INT S QUAL EL DES
   Sasan A., 2009, P C DES AUT TEST EUR
   Sasan Avesta., 2009, CASES 09 P 2009 INT, P251
   Seung Chul Jung, 2010, Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2010), P13, DOI 10.1109/ASAP.2010.5540773
   Shalan M., 2000, P INT C COMP ARCH SY
   Shirvani P, 1999, P 17 IEEE VLSI TEST
   Suhendra V., 2006, CASES, P401
   Suhendra V., 2008, CODES/ISSS "08: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, P37
   Takase H., 2010, P C DES AUT TEST EUR
   Thoziyoor S., 2004, HP LABS CACTI V5 3 C
   Tilera, 2010, TIL GX FAM
   VERGOS HT, 1995, MICROPROC MICROPROG, V41, P153, DOI 10.1016/0165-6074(95)00004-8
   Verma M, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P77, DOI 10.1109/ASPDAC.2003.1194997
   Wanner L., 2010, P INT C POW AW COMP
   WILKERSON C, 2008, P 35 ANN INT S COMP
   Zhang W., 2004, P 18 ANN INT C SUP I
   ZHANG W, 2003, P INT C DEP SYST NET
   [No title captured]
NR 79
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 83
DI 10.1145/2533316
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200010
DA 2024-07-18
ER

PT J
AU Chakraborty, A
   Homayoun, H
   Khajeh, A
   Dutt, N
   Eltawil, A
   Kurdahi, F
AF Chakraborty, Arup
   Homayoun, Houman
   Khajeh, Amin
   Dutt, Nikil
   Eltawil, Ahmed
   Kurdahi, Fadi
TI Multicopy Cache: A Highly Energy-Efficient Cache Architecture
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Reliability; Theory; Variation-aware cache;
   low-power cache; low-power memory organization; low-power design; fault
   tolerance
ID DESIGN; SRAM; RELIABILITY; YIELD
AB Caches are known to consume a large part of total microprocessor energy. Traditionally, voltage scaling has been used to reduce both dynamic and leakage power in caches. However, aggressive voltage reduction causes process-variation-induced failures in cache SRAM arrays, thus compromising cache reliability. We present MultiCopy Cache (MC2), a new cache architecture that achieves significant reduction in energy consumption through aggressive voltage scaling while maintaining high error resilience (reliability) by exploiting multiple copies of each data item in the cache. Unlike many previous approaches, MC2 does not require any error map characterization and therefore is responsive to changing operating conditions (e. g., Vdd noise, temperature, and leakage) of the cache. MC2 also incurs significantly lower overheads compared to other ECC-based caches. Our experimental results on embedded benchmarks demonstrate that MC2 achieves up to 60% reduction in energy and energy-delay product (EDP) with only 3.5% reduction in IPC and no appreciable area overhead.
C1 [Chakraborty, Arup; Dutt, Nikil; Eltawil, Ahmed; Kurdahi, Fadi] Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
   [Homayoun, Houman] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA.
   [Khajeh, Amin] Qualcomm Inc, Austin, TX USA.
C3 University of California System; University of California Irvine;
   University of California System; University of California San Diego;
   Qualcomm
RP Chakraborty, A (corresponding author), Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM arup@ics.uci.edu
RI Eltawil, Ahmed/M-6893-2019; Khajeh, Amin/B-3547-2018
OI Eltawil, Ahmed/0000-0003-1849-083X; Kurdahi, Fadi/0000-0002-6982-365X
CR AbouGhazaleh N, 2007, ACM SIGPLAN NOTICES, V42, P41, DOI 10.1145/1273444.1254773
   Agarwal A, 2005, IEEE T VLSI SYST, V13, P27, DOI 10.1109/TVLSI.2004.840407
   ARM, 2010, ARM CORT A8 TECHN RE
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Behmann F., 2009, EMBEDDED COM ITRS PR
   Cai Y., 2006, P AS S PAC C DES AUT
   CALHOUN BH, 2006, IEEE INT SOL STAT CI, P2592
   Chandra V, 2009, DES AUT TEST EUROPE, P387
   Chang L, 2005, 2005 Symposium on VLSI Technology, Digest of Technical Papers, P128
   Chen QK, 2005, IEEE VLSI TEST SYMP, P292
   Chishti Zeshan, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P89, DOI 10.1145/1669112.1669126
   Diril AU, 2005, IEEE T VLSI SYST, V13, P1103, DOI 10.1109/TVLSI.2005.857149
   Djahromi AK, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P192
   Fritts J, 2000, 2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, P228, DOI 10.1109/SIPS.2000.886720
   Fritts J., 1999, P SPIE C MED PROC, V3655
   Genua P., 2004, A Cache Primer
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   HSIAO MY, 1970, IBM J RES DEV, V14, P395, DOI 10.1147/rd.144.0395
   Huang M, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P10, DOI 10.1109/LPE.2001.945364
   Khajeh A, 2009, DES AUT TEST EUROPE, P340
   Kim J, 2007, INT SYMP MICROARCH, P197, DOI 10.1109/MICRO.2007.19
   Kulkarni JP, 2007, IEEE J SOLID-ST CIRC, V42, P2303, DOI 10.1109/JSSC.2007.897148
   Lin S., 1983, Error Control Coding: Fundamentals and Applications
   Makhzan MA, 2007, PR IEEE COMP DESIGN, P488, DOI 10.1109/ICCD.2007.4601943
   Mamidipaka M., 2004, R0428 CECS U CAL
   MAZUMDER P, 1993, IEEE T COMPUT, V42, P1453, DOI 10.1109/12.260635
   Meterelliyoz M., 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P123, DOI 10.1145/1393921.1393953
   Mukhopadhyay S, 2005, IEEE T COMPUT AID D, V24, P1859, DOI 10.1109/TCAD.2005.852295
   Naseer R, 2008, PROC EUR SOLID-STATE, P222, DOI 10.1109/ESSCIRC.2008.4681832
   Roy S, 2009, I CONF VLSI DESIGN, P553, DOI 10.1109/VLSI.Design.2009.32
   Sasan A, 2009, DES AUT TEST EUROPE, P911
   Sasan Avesta., 2009, CASES 09 P 2009 INT, P251
   SCHUSTER SE, 1978, IEEE J SOLID-ST CIRC, V13, P698, DOI 10.1109/JSSC.1978.1051122
   Shirvani PP, 1999, IEEE VLSI TEST SYMP, P440, DOI 10.1109/VTEST.1999.766701
   TARJAN D, 2006, 200686 HP LAB
   Wilkerson C, 2008, CONF PROC INT SYMP C, P203, DOI 10.1109/ISCA.2008.22
   Wong WF, 2007, PR IEEE COMP DESIGN, P496, DOI 10.1109/ICCD.2007.4601944
   ZHANG C., 2005, ACM T EMBED COMPUT S, V4, P363
   Zhang W, 2003, 2003 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P291
   Zhao W, 2007, ACM J EMERG TECH COM, V3, DOI 10.1145/1229175.1229176
NR 40
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 150
DI 10.1145/2632162
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300006
DA 2024-07-18
ER

PT J
AU Lam, SK
   Srikanthan, T
   Clarke, CT
AF Lam, Siew-Kei
   Srikanthan, Thambipillai
   Clarke, Christopher T.
TI Rapid Evaluation of Custom Instruction Selection Approaches with FPGA
   Estimation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; FPGA; customizable processors; ISA extension;
   approximation algorithms
ID GENERATION; ARCHITECTURE; DESIGN
AB The main aim of this article is to demonstrate that a fast and accurate FPGA estimation engine is indispensable in design flows for custom instruction (template) selection. The need for a FPGA estimation engine stems from the difficulty in predicting the FPGA performance measures of selected custom instructions. We will present a FPGA estimation technique that partitions the high-level representation of custom instructions into clusters based on the structural organization of the target FPGA, while taking into account general logic synthesis principles adopted by FPGA tools. In this work, we have evaluated a widely used graph covering algorithm with various heuristics for custom instruction selection. In addition, we present an algorithm called Refined Largest Fit First (RLFF) that relies on a graph covering heuristic to select non-overlapping superset templates, which typically incorporate frequently used basic templates. The initial solution is further refined by considering overlapping templates that were ignored previously to see if their introduction could lead to higher performance. While RLFF provides the most efficient cover compared to the ILP method and other graph covering heuristics, FPGA estimation results reveals that RLFF leads to the worst performance in certain applications. It is therefore a worthy proposition to equip design flows with accurate FPGA estimation in order to rapidly determine the most profitable custom instruction approach for a given application.
C1 [Lam, Siew-Kei; Srikanthan, Thambipillai] Nanyang Technol Univ, Ctr High Performance Embedded Syst, Singapore 637553, Singapore.
   [Clarke, Christopher T.] Univ Bath, Dept Elect & Elect Engn, Bath BA2 7AY, Avon, England.
C3 Nanyang Technological University; University of Bath
RP Lam, SK (corresponding author), Nanyang Technol Univ, Ctr High Performance Embedded Syst, Nanyang Dr, Singapore 637553, Singapore.
EM assklam@ntu.edu.sg
RI Lam, Siew Kei/B-9224-2008
CR *ALT, NIOS 2 PROC
   [Anonymous], 2004, P 2004 ACM SIGDA 12
   [Anonymous], VIRT 2 PRO VIRT 2 PR
   [Anonymous], P INT S HIGH PERF CO
   Atasu K, 2008, IEEE T COMPUT AID D, V27, P528, DOI 10.1109/TCAD.2008.915536
   Barat F, 2002, IEEE T SOFTWARE ENG, V28, P847, DOI 10.1109/TSE.2002.1033225
   Bilavarn S, 2006, IEEE T COMPUT AID D, V25, P1950, DOI 10.1109/TCAD.2005.862742
   Bjuréus P, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P31, DOI 10.1109/CODES.2002.1003597
   Bonzini P, 2008, IEEE T VLSI SYST, V16, P1259, DOI 10.1109/TVLSI.2008.2001863
   Brandolese C, 2004, DES AUT CON, P129, DOI 10.1145/996566.996606
   Chen DM, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P752, DOI 10.1109/ICCAD.2004.1382677
   CLARK N, 2003, P 36 IEEE ACM INT S
   Clark NT, 2005, IEEE T COMPUT, V54, P1258, DOI 10.1109/TC.2005.156
   Cong J, 2006, IEEE T VLSI SYST, V14, P986, DOI 10.1109/TVLSI.2006.884050
   eembc, Embedded microprocessor benchmark consortium (eembc), CoreMark benchmark
   EXPRESS, EXPRESS BENCHM
   Galuzzi C., 2006, Conference of Hardware/Software Codesign and System Synthesis, P160
   Guo YQ, 2003, ACM SIGPLAN NOTICES, V38, P199, DOI 10.1145/780731.780760
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Halldorsson M. M., 1994, Proceedings of the Twenty-Sixth Annual ACM Symposium on the Theory of Computing, P439, DOI 10.1145/195058.195221
   Kastner R, 2002, ACM T DES AUTOMAT EL, V7, P605, DOI 10.1145/605440.605446
   Kulkarni D, 2006, ACM T DES AUTOMAT EL, V11, P104, DOI 10.1145/1124713.1124721
   Lam S. K., 2006, P IEEE INT WORKSH EL
   Lam SK, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P261, DOI 10.1109/FPT.2006.270323
   Lam SK, 2011, IEEE T COMPUT, V60, P680, DOI 10.1109/TC.2010.237
   Lam SK, 2009, J SYST ARCHITECT, V55, P1, DOI 10.1016/j.sysarc.2008.06.003
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee JE, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P649, DOI 10.1109/ICCAD.2002.1167601
   Lin JY, 2006, DES AUT CON, P472, DOI 10.1109/DAC.2006.229262
   Mahlke S, 2001, IEEE T COMPUT AID D, V20, P1355, DOI 10.1109/43.959864
   MATTSON D, 2004, THESIS CHALMERS U TE
   Nayak A, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P862, DOI 10.1109/DATE.2002.998400
   PISINGER D, 1994, 9425 DIKU U COP
   Pozzi L, 2006, IEEE T COMPUT AID D, V25, P1209, DOI 10.1109/TCAD.2005.855950
   Saghir MAR, 2007, LECT NOTES COMPUT SC, V4367, P276
   Stretch, S6000 FAM SOFTW CONF
   Sun F, 2004, IEEE T COMPUT AID D, V23, P216, DOI 10.1109/TCAD.2003.822133
   Sun F, 2007, IEEE T COMPUT AID D, V26, P2035, DOI 10.1109/TCAD.2007.906457
   Tao L, 2010, J SYST ARCHITECT, V56, P340, DOI 10.1016/j.sysarc.2010.04.004
   *TRIM, INFR RES INSTR LEV P
   *XIL, 2008, VIRT 4 FPGA US GUID
   Xilinx, 2012, 7 SER DSP48E1 SLIC U
   Yazdanbakhsh Amir, 2010, 2010 2nd Asia Symposium on Quality Electronic Design (ASQED 2010), P157, DOI 10.1109/ASQED.2010.5548232
   Yu P, 2004, DES AUT CON, P723
NR 44
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 75
DI 10.1145/2560014
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200002
OA Green Accepted, Green Submitted
DA 2024-07-18
ER

PT J
AU Dahir, N
   Al-Dujaily, R
   Mak, T
   Yakovlev, A
AF Dahir, Nizar
   Al-Dujaily, Ra'ed
   Mak, Terrence
   Yakovlev, Alex
TI Thermal Optimization in Network-on-Chip-Based 3D Chip Multiprocessors
   Using Dynamic Programming Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Reliability; Networks-on-chip; 3D-IC;
   dynamic programming; runtime thermal management; adaptive routing;
   performance analysis; reliability
ID RELIABILITY; MANAGEMENT
AB The substantial silicon density in 3D VLSI, albeit its numerous advantages, introduces serious thermal threats that would lead to faults and system failures. This article introduces a new strategy to effectively diffuse heat from NoC-based 3D CMPs. Runtime Dynamic Programming Network (DPN) is proposed to optimize routing directions and provide silicon temperature moderation. Both on-chip reliability and computational performance have been improved by 63% and 27%, respectively, with the DPN approach. This work enables a new avenue to explore the adaptability for future large-scale 3D integration.
C1 [Dahir, Nizar; Yakovlev, Alex] Newcastle Univ, Sch Elect Elect & Comp Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England.
   [Al-Dujaily, Ra'ed] Univ Kufa, Kufa, Iraq.
   [Mak, Terrence] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
C3 Newcastle University - UK; University of Kufa; Chinese University of
   Hong Kong
RP Dahir, N (corresponding author), Newcastle Univ, Sch Elect Elect & Comp Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England.
EM nizar.dahir@ncl.ac.uk
RI Dahir, Nizar/U-5307-2017; Al-DUjaily, Raaed/E-4039-2010
OI Dahir, Nizar/0000-0003-3466-0982; Yakovlev, Alex/0000-0003-0826-9330
FU EPSRC [EP/K034448/1, EP/K001698]; Natural Science Foundation of China
   [61376024]; Croucher Foundation; EPSRC [EP/K034448/1] Funding Source:
   UKRI
FX This work was partly supported by EPSRC grants: PRiME project
   (EP/K034448/1) and UNCOVER project (EP/K001698). N. Dahir and R.
   Al-Dujaily acknowledge the Iraqi Ministry of Higher Education and
   Scientific Research (MOHESR) Scholarship. T. Mak acknowledges support
   from Natural Science Foundation of China 61376024 and The Croucher
   Foundation Start-up Grant.
CR Ababei C., 2011, Proceedings of International Symposium on Networks-on-Chip (NOCS), P121
   Al-Dujaily R, 2012, IEEE T PARALL DISTR, V23, P1205, DOI 10.1109/TPDS.2011.275
   [Anonymous], 2011, THERMINIC INT WORKSH
   [Anonymous], INT SYM PERFORM ANAL
   [Anonymous], P IET C REN POW GEN
   [Anonymous], JEDEC PUBL
   [Anonymous], IEEE T VLSI SYST
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Brooks D, 2007, IEEE MICRO, V27, P49, DOI 10.1109/MM.2007.58
   Chih-Hao Chao, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P223, DOI 10.1109/NOCS.2010.32
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Coskun A.K., 2007, 2007 DESIGN AUTOMATI, P1
   Dahir N, 2013, IET COMPUT DIGIT TEC, V7, P255, DOI 10.1049/iet-cdt.2013.0029
   Dahir N, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P113
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   Fazzino F., 2008, NOXIM NETWORK ON CHI
   Ge Y, 2010, DES AUT CON, P579, DOI 10.1109/HPCC.2010.49
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Huang W, 2008, IEEE T COMPUT, V57, P1277, DOI 10.1109/TC.2008.64
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Lung C.-L., 2011, P DESIGN AUTOMATION, P1
   Mak T., 2009, P 7 IEEEACM INT C HA, P119
   Mak T, 2011, IEEE CIRC SYST MAG, V11, P51, DOI 10.1109/MCAS.2011.942102
   Mak T, 2011, IEEE T IND ELECTRON, V58, P3701, DOI 10.1109/TIE.2010.2081953
   Mak T, 2010, IEEE T CIRCUITS-I, V57, P3112, DOI 10.1109/TCSI.2010.2052661
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Pande PP, 2003, 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P304
   Rahaman MS, 2009, IEEE INT SYMP CIRC S, P141, DOI 10.1109/ISCAS.2009.5117705
   Semenov O, 2006, IEEE T DEVICE MAT RE, V6, P17, DOI 10.1109/TDMR.2006.870340
   Shang L, 2004, INT SYMP MICROARCH, P67
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Srinivasan J, 2004, CONF PROC INT SYMP C, P276
   Srinivasan J, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P177
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Vangal S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P98, DOI 10.1109/ISSCC.2007.373606
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   Xie Y, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P620, DOI 10.1109/DATE.2001.915088
NR 42
TC 9
Z9 9
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 139
DI 10.1145/2584668
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100022
DA 2024-07-18
ER

PT J
AU Huang, HM
   Gill, C
   Lu, CY
AF Huang, Huang-Ming
   Gill, Christopher
   Lu, Chenyang
TI Implementation and Evaluation of Mixed-Criticality Scheduling Approaches
   for Sporadic Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Real-time systems; mixed-criticality
   scheduling
AB Traditional fixed-priority scheduling analysis for periodic and sporadic task sets is based on the assumption that all tasks are equally critical to the correct operation of the system. Therefore, every task has to be schedulable under the chosen scheduling policy, and estimates of tasks' worst-case execution times must be conservative in case a task runs longer than is usual. To address the significant underutilization of a system's resources under normal operating conditions that can arise from these assumptions, several mixed-criticality scheduling approaches have been proposed. However, to date, there have been few quantitative comparisons of system schedulability or runtime overhead for the different approaches.
   In this article, we present a side-by-side implementation and evaluation of the known mixed-criticality scheduling approaches, for periodic and sporadic mixed-criticality tasks on uniprocessor systems, under a mixed-criticality scheduling model that is common to all these approaches. To make a fair evaluation of mixed-criticality scheduling, we also address previously open issues and propose modifications to improve particular approaches. Our empirical evaluations demonstrate that user-space implementations of mechanisms to enforce different mixed-criticality scheduling approaches can be achieved atop Linux without kernel modification, with reasonably low (but in some cases nontrivial) overhead for mixed-criticality real-time task sets.
C1 [Huang, Huang-Ming; Gill, Christopher; Lu, Chenyang] Washington Univ, Dept Comp Sci & Engn, St Louis, MO 63130 USA.
C3 Washington University (WUSTL)
RP Huang, HM (corresponding author), Washington Univ, Dept Comp Sci & Engn, Campus Box 1045,One Brookings Dr, St Louis, MO 63130 USA.
EM huangming.huang@gmail.com; cdgill@wustl.edu; lu@wustl.edu
FU US National Science Foundation [CNS-0834755]
FX This work was supported in part by the US National Science Foundation,
   under grant CNS-0834755.
CR Anderson J.H., 2009, P WORKSH MIX CRIT RO
   Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P147, DOI 10.1109/ECRTS.2008.26
   Baruah Sanjoy, 2011, P REL SOFTW TECHN AD
   Bastoni Andrea., 2010, P 6 INT WORKSHOP OPE, P33
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Burns Alan, 2011, Dependable and Historic Computing. Essays Dedicated to Brian Randell on the Occasion of his 75th Birthday, P147, DOI 10.1007/978-3-642-24541-1_12
   Dd Y., 1991, OPTIMAL PRIORITY ASS
   de Niz D, 2009, REAL TIM SYST SYMP P, P291, DOI 10.1109/RTSS.2009.46
   Fisher N, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P135, DOI 10.1109/RTCSA.2006.12
   Huang HM, 2012, IEEE REAL TIME, P23, DOI 10.1109/RTAS.2012.16
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Lakshmanan K., 2010, Proceedings of the 2010 IEEE 30th International Conference on Distributed Computing Systems. ICDCS 2010, P169, DOI 10.1109/ICDCS.2010.91
   Li HH, 2010, REAL TIM SYST SYMP P, P183, DOI 10.1109/RTSS.2010.18
   Li Hui, 2010, Proceedings of the 2010 2nd International Conference on Networks Security, Wireless Communications and Trusted Computing (NSWCTC 2010), P99, DOI 10.1109/NSWCTC.2010.31
   Liu J., 2000, Real-Time Systems
   Nan Guan, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P13, DOI 10.1109/RTSS.2011.10
   Pellizzoni R., 2009, EMBEDDED SOFTWARE EM, P235, DOI [10.1145/1629335.1629367, DOI 10.1145/1629335.1629367]
   Rostedt Steven, 2007, P LIN S
   Sha L., 1986, Proceedings of the Real-Time Systems Symposium (Cat. No.86CH2351-5), P181
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
NR 22
TC 13
Z9 13
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 126
DI 10.1145/2584612
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100009
DA 2024-07-18
ER

PT J
AU Von Hanxleden, R
   Mendler, M
   Aguado, J
   Duderstadt, B
   Fuhrmann, I
   Motika, C
   Mercer, S
   O'Brien, O
   Roop, P
AF Von Hanxleden, Reinhard
   Mendler, Michael
   Aguado, Joaquin
   Duderstadt, Bjoern
   Fuhrmann, Insa
   Motika, Christian
   Mercer, Stephen
   O'Brien, Owen
   Roop, Partha
TI Sequentially Constructive Concurrency-A Conservative Extension of the
   Synchronous Model of Computation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Theory; Languages; Algorithms; Concurrency; constructiveness;
   determinacy; determinism; embedded systems; Esterel; reactive systems;
   synchronous languages
ID LANGUAGES; TIME
AB Synchronous languages ensure determinate concurrency but at the price of restrictions on what programs are considered valid, or constructive. Meanwhile, sequential languages such as C and Java offer an intuitive, familiar programming paradigm but provide no guarantees with regard to determinate concurrency. The sequentially constructive (SC) model of computation (MoC) presented here harnesses the synchronous execution model to achieve determinate concurrency while taking advantage of familiar, convenient programming paradigms from sequential languages.
   In essence, the SC MoC extends the classical synchronous MoC by allowing variables to be read and written in any order and multiple times, as long as the sequentiality expressed in the program provides sufficient scheduling information to rule out race conditions. This allows to use programming patterns familiar from sequential programming, such as testing and later setting the value of a variable, which are forbidden in the standard synchronous MoC. The SC MoC is a conservative extension in that programs considered constructive in the common synchronous MoC are also SC and retain the same semantics. In this article, we investigate classes of shared variable accesses, define SC-admissible scheduling as a restriction of "free scheduling," derive the concept of sequential constructiveness, and present a priority-based scheduling algorithm for analyzing and compiling SC programs efficiently.
C1 [Von Hanxleden, Reinhard; Duderstadt, Bjoern; Fuhrmann, Insa; Motika, Christian] Univ Kiel, Dept Comp Sci, Kiel, Germany.
   [Mendler, Michael; Aguado, Joaquin] Bamberg Univ, Dept Comp Sci, Bamberg, Germany.
   [Mercer, Stephen; O'Brien, Owen] Natl Instruments Corp, Austin, TX 78759 USA.
   [Roop, Partha] Univ Auckland, Dept Elect & Elect Engn, Auckland 1, New Zealand.
C3 University of Kiel; Otto Friedrich University Bamberg; National
   Instruments Corporation; University of Auckland
RP Von Hanxleden, R (corresponding author), Univ Kiel, Dept Comp Sci, Kiel, Germany.
EM rvh@informatik.uni-kiel.de; michael.mendler@uni-bamberg.de;
   joaquin.aguado@uni-bamberg.de; bdu@informatik.uni-kiel.de;
   ima@informatik.uni-kiel.de; cmot@informatik.uni-kiel.de;
   stephen.mercer@ni.com; owen.o'brien@ni.com; roop@auckland.ac.nz
RI Roop, Partha/AAL-2839-2020
FU German Science Foundation, as part of the PRETSY project [DFG HA
   4407/6-1, ME 1427/6-1]; National Instruments
FX This work has been supported in part by the German Science Foundation,
   as part of the PRETSY project (DFG HA 4407/6-1, ME 1427/6-1), and by
   National Instruments.
CR Aguado J, 2014, LECT NOTES COMPUT SC, V8410, P229
   Andalam S, 2010, DES AUT TEST EUROPE, P1653
   Andalam Sidharta, 2009, P WORKSH REC PERF PR
   Andre Charles, 1996, 9552 RR INRIA
   [Anonymous], 2009, P 7 ACM INT C EMB SO
   Appel AW, 1998, ACM SIGPLAN NOTICES, V33, P17, DOI 10.1145/278283.278285
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Berry G, 2000, FOUNDAT COMPUT, P425
   Berry Gerard., 2002, The Constructive Semantics of Pure Esterel (Draft Version 3)
   Boussinot F, 2006, CONCURR COMP-PRACT E, V18, P445, DOI 10.1002/cpe.919
   BOUSSINOT F, 1991, SOFTWARE PRACT EXPER, V21, P401, DOI 10.1002/spe.4380210406
   Boussinot F, 1998, RR3487 INRIA
   Brzozowski Janusz A, 1995, Asynchronous Circuits
   Caspi P, 2009, LCTES'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P11
   Colaco J.-L., 2006, EMSOFT, P73
   Colaco J L, 2005, P 5 ACM INT C EMB SO, P173, DOI DOI 10.1145/1086228.1086261
   Edwards SA, 2003, ACM T DES AUTOMAT EL, V8, P141, DOI 10.1145/762488.762489
   FERRANTE J, 1987, ACM T PROGR LANG SYS, V9, P319, DOI 10.1145/24039.24041
   Gemünde M, 2013, EURASIP J EMBED SYST, DOI 10.1186/1687-3963-2013-3
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Hansen PB, 1999, ACM SIGPLAN NOTICES, V34, P38, DOI 10.1145/312009.312034
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   Hoare CAR., 1985, Communicating Sequential Processes
   Keller R. M., 1975, Parallel Processing, P102
   Kuper L, 2014, ACM SIGPLAN NOTICES, V49, P257, DOI 10.1145/2535838.2535842
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Lavagno L., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P511, DOI 10.1109/DAC.1999.781369
   Lee EA, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.180
   LEGUERNIC P, 1991, P IEEE, V79, P1321, DOI 10.1109/5.97301
   Leung A, 2012, ACM SIGPLAN NOTICES, V47, P383, DOI 10.1145/2345156.2254110
   MALIK S, 1994, IEEE T COMPUT AID D, V13, P950, DOI 10.1109/43.293952
   Mandel L., 2013, P ACM SIGPLAN INT S, P169
   Mendler M, 2012, FORM METHOD SYST DES, V40, P283, DOI 10.1007/s10703-012-0144-6
   Milner R., 1989, Communication and concurrency
   PNUELI A, 1991, P INT C THEOR ASP CO, P244
   Potop-Butucaru Dumitru., 2007, Compiling Esterel, V1st
   Pouzet M, 2010, DES AUTOM EMBED SYST, V14, P165, DOI 10.1007/s10617-010-9053-3
   Sant'Anna F., 2013, P 11 ACM C EMB NETW, P11
   Schneider K., 2002, Theorem Proving in Higher Order Logics. 15th International Conference, TPHOLs 2002. Proceedings (Lecture Notes in Computer Science Vol.2410), P314
   Schneider K., 2005, INT WORKSH SYNCHR LA, P1
   Schwartz J. T., 1980, ACM Transactions on Programming Languages and Systems, V2, P484, DOI 10.1145/357114.357116
   Shiple TR, 1996, EUR CONF DESIG AUTOM, P328, DOI 10.1109/EDTC.1996.494321
   Tardieu O., 2006, P 6 ACM IEEE INT C E, P142
   Tarjan R., 1972, SIAM Journal on Computing, V1, P146, DOI 10.1137/0201010
   Vechev M, 2010, LECT NOTES COMPUT SC, V6337, P455, DOI 10.1007/978-3-642-15769-1_28
   von Hanxleden R, 2014, P ACM SIGPLAN C PROG
   von Hanxleden R., 2013, 1308 CHRIST ALBR U K
   von Hanxleden R, 2013, DES AUT TEST EUROPE, P581
   Yip E, 2013, INT CONF APPL CONCUR, P160, DOI 10.1109/ACSD.2013.19
   YU F, 2012, P 13 ACM INT C LANG, V47, P139
   Yuki T, 2013, ACM SIGPLAN NOTICES, V48, P23, DOI 10.1145/2517327.2442520
NR 51
TC 19
Z9 19
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 144
DI 10.1145/2627350
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100027
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Banaiyanmofrad, A
   Girao, G
   Dutt, N
AF Banaiyanmofrad, Abbas
   Girao, Gustavo
   Dutt, Nikil
TI NoC-Based Fault-Tolerant Cache Design in Chip Multiprocessors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Reliability; Fault-tolerant design; network-on-chip;
   chip multiprocessor; remapping
ID WIRE-DELAY; ARCHITECTURE; LATENCY; SYSTEM; YIELD
AB Advances in technology scaling increasingly make emerging Chip MultiProcessor (CMP) platforms more susceptible to failures that cause various reliability challenges. In such platforms, error-prone on-chip memories (caches) continue to dominate the chip area. Also, Network-on-Chip (NoC) fabrics are increasingly used to manage the scalability of these architectures. We present a novel solution for efficient implementation of fault-tolerant design of Last-Level Cache (LLC) in CMP architectures. The proposed approach leverages the interconnection network fabric to protect the LLC cache banks against permanent faults in an efficient and scalable way. During an LLC access to a faulty block, the network detects and corrects the faults, returning the fault-free data to the requesting core. Leveraging the NoC interconnection fabric, designers can implement any cache fault-tolerant scheme in an efficient, modular, and scalable manner for emerging multicore/ manycore platforms. We propose four different policies for implementing a remapping-based fault-tolerant scheme leveraging the NoC fabric in different settings. The proposed policies enable design trade-offs between NoC traffic (packets sent through the network) and the intrinsic parallelism of these communication mechanisms, allowing designers to tune the system based on design constraints. We perform an extensive design space exploration on NoC benchmarks to demonstrate the usability and efficacy of our approach. In addition, we perform sensitivity analysis to observe the behavior of various policies in reaction to improvements in the NoC architecture. The overheads of leveraging the NoC fabric are minimal: on an 8-core, 16-cache-bank CMP we demonstrate reliable access to LLCs with additional overheads of less than 3% in area and less than 7% in power.
C1 [Banaiyanmofrad, Abbas] Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92617 USA.
   [Girao, Gustavo] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil.
   [Dutt, Nikil] Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine;
   Universidade Federal do Rio Grande do Sul; University of California
   System; University of California Irvine
RP Banaiyanmofrad, A (corresponding author), Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92617 USA.
EM abanaiyan@gmail.com
FU National Science Foundation Variability Expedition [CCF-1029783]; CNPq
   Brazilian agency
FX This work is supported by the National Science Foundation Variability
   Expedition Grant no.CCF-1029783. Also, this work was partially supported
   by CNPq Brazilian agency.
CR Agarwal A, 2005, IEEE T VLSI SYST, V13, P27, DOI 10.1109/TVLSI.2004.840407
   Aggarwal N, 2007, CONF PROC INT SYMP C, P470, DOI 10.1145/1273440.1250720
   Alameldeen AR, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P461, DOI 10.1145/2024723.2000118
   [Anonymous], P INT C COMP DES ICC
   Ansari A, 2011, INT S HIGH PERF COMP, P539, DOI 10.1109/HPCA.2011.5749758
   ASU, 2012, Predictive Technology Model (PTM)
   BanaiyanMofrad A, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P63
   BanaiyanMofrad A, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P95
   Beckmann BM, 2004, INT SYMP MICROARCH, P319
   Bertozzi D, 2005, IEEE T COMPUT AID D, V24, P818, DOI 10.1109/TCAD.2005.847907
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bogdan P., 2007, STOCHASTIC COMMUNICA
   Calhoun B. H., 2006, P IEEE INT SOL STAT
   CHEN CL, 1984, IBM J RES DEV, V28, P124, DOI 10.1147/rd.282.0124
   Das Reetuparna, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P215, DOI 10.1109/HPCA.2008.4658641
   Eghbal A, 2010, INT J ELECTRON, V97, P1181, DOI 10.1080/00207217.2010.512016
   Fu X., 2010, P DES AUT C DSN 10
   Girao G., 2009, P 17 IFIP WG 10 5 IE
   Iqbal S.M.Z., 2010, P COMP ARCH LETT
   Jerger NDE, 2008, INT SYMP MICROARCH, P35, DOI 10.1109/MICRO.2008.4771777
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kim C, 2002, ACM SIGPLAN NOTICES, V37, P211, DOI 10.1145/605432.605420
   Kim D, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P30
   Kim J, 2005, DES AUT CON, P559, DOI 10.1109/DAC.2005.193873
   Kim J, 2007, INT SYMP MICROARCH, P197, DOI 10.1109/MICRO.2007.19
   Kim J, 2006, CONF PROC INT SYMP C, P4, DOI 10.1145/1150019.1136487
   Koh CK, 2009, ACM T ARCHIT CODE OP, V6, DOI 10.1145/1543753.1543757
   Kunz L., 2011, P DES AUT TEST EUR C, P1
   Li F., 2008, P ACM IEEE C SUP SC
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Manolache S, 2005, DES AUT CON, P266
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Marescaux T., 2007, P INT S NETW ON CHIP
   Monchiero M, 2006, 2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P144, DOI 10.1109/ICSAMOS.2006.300821
   Muralimanohar N., 2009, CACTI 6 5
   Nassif SR, 2010, DES AUT TEST EUROPE, P1011
   Ozdemir S, 2006, INT SYMP MICROARCH, P15
   Pirretti M, 2004, IEEE COMP SOC ANN, P46, DOI 10.1109/ISVLSI.2004.1339507
   Puente V, 2004, CONF PROC INT SYMP C, P198, DOI 10.1109/ISCA.2004.1310775
   Roberts D., 2007, P 10 EUR DIG SYST DE
   SUN/ORACLE, 2010, SPARC T3 PROC DAT SH
   Thomas T., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P291, DOI 10.1109/ICCD.1999.808551
   Wang Y., 2010, P 16 IEEE PAC RIM IN
   Wasserrab A., 2011, 2011 46 INT U POW EN, P1
   Wilkerson C., 2010, P 37 ANN INT S COMP
   Wilkerson C, 2008, CONF PROC INT SYMP C, P203, DOI 10.1109/ISCA.2008.22
   Woo Steven Cameron, 1995, P 22 ANN INT S COMP
   Yaghini PM, 2010, EUROMICRO WORKSHOP P, P540, DOI 10.1109/PDP.2010.21
   Zeferino CA, 2003, 16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, P169, DOI 10.1109/SBCCI.2003.1232824
   Zhang ML, 2012, IEEE T CIRCUITS-II, V59, P858, DOI 10.1109/TCSII.2012.2231013
NR 50
TC 2
Z9 3
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 115
DI 10.1145/2567939
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400017
DA 2024-07-18
ER

PT J
AU Bourke, T
   Sowmya, A
AF Bourke, Timothy
   Sowmya, Arcot
TI Analyzing an Embedded Sensor with Timed Automata in Uppaal
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Documentation; Verification; Timed automata; Uppaal; timing
   diagrams; timed trace inclusion
AB An infrared sensor is modeled and analyzed in Uppaal. The sensor typifies the sort of component that engineers regularly integrate into larger systems by writing interface hardware and software. In all, three main models are developed. In the first model, the timing diagram of the sensor is interpreted and modeled as a timed safety automaton. This model serves as a specification for the complete system. A second model that emphasizes the separate roles of driver and sensor is then developed. It is validated against the timing diagram model using an existing construction that permits the verification of timed trace inclusion, for certain models, by reachability analysis (i.e., model checking). A transmission correctness property is also stated by means of an auxiliary automaton and shown to be satisfied by the model.
   A third model is created from an assembly language driver program, using a direct translation from the instruction set of a processor with simple timing behavior. This model is validated against the driver component of the second timing diagram model using the timed trace inclusion validation technique. The approach and its limitations offer insight into the nature and challenges of programming in real time.
C1 [Bourke, Timothy] INRIA, Paris, France.
   [Bourke, Timothy] Ecole Normale Super, Dept Informat, F-75231 Paris, France.
   [Sowmya, Arcot] Univ New S Wales, Sch Comp Sci & Engn, Sydney, NSW, Australia.
C3 Inria; Universite PSL; Ecole Normale Superieure (ENS); University of New
   South Wales Sydney
RP Bourke, T (corresponding author), INRIA, Paris, France.
EM tim@tbrk.org
CR ABADI M, 1994, ACM T PROGR LANG SYS, V16, P1543, DOI 10.1145/186025.186058
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Bourke T., 2011, LECT NOTES COMPUTER, V7137, P175
   Bourke T., 2008, P 8 ACM INT C EMB SO, P59
   BOURKE T., 2009, THESIS U NEW S WALES
   Griebling E. T., 1999, GP2D02 ASSEMBLY LANG
   Henzinger T.A., 1994, INFORM COMPUT, V111, P192
   *INT CORP, 1994, MCS 51 MICR FAM US M
   Jensen H, 2000, TLS-TIMES LIT SUPPL, P19
   Kaynar D., 2006, SYNTHESIS LECT COMPU
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   Lynch N, 1996, INFORM COMPUT, V128, P1, DOI 10.1006/inco.1996.0060
   Ramsey A., 2001, ENCODER NEWSLWT SEAT
   SCHLICH B, 2008, THESIS RWTH AACHEN U
   SHARP CORPORATION, 1997, GP2D02 COMP HIGH SEN
   STOELINGA M, 2002, THESIS KATHOLIEKE U
   Vaandrager FW, 2006, FORM ASP COMPUT, V18, P433, DOI 10.1007/s00165-006-0008-1
NR 17
TC 5
Z9 5
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 44
DI 10.1145/2539036.2539040
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000004
OA Green Published
DA 2024-07-18
ER

PT J
AU Anagnostopoulos, I
   Chabloz, JM
   Koutras, I
   Bartzas, A
   Hemani, A
   Soudris, D
AF Anagnostopoulos, Iraklis
   Chabloz, Jean-Michel
   Koutras, Ioannis
   Bartzas, Alexandros
   Hemani, Ahmed
   Soudris, Dimitrios
TI Power-Aware Dynamic Memory Management on Many-Core Platforms Utilizing
   DVFS
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Dynamic memory management; dynamic
   voltage and frequency scaling; many-core system-on-chip;
   performance-energy trade-offs
ID MAPREDUCE
AB Today multicore platforms are already prevalent solutions for modern embedded systems. In the future, embedded platforms will have an even more increased processor core count, composing many-core platforms. In addition, applications are becoming more complex and dynamic and try to efficiently utilize the amount of available resources on the embedded platforms. Efficient memory utilization is a key challenge for application developers, especially since memory is a scarce resource and often becomes the system's bottleneck. To cope with this dynamism and achieve better memory footprint utilization (low memory fragmentation) application developers resort to the usage of dynamic memory (heap) management techniques, by allocating and deallocating data at runtime. Moreover, overall power consumption is another key challenge that needs to be taken into consideration. Towards this, designers employ the usage of Dynamic Voltage and Frequency Scaling (DVFS) mechanisms, adapting to the application's computational demands at runtime. In this article, we propose the combination of dynamic memory management techniques with DVFS ones. This is performed by integrating, within the memory manager, runtime monitoring mechanisms that steer the DVFS mechanisms to adjust clock frequency and voltage supply based on heap performance. The proposed approach has been evaluated on a distributed shared-memory many-core platform composed of multiple LEON3 processors interconnected by a Network-on-Chip infrastructure, supporting DVFS. Experimental results show that by using the proposed method for monitoring and applying DVFS mechanisms the power consumption concerning dynamic memory management was reduced by approximately 37%. In addition we present the trade-offs the proposed approach. Last, by combining the developed method with heap fragmentation-aware dynamic memory managers, we achieve low heap fragmentation values combined with low power consumption.
C1 [Anagnostopoulos, Iraklis; Koutras, Ioannis; Bartzas, Alexandros; Soudris, Dimitrios] Natl Tech Univ Athens, Sch Elect & Comp Engn, GR-10682 Athens, Greece.
   [Chabloz, Jean-Michel; Hemani, Ahmed] KTH Royal Inst Technol, Sch Informat & Commun Technol, Stockholm, Sweden.
C3 National Technical University of Athens; Royal Institute of Technology
RP Anagnostopoulos, I (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, GR-10682 Athens, Greece.
EM iraklis@microlab.ntua.gr
RI Soudris, Dimitrios/I-5252-2014; Soudris, Dimitrios/O-8843-2019
OI Soudris, Dimitrios/0000-0002-6930-6847
FU E.C. [FP7-215244 MOSART, FP7-ICT-2009-4-248716 2PARMA]
FX This work is partially supported by the E.C. funded FP7-215244 MOSART
   Project, www.mosart-project.org and FP7-ICT-2009-4-248716 2PARMA
   Project, www.2parma.eu.
CR Aeroflex Gaisler, 2012, LEON3 PROC
   Agarwala S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P262
   Anagnostopoulos I, 2011, IEEE EMBED SYST LETT, V3, P66, DOI 10.1109/LES.2011.2146228
   [Anonymous], 2011, INT TECHNOLOGY ROADM
   Atienza D, 2006, ACM T DES AUTOMAT EL, V11, P465, DOI 10.1145/1142155.1142165
   Beigne E., 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P129, DOI 10.1109/NOCS.2008.4492732
   Berger E. D., 2000, SIGPLAN NOTICES, V35, P11
   Bhatti Muhammad Khurram, 2010, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP 2010), P136, DOI 10.1109/DASIP.2010.5706257
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Chabloz J. M., 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P247, DOI 10.1145/1840845.1840897
   Chabloz JM, 2012, SCALABLE MULTI-CORE ARCHITECTURES: DESIGN METHODOLOGIES AND TOOLS, P55, DOI 10.1007/978-1-4419-6778-7_3
   Chabloz JM, 2010, PR IEEE COMP DESIGN, P23, DOI 10.1109/ICCD.2010.5647563
   Chabloz JM, 2009, PR IEEE COMP DESIGN, P109, DOI 10.1109/ICCD.2009.5413166
   Chang JM, 1996, IEEE T COMPUT, V45, P357, DOI 10.1109/12.485574
   Chapiro D. M., 1985, AAI8506166
   Chen XW, 2010, DES AUT TEST EUROPE, P39, DOI 10.1109/DATE.2010.5457240
   Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
   Gutnik V, 1997, IEEE T VLSI SYST, V5, P425, DOI 10.1109/92.645069
   Herbert S, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P38, DOI 10.1145/1283780.1283790
   Hirata K, 2007, ASIA S PACIF DES AUT, P747
   Iyengar A. K., 1993, P 5 IEEE S PAR DISTR
   LARSON P, 1998, P INT S MEM MAN
   Lea D., 2007, MEMORY ALLOCATOR
   MAMAGKAKIS S, 2006, P 6 ACM IEEE INT C E, P215, DOI DOI 10.1145/1176887.1176919
   Monchiero M, 2007, J SYST ARCHITECT, V53, P719, DOI 10.1016/j.sysarc.2007.01.008
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
   Shalan M, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P79, DOI 10.1109/CODES.2002.1003605
   Shin Y, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P365, DOI 10.1109/ICCAD.2000.896499
   SIDIROPOULOS S, 1994, 1994 SYMPOSIUM ON VLSI CIRCUITS, P43
   Talbot J., 2011, Proceedings of the second international workshop on MapRe- duce and its applications, P9
   Teehan P, 2007, IEEE DES TEST COMPUT, V24, P418, DOI 10.1109/MDT.2007.151
   Tran AT, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P214, DOI 10.1109/NOCS.2009.5071470
   Vee VY, 1999, FOURTH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN'99), PROCEEDINGS, P230, DOI 10.1109/ISPAN.1999.778944
   Vo K.-P., 1996, SOFTWARE PRACT EXPER, V26, P1
   Wilson PR, 1995, LECT NOTES COMPUT SC, V986, P1
   Xydis S., 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P102, DOI 10.1109/ICSAMOS.2010.5642078
   Yoo RM, 2009, I S WORKL CHAR PROC, P198, DOI 10.1109/IISWC.2009.5306783
NR 37
TC 3
Z9 4
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 40
DI 10.1145/2536747.2536762
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500015
DA 2024-07-18
ER

PT J
AU Kent, CG
   Paul, JM
AF Kent, Christopher G.
   Paul, Joann M.
TI Contextual Partitioning for Speech Recognition
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Experimentation; Languages; Performance; Theory; Contextual
   partitioning; contextual-level parallelism; brain-inspired computer
   architecture
AB Many multicore computers are single-user devices, creating the potential to partition by situational usage contexts, similar to how the human brain is organized. Contextual partitioning (CP) permits multiple simplified versions of the same task to exist in parallel, with selection tied to the context in use. We introduce CP for speech recognition, specifically targeted at user interfaces in handheld embedded devices. Contexts are drawn from webpage interactions. CP results in 61% fewer decoding errors, 97% less training for vocabulary changes, near-linear scaling potential with increasing core counts, and up to a potential 90% reduction in power usage.
C1 [Kent, Christopher G.] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24060 USA.
   [Paul, Joann M.] Virginia Tech, Dept Elect & Comp Engn, Res Ctr Arlington, Arlington, VA 22203 USA.
C3 Virginia Polytechnic Institute & State University; Virginia Polytechnic
   Institute & State University
RP Kent, CG (corresponding author), Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24060 USA.
EM ckent@vt.edu; jmpaul@vt.edu
FU National Science Foundation [1043341]; Direct For Computer & Info Scie &
   Enginr; Division Of Computer and Network Systems [1043341] Funding
   Source: National Science Foundation
FX This research was supported in part by the National Science Foundation
   under grant 1043341. Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect the views of the NSF.
CR Clark D, 2001, COMPUTER, V34, P16, DOI 10.1109/2.940008
   COEN M, 1999, P 1 INT WORKSH MAN I, P68
   CRISTOFORETTI L., 2003, P INT C AC SPEECH SI
   CROTHERS B., 2008, INTEL SAYS PREPARE 1
   DEDIU H., 2011, REVOLUTIONARY USER I
   Hawkins J., 2004, On intelligence
   KENT C. G., 2009, THESIS VIRGINIA POLY
   Larus J, 2009, COMMUN ACM, V52, P62, DOI 10.1145/1506409.1506425
   Leong L.H., 2005, P 10 INT C INTELLIGE, P231
   Lin H, 2009, INT CONF ACOUST SPEE, P4333, DOI 10.1109/ICASSP.2009.4960588
   Meyer BH, 2005, IEEE T COMPUT, V54, P684, DOI 10.1109/TC.2005.103
   Paul JM, 2009, ADV COMPUT, V75, P235, DOI 10.1016/S0065-2458(08)00804-8
   Shang L, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P91, DOI 10.1109/HPCA.2003.1183527
   Somers M, 2008, ASIA S PACIF DES AUT, P777
   Suontausta J, 2000, INT CONF ACOUST SPEE, P1535, DOI 10.1109/ICASSP.2000.861951
   Wheeler ME, 2006, CEREB CORTEX, V16, P949, DOI 10.1093/cercor/bhj037
NR 16
TC 2
Z9 2
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 12
DI 10.1145/2501626.2501639
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900012
DA 2024-07-18
ER

PT J
AU Kwon, SJ
   Chung, TS
AF Kwon, Se Jin
   Chung, Tae-Sun
TI Hot-LSNs Distributing Wear-Leveling Algorithm for Flash Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithm; Performance; Flash memory; FTL; address translation
ID EFFICIENT
AB Flash memory offers attractive features, such as non-volatile, shock resistance, fast access and low power consumption for data storage. However, it has one main drawback of requiring an erase before updating the contents. Furthermore, the flash memory can only be erased for a limited number of times. These characteristics are controlled by a software layer called the flash translation layer (FTL). FTL efficiently manages read, write, and erase operations to enhance the overall performance, and considers wear-leveling to prolong the durability of flash memory. In this article, we identify the logical sector numbers corresponding to random data, termed as hot-LSNs, and distribute them to all available blocks without degrading the performance of the flash memory. From our evaluation, we found that the extra erase operations for distributing the hot-LSNs are very low compared to the overall performance. Even though Hot-LSNs Distributing Wear-Leveling Algorithm (Hot-DL) incorporates wear-leveling in the performance enhancing algorithm, Hot-DL only requires approximately 0.015% of extra erase operations compared to previous well-optimized performance enhancing algorithms, shared buffer scheme.
C1 [Kwon, Se Jin; Chung, Tae-Sun] Ajou Univ, Coll Informat Technol, Suwon 443749, South Korea.
C3 Ajou University
RP Kwon, SJ (corresponding author), Ajou Univ, Coll Informat Technol, Suwon 443749, South Korea.
EM sejin1109@ajou.ac.kr; tschung@ajou.ac.kr
OI Kwon, Se Jin/0000-0002-6295-7014
FU National Research Foundation of Korea (NRF) - Ministry of Education,
   Science and Technology [2010-0013487]
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Education, Science and Technology (2010-0013487).
CR Achiwa K, 1999, United States Patent, Patent No. [5,930,193, 5930193]
   ASSAR M, 1995, Patent No. 5479638
   Ban A., 1999, U.S. Patent, Patent No. 5937425
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Butterfield A, 2009, SCI COMPUT PROGRAM, V74, P219, DOI 10.1016/j.scico.2008.09.014
   Chang L.-P., 2007, P ACM S APPL COMP
   Chang LP, 2010, IEEE T COMPUT, V59, P1337, DOI 10.1109/TC.2010.14
   Chang RC, 2006, US patents, Patent No. [7,103,732, 7103732]
   Chang YH, 2010, IEEE T COMPUT, V59, P53, DOI 10.1109/TC.2009.134
   Chiang ML, 1999, J SYST SOFTWARE, V48, P213, DOI 10.1016/S0164-1212(99)00059-X
   Chung TS, 2007, J SYST ARCHITECT, V53, P889, DOI 10.1016/j.sysarc.2007.02.005
   Chung TS, 2009, J SYST ARCHITECT, V55, P332, DOI 10.1016/j.sysarc.2009.03.005
   HAN SW, 2000, Patent No. 6016275
   Harrison PG, 2010, PERFORM EVALUATION, V67, P248, DOI 10.1016/j.peva.2009.10.003
   Jung D., 2007, P INT C COMP ARCH SY
   Jung D, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721706
   Kim B. S., 2002, United States Patent, Patent No. [6,381,176, 6381176]
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Kwon O., 2007, P 7 IEEE INT C COMP
   Kwon SJ, 2008, IEEE T CONSUM ELECTR, V54, P631, DOI 10.1109/TCE.2008.4560140
   Kwon SJ, 2011, DES AUTOM EMBED SYST, V15, P191, DOI 10.1007/s10617-011-9071-9
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Liu Z., 2009, P ACM S APPL COMP
   LOFGREN KMJ, 2005, Patent No. 6850443
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   Samsung S, 2011, K9F5608X0D DATA BOOK
   Samsung S, 2011, NAND FLASH MEMORY K9
   Shinohara Takayuki, 1999, US Patent, Patent No. [5,905,993, 5905993]
   Wells S. E., 1994, uS Patent, Patent No. [5,341,339, 5341339]
NR 29
TC 5
Z9 5
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 62
DI 10.1145/2435227.2435258
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400011
DA 2024-07-18
ER

PT J
AU Yang, YS
   Choi, G
AF Yang, Yoon Seok
   Choi, Gwan
TI Unequal Error Protection Based on DVFS for JSCD in Low-Power Portable
   Multimedia Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Dynamic voltage and frequency scaling; H.264 data
   partitioning; LDPC; low-power; joint source-channel decoding; unequal
   error protection
ID COMMUNICATION; CRITERION
AB This article presents a low-power decoder design for joint source-channel decoding (JSCD) based on a novel unequal error protection (UEP) scheme over additive white gaussian noise (AWGN) channels. Conventional JSCD schemes, adopting low-density parity check (LDPC) codes for multimedia devices, typically operate at a fixed-time decoding loop, regardless of the quality of data received. We present a JSCD scheme that achieves reduction in power through minimum energy decoding and dynamic voltage and frequency scaling (DVFS). Consequently, up to 39% power reduction is achieved in Foreman, Akiyo, and Mobile video streams without performance degradation in reconstructed video quality.
C1 [Yang, Yoon Seok; Choi, Gwan] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Yang, YS (corresponding author), Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
EM yoonseoky@gmail.com
RI Yang, Yoon Seok/AGQ-1174-2022
OI Yang, Yoon Seok/0000-0001-6819-9974
CR Cao Z, 2010, IEEE T CIRCUITS-I, V57, P681, DOI 10.1109/TCSI.2009.2023941
   Chen JH, 2002, IEEE T COMMUN, V50, P406, DOI 10.1109/26.990903
   Dielissen J., 2006, AUTOMATION TEST EURO, V2, P1
   Eisenberg Y, 2002, IEEE T CIRC SYST VID, V12, P411, DOI 10.1109/TCSVT.2002.800309
   GALLAGER RG, 1962, IRE T INFORM THEOR, V8, P21, DOI 10.1109/tit.1962.1057683
   Ghandi M. M., 2006, THESIS U ESSEX
   Glikiotis G, 2005, IEEE WRK SIG PRO SYS, P122, DOI 10.1109/SIPS.2005.1579850
   Gunnam KK, 2007, I CONF VLSI DESIGN, P738, DOI 10.1109/VLSID.2007.19
   Guo R., 2008, INT J COMMUN NETW SY, V1, P254
   Hocevar DE, 2004, 2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, P107
   JVT, 2003, 1449610AVC JVT ISOIE
   Kienle F, 2005, IEEE VTS VEH TECHNOL, P606
   Kim J, 2009, DES AUT TEST EUROPE, P417
   Kumar S, 2006, J VIS COMMUN IMAGE R, V17, P425, DOI 10.1016/j.jvcir.2005.04.006
   Kumar V, 2004, GLOB TELECOMM CONF, P493
   Liu Q, 2006, 2006 IMACS: MULTICONFERENCE ON COMPUTATIONAL ENGINEERING IN SYSTEMS APPLICATIONS, VOLS 1 AND 2, P1673
   Liu Y, 2008, 2008 ISECS INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT, VOL 2, PROCEEDINGS, P491, DOI 10.1109/CCCM.2008.145
   Lu XA, 2003, IEEE J SEL AREA COMM, V21, P1738, DOI 10.1109/JSAC.2003.815682
   MacKay DJC, 1997, ELECTRON LETT, V33, P457, DOI 10.1049/el:19970362
   MANSOUR M, 2006, IEEE J SOLID-ST CIRC, V41, P684
   Mansour MM, 2003, IEEE T VLSI SYST, V11, P976, DOI 10.1109/TVLSI.2003.817545
   PARREIN B., 2007, P PACK VID C, P105
   Stockhammer T, 2004, IEEE IMAGE PROC, P545
   Stoufs M., 2007, Proc. IEEE Int. Conf. Image Process, V6, P517
   TANNER RM, 1981, IEEE T INFORM THEORY, V27, P533, DOI 10.1109/TIT.1981.1056404
   Thomos N, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO - ICME 2006, VOLS 1-5, PROCEEDINGS, P593, DOI 10.1109/ICME.2006.262478
   VCEG, 2008, H264AVCJVTJM142 VCEG
   Wang W., 2007, P DES AUT TEST EUR C, P1
   Wang WH, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P79
   Wang WHO, 2009, I CONF VLSI DESIGN, P51, DOI 10.1109/VLSI.Design.2009.68
   Wang YF, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO - ICME 2006, VOLS 1-5, PROCEEDINGS, P613, DOI 10.1109/ICME.2006.262483
   XIAO S., 2006, ADV INF NETW APPL
   XU K, 2007, P INT S LOW POW EL D, P256
   XU K, 2008, H 264 AVC BASELINE D
   YANG G.-H., 2006, P IEEE INT S CIRC SY
   Yang YM, 2010, J TAIWAN INST CHEM E, V41, P1, DOI 10.1016/j.jtice.2009.11.002
   Yip P.Y., 2005, CANADIAN C ELECT COM, P188
   Zhai F, 2005, SIGNAL PROCESS-IMAGE, V20, P371, DOI 10.1016/j.image.2005.02.002
   Zhang Q, 2002, IEEE T CIRC SYST VID, V12, P398, DOI 10.1109/TCSVT.2002.800322
NR 39
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2012
VL 11
IS 2
AR 30
DI 10.1145/2220336.2220342
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NT
UT WOS:000307052900005
DA 2024-07-18
ER

PT J
AU Terechko, A
   Hoogerbrugge, J
   Alkadi, G
   Guntur, S
   Lahiri, A
   Duranton, M
   Wüst, C
   Christie, P
   Nackaerts, A
   Kumar, A
AF Terechko, Andrei
   Hoogerbrugge, Jan
   Alkadi, Ghiath
   Guntur, Surendra
   Lahiri, Anirban
   Duranton, Marc
   Wust, Clemens
   Christie, Phillip
   Nackaerts, Axel
   Kumar, Aatish
TI Balancing Programmability and Silicon Efficiency of Heterogeneous
   Multicore Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Algorithms; Languages;
   Parallelism; processor architecture; multiprocessor; heterogeneous;
   accelerators; embedded systems; multimedia; programming models; design
   space exploration
ID MEMORY CONSISTENCY MODELS
AB Multicore architectures provide scalable performance with a lower hardware design effort than single core processors. Our article presents a design methodology and an embedded multicore architecture, focusing on reducing the software design complexity and boosting the performance density. First, we analyze characteristics of the Task-Level Parallelism in modern multimedia workloads. These characteristics are used to formulate requirements for the programming model. Then we translate the programming model requirements to an architecture specification, including a novel low-complexity implementation of cache coherence and a hardware synchronization unit. Our evaluation demonstrates that the novel coherence mechanism substantially simplifies hardware design, while reducing the performance by less than 18% relative to a complex snooping technique. Compared to a single processor core, the multicores have already proven to be more area-and energy-efficient. However, the multicore architectures in embedded systems still compete with highly efficient function-specific hardware accelerators. In this article we identify five architectural methods to boost performance density of multicores; microarchitectural downscaling, asymmetric multicore architectures, multithreading, generic accelerators, and conjoining. Then, we present a novel methodology to explore multicore design spaces, including the architectural methods improving the performance density. The methodology is based on a complex formula computing performances of heterogeneous multicore systems. Using this design space exploration methodology for HD and QuadHD H. 264 video decoding, we estimate that the required areas of multicores in CMOS 45 nm are 2.5 mm(2) and 8.6 mm(2), respectively. These results suggest that heterogeneous multicores are cost-effective for embedded applications and can provide a good programmability support.
C1 [Terechko, Andrei; Hoogerbrugge, Jan; Alkadi, Ghiath; Guntur, Surendra; Lahiri, Anirban; Duranton, Marc; Wust, Clemens; Christie, Phillip; Nackaerts, Axel; Kumar, Aatish] NXP Semicond, NL-5656 AE Eindhoven, Netherlands.
   NXP Semicond, Eindhoven, Netherlands.
C3 NXP Semiconductors; NXP Semiconductors
RP Terechko, A (corresponding author), NXP Semicond, High Tech Campus 32, NL-5656 AE Eindhoven, Netherlands.
EM jan.hoogerbrugge@nxp.com
OI Terechko, Andrei/0000-0001-5233-8976; Kumar, Aatish/0009-0005-5899-4663;
   Nackaerts, Axel/0000-0002-3715-0710
CR Adve SV, 1999, P IEEE, V87, P445, DOI 10.1109/5.747865
   Agarwal A., 1988, 15th Annual International Symposium on Computer Architecture. Conference Proceedings (Cat. No.88CH2545-2), P280, DOI 10.1109/ISCA.1988.5238
   AGARWAL A., 2007, P DES AUT C
   Al-Kadi G., 2009, P 4 INT C HIGH PERF
   Al-kadi G, 2010, IEEE ICCE
   AMPHION, 2004, AMPHIONCS7050 PART
   Andrews GregR., 1999, FDN MULTITHREADED PA
   Antoniu G, 2002, LECT NOTES COMPUT SC, V2326, P179
   ARCHIBALD J, 1986, ACM T COMPUT SYST, V4, P273, DOI 10.1145/6513.6514
   AZEVEDO A., 2009, T HIGH PERFORM EMBED, V4, P404
   BLUMOFE RD, 1995, SIGPLAN NOTICES, V30, P207
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Butenhof David R., 1997, Programming with POSIX threads
   CHAUDHRY S., 2008, ROCK SPARC CMT PROCE
   CHRISTIE P., 2008, P INT EL DEV M
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   DAREMA F., 2001, LECT NOTES COMPUTER, V2131
   de Haan G, 1993, IEEE T CIRC SYST VID, V3, P368, DOI 10.1109/76.246088
   Detlefs David L, 2001, P 20 ANN ACM S PRINC, P190
   Gharachorloo K., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P15, DOI 10.1109/ISCA.1990.134503
   Hill M. D., 1990, Computer Architecture News, V18, P18, DOI 10.1145/121973.121975
   HILL MD, 2008, IEEE COMPUT
   HOOGERBRUGGE J., 1999, J INSTRUCT LEVEL PAR, V1
   HOOGERBRUGGE J., 2008, T HIGH PERFORM EMBED, V4, P2
   KAHLE J. A., 2007, IBM J RES DEV
   KELM J. H., 2008, UILUENG082212
   Kumar R., 2006, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, PACT '06, P23
   KUNZ R, 2008, P WORKSH MEM SYST PE, P31
   LAMPORT L, 1979, IEEE T COMPUT, V28, P690, DOI 10.1109/TC.1979.1675439
   Li E, 2008, IEEE MICRO, V28, P8, DOI 10.1109/MM.2008.64
   LIMBERG T., 2009, P DES AUT C
   Lusk E., 1987, PORTABLE PROGRAMS PA
   MOGUL J. C., 2008, IEEE MICRO
   Mohanty S., 2002, P JOINT C LANG COMP
   MOUDGILL M, 2008, P SOFTW DEF RAD TECH
   Munk H, 2011, INT J PARALLEL PROG, V39, P397, DOI 10.1007/s10766-010-0132-7
   OLIVER J., 2006, J EMBED COMPUT, V2, P157
   Pai VS, 1996, ACM SIGPLAN NOTICES, V31, P12, DOI 10.1145/248209.237142
   PANIS C., 2004, P S APPL COMP
   PNX8550, 2004, PNX8550 PHILIPS NXP
   POSIX, 1995, 994511996 ISOIEC
   SARANGI S., 2006, P 39 ANN INT S MICR, P9
   Sasanka R, 2007, ACM T ARCHIT CODE OP, V4, DOI 10.1145/1216544.1216546
   Själander M, 2008, 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, P149, DOI 10.1109/DSD.2008.45
   TAD, TAD TECHN AW DES
   TERECHKO A., 2009, P RAP SIM PERF EV ME
   TOSHIBA, 2008, TOSH SPURS ENG
   TYSON G., 2000, P 33 INT S MICR
   Ungerer T, 2003, ACM COMPUT SURV, V35, P29, DOI 10.1145/641865.641867
   VAN DE WAERDT J.-W., 2006, THESIS TU DELFT NETH
   VAN DER HORST R., 1993, P 6 INT COOP THEOR C
   VAN EIJNDHOVEN J., 2006, DYNAMIC ROBUST STREA, P61
   Vandeputte F, 2009, LECT NOTES COMPUT SC, V5409, P153
   VANDEWAERDT JW, 2005, P 38 ANN IEEE ACM IN
   Verma M, 2006, IEEE T VLSI SYST, V14, P802, DOI 10.1109/TVLSI.2006.878469
   Wong H, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P52, DOI 10.1145/1454115.1454125
   Woo DH, 2008, COMPUTER, V41, P24, DOI 10.1109/MC.2008.494
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
NR 58
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2012
VL 11
IS 1
SI SI
AR 14
DI 10.1145/2180887.2180890
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NC
UT WOS:000307050900004
DA 2024-07-18
ER

PT J
AU Wandeler, E
   Maxiaguine, A
   Thiele, L
AF Wandeler, Ernesto
   Maxiaguine, Alexander
   Thiele, Lothar
TI On the Use of Greedy Shapers in Real-Time Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Verification; Embedded systems; performance
   analysis; shapers
ID ARCHITECTURES
AB Traffic shaping is a well-known technique in the area of networking and is proven to reduce global buffer requirements and end-to-end delays in networked systems. Due to these properties, shapers also play an increasingly important role in the design of multiprocessor embedded systems that exhibit a considerable amount of on-chip traffic. Despite the growing importance of traffic shapping in this area, no methods exist for analyzing shapers in distributed embedded systems and for incorporating them into a system-level performance analysis. Until now it was not possible to determine the effect of shapers on end-to-end delay guarantees or buffer requirements in such systems. In this work, we present a method for analyzing greedy shapers, and we embed this analysis method into a well-established modular performance analysis framework for real-time embedded systems. The presented approach enables system-level performance analysis of complete systems with greedy shapers, and we prove its applicability by analyzing three case study systems.
C1 [Wandeler, Ernesto; Maxiaguine, Alexander; Thiele, Lothar] ETH, Comp Engn & Networks Lab, Swiss Fed Inst Technol, CH-8092 Zurich, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich
RP Thiele, L (corresponding author), ETH, Comp Engn & Networks Lab, Swiss Fed Inst Technol, CH-8092 Zurich, Switzerland.
EM thiele@tik.ee.ethz.ch
FU Swiss National Science Foundation (SNF) [200021-103580/1]; ARTIST2
FX This research has been funded by the Swiss National Science Foundation
   (SNF) under the Analytic Performance Estimation of Embedded Computer
   Systems project 200021-103580/1 and by ARTIST2.
CR Chakraborty S, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P190
   Chakraborty S, 2003, COMPUT NETW, V41, P641, DOI 10.1016/S1389-1286(02)00454-1
   CRUZ RL, 1991, IEEE T INFORM THEORY, V37, P114, DOI 10.1109/18.61109
   Gringeri S, 1998, IEEE NETWORK, V12, P94, DOI 10.1109/65.752648
   Harbour MG, 2001, EUROMICRO, P125, DOI 10.1109/EMRTS.2001.934015
   Le Boudec J. Y., 2001, LECT NOTES COMPUTER, V2050
   Pop P, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P184
   Rexford J, 1997, IEEE J SEL AREA COMM, V15, P938, DOI 10.1109/49.594854
   Richter K, 2003, COMPUTER, V36, P60, DOI 10.1109/MC.2003.1193230
   Schioler H., 2005, P SESS 17 EUR C REAL, P61
   Sha L., 1986, Proceedings of the Real-Time Systems Symposium (Cat. No.86CH2351-5), P181
   Shin I, 2004, REAL TIM SYST SYMP P, P57
   Shin I, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P2, DOI 10.1109/REAL.2003.1253249
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Wandeler E., 2006, International Journal on Software Tools for Technology Transfer, V8, P649, DOI 10.1007/s10009-006-0019-5
   Wandeler E., 2005, Proceedings of the 5th ACM international Conference on Embedded Software, P80
   Wandeler E., REAL TIME CALCULUS R
   Wandeler E, 2006, DES AUT TEST EUROPE, P442
   Wandeler E, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P243
NR 20
TC 9
Z9 9
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2012
VL 11
IS 1
AR 1
DI 10.1145/2146417.2146418
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 922ON
UT WOS:000302557400001
DA 2024-07-18
ER

PT J
AU Lakshmanan, K
   de Niz, D
   Rajkumar, R
   Moreno, G
AF Lakshmanan, Karthik
   de Niz, Dionisio
   Rajkumar, Ragunathan (Raj)
   Moreno, Gabriel
TI Overload Provisioning in Mixed-Criticality Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Scheduling; operating systems; mixed
   criticality; cyber-physical systems; resource allocation
ID TIME SCHEDULING ALGORITHMS; TASKS
AB Cyber-physical systems are an emerging class of applications that require tightly coupled interaction between the computational and physical worlds. These systems are typically realized using sensor/actuator interfaces connected with processing backbones. Safety is a primary concern in cyber-physical systems since the actuators directly influence the physical world. However, unexpected or unusual conditions in the physical world can manifest themselves as increased workload demands being offered to the computational infrastructure of a cyber-physical system. Guaranteeing system safety under overload conditions is therefore a prime concern in developing and deploying cyber-physical systems. In this work, we study this problem in the context of a radar surveillance system, where tasks have different levels of criticality or influence on system safety. In the face of overloads, we observe that the desirable property in such systems is that the more critical tasks continue to meet their timing requirements. We capture this mixed-criticality overload requirement using a formal overload-tolerance metric called ductility. Using this overload-tolerance metric, we first develop our solution in the context of uniprocessor systems, where we show that Zero-Slack scheduling (ZS) algorithms can be used to improve the overload behavior in mixed-criticality cyber-physical systems compared to existing fixed-priority scheduling algorithms like Rate-Monotonic Scheduling (RMS) and Criticality-As-Priority-Assignment (CAPA). Leveraging these results, we then develop a criticality-aware task allocation algorithm called Compress-on-Overload Packing (COP) for dealing with multiprocessor cyber-physical systems. Evaluation results show that COP achieves up to five times better ductility than traditional load balancing bin-packing algorithms like Worst-Fit Decreasing (WFD). Finally, we apply ZS and COP to the radar surveillance system to demonstrate the resulting improvement in system overload behavior. Our implementation of the Zero-Slack scheduler is available as a part of the Linux/RK project, which provides resource kernel extensions for Linux.
C1 [Lakshmanan, Karthik; Rajkumar, Ragunathan (Raj)] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
   [de Niz, Dionisio; Moreno, Gabriel] Carnegie Mellon Univ, Inst Software Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University; Software Engineering Institute; Carnegie
   Mellon University
RP Lakshmanan, K (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
CR Andersen B., 2002, Performance Measurement Explained: Designing and implementing your state-of-the-art system
   Anderson J.H., 2009, P WORKSH MIX CRIT RO
   Baruah S., 2010, P IEEE REAL TIM TECH
   BARUAH S., 2010, P ISCA INT C COMP TH
   BARUAH S, 2008, P EUR REAL TIM SYST
   Baruah SK, 1997, IEEE T COMPUT, V46, P1034, DOI 10.1109/12.620484
   Brandenburg BB, 2008, REAL TIM SYST SYMP P, P157, DOI 10.1109/RTSS.2008.23
   BRANDT S. A., 2003, P 24 IEEE INT REAL T
   BUTTAZZO G., 1998, P IEEE INT REAL TIM
   Cho S, 2002, IEICE T COMMUN, VE85B, P2859
   Davis R, 1995, IEEE REAL TIME, P100, DOI 10.1109/REAL.1995.495200
   DAVIS R. I., 1993, YCS217 U YORK DEP CO
   GARDNER M, 1999, P 11 EUR REAL TIM SY
   Greco Salvatore., 2005, Multiple Criteria Decision Analysis: State of the Art Surveys
   Homan David., 2009, Designing future systems for airworthiness certification
   Johnson D. S., 1974, SIAM Journal on Computing, V3, P299, DOI 10.1137/0203025
   Kolawole MichaelO., 2002, Radar systems, peak detection and tracking / Michael Kolawole
   LAKSHMANAN K., 2009, P 21 EUR REAL TIM SY
   LAKSHMANAN K, 2009, P INT IEEE REAL TIM
   Lakshmanan K, 2010, INT CON DISTR COMP S, DOI 10.1109/ICDCS.2010.91
   Lauzac S, 1998, EUROMICRO, P188, DOI 10.1109/EMWRTS.1998.685084
   LEHOCZKY J. P., 1987, P IEEE IND EL C
   LEHOCZKY JP, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P110, DOI 10.1109/REAL.1992.242671
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   LOPEZ J. M., 2001, P 13 EUR REAL TIM SY
   MEJIA-ALVAREZ P., 2000, P 21 IEEE INT REAL T
   MOLLISON M., 2010, P 7 IEEE INT C EMB S
   OIKAWA S, 1998, P 19 IEEE INT REAL T
   RAJKUMAR R., 2001, RESOURCE KERNELS RES
   RAJKUMAR R, 1997, P 18 IEEE INT REAL T
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   SHIH C.-S., 2004, P 10 REAL TIM EMB CO
   THUEL SR, 1994, REAL TIM SYST SYMP P, P22, DOI 10.1109/REAL.1994.342733
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Zanakis SH, 1998, EUR J OPER RES, V107, P507, DOI 10.1016/S0377-2217(97)00147-1
NR 35
TC 3
Z9 3
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 83
DI 10.1145/2362336.2362350
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700014
DA 2024-07-18
ER

PT J
AU Tsutsui, H
   Hattori, K
   Ochi, H
   Nakamura, Y
AF Tsutsui, Hiroshi
   Hattori, Koichi
   Ochi, Hiroyuki
   Nakamura, Yukihiro
TI A High-Throughput Pipelined Parallel Architecture for JPEG XR Encoding
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; JPEG XR; image coding; pipelined
   architecture; parallel architecture; scalability
AB JPEG XR is an emerging image coding standard, based on HD Photo developed by Microsoft Corporation. It supports high compression performance twice as high as the de facto image coding system, namely, JPEG, and also has an advantage over JPEG 2000 in terms of computational cost. JPEG XR is expected to be widespread for many devices including embedded systems in the near future. In this article, we propose a novel architecture for JPEG XR encoding. In previous architectures, entropy coding was the throughput bottleneck because it was implemented as a sequential algorithm to handle data with dependency. We found that there is no dependency in intra-macroblock data, and we could safely pipeline all the encoding processes including the entropy coding. In addition, each module of our architecture, which can be regarded as a pipeline stage, can be parallelized. As a result, our architecture can achieve 12.8 pixel/cycle at its maximum. To demonstrate our architecture, we designed three versions of our architecture with different degrees of parallelism of one, two, and four. Our four-way parallel architecture achieves 579 Mpixel/sec at 181MHz clock frequency for grayscale images.
C1 [Tsutsui, Hiroshi; Hattori, Koichi; Ochi, Hiroyuki] Kyoto Univ, Dept Commun & Comp Engn, Grad Sch Informat, Sakyo Ku, Kyoto 6068501, Japan.
   [Nakamura, Yukihiro] Ritsumeikan Univ, Res Org Sci & Engn, Kusatsu, Shiga 5258577, Japan.
C3 Kyoto University; Ritsumeikan University
RP Tsutsui, H (corresponding author), Kyoto Univ, Dept Commun & Comp Engn, Grad Sch Informat, Sakyo Ku, Yoshida Hon Machi, Kyoto 6068501, Japan.
EM tsutsui@easter.kuee.kyoto-u.ac.jp; koichi@easter.kuee.kyoto-u.ac.jp;
   ochi@kuee.kyoto-u.ac.jp; y-nakamr@fc.ritsumei.ac.jp
RI Tsutsui, Hiroshi/AFQ-6961-2022
OI Tsutsui, Hiroshi/0000-0002-6280-2979
FU VLSI Design and Education Center (VDEC); University of Tokyo; Synopsys,
   Inc.; Mentor Graphics, Inc.
FX This work is supported in part by the VLSI Design and Education Center
   (VDEC), the University of Tokyo, in collaboration with Synopsys, Inc.
   and Mentor Graphics, Inc.
CR [Anonymous], 1091811994 ISOIEC
   Ching-Yen Chien, 2009, 2009 IEEE 13th International Symposium on Consumer Electronics (ISCE), P144, DOI 10.1109/ISCE.2009.5157025
   GRODER S, 2008, THESIS ROCHESTER I T
   HATTORI K, 2008, P IEEE AS PAC C CIRC, P1592
   ISO/IEC 15444-1, 2002, 1544412002 ISOIEC
   ISO/IEC 29199-2, 2009, 2919922009 ISOIEC
   JIS X 9201:2001 (ISO 12640-1:1997), X92012001 JIS ISO
   Malvar HS, 1998, IEEE T SIGNAL PROCES, V46, P1043, DOI 10.1109/78.668555
   *MICR CORP, 2006, HD PHOT SPEC VERS 1
   *MICR CORP, 2006, HD PHOT DEV PORT KIT
   Pan CH, 2008, IEEE T CONSUM ELECTR, V54, P963, DOI 10.1109/TCE.2008.4637574
   SIMONEA F. D., 2007, SPIE OPTICS PHOTO 30, V6696
   SRINIVASAN S, 2007, P SPIE, V6696
   WALLACE GK, 1991, COMMUN ACM, V34, P30, DOI 10.1145/103085.103089
   Xu JZ, 2008, DCC: 2008 DATA COMPRESSION CONFERENCE, PROCEEDINGS, P142, DOI 10.1109/DCC.2008.69
NR 15
TC 3
Z9 3
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 72
DI 10.1145/2362336.2362339
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700003
DA 2024-07-18
ER

PT J
AU Cabodi, G
   Murciano, M
   Violante, M
AF Cabodi, Gianpiero
   Murciano, Marco
   Violante, Massimo
TI Boosting Software Fault Injection for Dependability Analysis of
   Real-Time Embedded Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Measurement; Reliability; Embedded systems; fault injection; real-time
   applications
AB The design of complex embedded systems deployed in safety-critical ormission-critical applications mandates the availability of methods to validate the system dependability across the whole design flow. In this article we introduce a fault injection approach, based on loadable kernel modules and running under the Linux operating system, which can be adopted as soon as a running prototype of the systems is available. Moreover, for the purpose of decoupling dependability analysis from hardware availability, we also propose the adoption of hardware virtualization. Extensive experimental results show that statistical analysis made on top of virtual prototypes are in good agreement with the information disclosed by fault detection trends of real platforms, even under real-time constraints.
C1 [Cabodi, Gianpiero; Murciano, Marco; Violante, Massimo] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy.
C3 Polytechnic University of Turin
RP Cabodi, G (corresponding author), Politecn Torino, Dipartimento Automat & Informat, Corso Duca Abruzzi 24, I-10129 Turin, Italy.
EM gianpiero.cabodi@polito.it; marco.murciano@polito.it;
   massimo.violante@polito.it
RI Cabodi, Gianpiero/I-6558-2012
OI Cabodi, Gianpiero/0000-0001-5839-8697
CR Antoni L, 2000, INT SYM DEFEC FAU TO, P405, DOI 10.1109/DFTVS.2000.887181
   BALDINI A, 2001, P 16 IEEE INT S DEF, P387
   BALLARD F, 2005, USENIX ANN TECHN C R
   Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Boue J, 1998, DIG PAP INT SYMP FAU, P168, DOI 10.1109/FTCS.1998.689467
   Carreira J., 1995, P 5 INT WORK C DEP C, P135
   Civera P, 2001, INT SYM DEFEC FAU TO, P250, DOI 10.1109/DFTVS.2001.966777
   Constantinescu C, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P205, DOI 10.1109/DSN.2002.1028901
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Costa P, 2003, LECT NOTES COMPUT SC, V2847, P8
   DRAGOVIC B, 2003, P S OP SYST PRINC
   Fidalgo A, 2008, SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P22
   Folkesson P, 1998, DIG PAP INT SYMP FAU, P284, DOI 10.1109/FTCS.1998.689479
   GALLMEISTER B, 1995, POSIX 4 PROGRAMMING
   GAUTUS MR, 2001, P IEEE 4 ANN WORKSH, P83
   Gerum P., 2004, Xenomai - Implementing a RTOS emulation framework on GNU/Linux
   GUNNEFLO U, 1989, DIG PAP INT SYMP FAU, P340
   Hsueh MC, 1997, COMPUTER, V30, P75, DOI 10.1109/2.585157
   JENN E, 1994, 24 INT S FAULT TOL C, P66
   KANAWATI GA, 1995, IEEE T COMPUT, V44, P248, DOI 10.1109/12.364536
   LEE H, 2000, P 4 INT C EXH HIGH P, P410
   *LIN KERN ORG INC, 2009, LIN PROGR MAN
   Moore R, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE FREENIX TRACK, P297
   Murciano M, 2007, INT HIGH LEVEL DESIG, P179, DOI 10.1109/HLDVT.2007.4392811
   STEININGER A, 2003, P 1 WORKSH INT SOL E, P187
   ZENHARELA M, 2006, P EUR SAF REL C
NR 26
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2010
VL 10
IS 2
AR 24
DI 10.1145/1880050.1880060
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 702DT
UT WOS:000285875500010
DA 2024-07-18
ER

PT J
AU Spring, JH
   Pizlo, F
   Privat, J
   Guerraoui, R
   Vitek, J
AF Spring, Jesper Honig
   Pizlo, Filip
   Privat, Jean
   Guerraoui, Rachid
   Vitek, Jan
TI Reflexes: Abstractions for Integrating Highly Responsive Tasks into Java
   Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Languages; Experimentation; Real-time systems; Java virtual machine;
   memory management
AB Achieving submillisecond response times in a managed language environment such as Java or C# requires overcoming significant challenges. In this article, we propose Reflexes, a programming model and runtime system infrastructure that lets developers seamlessly mix highly responsive tasks and timing-oblivious Java applications. Thus enabling gradual addition of real-time features, to a non-real-time application without having to resort to recoding the real-time parts in a different language such as C or Ada. Experiments with the Reflex prototype implementation show that it is possible to run a real-time task with a period of 45 mu s with an accuracy of 99.996% (only 0.001% worse than the corresponding C implementation) in the presence of garbage collection and heavy load ordinary Java threads.
C1 [Spring, Jesper Honig; Guerraoui, Rachid] Ecole Polytech Fed Lausanne, IC IIF LPD EPFL, CH-1015 Lausanne, Switzerland.
   [Pizlo, Filip; Privat, Jean; Vitek, Jan] Purdue Univ, Dept Comp Sci, W Lafayette, IN 47907 USA.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; Purdue University System; Purdue University
RP Spring, JH (corresponding author), Ecole Polytech Fed Lausanne, IC IIF LPD EPFL, INR 310 Bldg INR,Stn 14, CH-1015 Lausanne, Switzerland.
EM jesper.spring@epfl.ch; pizlo@cs.purdue.edu; privat.jean@uqam.ca;
   rachid.guerraoui@epfl.ch; jv@cs.purdue.edu
RI Vitek, Jan/J-9051-2014
OI Guerraoui, Rachid/0000-0002-4794-8902
FU NSF [501 1398-1086, 501 1398-1600]
FX This work was supported in part by NSF grants 501 1398-1086 and 501
   1398-1600.
CR Armbruster A, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1324969.1324974
   Auerbach J., 2008, Proceedings of the 2008 ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems (LCTES'08). (Tucson, AZ, P1, DOI DOI 10.1145/1375657.1375659
   AUERBACH J, 2007, P ACM SIGPLAN SIGBED, V7, P51
   Auerbach Joshua., 2007, Proceedings of the 7th ACM IEEE Int'l Conf. on Embedded software, P249, DOI DOI 10.1145/1289927.1289967
   Bollella G, 2005, ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P45
   DAWSON M, 2008, P 6 INT WORKSH JAV T, P61
   Gosling James., 2000, The Real-Time Specification for Java
   LEE E, 2003, UCBERLM0325 EECS DEP
   MANSON J, 2005, P 26 IEEE REAL TIM S
   NOBLE J, 1998, P 12 EUR C OBJ OR PR, P158
   PIZLO F, 2004, P IEEE INT S OBJ OR
   PIZLO F., 2008, P IEEE INT S OBJ OR
   Pizlo F, 2006, REAL TIM SYST SYMP P, P35, DOI 10.1109/RTSS.2006.9
   Sekar R, 1999, 6TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P8, DOI 10.1145/319709.319712
   Spoonhower D, 2006, ACM SIGPLAN NOTICES, V41, P283, DOI 10.1145/1133255.1134015
   SPRING J, 2007, P 3 INT ACM SIGPLAN
   SPRING J, 2007, P 22 ANN ACM SIGPLAN
   SPRING JH, 2008, THESIS ECOLE POLYTEC
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
   Zhao T, 2008, SCI COMPUT PROGRAM, V71, P213, DOI 10.1016/j.scico.2008.04.001
NR 20
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2010
VL 10
IS 1
SI SI
AR 4
DI 10.1145/1814539.1814543
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WQ
UT WOS:000282763900004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Cesana, U
   He, Z
AF Cesana, Ulpian
   He, Zhen
TI Multi-Buffer Manager: Energy-Efficient Buffer Manager for Databases on
   Flash Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Algorithms; flash memory; flash drive; embedded device;
   database; page replacement; buffer manager; cache manager; energy
   efficiency
ID POLICIES
AB Embedded devices such as personal digital assistants (PDAs), pocket PCs, palmtops, and handheld PCs are increasingly using flash memory for the permanent storage of databases. Databases achieve their fast data access speeds by using a memory manager that manages data pages in a memory buffer. The buffer manager uses a page replacement policy to evict pages when the memory buffer is full. An eviction of a dirty page will result in a write to flash memory. Unfortunately, writing to flash memory consumes a lot more energy than reading. Much of the previous work in page replacement policies has focused on reducing the number of page reads rather than writes. One of the few existing works to consider the effects of flash memory's hardware constraints for database design is Lee et. al.'s in-page Logging (IPL) approach [ Lee and Moon 2007]. They demonstrated IPL significantly outperforms traditional disk-based databases when running on flash memory. However, they do not consider the energy efficiency of their approach in terms of the behavior of the page replacement policy. This article addresses this issue by presenting the Multi-Buffer Manager, which is customized for flash databases that use a logging-based approach for managing updates such as IPL. Extensive experiments show the page replacement policy used plays a pivotal role in the performance of the flash database system. In particular, our Multi-Buffer Manager can reduce energy consumption by up to 40% compared to the state-of-the-art clean first flash-based buffer replacement policy (CFLRU).
C1 [Cesana, Ulpian; He, Zhen] La Trobe Univ, Dept Comp Sci & Comp Engn, Bundoora, Vic 3086, Australia.
C3 La Trobe University
RP Cesana, U (corresponding author), La Trobe Univ, Dept Comp Sci & Comp Engn, Bundoora, Vic 3086, Australia.
EM ucesana@gmail.com; z.he@latrobe.edu.au
FU Australian Research Council [DP0985451]; Australian Research Council
   [DP0985451] Funding Source: Australian Research Council
FX This work is supported under the Australian Research Council's Discovery
   funding scheme, project number DP0985451.
CR [Anonymous], P USENIX FIL STOR TE
   Chiang ML, 1999, J SYST SOFTWARE, V48, P213, DOI 10.1016/S0164-1212(99)00059-X
   Chiang ML, 1997, ISCE '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, P177, DOI 10.1109/ISCE.1997.658381
   Choi J, 1998, INTERNATIONAL WORKSHOP ON MULTI-MEDIA DATABASE MANAGEMENT SYSTEMS- PROCEEDINGS, P172, DOI 10.1109/MMDBMS.1998.709780
   Cornell D. W., 1989, Proceedings of the Fifteenth International Conference on Very Large Data Bases, P247
   GLASS G, 1997, P 1997 ACM SIGMETRIC, P115
   Jiang S., 2002, P ACM SIGMETRICS C
   Jo H, 2006, IEEE T CONSUM ELECTR, V52, P485, DOI 10.1109/TCE.2006.1649669
   Johnson T., 1994, P 20 INT C VER LARG, P439
   Lee D, 2001, IEEE T COMPUT, V50, P1352, DOI 10.1109/tc.2001.970573
   Lee D, 1999, PERFORMANCE EVALUATION REVIEW, SPECIAL ISSUE, VOL 27 NO 1, JUNE 1999, P134, DOI 10.1145/301464.301487
   Lee S.-W., 2007, P ACM SIGMOD INT C M
   MANNING C, 2002, YAFFS YET ANOTHER FL
   MIDDLEMIN RR, 1955, ANAL GEOMETRY
   ONEIL EJ, 1993, P ACM SIGMOD INT C M, P297
   Park CI, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P338, DOI 10.1145/1013235.1013317
   Park S.-y., 2006, P 2006 INT C COMP AR, P234, DOI DOI 10.1145/1176760.1176789
   ROBINSON JT, 1990, PERF E R SI, V18, P134, DOI 10.1145/98460.98523
   Sacco G. M., 1982, Proceedings of Very Large Data Bases. Eighth International Conference on Very Large Data Bases, P257
   SACCO GM, 1986, ACM T DATABASE SYST, V11, P473, DOI 10.1145/7239.7336
   Smaragdakis Y, 1999, PERFORMANCE EVALUATION REVIEW, SPECIAL ISSUE, VOL 27 NO 1, JUNE 1999, P122, DOI 10.1145/301464.301486
   Tseng HW, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P418, DOI 10.1109/LPE.2006.4271879
   Woodhouse D., 2001, OTT LIN S
   WU M, 1994, P 6 INT C ARCH SUPP, P86, DOI DOI 10.1145/195473.195506
NR 24
TC 4
Z9 6
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 28
DI 10.1145/1698772.1698786
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000014
DA 2024-07-18
ER

PT J
AU Bai, LS
   Yang, L
   Dick, RP
AF Bai, Lan S.
   Yang, Lei
   Dick, Robert P.
TI MEMMU: Memory Expansion for MMU-Less Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Management; Performance; Data compression;
   embedded system; wireless sensor network
AB Random access memory (RAM) is tightly constrained in the least expensive, lowest-power embedded systems such as sensor network nodes and portable consumer electronics. The most widely used sensor network nodes have only 4 to 10KB of RAM and do not contain memory management units (MMUs). It is difficult to implement complex applications under such tight memory constraints. Nonetheless, price and power-consumption constraints make it unlikely that increases in RAM in these systems will keep pace with the increasing memory requirements of applications.
   We propose the use of automated compile-time and runtime techniques to increase the amount of usable memory in MMU-less embedded systems. The proposed techniques do not increase hardware cost, and require few or no changes to existing applications. We have developed runtime library routines and compiler transformations to control and optimize the automatic migration of application data between compressed and uncompressed memory regions, as well as a fast compression algorithm well suited to this application. These techniques were experimentally evaluated on Crossbow TelosB sensor network nodes running a number of data-collection and signal-processing applications. Our results indicate that available memory can be increased by up to 50% with less than 10% performance degradation for most benchmarks.
C1 [Bai, Lan S.; Yang, Lei; Dick, Robert P.] Northwestern Univ, Evanston, IL 60208 USA.
C3 Northwestern University
RP Bai, LS (corresponding author), Univ Michigan, Ann Arbor, MI 48109 USA.
EM lanbai@umich.edu
RI Dick, Robert P/B-7137-2009
FU National Science Foundation [CNS-0721978, CNS-0347941]; NEC Laboratories
   America; Direct For Computer & Info Scie & Enginr [0964764] Funding
   Source: National Science Foundation; Division Of Computer and Network
   Systems [0964764] Funding Source: National Science Foundation
FX This work was supported in part by the National Science Foundation under
   awards CNS-0721978 and CNS-0347941 and in part by NEC Laboratories
   America.
CR Abrach H., 2003, P 2 ACM INT C WIRELE, P50, DOI DOI 10.1145/941350.941358
   [Anonymous], ELSEVIERS ADHOC NETW, DOI DOI 10.1016/S1570-8705(03)00008-8
   Banerjee U., 1993, Loop Transformations for Restructuring Compilers: The Foundations
   Biswas S., 2004, P INT C COMP ARCH SY, P280
   CHOUDHURI S, 2005, SOFTWARE VIRTUAL MEM
   COOPRIDER N, 2007, P PROGR LANG DES IMP
   DOUGLIS F, 1993, PROCEEDINGS OF THE WINTER 1993 USENIX CONFERENCE, P519
   Dowding CH, 2005, J GEOTECH GEOENVIRON, V131, P1151, DOI 10.1061/(ASCE)1090-0241(2005)131:9(1151)
   Engelson V., 2000, Proceedings DCC 2000. Data Compression Conference, DOI 10.1109/DCC.2000.838221
   FRANKE B, 2001, P INT C COMP CONSTR, P69
   Ganesan P., 2003, CM International Workshop on Wireless Sensor networks and Applications, P151, DOI DOI 10.1145/941350.941372
   GAY D, 2005, P ACM SIGPLAN SIGBED, P40
   Gay D., 2003, NESC 1 1 LANGUAGE RE
   Gehrke J, 2004, IEEE PERVAS COMPUT, V3, P46, DOI 10.1109/MPRV.2004.1269131
   Guestrin C, 2004, IPSN '04: THIRD INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P1
   Hartung C., 2006, MobiSys2006. The Fourth International Conference on Mobile Systems, Applications and Services, P28, DOI 10.1145/1134680.1134685
   Hellerstein J.M., 2004, PROCEEEDINGS 1 INT W, P40
   KARLOF C, 2003, ELSEVIERS ADHOC NETW, V1, P2
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lekatsas H, 2000, DES AUT CON, P294, DOI 10.1145/337292.337423
   Li D, 2002, IEEE SIGNAL PROC MAG, V19, P17, DOI 10.1109/79.985674
   Madden S, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P131, DOI 10.1145/1060289.1060303
   McKinley KS, 1996, ACM T PROGR LANG SYS, V18, P424, DOI 10.1145/233561.233564
   *MEMMU, MEM EXP EMB SYST MMU
   MUCHNIKC SS, 1997, ADV COMPILER DESIGN
   Nath S., 2004, PROC ACM SENSYS, P250, DOI DOI 10.1145/1031495.1031525
   OBERHUMER MF, LOZ REAL TIME DATA C
   PEREIRA C, 2003, ENERGY EFFICIENT COM
   Polastre J, 2004, WIRELESS SENSOR NETWORKS, P399
   Polastre J., 2005, P INT S INF PROC SEN
   Pottie GJ, 2000, COMMUN ACM, V43, P51, DOI 10.1145/332833.332838
   Pradhan SS, 2002, IEEE SIGNAL PROC MAG, V19, P51, DOI 10.1109/79.985684
   RIZZO L, 1997, OPER SYST REV, V31, P36
   SIMPSON M, 2005, P INT C COMP ARCH SY, P25
   SZEWCZYK R, 2004, P 1 EUR WORKSH SENS
   TARJAN D, 2006, CACTI 4 0
   Tolle Gilman., 2005, P 2 INT C EMBEDDED N, P51, DOI DOI 10.1145/1098918.1098925
   Tremaine RB, 2001, IBM J RES DEV, V45, P271, DOI 10.1147/rd.452.0271
   Tuduce IC, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK: 2005 UNENIX ANNUAL TECHNICAL CONFERENCE, P237
   VANENGELEN RA, 2001, P INN ARCH FUT GEN H
   Wilson PR, 1999, PROCEEDINGS OF THE 1999 USENIX ANNUAL TECHNICAL CONFERENCE, P101
   YANG L, 2005, P INT C HARDW SOFTW
   Yang L, 2006, DES AUT CON, P701, DOI 10.1109/DAC.2006.229311
NR 43
TC 2
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2009
VL 8
IS 3
AR 23
DI 10.1145/1509288.1509295
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CX
UT WOS:000266818500007
DA 2024-07-18
ER

PT J
AU Zhou, XR
   Petrov, P
AF Zhou, Xiangrong
   Petrov, Peter
TI Direct Address Translation for Virtual Memory in Energy-Efficient
   Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Low-power embedded systems; virtual memory; address translation
ID HIGH-PERFORMANCE
AB This article presents a methodology for virtual memory support in energy-efficient embedded systems. A holistic approach is proposed, where the combined efforts of compiler, operating system, and hardware architecture achieve a significant system power reductions. The application information extracted and analyzed by the compiler is utilized dynamically by the microarchitecture and the operating system to perform energy-efficient and, for many memory references, time-deterministic address translations. We demonstrate that by using application information regarding virtual memory layout, an efficient and conflict-free translation process can be implemented through the utilization of a small hardware direct translation table (DTT) accessed in an application-specific manner. The set of virtual pages is partitioned into groups, such that for each group only a few of the least significant bits are used as an index to obtain the physical page number. We outline an efficient compile-time algorithm for identifying these groups and allocate their translation entries optimally into the DTT. The introduced hardware is minimal in terms of area, performance, and power overhead, while offering the flexibility of software programmability. This is achieved through a small set of registers and tables, which are made software accessible. We have quantitatively evaluated the proposed methodology on a number of embedded applications, including voice, image, and video processing.
C1 [Zhou, Xiangrong; Petrov, Peter] Univ Maryland, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Zhou, XR (corresponding author), Univ Maryland, College Pk, MD 20742 USA.
EM ppetrov@ece.umd.edu
RI Petrov, Peter/HGT-9584-2022
CR Absar MJ, 2005, DES AUT TEST EUROPE, P1162, DOI 10.1109/DATE.2005.97
   *ARM LTD, ARM920T TECHN REF MA
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Baase S., 2000, COMPUTER ALGORITHMS
   Ballapuram CS, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P357, DOI 10.1109/LPE.2005.195547
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Cekleov M, 1997, IEEE MICRO, V17, P64, DOI 10.1109/40.621215
   CHIODO M, 1994, IEEE MICRO, V14, P26, DOI 10.1109/40.296155
   Denning PJ, 1996, ACM COMPUT SURV, V28, P213, DOI 10.1145/234313.234403
   Ekman M, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P243, DOI 10.1109/LPE.2002.1029612
   Fan DR, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P351, DOI 10.1109/LPE.2005.195546
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Francesco P, 2004, DES AUT CON, P238, DOI 10.1145/996566.996634
   Furber SB, 2000, ARM SYSTEM ON CHIP A
   Givargis T, 2006, ACM T DES AUTOMAT EL, V11, P3, DOI 10.1145/1124713.1124715
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Heckmann R, 2003, P IEEE, V91, P1038, DOI 10.1109/JPROC.2003.814618
   Hu JS, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P402
   *INT CORP, INT XSCALE MICR
   Jacob B, 1998, COMPUTER, V31, P33, DOI 10.1109/2.683005
   Juan T, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P196, DOI 10.1109/LPE.1997.621281
   Kada H, 2002, MATER STRUCT, V35, P35, DOI 10.1007/BF02482088
   Kandemir M, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P98
   Kandemir M, 2004, IEEE T COMPUT AID D, V23, P243, DOI 10.1109/TCAD.2003.822123
   Kirner R, 2001, EUROMICRO, P29, DOI 10.1109/EMRTS.2001.933993
   LEE HG, 1997, J MANAGE INFORM SYST, V13, P13
   Lee HHS, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P306
   Lee JH, 2001, PR IEEE COMP DESIGN, P118, DOI 10.1109/ICCD.2001.955013
   Martello Silvano, 1990, Knapsack Problems: Algorithms and Computer Implementations
   Merten MC, 2001, IEEE T COMPUT, V50, P567, DOI 10.1109/12.931894
   Montanaro J, 1996, ISSCC DIG TECH PAP I, V39, P214, DOI 10.1109/ISSCC.1996.488576
   Qiu XG, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P51, DOI 10.1109/HPCA.2001.903251
   Sherwood T, 2003, IEEE MICRO, V23, P84, DOI 10.1109/MM.2003.1261391
   Shivakumar P., 2001, Technical report
   Simpson Matthew., 2005, P INT C COMPILERS AR, P66
   Stojanovic V, 1999, IEEE J SOLID-ST CIRC, V34, P536, DOI 10.1109/4.753687
   UDAYAKUMARAN S, 2003, P ACM INT C COMP ARC
   Verma M, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P104
   Zhang C, 2006, CONF PROC INT SYMP C, P155, DOI 10.1145/1150019.1136499
NR 39
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2008
VL 8
IS 1
AR 5
DI 10.1145/1457246.1457251
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 389YE
UT WOS:000262130700005
DA 2024-07-18
ER

PT J
AU Choi, Y
   Han, H
AF Choi, Yoonseo
   Han, Hwansoo
TI Shared heap management for memory-limited Java virtual machines
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
DE performance; design
AB One scarce resource in embedded systems is memory. Multitasking makes the lack of memory problem even worse. Most current embedded systems, which do not provide virtual memory, simply divide physical memory and evenly assign contiguous memory chunks to multiple applications. Such simple memory management can frequently cause the lack of available memory for some applications, while others are not using the full amount of assigned memory. To overcome inefficiency in current memory management, we present an efficient heap management scheme that allows multiple applications to share heap space. To reduce overall heap memory usage, applications adaptively acquire subheaps out of shared pool of memory and release surplus subheaps to shared pool. As a result, applications see noncontiguous multiple subheaps as a heap in their address space. We target Java applications to implement our heap-sharing scheme in the KVM from Sun Microsystems. To protect fragmented heap space with a limited number of regions in memory protection unit (MPU), we maintain only a limited number of subheaps. We experimentally evaluate our heap management scheme with J2ME MIDP applications. Our static and dynamic schemes reduce heap memory usage, on average, by 30 and 27%, respectively. For both schemes, overheads are kept low. The execution times in our schemes are increased only by 0.01% for static scheme and 0.35% for dynamic scheme, on average.
C1 [Choi, Yoonseo] Univ Michigan, Dept EECS, Ann Arbor, MI 48109 USA.
   [Han, Hwansoo] Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon 305701, South Korea.
C3 University of Michigan System; University of Michigan; Korea Advanced
   Institute of Science & Technology (KAIST)
RP Choi, Y (corresponding author), Univ Michigan, Dept EECS, 2260 Hayward, Ann Arbor, MI 48109 USA.
EM yschoi@arcs.kaist.ac.kr; hshan@cs.kaist.ac.kr
CR [Anonymous], 1997, ART COMPUTER PROGRAM
   CHEN G, 2002, ACM T EMBED COMPUT S, V1, P27, DOI DOI 10.1145/581888.581892
   CHOI Y, 2006, P 2006 INT C COMP AR, P212
   GRIFFIN P, 2005, P C LANG COMP TOOLS, P230
   *INS SOFTW SOL INC, MACROEXPRESS WIND AU
   JOHNES R, 1996, GARBAGE COLLECTION A
   *MIDL, WIR JAV DOWNL
   *MIN INC, MOB GAM BLOODY GHOST
   SHAHAM R, 2001, P ACM SIGPLAN 2001 C, P104
   Shaham Ran., 2000, ISMM 00 P 2 INT S ME, P12
   Sloss A, 2004, ARM System Developer's Guide: Designing and Optimizing System Software
   *SUN MICR, 2002, MOB INF DEV PROF MID
   *SUN MICR, 2002, CONN LTD DEV CONF CL
   *SUN MICR, 2002, KVM PORT GUID CLDC V
   Tual JP, 1999, IEEE MICRO, V19, P52, DOI 10.1109/40.798109
   Wilson P. R., 1995, P INT WORKSH MEM MAN
   Yang Ting., 2004, Proceedings of the 4th international symposium on Memory management, P61
NR 17
TC 2
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 13
DI 10.1145/1331331.1331337
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800006
DA 2024-07-18
ER

PT J
AU Wang, EW
   Davis, JJ
   Moro, D
   Zielinski, P
   Lim, JJ
   Coelho, C
   Chatterjee, S
   Cheung, PYK
   Constantinides, GA
AF Wang, Erwei
   Davis, James J.
   Moro, Daniele
   Zielinski, Piotr
   Lim, Jia Jie
   Coelho, Claudionor
   Chatterjee, Satrajit
   Cheung, Peter Y. K.
   Constantinides, George A.
TI Enabling Binary Neural Network Training on the Edge
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deep neural network; binary neural network; training; edge devices;
   embedded systems; memory reduction
AB The ever-growing computational demands of increasingly complex machine learning models frequently necessitate the use of powerful cloud-based infrastructure for their training. Binary neural networks are known to be promising candidates for on-device inference due to their extreme compute and memory savings over higher-precision alternatives. However, their existing training methods require the concurrent storage of high-precision activations for all layers, generally making learning on memory-constrained devices infeasible. In this article, we demonstrate that the backward propagation operations needed for binary neural network training are strongly robust to quantization, thereby making on-the-edge learning with modern models a practical proposition. We introduce a low-cost binary neural network training strategy exhibiting sizable memory footprint reductions while inducing little to no accuracy loss vs Courbariaux & Bengio's standard approach. These decreases are primarily enabled through the retention of activations exclusively in binary format. Against the latter algorithm, our drop-in replacement sees memory requirement reductions of 3-5x, while reaching similar test accuracy (+/- 2 pp) in comparable time, across a range of small-scale models trained to classify popular datasets. We also demonstrate from-scratch ImageNet training of binarized ResNet-18, achieving a 3.78x memory reduction. Our work is open-source, and includes the Raspberry Pi-targeted prototype we used to verify our modeled memory decreases and capture the associated energy drops. Such savings will allow for unnecessary cloud offloading to be avoided, reducing latency, increasing energy efficiency, and safeguarding end-user privacy.
C1 [Wang, Erwei; Davis, James J.; Cheung, Peter Y. K.; Constantinides, George A.] Imperial Coll London, Exhibition Rd, London SW7 2BX, England.
   [Moro, Daniele; Zielinski, Piotr] Google, 2015 Stierlin Court, Mountain View, CA 94043 USA.
   [Lim, Jia Jie] ISize, 107 Cheapside, London EC2V 6DN, England.
   [Coelho, Claudionor] Advantest, 3061 Zanker Rd, San Jose, CA 95134 USA.
C3 Imperial College London; Google Incorporated; Advantest Corporation
RP Wang, EW (corresponding author), Imperial Coll London, Exhibition Rd, London SW7 2BX, England.
EM erwei.wang@amd.com; james.davis@imperial.ac.uk;
   danielemoro@imperial.ac.uk; zielinski@google.com; jj.lim@isize.co;
   claudionor.coelho@alumni.stanford.edu; satrajit@gmail.com;
   p.cheung@imperial.ac.uk; g.constantinides@imperial.ac.uk
OI Wang, Erwei/0000-0002-3603-6852; Moro, Daniele/0000-0002-5544-830X; Lim,
   Jia Jie/0009-0002-9383-5324; Coelho Jr, Claudionor/0000-0001-9637-1890
FU United Kingdom EPSRC [EP/P010040/1, EP/S030069/1]
FX The authors are grateful for the support of the United Kingdom EPSRC
   (grant numbers EP/P010040/1 and EP/S030069/1).
CR Agarwal Naman, 2018, INT C NEURAL INFORM
   Alizadeh Milad, 2018, INT C LEARN REPR
   [Anonymous], 2015, C NEUR INF PROC SYST
   Bernstein J, 2018, PR MACH LEARN RES, V80
   Bethge J, 2019, Arxiv, DOI arXiv:1906.08637
   Blackford LS, 2002, ACM T MATH SOFTWARE, V28, P135, DOI 10.1145/567806.567807
   Bonawitz Keith, 2019, C MACH LEARN SYST
   Cai Han, 2020, IEEE C COMPUTER VISI
   Chakrabarti Ayan, 2019, Advances in Neural Information Processing Systems
   Chatterjee S., 2022, arXiv
   Chen TL, 2021, IEEE COMPUT SOC CONF, P4614, DOI 10.1109/CVPRW53098.2021.00520
   Chen TQ, 2016, Arxiv, DOI arXiv:1604.06174
   Constantinides George A., 2019, Philosophical Transactions of the Royal Society A, V378, P2166
   Courbariaux M, 2016, Arxiv, DOI [arXiv:1602.02830, 10.48550/arXiv.1602.02830]
   Darabi Sajad, 2018, Bnn+: Improved binary network training
   Ghasemzadeh M, 2018, ANN IEEE SYM FIELD P, P57, DOI 10.1109/FCCM.2018.00018
   Ginsburg Boris, 2017, NVID GPU TECHN C
   Glorot X., 2010, INT C ARTIFICIAL INT, P249
   Graham B, 2017, Arxiv, DOI arXiv:1702.08231
   Gruslys Audrunas, 2016, Advances in Neural Information Processing Systems Band
   He Xiangyu, 2020, EUROPEAN C COMPUTER
   Helwegen Koen, 2019, Advances in Neural Information Processing Systems
   Hoffer Elad, 2018, Advances in Neural Information Processing Systems
   Jiang Xinrui, 2021, AAAI C ARTIFICIAL IN
   Keras, memory leak in tf.keras.Model.predict
   Kingma Diederik, 2015, P 3 INT C LEARN REPR
   Lin XF, 2017, ADV NEUR IN, V30
   Liu ZC, 2018, LECT NOTES COMPUT SC, V11219, P747, DOI 10.1007/978-3-030-01267-0_44
   Martinez Brais, 2020, INT C LEARNING REPRE
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Micikevicius P., 2018, INT C LEARN REPR ICL
   NaigangWang Jungwook Choi, 2018, Advances in Neural Information Processing Systems
   Qin HT, 2020, PATTERN RECOGN, V105, DOI 10.1016/j.patcog.2020.107281
   reichelt, RPI USB METER2
   Sari E, 2020, Arxiv, DOI arXiv:1909.09139
   Shen MZ, 2019, IEEE INT CONF COMP V, P2041, DOI 10.1109/ICCVW.2019.00256
   ShuangWu Guoqi Li, 2018, INT C LEARNING REPRE
   Sohoni NS, 2022, Arxiv, DOI arXiv:1904.10631
   Tatsumi Mariko, 2022, 2022 INT C FIELD PRO
   Umuroglu Y, 2020, I C FIELD PROG LOGIC, P291, DOI 10.1109/FPL50879.2020.00055
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Wang EW, 2020, IEEE T COMPUT, V69, P1795, DOI 10.1109/TC.2020.2978817
   Wang EW, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3309551
   Wang EW, 2019, ANN IEEE SYM FIELD P, P26, DOI 10.1109/FCCM.2019.00014
   Wen W, 2017, ADV NEUR IN, V30
   Wilson AC, 2017, ADV NEUR IN, V30
   Wu S, 2019, IEEE T NEUR NET LEAR, V30, P2043, DOI 10.1109/TNNLS.2018.2876179
   Yayla Mikail, 2022, P 59 ACMIEEE DESIGN
   Zechun Liu, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12359), P143, DOI 10.1007/978-3-030-58568-6_9
   Zhang CY, 2021, COMMUN ACM, V64, P107, DOI 10.1145/3446776
   Zhou Shuchang, 2016, arXiv
NR 51
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 105
DI 10.1145/3626100
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600017
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Chou, YQ
   Shen, LW
   Chang, LP
AF Chou, Yi-Quan
   Shen, Lin-Wei
   Chang, Li-Pin
TI Rectifying Skewed Kernel Page Reclamation in Mobile Devices for
   Improving User-Perceivable Latency
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Virtual memory; Android; operating systems; embedded systems
ID SWAP
AB A crucial design factor for users of smart mobile devices is the latency of graphical interface interaction. Switching a background app to foreground is a frequent operation on mobile devices and the latency of this process is highly perceivable to users. Based on an Android smartphone, through analysis of memory reference generated during the app-switching process, we observe that file (virtual) pages and anonymous pages are both heavily involved. However, to our surprise, the amounts of the two types of pages in the main memory are highly imbalanced, and frequent I/O operations on file pages noticeably slows down the appswitching process. In this study, we advocate to improve the app-switching latency by rectifying the skewed kernel page reclaiming. Our approach involves two parts: proactive identification of unused anonymous pages and adaptive balance between file pages and anonymous pages. As mobile apps are found inflating their anonymous pages, we propose identifying unused anonymous pages in sync with the app-switching events. In addition, Android devices replaces the swap device with RAM-based zram, and swapping on zram is much faster than file accessing on flash storage. Without causing thrashing, we propose swapping out as many anonymous pages to zram as possible for caching more file pages. We conduct experiments on a Google Pixel phone with realistic user workloads, and results confirm that our method is adaptive to different memory requirements and greatly improves the app-switching latency by up to 43% compared with the original kernel.
C1 [Chou, Yi-Quan; Shen, Lin-Wei; Chang, Li-Pin] Natl Yang Ming Chiao Tung Univ, 1001 Univ Rd, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Chou, YQ (corresponding author), Natl Yang Ming Chiao Tung Univ, 1001 Univ Rd, Hsinchu, Taiwan.
EM eugene668822@gmail.com; willshen0159@gmail.com; lpchang@cs.nycu.edu.tw
OI Chang, Li-Pin/0000-0001-6543-2064
FU National Science and Technology Council, Taiwan
   [MOST-110-2221-E-A49-029-MY3]
FX This work is in part supported by a grant MOST-110-2221-E-A49-029-MY3
   from National Science and Technology Council, Taiwan.
CR [Anonymous], 2021, Better Performance through Threading
   [Anonymous], 2022, Scudo
   [Anonymous], 2020, UI Automator
   Corbet Jonathan, 2021, The multi-generational LRU
   Corbet Jonathan, 2016, Reconsidering Swapping
   Davydov Vladimir, 2015, idle memory tracking
   Gupta Nitin, 2014, zram: Compressed RAM based Block Devices
   Han J, 2018, IEEE ACCESS, V6, P56099, DOI 10.1109/ACCESS.2018.2872794
   Ji C, 2020, ACM T STORAGE, V16, DOI 10.1145/3404119
   Kerns Taylor, 2023, The Best Budget Android Phones.
   Kim J, 2020, IEEE ACCESS, V8, P85140, DOI 10.1109/ACCESS.2020.2992072
   Kim J, 2019, IEEE ACCESS, V7, P139678, DOI 10.1109/ACCESS.2019.2942362
   Lagar-Cavilla A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P317, DOI 10.1145/3297858.3304053
   Lauren, 2023, Mobile App Download Statistics & Usage Statistics.
   Li CL, 2020, IEEE T COMPUT AID D, V39, P4102, DOI 10.1109/TCAD.2020.3012316
   Liang Y, 2022, PROCEEDINGS OF THE 20TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, FAST 2022, P445
   Liang Y, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P897
   Morreale Peter W., 2008, Documentation for /proc/sys/vm/.
   Son Sam, 2021, P USENIX ANN TECHNIC, P365
   Wang YX, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477021
   Weiner J, 2022, ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P609, DOI 10.1145/3503222.3507731
   Zhuang ZY, 2016, INT CONF COMPUT NETW, P531
NR 22
TC 0
Z9 0
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3607937
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300043
DA 2024-07-18
ER

PT J
AU Pradhan, C
   Letras, M
   Teich, J
AF Pradhan, Chetana
   Letras, Martin
   Teich, Juergen
TI Efficient Table-based Function Approximation on FPGAs Using Interval
   Splitting and BRAM Instantiation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE FPGA; approximate computing; function approximation; BRAM
AB This article proposes a novel approach for the generation of memory-efficient table-based function approximation circuits for edge devices in general and FPGAs in particular. Given a function f (x) to be approximated in a given interval [x(0), x(0) + a) and a maximum approximation error E-a, the goal is to determine a function table implementation with a minimized memory footprint, i.e., number of entries that need to be stored. Rather than state-of-the-art work performing an equidistant sampling of the given interval by so-called breakpoints and using linear interpolation between two adjacent breakpoints to determine f (x) at the maximum error bound, we propose and compare three algorithms for splitting the given interval into sub-intervals to reduce the required memory footprint drastically based on the observation that in sub-intervals of low gradient, a coarser sampling grid may be assumed while guaranteeing the maximum interpolation error bound E-a. Experiments on elementary mathematical functions show that a large fraction in memory footprint may be saved. Second, a hardware architecture implementing the sub-interval selection, breakpoint lookup, and interpolation at a latency of just 9 clock cycles is introduced. Third, for each generated circuit design, BRAMs are automatically instantiated rather than synthesizing the reduced footprint function table using LUT primitives, providing an additional degree of resource efficiency. The approach presented here for FPGAs can equally be applied to other circuit technologies for fast and, at the same time, memory-optimized function approximation at the edge.
C1 [Pradhan, Chetana; Letras, Martin; Teich, Juergen] Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci, Hardware Software Co Design, Cauerstr 11, D-91058 Erlangen, Germany.
C3 University of Erlangen Nuremberg
RP Pradhan, C (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci, Hardware Software Co Design, Cauerstr 11, D-91058 Erlangen, Germany.
EM chetana.pradhan@fau.de; martin.letras@fau.de; juergen.teich@fau.de
OI Letras, Martin/0000-0002-1429-8982
CR Adcock B, 2017, APPL NUMER HARMON AN, P93, DOI 10.1007/978-3-319-69802-1_3
   Ahmadinejad M, 2019, AEU-INT J ELECTRON C, V110, DOI 10.1016/j.aeue.2019.152859
   Alom MZ, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8030292
   Andraka R., 1998, FPGA'98. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P191, DOI 10.1145/275107.275139
   [Anonymous], 2019, Matlab®
   Becher A, 2016, ANN IEEE SYM FIELD P, P27, DOI 10.1109/FCCM.2016.16
   Brand M, 2019, CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P215, DOI 10.1145/3310273.3322833
   Brown Tom B., 2020, 34 INT C NEURAL INFO
   Butler JT, 2011, J COMPUT APPL MATH, V235, P4076, DOI 10.1016/j.cam.2011.02.033
   Chang CH, 2019, IEEE INT C ELECTR TA, DOI 10.1109/icce-tw46550.2019.8991981
   Chen LB, 2017, IEEE T MULTI-SCALE C, V3, P139, DOI 10.1109/TMSCS.2017.2696003
   De Caro D, 2011, IEEE T CIRCUITS-II, V58, P667, DOI 10.1109/TCSII.2011.2164159
   Dong HX, 2020, IEEE T VLSI SYST, V28, P2014, DOI 10.1109/TVLSI.2020.3004602
   Dong S, 2021, COMPUT SCI REV, V40, DOI 10.1016/j.cosrev.2021.100379
   Echavarria J, 2016, 2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P213, DOI 10.1109/FPT.2016.7929536
   Gruetzemacher R, 2022, ACM COMPUT SURV, V54, DOI 10.1145/3505245
   Han J, 2013, PROC EUR TEST SYMP
   Kong LH, 2023, ACM COMPUT SURV, V55, DOI 10.1145/3555308
   Lee DU, 2009, IEEE T VLSI SYST, V17, P103, DOI 10.1109/TVLSI.2008.2003165
   MATLAB, 2021, OPT LOOK TABL MEM EF
   Muller J.-M., 1999, Reliable Computing, V5, P279, DOI 10.1023/A:1009984523264
   Narayanamoorthy S, 2015, IEEE T VLSI SYST, V23, P1180, DOI 10.1109/TVLSI.2014.2333366
   Ota K, 2017, ACM T MULTIM COMPUT, V13, DOI 10.1145/3092831
   Pouyanfar S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3234150
   Raha A, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126531
   Seo H, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9030471
   Shuman DI, 2011, 2011 INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING IN SENSOR SYSTEMS AND WORKSHOPS (DCOSS)
   Tian Y, 2017, ICCAD-IEEE ACM INT, P438, DOI 10.1109/ICCAD.2017.8203810
   Xilinx, 2019, 7 SER FPGA MEM RES
   Xu Q, 2016, IEEE DES TEST, V33, P8, DOI 10.1109/MDAT.2015.2505723
   Yang T, 2019, IEEE T COMPUT AID D, V38, P1974, DOI 10.1109/TCAD.2018.2871198
   Yu JS, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P577, DOI 10.1145/3489517.3530505
NR 32
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 73
DI 10.1145/3580737
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Terway, P
   Jha, NK
AF Terway, Prerit
   Jha, Niraj K.
TI REPAIRS: Gaussian Mixture Model-based Completion and Optimization of
   Partially Specified Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Active learning; constrained multi-objective optimization; Gaussian
   mixture model; inverse design; data integrity
ID MULTIOBJECTIVE OPTIMIZATION; FAULT-DETECTION; DESIGN
AB Most system optimization techniques focus on finding the values of the system components to achieve the best performance. Searching over all component values gives the search methodology the freedom to explore the entire design space to determine the best system configuration. However, real-world systems often require searching in a restricted space over only a subset of component values while freezing some of the components to fixed values. Rather than optimizing from scratch to search over the subset of components, incorporating the past simulation logs (search performed when all components were allowed to vary) enables the optimization mechanism to utilize knowledge from past system behavior. In addition, when the system gives the same response over different combinations of input values, the designer may prefer one combination over another. Furthermore, real-world data often contain errors. To avoid catastrophic consequences of making decisions based on incorrect data points, we need a mechanism to identify and correct the resulting error. We propose REPAIRS, a methodology to complete/optimize partially specified systems. It also performs data integrity checks and identifies/corrects errors after detecting an anomaly in the data. We use a Gaussian mixture model to learn the joint distribution of the system inputs and the corresponding output response (objectives/constraints). We use the learned model to complete a partially specified system where only a subset of the component values and/or the system response is specified. When the system response exhibitsmultiple modes (e.g., same response for different combinations of input values), REPAIRS determines the combinations of input values that correspond to the several modes. Using past simulation logs, it searches over various subsets of system inputs to improve the performance of the reference solution. We also present a framework for verifying the integrity of a given data instance. When the integrity check fails, we provide a mechanism to identify the error location and correct the error. REPAIRS provides an explanation for the decision it makes for the different use cases described in this article. We provide results of REPAIRS in the context of completion, partial optimization, and data integrity check of real-world systems. REPAIRS achieves a hypervolume that is better than that obtained using a baseline method by up to 50%. It successfully identifies the error location and predicts the correct value of the erroneous feature with an error less than 0.2%. It detects error locations with a mean accuracy of up to 95% even when three feature values have an error.
C1 [Terway, Prerit; Jha, Niraj K.] Princeton Univ, Dept Elect & Comp Engn, Engn Quadrangle, 41 Olden St, Princeton, NJ 08544 USA.
C3 Princeton University
RP Terway, P (corresponding author), Princeton Univ, Dept Elect & Comp Engn, Engn Quadrangle, 41 Olden St, Princeton, NJ 08544 USA.
EM pterway@princeton.edu; jha@princeton.edu
RI Jha, Nandan Kumar/AAX-9516-2020
FU Defense Advanced Research Projects Agency (DARPA); Air Force Research
   Laboratory (AFRL)
FX This work was done under a contract from the Defense Advanced Research
   Projects Agency (DARPA) and Air Force Research Laboratory (AFRL). The
   views, opinions and/or findings expressed are those of the authors and
   should not be interpreted as representing the official views or policies
   of the Department of Defense or the U.S. Government.
CR Belakaria S, 2019, ADV NEUR IN, V32
   Bello I., 2017, Neural Combinatorial Optimization with Reinforcement Learning
   Blank J, 2020, IEEE ACCESS, V8, P89497, DOI 10.1109/ACCESS.2020.2990567
   Bode G, 2020, ENERGY, V198, DOI 10.1016/j.energy.2020.117323
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Colas C, 2018, PR MACH LEARN RES, V80
   Barrett TD, 2020, Arxiv, DOI arXiv:1909.04063
   Daulton S., 2022, Uncertainty in Artificial Intelligence, P507
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Emmerich MTM, 2018, NAT COMPUT, V17, P585, DOI 10.1007/s11047-018-9685-y
   Farajollahi M, 2018, IEEE T SMART GRID, V9, P2259, DOI 10.1109/TSG.2016.2609680
   Ghaderi A, 2015, IEEE T POWER DELIVER, V30, P1260, DOI 10.1109/TPWRD.2014.2361207
   Izzo D., 2012, P 5 INT C ASTRODYNAM
   Kennedy J, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS PROCEEDINGS, VOLS 1-6, P1942, DOI 10.1109/icnn.1995.488968
   Kumar A, 2021, SWARM EVOL COMPUT, V67, DOI 10.1016/j.swevo.2021.100961
   Li D, 2019, LECT NOTES COMPUT SC, V11730, P703, DOI 10.1007/978-3-030-30490-4_56
   MCKAY MD, 1979, TECHNOMETRICS, V21, P239, DOI 10.2307/1268522
   Mitiche I, 2020, IET GENER TRANSM DIS, V14, P5766, DOI 10.1049/iet-gtd.2020.0773
   Narain S, 2022, IEEE T COMPUT AID D, V41, P2970, DOI 10.1109/TCAD.2021.3118963
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Pinto RC, 2015, PLOS ONE, V10, DOI 10.1371/journal.pone.0139931
   Platon R, 2015, IEEE T SUSTAIN ENERG, V6, P1200, DOI 10.1109/TSTE.2015.2421447
   Qin C, 2010, 11TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION 2010 (INTERSPEECH 2010), VOLS 3 AND 4, P1592
   Ren ZK, 2022, MATTER-US, V5, P314, DOI 10.1016/j.matt.2021.11.032
   STR, 2021, UUV STR PERS COMM
   Suzuki Shinya, 2020, INT C MACHINE LEARNI, P9279
   Terway P, 2023, IEEE T COMPUT AID D, V42, P2200, DOI 10.1109/TCAD.2022.3217422
   Terway P, 2022, IEEE T COMPUT AID D, V41, P2984, DOI 10.1109/TCAD.2021.3119274
   Vrieze SI, 2012, PSYCHOL METHODS, V17, P228, DOI 10.1037/a0027127
   Wu N, 2023, IEEE T COMPUT AID D, V42, P900, DOI 10.1109/TCAD.2022.3185540
   Zhou ZP, 2019, SCI REP-UK, V9, DOI 10.1038/s41598-019-47148-x
NR 31
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 69
DI 10.1145/3605147
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300010
DA 2024-07-18
ER

PT J
AU Ahangari, H
   Özdal, MM
   Öztürk, Ö
AF Ahangari, Hamzeh
   Ozdal, Muhammet Mustafa
   Ozturk, Ozcan
TI HLS-based High-throughput andWork-efficient Synthesizable Graph
   Processing Template Pipeline
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Graph processing; hardware accelerator; deep pipeline; SystemC; OpenCL;
   Xeon plus FPGA
AB Hardware systems composed of diverse execution resources are being deployed to cope with the complexity and performance requirements of Artificial Intelligence (AI) and Machine Learning (ML) applications. With the emergence of new hardware platforms, system-wide programming support has become much more important. While this is true for various devices ranging from CPUs to GPUs, it is especially critical for specific neural network accelerators implemented on FPGAs. For example, Intel's recent HARP platform encompasses a Xeon CPU and an FPGA, which requires an intense software stack to be used effectively. Programming such a hybrid system will be a challenge for most of the non-expert users. High-level language solutions such as Intel OpenCL for FPGA try to address the problem. However, as the abstraction level increases, the efficiency of implementation decreases, depicting two opposing requirements. In this work, we propose a framework to generate HLS-based, FPGA-accelerated, high-throughput/work-efficient, synthesizable, and template-based graph-processing pipeline. While a fixed and clock-wise precisely designed deep-pipeline architecture, written in SystemC, is responsible for processing graph vertices, the user implements the intended iterative graph algorithm by implementing/modifying only a single module in C/C++. This way, efficiency and high performance can be achieved with better programmability and productivity. With similar programming efforts, it is shown that the proposed template outperforms a high-throughput OpenCL baseline by up to 50% in terms of edge throughput. Furthermore, the novel work-efficient design significantly improves execution time and power consumption by up to 100x.
C1 [Ahangari, Hamzeh; Ozdal, Muhammet Mustafa; Ozturk, Ozcan] Bilkent Univ, Dept Comp Engn, Engn Bldg, TR-06800 Ankara, Turkiye.
C3 Ihsan Dogramaci Bilkent University
RP Ahangari, H (corresponding author), Bilkent Univ, Dept Comp Engn, Engn Bldg, TR-06800 Ankara, Turkiye.
EM hamzeh@bilkent.edu.tr; mustafa.ozdal@cs.bilkent.edu.tr;
   orturk@cs.bilkent.edu.tr
RI Ozturk, Ozcan/G-5184-2011; Ozdal, Mustafa/K-5298-2015
FU Turkish Academy of Sciences; Technological Research Council of Turkey
   (TUBITAK) 1001 program [EEEAG 119E559]
FX We thank Intel HARP group, including Paderborn University in Germany,
   for providing us generous support on Xeon+FPGA platform, as well as
   required software. This work has been supported in part by a grant from
   Turkish Academy of Sciences and a grant from Technological Research
   Council of Turkey (TUBITAK) 1001 program through the EEEAG 119E559
   project.
CR Aittokallio T, 2006, BRIEF BIOINFORM, V7, P243, DOI 10.1093/bib/bbl022
   Amazon Corporation, 2019, EN FAST FPGA ACC DEV
   Ayupov A, 2018, IEEE T COMPUT AID D, V37, P420, DOI 10.1109/TCAD.2017.2706562
   Basak A, 2019, INT S HIGH PERF COMP, P373, DOI 10.1109/HPCA.2019.00051
   Beamer S, 2017, INT PARALL DISTRIB P, P820, DOI 10.1109/IPDPS.2017.112
   Blelloch G. E., 2012, 24 ACM S PARALLELISM, P308, DOI DOI 10.1145/2312005.2312058
   Burtscher M., 2012, 2012 IEEE International Symposium on Workload Characterization (IISWC 2012), P141, DOI 10.1109/IISWC.2012.6402918
   Caulfield AM, 2016, INT SYMP MICROARCH
   Challapalle N, 2020, ANN I S COM, P433, DOI 10.1109/ISCA45697.2020.00044
   Chung E, 2018, IEEE MICRO, V38, P8, DOI 10.1109/MM.2018.022071131
   Cong J, 2018, ANN IEEE SYM FIELD P, P93, DOI 10.1109/FCCM.2018.00023
   Dai GH, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P217, DOI 10.1145/3020078.3021739
   de Fine Licht Johannes, 2018, IEEE T PARALL DISTR
   Grossman S, 2018, ACM SIGPLAN NOTICES, V53, P246, DOI 10.1145/3200691.3178506
   Ham TJ, 2016, INT SYMP MICROARCH
   Intel Corporation, 2019, RAP DES METH DEV HAR
   Intel Corporation, 2020, INT FPGA SDK OPENCL
   Mukkara A, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P1, DOI 10.1109/MICRO.2018.00010
   Nurvitadhi E, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P5, DOI 10.1145/3020078.3021740
   Ozdal MM, 2016, CONF PROC INT SYMP C, P166, DOI 10.1109/ISCA.2016.24
   Ozdal MM, 2015, ICCAD-IEEE ACM INT, P676, DOI 10.1109/ICCAD.2015.7372635
   Park Y, 2014, 2014 IEEE 30TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING WORKSHOPS (ICDEW), P12, DOI 10.1109/ICDEW.2014.6818295
   REIF JH, 1985, INFORM PROCESS LETT, V20, P229, DOI 10.1016/0020-0190(85)90024-9
   Siret Nicolas, 2012, DESIGN AUTOMATION TE
   Texas A&M University, 2020, SUITESPARSE MATR COL
   Twitter Corporation, 2020, TWITT Q3 2020 EARN R
   Wang QG, 2020, ACM T ARCHIT CODE OP, V17, DOI 10.1145/3390523
   Yan MY, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P615, DOI 10.1145/3352460.3358318
   Yao PC, 2018, 27TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2018), DOI 10.1145/3243176.3243201
   Yesil S, 2015, ICCAD-IEEE ACM INT, P770, DOI 10.1109/ICCAD.2015.7372648
   Zhang JL, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P229, DOI 10.1145/3174243.3174245
   Zhou SJ, 2019, IEEE T PARALL DISTR, V30, P2249, DOI 10.1109/TPDS.2019.2910068
   Zhou SJ, 2016, ANN IEEE SYM FIELD P, P103, DOI 10.1109/FCCM.2016.35
   Zohouri HR, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P409, DOI 10.1109/SC.2016.34
NR 34
TC 0
Z9 0
U1 2
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 34
DI 10.1145/3529256
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600015
OA Bronze
DA 2024-07-18
ER

PT J
AU Krishnakumar, A
   Ogras, U
   Marculescu, R
   Kishinevsky, M
   Mudge, T
AF Krishnakumar, Anish
   Ogras, Umit
   Marculescu, Radu
   Kishinevsky, Mike
   Mudge, Trevor
TI Domain-Specific Architectures: Research Problems and Promising
   Approaches
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Domain-specific architectures; domain-specific system-on-chip; DSA
   runtime resource management; hardware architectures; emerging systems;
   runtime frameworks
ID TEMPERATURE SIDE-CHANNEL; POWER MANAGEMENT; ENERGY-AWARE; DESIGN SPACE;
   SYSTEM; PERFORMANCE; MOBILE; RELIABILITY; ALGORITHMS; FRAMEWORK
AB Process technology-driven performance and energy efficiency improvements have slowed down as we approach physical design limits. General-purpose manycore architectures attempt to circumvent this challenge, but they have a significant performance and energy-efficient gap compared to special-purpose solutions. Domain-specific architectures (DSAs), an instance of heterogeneous architectures, efficiently combine general-purpose cores and specialized hardware accelerators to boost energy efficiency and provide programming flexibility. Indeed, the hardware, software, and systems aspects in DSAs are highly tailored to maximize the energy efficiency of applications in a target domain. As DSAs and their conceptualization advance rapidly, there is a strong need to understand the research problems that need immediate attention. This article discusses the primary research directions in the design and runtime management of DSAs. Then, it surveys some promising approaches and highlights the outstanding research needs.
C1 [Krishnakumar, Anish; Ogras, Umit] Univ Wisconsin, Madison, WI 53706 USA.
   [Marculescu, Radu] Univ Texas Austin, Austin, TX 78712 USA.
   [Kishinevsky, Mike] Intel Corp, Santa Clara, CA 95051 USA.
   [Mudge, Trevor] Univ Michigan, Ann Arbor, MI 48109 USA.
C3 University of Wisconsin System; University of Wisconsin Madison;
   University of Texas System; University of Texas Austin; Intel
   Corporation; University of Michigan System; University of Michigan
RP Krishnakumar, A (corresponding author), Univ Wisconsin, Madison, WI 53706 USA.
EM anish.n.krishnakumar@wisc.edu; uo-gras@wisc.edu; radum@utexas.edu;
   michael.kishinevsky@intel.com; tnm@umich.edu
RI Ogras, Umit/JQX-1586-2023
OI Ogras, Umit/0000-0002-5045-5535; Krishnakumar,
   Anish/0000-0003-2419-1860; Mudge, Trevor/0000-0001-7845-2187
FU Air Force Research Laboratory (AFRL); Defense Advanced Research Projects
   Agency (DARPA) [FA8650-18-2-7860]
FX This material is based on research sponsored by the Air Force Research
   Laboratory (AFRL) and Defense Advanced Research Projects Agency (DARPA)
   under agreement number FA8650-18-2-7860. The U.S. Government is
   authorized to reproduce and distribute reprints for Governmental
   purposes notwithstanding any copyright notation thereon.
CR Ajayi T, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3326334
   Amarnath A, 2021, IEEE COMPUT ARCHIT L, V20, P82, DOI 10.1109/LCA.2021.3085505
   [Anonymous], Arm trustzone
   [Anonymous], IMAGES FILES PDF FIR
   Apple, APPL SEC ENCL
   Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Arda SE, 2020, IEEE T COMPUT, V69, P1248, DOI 10.1109/TC.2020.2986963
   Asanovic Krste, 2006, The Landscape of Parallel Computing Research: A View from Berkeley
   Asanovic Krste, 2014, Instruction sets should be free: the case for risc-v. Tech. Rep. UCB/EECS-2014-146
   Atienza D, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255463
   Augonnet C, 2011, CONCURR COMP-PRACT E, V23, P187, DOI 10.1002/cpe.1631
   Bahr Rick., 2020, Proceedings of the 57th ACM/EDAC/IEEE Design Automation Conference (Virtual Event, USA) (DAC'20), P1, DOI [DOI 10.1109/DAC18072.2020, 10.1109/DAC18072.2020]
   Bartholomew Daniel., 2006, Linux J, V2006, P3
   Behzadan AH, 2008, ADV ENG INFORM, V22, P90, DOI 10.1016/j.aei.2007.08.005
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Beltrame G, 2009, IEEE T COMPUT AID D, V28, P1857, DOI 10.1109/TCAD.2009.2030268
   Belviranli Mehmet E., 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). Proceedings, P1775, DOI 10.23919/DATE.2019.8747521
   Ben Atitallah R, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P525, DOI 10.1109/RTCSA.2007.21
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Bhat G, 2018, IEEE T VLSI SYST, V26, P544, DOI 10.1109/TVLSI.2017.2770163
   Bittencourt LF, 2010, EUROMICRO WORKSHOP P, P27, DOI 10.1109/PDP.2010.56
   Bose P., 2021, INT WORKSHOP DOMAIN
   Braun TD, 2001, J PARALLEL DISTR COM, V61, P810, DOI 10.1006/jpdc.2000.1714
   Brown K. J., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P89, DOI 10.1109/PACT.2011.15
   Burres Brad., 2021, IEEE Hot Chips 33 Symposium (HCS), P1, DOI DOI 10.1109/HCS52781.2021.9567455
   Burstein I., 2021, 2021 IEEE HOT CHIPS, P1
   Cadence, ARM CORELINK INT WHI
   Canis A, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514740
   Carara EA, 2009, IEEE INT SYMP CIRC S, P1345, DOI 10.1109/ISCAS.2009.5118013
   Carloni LucaP., 2016, Proc. of the Design Automation Conference DAC, P1
   Castrillon J, 2013, IEEE T IND INFORM, V9, P527, DOI 10.1109/TII.2011.2173941
   Challapalle N., 2021, P IEEE ACM INT C COM, P1
   Challapalle N, 2020, DES AUT TEST EUROPE, P180, DOI 10.23919/DATE48585.2020.9116469
   Challapalle N, 2020, J SIGNAL PROCESS SYS, V92, P1247, DOI 10.1007/s11265-020-01555-w
   Charif A, 2019, PROCEEDINGS OF THE RAPID SIMULATION AND PERFORMANCE EVALUATION: METHODS AND TOOLS (RAPIDO '19) / HIPEAC'19 CONFERENCE, DOI 10.1145/3300189.3300192
   Chen Kuan-Yu, 2022, P 2022 IEEE S VLSI T
   Chen W, 2017, IEEE DES TEST, V34, P7, DOI 10.1109/MDAT.2017.2735383
   Chin SA, 2018, DES AUT CON, DOI 10.1145/3195970.3195986
   Chou CL, 2008, IEEE T COMPUT AID D, V27, P1866, DOI 10.1109/TCAD.2008.2003301
   Cong J, 2014, ANN IEEE SYM FIELD P, P9, DOI 10.1109/FCCM.2014.12
   Cong J, 2011, IEEE DES TEST COMPUT, V28, P6, DOI 10.1109/MDT.2010.141
   D'souza S, 2018, REAL TIM SYST SYMP P, P94, DOI 10.1109/RTSS.2018.00019
   David R., 2021, P MACHINE LEARNING S, V3, P800
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Deng HW, 2014, PROC SPIE, V9247, DOI 10.1117/12.2064087
   Dey S, 2021, FUTURE INTERNET, V13, DOI 10.3390/fi13060146
   Dey S, 2019, IET COMPUT DIGIT TEC, V13, P514, DOI 10.1049/iet-cdt.2019.0037
   Donyanavard B, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2968459
   Dou Yong., 2005, P 2005 ACMSIGDA 13 I, P86, DOI [DOI 10.1145/1046192.1046204, 10.1145/1046192.1046204]
   Duque LAR, 2015, DES AUT TEST EUROPE, P818
   Wang YE, 2019, Arxiv, DOI [arXiv:1907.10701, DOI 10.48550/ARXIV.1907.10701]
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Ewald R, 2014, ACM T MODEL COMPUT S, V24, DOI 10.1145/2567895
   FERRANTE J, 1987, ACM T PROGR LANG SYS, V9, P319, DOI 10.1145/24039.24041
   Firouzi F, 2012, MICROELECTRON RELIAB, V52, P1197, DOI 10.1016/j.microrel.2012.01.005
   Fonseca A, 2017, BIG DATA RES, V8, P50, DOI 10.1016/j.bdr.2017.01.005
   Frigo M, 1998, INT CONF ACOUST SPEE, P1381, DOI 10.1109/ICASSP.1998.681704
   Gajski DD, 2009, EMBEDDED SYSTEM DESIGN: MODELING, SYNTHESIS AND VERIFICATION, P1, DOI 10.1007/978-1-4419-0504-8_1
   Gajski DanielD., 2012, SpecC: Specification language and methodology
   Gajski DD, 1996, IEEE T VLSI SYST, V4, P70, DOI 10.1109/92.486082
   Galassi Mark, 2002, GNU scientific library
   Gambron P., 2020, COMP SEVERAL FFT LIB
   Geer D, 2005, COMPUTER, V38, P11, DOI 10.1109/MC.2005.160
   Genko N, 2007, IEEE CIRC SYST MAG, V7, P42, DOI 10.1109/MCAS.2007.910029
   Gepner P, 2006, PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, P9
   Gerstlauer A, 2009, IEEE T COMPUT AID D, V28, P1517, DOI 10.1109/TCAD.2009.2026356
   Gerstlauer Andreas., 2010, Proceedings of 2010 21st IEEE International Symposium on Rapid System Protyping, P1
   Ghenassia Frank, 2005, Transaction-level Modeling with SystemC, V2
   Giri D., 2018, P IEEE ACM INT S NET, P1
   Giri D, 2021, IEEE MICRO, V41, P8, DOI 10.1109/MM.2021.3073893
   Google, GOOGL THRUST OP SOUR
   Green D., 2018, Tech. Rep.
   Green O., 2012, P ACM INT C SUPERCOM, P331, DOI 10.1145/2304576.2304621
   Greengard S, 2020, COMMUN ACM, V63, P30, DOI 10.1145/3386377
   Gries M, 2004, INTEGRATION, V38, P131, DOI 10.1016/j.vlsi.2004.06.001
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Halambi A., 2008, Design, Automation, and Test in Europe, P31, DOI DOI 10.1145/307418.307549
   Han S, 2020, IEEE ACCESS, V8, P69695, DOI 10.1109/ACCESS.2020.2986214
   Hanumaiah V, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2661430
   Hanumaiah V, 2014, IEEE T COMPUT, V63, P349, DOI 10.1109/TC.2012.213
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hennessy John, 2018, P ACM IEEE 45 ANN IN
   Hennessy JL, 2019, COMMUN ACM, V62, P48, DOI 10.1145/3282307
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Huang L, 2009, DES AUT TEST EUROPE, P51
   Hutter M, 2014, LECT NOTES COMPUT SC, V8419, P219, DOI 10.1007/978-3-319-08302-5_15
   Jamieson P, 2010, ANN IEEE SYM FIELD P, P149, DOI 10.1109/FCCM.2010.31
   Jani Aakash, 2022, IN PRESS
   Jeffers J., 2016, Intel Xeon Phi Processor High Performance Programming
   Jia Huang, 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P247
   Jin SY, 2008, J SUPERCOMPUT, V43, P77, DOI 10.1007/s11227-007-0139-z
   Jouppi N. P., 1989, ASPLOS-III Proceedings. Third International Conference on Architectural Support for Programming Languages and Operating Systems, P272, DOI 10.1145/70082.68207
   Jouppi NP, 2021, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA52012.2021.00010
   Khamis M, 2018, 2018 11TH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES (NOCARC), P3
   Kim S, 2022, IEEE J SOLID-ST CIRC, V57, P986, DOI 10.1109/JSSC.2022.3140241
   Kong J, 2012, ACM COMPUT SURV, V44, DOI 10.1145/2187671.2187675
   Kotsifakou M, 2018, ACM SIGPLAN NOTICES, V53, P68, DOI 10.1145/3200691.3178493
   Krishnakumar A, 2020, IEEE T COMPUT AID D, V39, P4064, DOI 10.1109/TCAD.2020.3012861
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kukkala VK, 2020, IEEE T VEH TECHNOL, V69, P9017, DOI 10.1109/TVT.2020.2999533
   Kurth A, 2017, Arxiv, DOI arXiv:1712.06497
   Lategahn H, 2011, IEEE INT CONF ROBOT, P1732
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee S, 2009, ACM SIGPLAN NOTICES, V44, P101, DOI 10.1145/1594835.1504194
   Lin CC, 2015, J PARALLEL DISTR COM, V86, P71, DOI 10.1016/j.jpdc.2015.08.004
   Lin SC, 2018, ACM SIGPLAN NOTICES, V53, P751, DOI [10.1145/3173162.3173191, 10.1145/3296957.3173191]
   Liu C, 2014, IEEE T EMERG TOP COM, V2, P461, DOI 10.1109/TETC.2014.2348182
   Liu LB, 2020, ACM COMPUT SURV, V52, DOI 10.1145/3357375
   Mack J., 2022, ACM Transactions on Embedded Computing Systems (TECS)
   Mack J, 2022, IEEE T PARALL DISTR, V33, P2148, DOI 10.1109/TPDS.2021.3135876
   Mack J, 2020, IEEE SYM PARA DISTR, P44, DOI 10.1109/IPDPSW50202.2020.00016
   Malawade A., 2021, ACM T EMBED COMPUT S, V20, P1
   Mandal DK, 2019, DES AUT TEST EUROPE, P960, DOI [10.23919/date.2019.8714921, 10.23919/DATE.2019.8714921]
   Mandal S. K., 2021, Network-on-Chip Security and Privacy, P55
   Mandal S.K., 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems
   Mantovani P, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415753
   Mao HZ, 2019, SIGCOMM '19 - PROCEEDINGS OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P270, DOI 10.1145/3341302.3342080
   Mao HZ, 2016, PROCEEDINGS OF THE 15TH ACM WORKSHOP ON HOT TOPICS IN NETWORKS (HOTNETS '16), P50, DOI 10.1145/3005745.3005750
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Marsan L, 2000, J COMPUT BIOL, V7, P345, DOI 10.1089/106652700750050826
   Mashey JR, 2021, IEEE MICRO, V41, P131, DOI 10.1109/MM.2021.3112876
   Mernik M, 2005, ACM COMPUT SURV, V37, P316, DOI 10.1145/1118890.1118892
   Mittal S, 2020, NEURAL COMPUT APPL, V32, P1109, DOI 10.1007/s00521-018-3761-1
   Mittal S, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2788396
   Moazzemi K, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358203
   Mulas F, 2009, IEEE T COMPUT AID D, V28, P1870, DOI 10.1109/TCAD.2009.2032372
   Murdock K, 2020, P IEEE S SECUR PRIV, P1466, DOI 10.1109/SP40000.2020.00057
   Naghibijouybari H, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P2139, DOI 10.1145/3243734.3243831
   Norrie T, 2021, IEEE MICRO, V41, P56, DOI 10.1109/MM.2021.3058217
   O'Mahony Niall, 2020, Advances in Computer Vision. Proceedings of the 2019 Computer Vision Conference (CVC). Advances in Intelligent Systems and Computing (AISC 943), P128, DOI 10.1007/978-3-030-17795-9_10
   ODROID Wiki, HARDK ODROID XU3
   Padoin EL, 2015, IET COMPUT DIGIT TEC, V9, P27, DOI 10.1049/iet-cdt.2014.0074
   Pan ZX, 2021, ASIA S PACIF DES AUT, P408, DOI 10.1145/3394885.3431595
   Pasricha S, 2020, IEEE DES TEST, V37, P7, DOI 10.1109/MDAT.2020.2976669
   Patterson D, 2018, ISSCC DIG TECH PAP I, P27, DOI 10.1109/ISSCC.2018.8310168
   Pérez A, 2020, IEEE ACCESS, V8, P59891, DOI 10.1109/ACCESS.2020.2983308
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Portugal I, 2018, EXPERT SYST APPL, V97, P205, DOI 10.1016/j.eswa.2017.12.020
   Pu J, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3107953
   Puig Martin Pi, 2019, 25 CONGRESO ARGENTIN
   Punkka T., 2012, P EMBEDDED SYSTEMS C, P1
   Ragan-Kelley J, 2018, COMMUN ACM, V61, P106, DOI 10.1145/3150211
   Reddy BK, 2018, IEEE T MULTI-SCALE C, V4, P369, DOI 10.1109/TMSCS.2017.2755619
   Riesgo T, 1999, IEEE T IND ELECTRON, V46, P3, DOI 10.1109/41.744370
   Rosing TS, 2007, IEEE T VLSI SYST, V15, P391, DOI 10.1109/TVLSI.2007.895245
   Saeed Ahmed, 2009, INT J CIRCUITS SYSTE, V3, P103
   Sahin O, 2016, 14TH ACM/IEEE SYMPOSIUM ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA (ESTIMEDIA 2016), P72, DOI 10.1145/2993452.2994309
   Sarma S, 2014, P IEEE RAP SYST PROT, P121, DOI 10.1109/RSP.2014.6966902
   Sartor AL, 2020, IEEE COMPUT ARCHIT L, V19, P63, DOI 10.1109/LCA.2020.2992182
   Shao YS, 2016, INT SYMP MICROARCH
   Siemens, VELOCE2 EM
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Singh A. K., 2013, DES AUT CON, P1
   Skillicorn DB, 1998, ACM COMPUT SURV, V30, P123, DOI 10.1145/280277.280278
   Spafford KL, 2012, INT CONF HIGH PERFOR
   Stevens A., 2014, White Paper
   Suda N, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P16, DOI 10.1145/2847263.2847276
   Sujeeth AK, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584665
   Suriano Leonardo, 2018, P 13 INT S RECONFIGU, P1
   Swaminathan K, 2021, IEEE MICRO, V41, P112, DOI 10.1109/MM.2021.3114882
   Synopsys, ZeBu Server 4
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tang Z, 2016, J GRID COMPUT, V14, P55, DOI 10.1007/s10723-015-9334-y
   Tariq U. U., 2018, P 51 HAWAII INT C SY
   Theis TN, 2017, COMPUT SCI ENG, V19, P41, DOI 10.1109/MCSE.2017.29
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Tortorella Yvan., 2022, RedMulE: A Compact FP16 Matrix-Multiplication Accelerator for Adaptive Deep Learning on RISC-V-Based Ultra-Low-Power SoCs
   Tu FB, 2017, IEEE T VLSI SYST, V25, P2220, DOI 10.1109/TVLSI.2017.2688340
   Uhrie R, 2020, Arxiv, DOI arXiv:2001.09995
   Uhrie Richard, 2019, SPIE, V11015, P180
   ULLMAN JD, 1975, J COMPUT SYST SCI, V10, P384, DOI 10.1016/S0022-0000(75)80008-0
   van Stralen P, 2010, PR IEEE COMP DESIGN, P305, DOI 10.1109/ICCD.2010.5647727
   Varanasi Prashant, 2011, P 2 ASIA PACIFIC WOR, P1
   Vega Augusto, 2021, P 3 INT WORKSHOP DOM
   Ventroux N., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1880, DOI 10.1109/CIT.2010.322
   Mohanan AV, 2018, Arxiv, DOI arXiv:1807.01775
   Walker MJP, 2019, ANN IEEE SYM FIELD P, P65, DOI 10.1109/FCCM.2019.00019
   Wang B, 2022, INTEGRATION, V85, P42, DOI 10.1016/j.vlsi.2022.03.002
   Wang L, 2013, IEEE MICRO, V33, P40, DOI 10.1109/MM.2013.74
   Wei XC, 2017, DES AUT CON, DOI 10.1145/306l639.3062207
   Wiens J, 2018, CLIN INFECT DIS, V66, P149, DOI 10.1093/cid/cix731
   Wijerathne Dhananjaya, 2021, ADV MATER, V41, P3290
   Wu YK, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P183, DOI 10.1109/ICCD.2011.6081395
   Xiang Y, 2015, IEEE T MULTI-SCALE C, V1, P220, DOI 10.1109/TMSCS.2015.2487983
   Xiao Y, 2021, IEEE T COMPUT, V70, P950, DOI 10.1109/TC.2021.3071507
   Xiao Y, 2019, IEEE T VLSI SYST, V27, P1416, DOI 10.1109/TVLSI.2019.2897650
   Xiong Yan, 2020, DES AUT CON, P1
   Yan YC, 2022, ADV INTELL SYST-GER, V4, DOI 10.1002/aisy.202100076
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang YM, 2018, P ACM PROGRAM LANG, V2, DOI 10.1145/3276491
   Zhao ZY, 2020, IEEE T PARALL DISTR, V31, P2201, DOI 10.1109/TPDS.2020.2989149
   Zhou JL, 2022, IEEE T RELIAB, V71, P178, DOI 10.1109/TR.2020.2981419
   Zhou JL, 2020, IEEE T SERV COMPUT, V13, P745, DOI 10.1109/TSC.2019.2963301
NR 193
TC 4
Z9 4
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 28
DI 10.1145/3563946
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600009
DA 2024-07-18
ER

PT J
AU Kundu, A
   Das, S
   Ray, R
AF Kundu, Atanu
   Das, Sarthak
   Ray, Rajarshi
TI SAT-Reach: A Bounded Model Checker for Affine Hybrid Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Bounded model checking; CEGAR; SAT-solving; reachability analysis;
   affine hybrid systems; counterexample generation
ID REACHABILITY
AB Bounded model checking (BMC) is well-known to be undecidable even for simple hybrid systems. Existing work targeted for a wide class of non-linear hybrid systems reduces the BMC problem to the satisfiability problem of an satisfiability modulo theory formula encoding the hybrid system dynamics. Consequently, the satisfiability of the formula is deduced with a d-decision procedure. However, the encoded formula can be complex for large automaton and for deep exploration causing the decision procedure to be inefficient. Additionally, a generalized decision procedure can be inefficient for hybrid systems with simple dynamics. In this article, we propose a BMC algorithm built upon the foundation of the counter example guided abstraction refinement (CEGAR) technique and targeted for hybrid systems with piecewise affine dynamics, modeled as a hybrid automaton. In particular, our algorithm begins by searching an abstract counterexample in the discrete state-space of the automaton. We check whether a discovered abstract counterexample is spurious or real by a two-tier refinement of the state-space guided by the abstract counterexample. The primary refinement is through symbolic reachability analysis and the following refinement is via a search of a real counterexample by the trajectory splicing method, guided in turn by the outcome of reachability analysis. We show that our algorithm reaps the benefits of the CEGAR technique by directing the exploration in the regions of interest and pruning search space that is irrelevant to the property under consideration. In addition, an optimization by memoizing the computed symbolic states during reachability analysis has been proposed for efficiency. The proposed algorithm is implemented in the tool SAT-Reach, and we compare its performance with dReach, XSpeed, Flow*, SpaceEx, and a pattern database heuristic-guided search algorithm. Experiments demonstrate the efficacy of our algorithm.
C1 [Kundu, Atanu; Das, Sarthak; Ray, Rajarshi] Indian Assoc Cultivat Sci, Sch Math & Computat Sci, 2A & B Raja SC Mullick Rd, Kolkata 700032, India.
C3 Department of Science & Technology (India); Indian Association for the
   Cultivation of Science (IACS) - Jadavpur
RP Kundu, A (corresponding author), Indian Assoc Cultivat Sci, Sch Math & Computat Sci, 2A & B Raja SC Mullick Rd, Kolkata 700032, India.
EM mcsak2346@iacs.res.in; ug18sd@iacs.res.in; rajarshi.ray@iacs.res.in
OI Kundu, Atanu/0000-0001-9416-6957
CR ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   Alves Lucas V. R., 2016, 2016 IEEE International Conference on Automation Science and Engineering (CASE), P1055, DOI 10.1109/COASE.2016.7743520
   [Anonymous], 1993, Hybrid Systems, DOI [DOI 10.1007/3-540-57318-6_30, DOI 10.1007/3-540, DOI 10.1007/3-540-57318-6, 10.1007/3-540-57318-6_30]
   [Anonymous], The nlopt nonlinear-optimization package
   Audemard G, 2005, ELECTRON NOTES THEOR, V119, P17, DOI 10.1016/j.entcs.2004.12.022
   Becchi A, 2019, LECT NOTES COMPUT SC, V11822, P183, DOI 10.1007/978-3-030-32304-2_10
   Ben Makhlouf I., 2015, P ARCH14 15 1 2 INT, P37
   Biere A, 2003, ADV COMPUT, V58, P117
   Bogomolov S, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P1, DOI 10.1145/3302504.3311813
   Bogomolov S, 2016, INT J SOFTW TOOLS TE, V18, P449, DOI 10.1007/s10009-015-0393-y
   Bu Lei, 2020, EPiC Series in Computing, P1, DOI [10.29007/bhwx, DOI 10.29007/BHWX]
   Cashmore M, 2016, P I C AUTOMAT PLAN S, P79
   Chen Xin, 2015, EPiC Series in Computing, V34, P152
   Clarke E, 2003, TIME-ICTL 2003: 10TH INTERNATIONAL SYMPOSIUM ON TEMPORAL REPRESENTATION AND REASONING AND FOURTH INTERNATIONAL CONFERENCE ON TEMPORAL LOGIC, PROCEEDINGS, P7
   Clarke E, 2003, J ACM, V50, P752, DOI 10.1145/876638.876643
   Clarke EA, 2004, IEEE T COMPUT AID D, V23, P1113, DOI 10.1109/TCAD.2004.829807
   DAVIS M, 1962, COMMUN ACM, V5, P394, DOI 10.1145/368273.368557
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Eggers A, 2011, LECT NOTES COMPUT SC, V7041, P172, DOI 10.1007/978-3-642-24690-6_13
   Eggers A, 2008, LECT NOTES COMPUT SC, V5311, P171, DOI 10.1007/978-3-540-88387-6_14
   Fehnker A, 2004, LECT NOTES COMPUT SC, V2993, P326
   Fox M, 2006, J ARTIF INTELL RES, V27, P235, DOI 10.1613/jair.2044
   Fränzle M, 2005, ELECTRON NOTES THEOR, V133, P119, DOI 10.1016/j.entcs.2004.08.061
   Frehse G, 2005, LECT NOTES COMPUT SC, V3414, P258
   Frehse Goran, 2011, P 23 INT C COMPUTER
   Frehse Goran, 2019, P ARCH19 6 INT WORKS, V61, P1, DOI [10.29007/rjwn, DOI 10.29007/RJWN]
   Gao SC, 2012, IEEE S LOG, P305, DOI 10.1109/LICS.2012.41
   Giorgetti N, 2005, IEEE DECIS CONTR P, P672
   Henzinger TA, 1996, IEEE S LOG, P278, DOI 10.1109/LICS.1996.561342
   Hiskens I. A., 2001, Proceedings of the 34th Annual Hawaii International Conference on System Sciences, DOI 10.1109/HICSS.2001.926280
   Jha SK, 2007, LECT NOTES COMPUT SC, V4416, P287
   Mufid MS, 2018, LECT NOTES COMPUT SC, V11022, P271, DOI 10.1007/978-3-030-00151-3_16
   Ray Rajarshi, 2015, Hardware and Software: Verification and Testing. 11th International Haifa Verification Conference, HVC 2015. Proceedings: LNCS 9434, P3, DOI 10.1007/978-3-319-26287-1_1
   Russell S, 2009, ARTIFICIAL INTELLIGE, Vthird
   Schupp S, 2018, LECT NOTES COMPUT SC, V10806, P287, DOI 10.1007/978-3-319-89963-3_17
   Soonho Kong, 2015, Tools and Algorithms for the Construction and Analysis of Systems. 21st International Conference, TACAS 2015, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015. Proceedings: LNCS 9035, P200, DOI 10.1007/978-3-662-46681-0_15
   SVANBERG K, 1987, INT J NUMER METH ENG, V24, P359, DOI 10.1002/nme.1620240207
   Weihrauch Klaus, 2000, Computable Analysis, DOI DOI 10.1007/978-3-642-56999-9
   Xie DB, 2014, FORM METHOD SYST DES, V45, P42, DOI 10.1007/s10703-014-0210-3
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
   Zutshi A, 2013, IEEE DECIS CONTR P, P3918, DOI 10.1109/CDC.2013.6760488
NR 41
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 26
DI 10.1145/3567425
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600007
DA 2024-07-18
ER

PT J
AU Fradet, P
   Girault, A
   Krishnaswamy, R
   Nicollin, X
   Shafiei, A
AF Fradet, Pascal
   Girault, Alain
   Krishnaswamy, Ruby
   Nicollin, Xavier
   Shafiei, Arash
TI RDF: A Reconfigurable Dataflow Model of Computation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Models of computation; synchronous dataflow; reconfigurable systems;
   graph rewriting; static analyses; boundedness; liveness
AB Dataflow Models of Computation (MoCs) are widely used in embedded systems, including multimedia processing, digital signal processing, telecommunications, and automatic control. In a dataflow MoC, an application is specified as a graph of actors connected by FIFO channels. One of the first and most popular dataflow MoCs, Synchronous Dataflow (SDF), provides static analyses to guarantee boundedness and liveness, which are key properties for embedded systems. However, SDF and most of its variants lack the capability to express the dynamism needed by modern streaming applications. In particular, the applications mentioned above have a strong need for reconfigurability to accommodate changes in the input data, the control objectives, or the environment.
   We address this need by proposing a new MoC called Reconfigurable Dataflow (RDF). RDF extends SDF with transformation rules that specify how and when the topology and actors of the graph may be reconfigured. Starting from an initial RDF graph and a set of transformation rules, an arbitrary number of new RDF graphs can be generated at runtime. A key feature of RDF is that it can be statically analyzed to guarantee that all possible graphs generated at runtime will be consistent and live. We introduce the RDF MoC, describe its associated static analyses, and present its implementation and some experimental results.
C1 [Fradet, Pascal; Girault, Alain; Nicollin, Xavier; Shafiei, Arash] Univ Grenoble Alpes, INRIA, CNRS, Grenoble INP,LIG, Orange, France.
   [Krishnaswamy, Ruby] Orange Labs, 140 Ave Republ, F-92320 Chatillon, France.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS); Inria; Orange SA
RP Fradet, P (corresponding author), Univ Grenoble Alpes, INRIA, CNRS, Grenoble INP,LIG, Orange, France.
EM Pascal.Fradet@inria.fr; Alain.Girault@inria.fr;
   Ruby.Krishnaswamy@orange.com; Xavier.Nicollin@inria.fr;
   Arash.Shafiei@gmail.com
OI Fradet, Pascal/0000-0003-4961-9923; Girault, Alain/0000-0001-7500-1655
CR Battacharyya S. S., 1996, Software Synthesis from Dataflow Graphs
   Bebelis V., 2014, INT C LANGUAGES COMP
   Bebelis Vagelis, 2013, INT C EMB SOFTW EMSO, P1
   Bhattacharya B, 2001, IEEE T SIGNAL PROCES, V49, P2408, DOI 10.1109/78.950795
   Bouakaz A., 2017, ACM T AUTOMAT ELECT, V22
   Bouakaz A, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3007898
   Bouakaz A, 2016, IEEE REAL TIME
   Buck J. T., 1993, ICASSP-93. 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing (Cat. No.92CH3252-4), P429, DOI 10.1109/ICASSP.1993.319147
   Desnos K, 2013, 2013 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (IC-SAMOS), P41, DOI 10.1109/SAMOS.2013.6621104
   Fradet P, 2019, DES AUT TEST EUROPE, P1709, DOI [10.23919/date.2019.8714987, 10.23919/DATE.2019.8714987]
   Fradet P, 2012, DES AUT TEST EUROPE, P769
   Fradet Pascal, 2011, RR7828 INRIA
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Geilen M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880052
   Jondral F. K., 2005, EURASIP Journal on Wireless Communications and Networking, V2005, P275, DOI 10.1155/WCN.2005.275
   KAHN G., 1974, SEMANTICS SIMPLE LAN, P471
   Lee E. A., 2014, SYSTEM DESIGN MODELI
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Li J, 2008, J CIRCUIT SYST COMP, V17, P1027, DOI 10.1142/S0218126608004794
   Moreira O, 2010, IEEE T COMPUT, V59, P188, DOI 10.1109/TC.2009.155
   Padberg J., 2018, Graph Transformation, Specifications, and Nets: In Memory of Hartmut Ehrig, P201
   Padberg J, 2016, LECT NOTES COMPUT SC, V9761, P54, DOI 10.1007/978-3-319-40530-8_4
   Raoult J.-C., 1994, Graph Transformations in Computer Science. International Workshop Proceedings, P312
   Shafiei Arash, 2021, THESIS U GRENOBLE AL
   Skelin M, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P95, DOI 10.1109/EMSOFT.2015.7318264
   Wiggers MH, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P183, DOI 10.1109/RTAS.2008.10
NR 26
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3544972
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900012
OA Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Li, SW
   Man, CH
   Shen, A
   Guan, ZY
   Mao, W
   Luo, SB
   Zhang, RM
   Yu, H
AF Li, Shuwei
   Man, Changhai
   Shen, Ao
   Guan, Ziyi
   Mao, Wei
   Luo, Shaobo
   Zhang, Rumin
   Yu, Hao
TI A Fall Detection Network by 2D/3D Spatio-temporal joint Models with
   Compression on Edge
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Fall detection system on board; spatio-temporal joint-point model;
   2D/3D; pose estimation; tensorized compression
AB Falling is ranked highly among the threats in elderly healthcare, which promotes the development of automatic fall detection systems with extensive concern. With the fast development of the Internet of Things (IoT) and Artificial Intelligence (AI), camera vision-based solutions have drawn much attention for single-frame prediction and video understanding on fall detection in the elderly by using Convolutional Neural Network (CNN) and 3D-CNN, respectively. However, these methods hardly supervise the intermediate features with good accurate and efficient performance on edge devices, which makes the system difficult to be applied in practice. This work introduces a fast and lightweight video fall detection network based on a spatio-temporal joint-point model to overcome these hurdles. Instead of detecting fall motion by the traditional CNNs, we propose a Long Short-Term Memory (LSTM) model based on time-series joint- point features extracted from a pose extractor. We also introduce the increasingly mature RGB-D camera and propose 3D pose estimation network to further improve the accuracy of the system. We propose to apply tensor train decomposition on the model to reduce storage and computational consumption so the deployment on edge devices can to realized. Experiments are conducted to verify the proposed framework. For fall detection task, the proposed video fall detection framework achieves a high sensitivity of 98.46% on Multiple Cameras Fall, 100% on UR Fall, and 98.01% on NTU RGB-D 120. For pose estimation task, our 2D model attains 73.3 mAP in the COCO keypoint challenge, which outperforms the OpenPose by 8%. Our 3D model attains 78.6% mAP on NTU RGB-D dataset with 3.6x faster speed than OpenPose.
C1 [Li, Shuwei; Man, Changhai; Shen, Ao; Guan, Ziyi; Mao, Wei; Luo, Shaobo; Zhang, Rumin; Yu, Hao] Southern Univ Sci & Technol, Shenzhen 518000, Peoples R China.
C3 Southern University of Science & Technology
RP Yu, H (corresponding author), Southern Univ Sci & Technol, Shenzhen 518000, Peoples R China.
EM 12031024@mail.sustech.edu.cn; 11811111@mail.sustech.edu.cn;
   11810107@mail.sustech.edu.cn; 11711517@mail.sustech.edu.cn;
   maow@sustech.edu.cn; luos@u.nus.edu; rm_zhang@foxmail.com;
   yuh3@sustech.edu.cn
RI Yu, Hao/GZG-6984-2022; Luo, Shaobo/AAM-9933-2021
OI Guan, Ziyi/0000-0001-9866-6588; Shen, Ao/0000-0003-4722-2367; Man,
   Changhai/0000-0003-0693-3904; Zhang, Rumin/0000-0003-2617-2380
FU National Natural Science Foundation of China (NSFC) [6203000189];
   Shenzhen Science and Technology Program [KQTD2020020113051096];
   Innovative Team Program of Education Department of Guangdong Province
   [2018KCXTD028]
FX This work is supported in part by National Natural Science Foundation of
   China (NSFC) (Key Program Grant No. 6203000189), in part by Shenzhen
   Science and Technology Program (Grant No. KQTD2020020113051096), in part
   by Innovative Team Program of Education Department of Guangdong Province
   (Grant No. 2018KCXTD028).
CR [Anonymous], 2008, WHO global report on falls prevention in older age
   Asif U., 2020, MACHINE LEARNING HLT, P39
   Auvinet E., 2010, MULTIPLE CAMERAS FAL
   Bhandari S, 2017, IEEE GLOB CONF CONSU
   Bosch-Jorge M, 2014, EXPERT SYST APPL, V41, P7980, DOI 10.1016/j.eswa.2014.06.045
   Cai X, 2020, IEEE ACCESS, V8, P44493, DOI 10.1109/ACCESS.2020.2978249
   Cao Z, 2019, Arxiv, DOI [arXiv:1812.08008, DOI 10.48550/ARXIV.1812.08008]
   Chen YT, 2010, IEEE IMAGE PROC, P3485, DOI 10.1109/ICIP.2010.5650127
   Cheng Y, 2021, ACM T INTEL SYST TEC, V12, DOI 10.1145/3470660
   Cheng Y, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3381805
   Cheng Y, 2020, DES AUT TEST EUROPE, P1396, DOI 10.23919/DATE48585.2020.9116533
   Chéron G, 2015, IEEE I CONF COMP VIS, P3218, DOI 10.1109/ICCV.2015.368
   Cippitelli E, 2017, IEEE SENS J, V17, P3585, DOI 10.1109/JSEN.2017.2697077
   Feng Q, 2020, PATTERN RECOGN LETT, V130, P242, DOI 10.1016/j.patrec.2018.08.031
   Foroughi Homa, 2008, 2008 11th International Conference on Computer and Information Technology (ICCIT), P219, DOI 10.1109/ICCITECHN.2008.4803020
   Gutiérrez J, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21030947
   Harrou F, 2017, IEEE INSTRU MEAS MAG, V20, P49, DOI 10.1109/MIM.2017.8121952
   He KM, 2017, IEEE I CONF COMP VIS, P2980, DOI [10.1109/ICCV.2017.322, 10.1109/TPAMI.2018.2844175]
   Hitchcock F. L., 1927, J MATH PHYS, V6, P189, DOI [10.1002/sapm192761164, DOI 10.1002/SAPM192761164]
   Igual R, 2013, BIOMED ENG ONLINE, V12, DOI 10.1186/1475-925X-12-66
   Jahanjoo A, 2020, J AMB INTEL HUM COMP, V11, P4145, DOI 10.1007/s12652-020-01690-z
   Kocabas M, 2018, LECT NOTES COMPUT SC, V11215, P437, DOI 10.1007/978-3-030-01252-6_26
   Kwolek B, 2014, COMPUT METH PROG BIO, V117, P489, DOI 10.1016/j.cmpb.2014.09.005
   Li Q, 2009, SIXTH INTERNATIONAL WORKSHOP ON WEARABLE AND IMPLANTABLE BODY SENSOR NETWORKS, PROCEEDINGS, P138, DOI [10.1109/P3644.45, 10.1109/BSN.2009.46]
   Lin J, 2019, IEEE I CONF COMP VIS, P7082, DOI 10.1109/ICCV.2019.00718
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Liu J, 2020, IEEE T PATTERN ANAL, V42, P2684, DOI 10.1109/TPAMI.2019.2916873
   Lu N, 2019, IEEE J BIOMED HEALTH, V23, P314, DOI 10.1109/JBHI.2018.2808281
   Martinez J, 2017, IEEE I CONF COMP VIS, P2659, DOI 10.1109/ICCV.2017.288
   Mubashir M, 2013, NEUROCOMPUTING, V100, P144, DOI 10.1016/j.neucom.2011.09.037
   Núñez JC, 2018, PATTERN RECOGN, V76, P80, DOI 10.1016/j.patcog.2017.10.033
   Núñez-Marcos A, 2017, WIREL COMMUN MOB COM, DOI 10.1155/2017/9474806
   Ophoff T, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19040866
   Oseledets IV, 2011, SIAM J SCI COMPUT, V33, P2295, DOI 10.1137/090752286
   Papandreou G, 2018, LECT NOTES COMPUT SC, V11218, P282, DOI 10.1007/978-3-030-01264-9_17
   Song SJ, 2017, AAAI CONF ARTIF INTE, P4263
   TUCKER LR, 1966, PSYCHOMETRIKA, V31, P279, DOI 10.1007/BF02289464
   Vaidehi V., 2011, 2011 International Conference on Recent Trends in Information Technology (ICRTIT 2011), P1016, DOI 10.1109/ICRTIT.2011.5972252
   Wang K, 2016, IEEE INT C BIOINFORM, P1228, DOI 10.1109/BIBM.2016.7822694
   Wang SK, 2016, MULTIMED TOOLS APPL, V75, P11603, DOI 10.1007/s11042-015-2698-y
   Yang YC, 2021, IEEE ENG MED BIO, P5067, DOI 10.1109/EMBC46164.2021.9629840
   Zerrouki N, 2016, PROCEEDINGS OF 2016 8TH INTERNATIONAL CONFERENCE ON MODELLING, IDENTIFICATION & CONTROL (ICMIC 2016), P665, DOI 10.1109/ICMIC.2016.7804195
   Zhen PN, 2021, ACM T INTERNET THING, V2, DOI 10.1145/3464941
NR 43
TC 1
Z9 1
U1 11
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 83
DI 10.1145/3531004
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900017
DA 2024-07-18
ER

PT J
AU Hemmat, M
   San Miguel, J
   Davoodi, A
AF Hemmat, Maedeh
   San Miguel, Joshua
   Davoodi, Azadeh
TI CAP'NN: A Class-aware Framework for Personalized Neural Network
   Inference
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Class-aware pruning; personalized inference; energy-efficient inference
ID ENERGY
AB We propose a framework for Class-aware Personalized Neural Network Inference (CAP'NN), which prunes an already-trained neural network model based on the preferences of individual users. Specifically, by adapting to the subset of output classes that each user is expected to encounter, CAP'NN is able to prune not only ineffectual neurons but also miseffectual neurons that confuse classification, without the need to retrain the network. CAP'NN also exploits the similarities among pruning requests from different users to minimize the timing overheads of pruning the network. To achieve this, we propose a clustering algorithm that groups similar classes in the network based on the firing rates of neurons for each class and then implement a lightweight cache architecture to store and reuse information from previously pruned networks. In our experiments with VGG-16, AlexNet, and ResNet-152 networks, CAP'NN achieves, on average, up to 47% model size reduction while actually improving the top-1(5) classification accuracy by up to 3.9%(3.4%) when the user only encounters a subset of the trained classes in these networks.
C1 [Hemmat, Maedeh; San Miguel, Joshua; Davoodi, Azadeh] Univ Wisconsin, 1415 Engn Dr, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison
RP Hemmat, M (corresponding author), Univ Wisconsin, 1415 Engn Dr, Madison, WI 53706 USA.
EM hemmat2@wisc.edu; jsanmiguel@wisc.edu; adavoodi@wisc.edu
OI San Miguel, Joshua/0000-0002-6886-7183
FU National Science Foundation [2006394]; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [2006394] Funding Source: National Science Foundation
FX This research was supported by Award No. 2006394 from National Science
   Foundation.
CR [Anonymous], 1990, Adv Neural Inform Process Syst.
   Atta I, 2012, INT SYMP MICROARCH, P188, DOI 10.1109/MICRO.2012.26
   Bholowalia P, 2014, INT J COMPUT APPL, P105
   Chen Y. -H., 2018, ENERGY, V2, pL3
   Choi J, 2019, IEEE VTS VEH TECHNOL, DOI [10.1109/vtcspring.2019.8746433, 10.1109/BigMM.2019.00-48, 10.1109/BigMM.2019.00014]
   Denton E, 2014, ADV NEUR IN, V27
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Guo J., 2017, P COMPUTER VISION PA, P113
   Han S, 2015, ADV NEUR IN, V28
   HASSIBI B, 1993, 1993 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS 1-3, P293, DOI 10.1109/ICNN.1993.298572
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Hemmat M., 2020, P DESIGN AUTOMATION, P1
   Hu HY, 2016, Arxiv, DOI arXiv:1607.03250
   HU YH, 1991, INT CONF ACOUST SPEE, P1061, DOI 10.1109/ICASSP.1991.150536
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kim YD, 2016, Arxiv, DOI [arXiv:1511.06530, 10.48550/arXiv.1511.06530]
   Kung S. Y., 1991, IJCNN-91-Seattle: International Joint Conference on Neural Networks (Cat. No.91CH3049-4), P163, DOI 10.1109/IJCNN.1991.155331
   LeaderGPU, US
   Li H, 2017, Arxiv, DOI arXiv:1608.08710
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Molchanov P, 2017, Arxiv, DOI arXiv:1611.06440
   Nazemi M, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P274, DOI 10.1145/3287624.3287722
   Qin ZW, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P444, DOI 10.1145/3287624.3287643
   Razlighi MS, 2017, DES AUT TEST EUROPE, P1775, DOI 10.23919/DATE.2017.7927280
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Snigdha FS, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P487, DOI 10.1145/3287624.3287663
   Wen W., 2016, NIPS, P2082
   Yu ZX, 2018, IEEE GLOB COMM CONF
   Zhang BY, 2018, IEEE J EM SEL TOP C, V8, P836, DOI 10.1109/JETCAS.2018.2833383
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
NR 30
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 59
DI 10.1145/3520126
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200012
OA Bronze
DA 2024-07-18
ER

PT J
AU Choi, K
   Sobelman, GE
AF Choi, Kyubaik
   Sobelman, Gerald E.
TI An Efficient CNN Accelerator for Low-Cost Edge Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Convolutional neural network (CNN); EfficientNet; MobileNet; hardware
   accelerator; embedded system; FPGA
ID CONVOLUTIONAL NEURAL-NETWORK
AB Customized hardware based convolutional neural network (CNN or ConvNet) accelerators have attracted significant attention for applications in a low-cost, edge computing system. However, there is a lack of research that seeks to optimize at both the algorithm and hardware levels simultaneously in resource-constrained FPGA systems. In this paper, we first analyze ConvNet models to find one that is most suitable for a low-cost FPGA implementation. Based on the analysis, we select MobileNetV2 as the backbone of our research due to its hardware-friendly structure. We use a quantized implementation with 4-bit precision and optimize further with a smaller input resolution of 192 x 192 to obtain a 68.8% detection accuracy on ImageNet, which represents only a 3.2% accuracy loss compared to a floating-point model that uses the full input size. We then develop a hardware implementation that uses a low-cost FPGA. To accelerate the depth-wise separable ConvNet and utilize DRAM resources efficiently with parallel processing, we propose a novel scoreboard architecture to dynamically schedule DRAM data requests in order to maintain a high hardware utilization. The number of DSP blocks used is about six times smaller than in prior work. In addition, internal block RAM utilization is approximately nine times more efficient than in prior work. Our proposed design achieves 3.07 frames per second (FPS) on the low-cost and resource constrained FPGA system.
C1 [Choi, Kyubaik; Sobelman, Gerald E.] Univ Minnesota Twin Cities, 200 Union St SE, Minneapolis, MN 55455 USA.
C3 University of Minnesota System; University of Minnesota Twin Cities
RP Choi, K (corresponding author), Univ Minnesota Twin Cities, 200 Union St SE, Minneapolis, MN 55455 USA.
EM choi0378@umn.edu; sobehnan@umn.edu
OI Choi, Kyubaik/0000-0003-2941-164X
CR ASUS, 2019, TINK EDG R
   Baharani Mohammadreza, 2021, P 2021 GREAT LAK S V, P247
   Bai K., 2019, A comprehensive introduction to different types of convolutions in deep learning
   Bai L, 2018, IEEE T CIRCUITS-II, V65, P1415, DOI 10.1109/TCSII.2018.2865896
   Baller SP, 2021, INT CONF CLOUD ENG, P20, DOI 10.1109/IC2E52221.2021.00016
   Banner Ron, 2019, POSTTRAINING 4 BIT Q
   BichenWu AlvinWan, 2017, ARXIV
   BichenWu Xiaoliang Dai, 2018, ARXIV
   Cai L, 2020, IEEE INT C BIOINFORM, P173, DOI 10.1109/BIBM49941.2020.9313484
   Choi Jungwook, 2019, P SYSML C
   Courbariaux M., 2016, ARXIV
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Gholami A., 2018, ARXIV
   Google, 2020, COR DEV BOARD
   Han K, 2019, ARXIV
   Hao C, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317829
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Howard A.G., 2017, MOBILENETS EFFICIENT, DOI DOI 10.48550/ARXIV.1704.04861
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Jiawen Liao, 2019, 2019 IEEE 4th Advanced Information Technology, Electronic and Automation Control Conference (IAEAC), P1392, DOI 10.1109/IAEAC47372.2019.8997842
   JiaxiangWu Cong Leng, 2015, ARXIV
   Jung S, 2019, PROC CVPR IEEE, P4345, DOI 10.1109/CVPR.2019.00448
   Knapheide J, 2020, I C FIELD PROG LOGIC, P277, DOI 10.1109/FPL50879.2020.00053
   Ko ByungSoo., 2018, ImageNet Classification Leaderboard
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Luo JH, 2017, ARXIV
   Ma NN, 2018, LECT NOTES COMPUT SC, V11218, P122, DOI 10.1007/978-3-030-01264-9_8
   Mehta S, 2019, ARXIV
   Mei CS, 2017, IEEE GLOB CONF SIG, P784, DOI 10.1109/GlobalSIP.2017.8309067
   NVIDIA, 2019, JETS NAN
   Park E., 2020, COMPUTER VISION ECCV
   Podili A, 2017, IEEE INT CONF ASAP, P11, DOI 10.1109/ASAP.2017.7995253
   Rasberry Pi, 2019, RASPB PI 4 MOD B SPE
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Tan M., 2019, arXiv
   Tu C.-H., 2020, IEEE IJCNN, P1
   Wang X, 2020, IEEE T COMPUT AID D, V39, P4290, DOI 10.1109/TCAD.2020.3012323
   Wu D, 2019, I C FIELD PROG LOGIC, P136, DOI 10.1109/FPL.2019.00030
   Xilinx, 2018, ZYNQ 7000 SOCDATA SH
   Yang YF, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P23, DOI 10.1145/3289602.3293902
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhao R, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P15, DOI 10.1145/3020078.3021741
   Zhuang BH, 2018, PROC CVPR IEEE, P7920, DOI 10.1109/CVPR.2018.00826
NR 45
TC 3
Z9 3
U1 6
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2022
VL 21
IS 4
AR 44
DI 10.1145/3539224
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5E8PF
UT WOS:000865883500010
DA 2024-07-18
ER

PT J
AU Ullah, S
   Sahoo, SS
   Ahmed, N
   Chaudhury, D
   Kumar, A
AF Ullah, Salim
   Sahoo, Siva Satyendra
   Ahmed, Nemath
   Chaudhury, Debabrata
   Kumar, Akash
TI <i>AppAxO</i>: Designing Application-specific Approximate Operators for
   FPGA-based Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Approximate computing; arithmetic circuits; multipliers; machine
   learning models; energy efficient computing; FPGA; high-level synthesis
AB Approximate arithmetic operators, such as adders and multipliers, are increasingly used to satisfy the energy and performance requirements of resource-constrained embedded systems. However, most of the available approximate operators have an application-agnostic design methodology, and the efficacy of these operators can only be evaluated by employing them in the applications. Furthermore, the various available libraries of approximate operators do not share any standard approximation-induction policy to design new operators according to an application's accuracy and performance constraints. These limitations also hinder the utilization of machine learning models to explore and determine approximate operators according to an application's requirements. In this work, we present a generic design methodology for implementing FPGA-based application-specific approximate arithmetic operators. Our proposed technique utilizes lookup tables and carry-chains of FPGAs to implement approximate operators according to the input configurations. For instance, for an M x N accurate multiplier utilizing K lookup tables, our methodology utilizes K-bit configurations to design 2K approximate multipliers. We then utilize various machine learning models to evaluate and select configurations satisfying application accuracy and performance constraints. We have evaluated our proposed methodology for three benchmark applications, i.e., biomedical signal processing, image processing, and ANNs. We report more non-dominated approximate multipliers with better hypervolume contribution than state-of-the-art designs for these benchmark applications with the proposed design methodology.
C1 [Ullah, Salim; Sahoo, Siva Satyendra; Ahmed, Nemath; Chaudhury, Debabrata; Kumar, Akash] Tech Univ Dresden, Ctr Adv Elect Dresden CfAED, Chair Processor Design, D-01062 Dresden, Germany.
C3 Technische Universitat Dresden
RP Ullah, S (corresponding author), Tech Univ Dresden, Ctr Adv Elect Dresden CfAED, Chair Processor Design, D-01062 Dresden, Germany.
EM salim.ullah@tu-dresden.de; siva_satyendra.sahoo@tu-dresden.de;
   nemath.ahmed@mailbox.tu-dresden.de;
   debabrata.chaudhury@mailbox.tu-dresden.de; akash.kumar@tu-dresden.de
RI Kumar, Akash/KHU-7452-2024
OI Kumar, Akash/0000-0001-7125-1737; Ahmed, Nemath/0000-0001-7523-5152;
   Ullah, Salim/0000-0002-9774-9522; Sahoo, Siva
   Satyendra/0000-0002-2243-5350; Chaudhury, Debabrata/0000-0002-6613-2431
FU German Research Foundation (DFG) [380524764]
FX This work is supported by the German Research Foundation (DFG) funded
   Project ReAp under Grant 380524764.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], 2021, MNIST CNN
   Apte C, 1997, FUTURE GENER COMP SY, V13, P197, DOI 10.1016/S0167-739X(97)00021-6
   BAUGH CR, 1973, IEEE T COMPUT, VC 22, P1045, DOI 10.1109/T-C.1973.223648
   Biscani Francesco, 2020, J. Open Source Softw., P2338, DOI [10. 21105/joss.02338, DOI 10.21105/JOSS.02338, 10.21105/joss.02338]
   Bottou L, 2010, COMPSTAT'2010: 19TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL STATISTICS, P177, DOI 10.1007/978-3-7908-2604-3_16
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Chippa S. T., 2013, P 50 ACM EDAC IEEE D, P1, DOI [10.1145/2463209.2488873, DOI 10.1145/2463209.2488873]
   Clifford GD, 2017, COMPUT CARDIOL CONF, V44, DOI 10.22489/CinC.2017.065-469
   Ebrahimi Z., 2020, PROC ACM GREAT LAKES, P151
   Friedman JH, 2002, COMPUT STAT DATA AN, V38, P367, DOI 10.1016/S0167-9473(01)00065-2
   Gupta V, 2013, IEEE T COMPUT AID D, V32, P124, DOI 10.1109/TCAD.2012.2217962
   Hashemi S, 2015, ICCAD-IEEE ACM INT, P418, DOI 10.1109/ICCAD.2015.7372600
   Ko HJ, 2011, IEEE T CIRCUITS-II, V58, P304, DOI 10.1109/TCSII.2011.2148970
   Kulkarni P., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P346, DOI 10.1109/VLSID.2011.51
   Kyaw K Y, 2010, IEEE INT C EL DEV SO, DOI 10.1109/EDSSC.2010.5713751
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Li Deng, 2012, IEEE Signal Processing Magazine, V29, P141, DOI [10.1109/MSP.2012.2211477, DOI 10.1109/MSP.2012.2211477]
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mrazek Vojtech, 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), DOI 10.1145/2966986.2967021
   Mrazek V, 2020, IEEE J EM SEL TOP C, V10, P406, DOI 10.1109/JETCAS.2020.3032495
   Mrazek V, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317781
   Mrazek V, 2017, DES AUT TEST EUROPE, P258, DOI 10.23919/DATE.2017.7926993
   Murtagh F., 1991, NEUROCOMPUTING, V2, P183
   PAN J, 1985, IEEE T BIO-MED ENG, V32, P230, DOI 10.1109/TBME.1985.325532
   Petra N, 2010, IEEE T CIRCUITS-I, V57, P1312, DOI 10.1109/TCSI.2009.2033536
   Prabakaran BS, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218533
   Prabakaran BS, 2018, DES AUT TEST EUROPE, P917, DOI 10.23919/DATE.2018.8342140
   Rehman S, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967005
   Shafique M, 2015, DES AUT CON, DOI 10.1145/2744769.2744778
   Smola AJ, 2004, STAT COMPUT, V14, P199, DOI 10.1023/B:STCO.0000035301.49549.88
   Ullah Salim, 2022, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, V41, P211, DOI 10.1109/TCAD.2021.3056337
   Ullah S, 2021, IEEE EMBED SYST LETT, V13, P41, DOI 10.1109/LES.2020.2995053
   Ullah S, 2021, IEEE T COMPUT, V70, P384, DOI 10.1109/TC.2020.2988404
   Ullah S, 2018, DES AUT CON, DOI 10.1145/3195970.3195996
   Ullah S, 2018, DES AUT CON, DOI 10.1145/3195970.3196115
   Xilinx, 2017, UltraScale Architecture Configurable Logic Block (UG574)
   Yazdanbakhsh A, 2017, IEEE DES TEST, V34, P60, DOI 10.1109/MDAT.2016.2630270
NR 38
TC 13
Z9 13
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2022
VL 21
IS 3
AR 29
DI 10.1145/3513262
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A7CR
UT WOS:000827414100009
DA 2024-07-18
ER

PT J
AU Ozen, E
   Orailoglu, A
AF Ozen, Elbruz
   Orailoglu, Alex
TI SNR: Squeezing Numerical Range Defuses Bit Error Vulnerability Surface
   in Deep Neural Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Hardware/Software Codesign and System
   Synthesis (CODES plus ISSS)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE Error resilience; neural network quantization; neural network
   regularization
AB As deep learning algorithms are widely adopted, an increasing number of them are positioned in embedded application domains with strict reliability constraints. The expenditure of significant resources to satisfy performance requirements in deep neural network accelerators has thinned out the margins for delivering safety in embedded deep learning applications, thus precluding the adoption of conventional fault tolerance methods. The potential of exploiting the inherent resilience characteristics of deep neural networks remains though unexplored, offering a promising low-cost path towards safety in embedded deep learning applications. This work demonstrates the possibility of such exploitation by juxtaposing the reduction of the vulnerability surface through the proper design of the quantization schemes with shaping the parameter distributions at each layer through the guidance offered by appropriate training methods, thus delivering deep neural networks of high resilience merely through algorithmic modifications. Unequaled error resilience characteristics can be thus injected into safety-critical deep learning applications to tolerate bit error rates of up to 10% at absolutely zero hardware, energy, and performance costs while improving the error-free model accuracy even further.
C1 [Ozen, Elbruz; Orailoglu, Alex] Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Ozen, E (corresponding author), Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM elozen@eng.ucsd.edu; alex@cs.ucsd.edu
RI Ozen, Elbruz/AGH-9292-2022
CR [Anonymous], 2016, ARXIV160207360
   [Anonymous], 2018, VLSI Test Symposium (VTS), 2018 IEEE
   Baleani M., 2003, INT C COMP ARCH SYNT, P170
   Brown Tom B., 2020, PROC INT C NEURAL IN
   Chakrabarty Krishnendu, 2018, INT TEST C ITC, P1
   Chandramoorthy N, 2019, INT S HIGH PERF COMP, P147, DOI 10.1109/HPCA.2019.00034
   Chen LR, 2017, DES AUT TEST EUROPE, P19, DOI 10.23919/DATE.2017.7926952
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen Z., 2021, ARXIV PREPRINT ARXIV
   Choi Jungwook, 2019, P SYSML C
   Choi Jungwook, 2018, PACT PARAMETERIZED C
   Choi Wonseok, 2019, Proceedings of the 56th Annual Design Automation Conference 2019, P1
   Courbariaux M., 2014, Training deep neural networks with low precision multiplications
   Devlin J., 2018, BERT PRE TRAINING DE
   dos Santos FF, 2019, IEEE T RELIAB, V68, P663, DOI 10.1109/TR.2018.2878387
   Feinberg B, 2018, INT S HIGH PERF COMP, P52, DOI 10.1109/HPCA.2018.00015
   Gholami Amir, 2021, arXiv preprint arXiv:2103.13630
   Hacene Ghouthi Boukli, 2019, IEEE INT S CIRCUITS, P1
   HAMMING RW, 1950, BELL SYST TECH J, V29, P147, DOI 10.1002/j.1538-7305.1950.tb00463.x
   Han S, 2015, ADV NEUR IN, V28
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2019, PROC CVPR IEEE, P4335, DOI 10.1109/CVPR.2019.00447
   He ZH, 2020, PSYCHOL MED, V50, P2768, DOI 10.1017/S0033291719002915
   Hirtzlin T., 2019, 2019 IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS). Proceedings, P288, DOI 10.1109/AICAS.2019.8771544
   Howard A. G., 2017, arXiv
   Hubara I, 2016, ADV NEUR IN, V29
   Jiao X, 2017, ICCAD-IEEE ACM INT, P945, DOI 10.1109/ICCAD.2017.8203882
   Keckler S. W., 2021, IEEE T DEPEND SECURE
   Klachko M, 2019, IEEE IJCNN, DOI 10.1109/ijcnn.2019.8851966
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Hoang LH, 2020, DES AUT TEST EUROPE, P1241, DOI 10.23919/DATE48585.2020.9116571
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Li GP, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126964
   Li GP, 2018, IEEE INT SYMP SOFTW, P313, DOI [10.1109/1SSREW.2018.00024, 10.1109/ISSREW.2018.00024]
   Li Guanpeng, 2019, INT C HIGH PERF COMP, P1
   Li WS, 2020, ASIA S PACIF DES AUT, P211, DOI 10.1109/ASP-DAC47756.2020.9045324
   Liu Chenchen, 2017, P 54 ANN DES AUT C D, P1
   Liu MY, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P216, DOI 10.1145/3287624.3288743
   Liu T, 2019, 2019 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2019), DOI [10.1007/s00213-018-5148-5, 10.1109/ieee-iws.2019.8804075]
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Long Y, 2019, DES AUT TEST EUROPE, P1769, DOI [10.23919/DATE.2019.8715178, 10.23919/date.2019.8715178]
   Lotfi A., 2019, P IEEE INT TEST C IT, P1, DOI [10.1109/ITC44170.2019.9000150, DOI 10.1109/ITC44170.2019.9000150]
   Mahmoud A, 2020, 50TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS WORKSHOPS (DSN-W 2020), P25, DOI 10.1109/DSN-W50199.2020.00014
   Mineo A, 2016, IEEE T COMPUT AID D, V35, P1769, DOI 10.1109/TCAD.2016.2524556
   Minjae Lee, 2014, 2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), P5031, DOI 10.1109/ICASSP.2014.6854560
   Montavon G, 2017, PATTERN RECOGN, V65, P211, DOI 10.1016/j.patcog.2016.11.008
   Nabavinejad SM, 2020, IEEE J EM SEL TOP C, V10, P268, DOI 10.1109/JETCAS.2020.3022920
   Neggaz MA, 2020, IEEE DES TEST, V37, P76, DOI 10.1109/MDAT.2019.2952336
   Neggaz MA, 2018, PR IEEE COMP DESIGN, P476, DOI 10.1109/ICCD.2018.00077
   Ozen E, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415680
   Ozen E, 2021, LECT NOTES ARTIF INT, V12458, P52, DOI 10.1007/978-3-030-67661-2_4
   Ozen E, 2020, J ELECTRON TEST, V36, P703, DOI 10.1007/s10836-020-05920-2
   Ozen E, 2020, IEEE T COMPUT AID D, V39, P3250, DOI 10.1109/TCAD.2020.3012209
   Ozen E, 2020, ASIA S PACIF DES AUT, P169, DOI 10.1109/ASP-DAC47756.2020.9045662
   Ozen E, 2019, ASIAN TEST SYMPOSIUM, P7, DOI 10.1109/ATS47505.2019.000-8
   Paszke A, 2019, ADV NEUR IN, V32
   Reagen B, 2018, DES AUT CON, DOI 10.1145/3195970.3195997
   Reagen B, 2016, CONF PROC INT SYMP C, P267, DOI 10.1109/ISCA.2016.32
   Rekhi Angad S., 2019, 56 ANN DES AUT C, P1
   Sabbagh M, 2019, IEEE I C EMBED SOFTW, DOI 10.1109/icess.2019.8782505
   Schorn C, 2020, NEURAL COMPUT APPL, V32, P18327, DOI 10.1007/s00521-020-04969-6
   Schorn C, 2018, LECT NOTES COMPUT SC, V11093, P205, DOI 10.1007/978-3-319-99130-6_14
   Schorn C, 2018, DES AUT TEST EUROPE, P979, DOI 10.23919/DATE.2018.8342151
   Shafique M, 2020, IEEE DES TEST, V37, P30, DOI 10.1109/MDAT.2020.2971217
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Stallkamp J, 2012, NEURAL NETWORKS, V32, P323, DOI 10.1016/j.neunet.2012.02.016
   Sze V., 2020, SYNTH LECT COMPUT AR, V15, P1, DOI [DOI 10.2200/S01004ED1V01Y202004CAC050, DOI 10.1007/978-3-031-01766-7, 10.2200/S01004ED1V01Y202004CAC050]
   Tan MX, 2019, PR MACH LEARN RES, V97
   WILLIAMSON D, 1991, IEEE PACIF, P315, DOI 10.1109/PACRIM.1991.160742
   Xia LX, 2019, IEEE T COMPUT AID D, V38, P1611, DOI 10.1109/TCAD.2018.2855145
   Xiao X., 2019, ADV NEURAL INFORM PR, P13681
   Xu Z, 2019, INT TEST CONF P, DOI 10.1109/itc44170.2019.9000149
   Yan ZY, 2020, ASIA S PACIF DES AUT, P163, DOI 10.1109/ASP-DAC47756.2020.9045134
   Yu SM, 2018, P IEEE, V106, P260, DOI 10.1109/JPROC.2018.2790840
   Zhang J, 2018, DES AUT CON, DOI 10.1145/3195970.3196129
   Zhang ZX, 2018, ACM T INTEL SYST TEC, V9, DOI 10.1145/3178115
NR 76
TC 17
Z9 18
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 76
DI 10.1145/3477007
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600027
OA Bronze
DA 2024-07-18
ER

PT J
AU Kadiyala, SP
   Alam, M
   Shrivastava, Y
   Patranabis, S
   Bin Abbas, MF
   Biswas, AK
   Mukhopadhyay, D
   Srikanthan, T
AF Kadiyala, Sai Praveen
   Alam, Manaar
   Shrivastava, Yash
   Patranabis, Sikhar
   Bin Abbas, Muhamed Fauzi
   Biswas, Arnab Kumar
   Mukhopadhyay, Debdeep
   Srikanthan, Thambipillai
TI LAMBDA: Lightweight Assessment of Malware for emBeddeD Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Malware detection; embedded systems; hardware performance counters;
   hypothesis testing
AB Security is a critical aspect in many of the latest embedded and IoT systems. Malware is one of the severe threats of security for such devices. There have been enormous efforts in malware detection and analysis; however, occurrences of newer varieties of malicious codes prove that it is an extremely difficult problem given the nature of these surreptitious codes. In this article, instead of addressing a general solution, we aim at malware detection for platforms that have more than one core for performance enhancement. We investigate the utility of multiple cores from the point of view of security, where one of the cores operate as a watchdog. We define a notion of a new metric called LAMBDA (Lightweight Assessment of Malware for emBeddeD Architectures), denoted by., indicating a conceptual boundary between the programs which are allowed to run on a given platform, with the codes that are suspected as malwares. The metric. is computed using carefully chosen monitors or features, which are tuples of high-level programs representing OS resources, along with low-level hardware performance counters. In comparison to heavy-weight machine learning techniques, we use an online hypothesis testing, in the form of t-test, to classify a given programunder-test. For applications where security is of prime concern, we propose an additional step based on multivariate analysis to classify the unknown programs that are closer to the threshold with a high degree of confidence. We present experimental results focusing on an ARM-based platform which validate that the proposed approach provides a lightweight, accurate assessment of malware codes for embedded platforms. In addition to it, we also present a security analysis to show the difficulty of a mimicry attack attempting to bypass LAMBDA.
C1 [Kadiyala, Sai Praveen; Bin Abbas, Muhamed Fauzi; Srikanthan, Thambipillai] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore.
   [Alam, Manaar; Shrivastava, Yash; Patranabis, Sikhar; Mukhopadhyay, Debdeep] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur, W Bengal, India.
   [Biswas, Arnab Kumar] Natl Univ Singapore, Elect & Comp Engn Dept, Singapore, Singapore.
C3 Nanyang Technological University; Indian Institute of Technology System
   (IIT System); Indian Institute of Technology (IIT) - Kharagpur; National
   University of Singapore
RP Kadiyala, SP (corresponding author), Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore.
EM ksp463@gmail.com; alam.manaar@gmail.com; yvshrivastava@gmail.com;
   sikharpatranabis@gmail.com; fauzi@ntu.edu.sg; eleakb@nus.edu.sg;
   debdeep.mukhopdhyay@gmail.com; astsrikan@ntu.edu.sg
RI Biswas, Arnab Kumar/AAT-3973-2020; Patranabis, Sikhar/JXM-1288-2024
OI Biswas, Arnab Kumar/0000-0002-3057-2478; Alam,
   Manaar/0000-0002-3338-2944
CR Abadi M, 2005, P 12 ACM C COMP COMM, DOI [10.1145/1102120.1102165, DOI 10.1145/1102120.1102165]
   Aldrich C, 2013, Unsupervised Process Monitoring and Fault Diagnosis with Machine Learning Methods
   [Anonymous], 2010, NDSS
   [Anonymous], 2013, 2013 50 ACMEDACIEEE
   Azmoodeh A, 2019, IEEE T SUST COMPUT, V4, P88, DOI 10.1109/TSUSC.2018.2809665
   Bahador MB, 2014, 2014 4TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), P703, DOI 10.1109/ICCKE.2014.6993402
   Canali D., 2012, P 2012 INT S SOFTW T, P122, DOI [10.1145/2338965.2336768, DOI 10.1145/2338965.2336768]
   Chandramohan M, 2013, IEEE INT CONF AUTOM, P312, DOI 10.1109/ASE.2013.6693090
   Checkoway S, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P559, DOI 10.1145/1866307.1866370
   Cohen F., 1987, Computers & Security, V6, P22, DOI 10.1016/0167-4048(87)90122-2
   Cooper David., 2018, SECURITY CONSIDERATI
   Davi L, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P401
   de Clercq R., 2017, ARXIV170607257
   Demme J., 2013, P 40 ANN INT S COMP, P559, DOI [DOI 10.1145/2485922.2485970, 10.1145/2485922]
   Dong K, 2014, Obesity Interventions in Underserved Communities: Evidence and Directions, P106
   Egele M, 2012, ACM COMPUT SURV, V44, DOI 10.1145/2089125.2089126
   Elgamal T, 2015, SIGMOD'15: PROCEEDINGS OF THE 2015 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P79, DOI 10.1145/2723372.2751520
   Elnaggar R., 2017, 2017 IEEE International Test Conference (ITC), P1
   Gascon Hugo, 2013, P 2013 ACM WORKSH AR, P45
   GitHub, 2019, BITC COR INT STAG TR
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hara Y, 2008, IEEE INT SYMP CIRC S, P1192
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Huang K, 2018, IEEE T COMPUT, V67, P559, DOI 10.1109/TC.2017.2759203
   Kanuparthi AK, 2012, PR IEEE COMP DESIGN, P102, DOI 10.1109/ICCD.2012.6378624
   Kiriansky V., 2002, USENIX SECURITY S, V92, P84
   Maggi F, 2010, IEEE T DEPEND SECURE, V7, P381, DOI 10.1109/TDSC.2008.69
   Malone C., 2011, STC 11, P71
   McLaurin T, 2018, 2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), P37, DOI 10.1109/ITC-Asia.2018.00017
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   Melewski Brian, 2005, ROLL YOUR OWN CUST X
   Mof M., 2011, ACM SIGOPS Operating Systems Review, V45, P38, DOI [10.1145/2007183.2007189, DOI 10.1145/2007183.2007189]
   Neill R, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3148054
   Ozsoy M, 2016, IEEE T COMPUT, V65, P3332, DOI 10.1109/TC.2016.2540634
   Phung Samuel, 2017, X86 BASED HARDWARE I
   QEMU, 2019, QEMU VERS 4 1 0 US D
   Rahmatian M, 2012, IEEE EMBED SYST LETT, V4, P94, DOI 10.1109/LES.2012.2218630
   Sayadi H, 2018, IEEE TRUST BIG, P1685, DOI 10.1109/TrustCom/BigDataSE.2018.00251
   SELINGER Peter., 2011, MD5 collision demo
   Smith B., 2011, Byte-unixbench: a unix benchmark suite
   Song F, 2014, I C INNOV MOBILE INT, P172, DOI 10.1109/IMIS.2014.20
   Wang XH, 2016, INT J CHEM ENG, V2016, DOI 10.1155/2016/5217802
   Wang XY, 2016, IEEE T MULTI-SCALE C, V2, P160, DOI 10.1109/TMSCS.2016.2569467
   Wang XY, 2016, IEEE T COMPUT AID D, V35, P485, DOI 10.1109/TCAD.2015.2474374
   Wang XY, 2015, ICCAD-IEEE ACM INT, P544, DOI 10.1109/ICCAD.2015.7372617
   Wang Xueyang, 2016, ARXIV160902667
   Wang Xueyang., 2014, Network Science and Cybersecurity, P177, DOI DOI 10.1007/978-1-4614-7597-2_11
   Wang XY, 2005, LECT NOTES COMPUT SC, V3494, P19
   Zhai XJ, 2015, IEEE T INF FOREN SEC, V10, P1692, DOI 10.1109/TIFS.2015.2422674
NR 49
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2020
VL 19
IS 4
AR 23
DI 10.1145/3390855
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MQ
UT WOS:000582627400002
DA 2024-07-18
ER

PT J
AU Bajczi, L
   Vörös, A
   Molnár, V
AF Bajczi, Levente
   Voros, Andras
   Molnar, Vince
TI Will My Program Break on This Faulty Processor?: Formal Analysis of
   Hardware Fault Activations in Concurrent Embedded Software
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Fault; analysis; memory consistency model; concurrent; litmus test
AB Formal verification is approaching a point where it will be reliably applicable to embedded software. Even though formal verification can efficiently analyze multi-threaded applications, multi-core processors are often considered too dangerous to use in critical systems, despite the many benefits they can offer. One reason is the advanced memory consistency model of such CPUs. Nowadays, most software verifiers assume strict sequential consistency, which is also the naive view of programmers. Modernmulti-core processors, however, rarely guarantee this assumption by default. In addition, complex processor architectures may easily contain design faults. Thanks to the recent advances in hardware verification, these faults are increasingly visible and can be detected even in existing processors, giving an opportunity to compensate for the problem in software. In this paper, we propose a generic approach to consider inconsistent behavior of the hardware in the analysis of software. Our approach is based on formal methods and can be used to detect the activation of existing hardware faults on the application level and facilitate their mitigation in software. The approach relies heavily on recent results of model checking and hardware verification and offers new, integrative research directions. We propose a partial solution based on existing model checking tools to demonstrate feasibility and evaluate their performance in this context.
C1 [Bajczi, Levente; Voros, Andras; Molnar, Vince] Budapest Univ Technol & Econ, Fault Tolerant Syst Res Grp, Dept Measurement & Informat Syst, POB 91, H-1521 Budapest, Hungary.
   [Voros, Andras; Molnar, Vince] MTA BME Lendulet Cyber Phys Syst Res Grp, Budapest, Hungary.
C3 Budapest University of Technology & Economics; Budapest University of
   Technology & Economics
RP Vörös, A (corresponding author), Budapest Univ Technol & Econ, Fault Tolerant Syst Res Grp, Dept Measurement & Informat Syst, POB 91, H-1521 Budapest, Hungary.; Vörös, A (corresponding author), MTA BME Lendulet Cyber Phys Syst Res Grp, Budapest, Hungary.
EM vori@mit.bme.hu; molnarv@mit.bme.hu
RI Molnár, Vince/AAV-3754-2021
OI Molnár, Vince/0000-0002-8204-7595; Bajczi, Levente/0000-0002-6551-5860
FU BME - Artificial Intelligence FIKP grant of EMMI (BME FIKP-MI/SC);
   Nemzeti Tehetseg Program, Nemzet Fiatal Tehetsegeiert Osztondij 2018
   [NTP-NFTO-18]
FX The research reported in this paper was partially supported by the BME -
   Artificial Intelligence FIKP grant of EMMI (BME FIKP-MI/SC) and the
   Nemzeti Tehetseg Program, Nemzet Fiatal Tehetsegeiert Osztondij 2018
   (NTP-NFTO-18).
CR Abdulla PA, 2018, P ACM PROGRAM LANG, V2, DOI 10.1145/3276505
   Alglave J, 2014, ACM SIGPLAN NOTICES, V49, P40, DOI [10.1145/2594291.2594347, 10.1145/2666356.2594347]
   Alglave J, 2012, FORM METHOD SYST DES, V41, P178, DOI 10.1007/s10703-012-0161-5
   [Anonymous], 2015, INT 64 IA 32 ARCH SO
   [Anonymous], 2001, MODEL CHECKING
   Bornholt J, 2017, ACM SIGPLAN NOTICES, V52, P467, DOI [10.1145/3140587.3062353, 10.1145/3062341.3062353]
   BURCH JR, 1992, INFORM COMPUT, V98, P142, DOI 10.1016/0890-5401(92)90017-A
   Cavada R, 2014, LECT NOTES COMPUT SC, V8559, P334, DOI 10.1007/978-3-319-08867-9_22
   Chakraborty S, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3290383
   Dubois M., 1986, 13th Annual International Symposium on Computer Architecture (Cat. No.86CH2291-3), P434
   Flanagan C, 2005, ACM SIGPLAN NOTICES, V40, P110, DOI 10.1145/1047659.1040315
   Gharachorloo Kourosh, 1995, TECHNICAL REPORT
   Hofri M., 1990, Operating Systems Review, V24, P18, DOI 10.1145/90994.91002
   Holzmann GJ, 2004, The SPIN model checker: primer and reference manual, V1003
   ISO/IEC, 2010, 9899201X ISOIEC
   Kocher P., 2018, P IEEE S SEC PRIV SP
   Kokologiannakis M, 2018, P ACM PROGRAM LANG, V2, DOI 10.1145/3158105
   Lahav O, 2017, ACM SIGPLAN NOTICES, V52, P618, DOI [10.1145/3140587.3062352, 10.1145/3062341.3062352]
   Lustig D, 2017, ACM SIGPLAN NOTICES, V52, P661, DOI 10.1145/3093336.3037723
   Lustig D, 2016, ACM SIGPLAN NOTICES, V51, P233, DOI 10.1145/2954679.2872399
   Lustig D, 2014, INT SYMP MICROARCH, P635, DOI 10.1109/MICRO.2014.38
   Manerkar YA, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P26, DOI 10.1145/2830772.2830782
   Podkopaev A, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3290382
   Raad A, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3290381
   Sindhu PradeepS., 1992, Scalable Shared Memory Multiprocessors, P25, DOI DOI 10.1007/978-1-4615-3604-8_2
   Trippel C, 2017, ACM SIGPLAN NOTICES, V52, P119, DOI 10.1145/3093336.3037719
NR 26
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 89
DI 10.1145/3358238
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700045
DA 2024-07-18
ER

PT J
AU Deshwal, A
   Jayakodi, NK
   Joardar, BK
   Doppa, JR
   Pande, PP
AF Deshwal, Aryan
   Jayakodi, Nitthilan Kanappan
   Joardar, Biresh Kumar
   Doppa, Janardhan Rao
   Pande, Partha Pratim
TI MOOS: A Multi-Objective Design Space Exploration and Optimization
   Framework for NoC Enabled Manycore Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Network-on-chip; manycore systems; design optimization; machine learning
ID SMALL-WORLD; NETWORK; EFFICIENT; ALGORITHM; SUITE
AB The growing needs of emerging applications has posed significant challenges for the design of optimized manycore systems. Network-on-Chip (NoC) enables the integration of a large number of processing elements (PEs) in a single die. To design optimized manycore systems, we need to establish suitable trade-offs among multiple objectives including power, performance, and thermal. Therefore, we consider multi-objective design space exploration (MO-DSE) problems arising in the design of NoC-enabled manycore systems: placement of PEs and communication links to optimize two or more objectives (e.g., latency, energy, and throughput). Existing algorithms to solve MO-DSE problems suffer from scalability and accuracy challenges as size of the design space and the number of objectives grow. In this paper, we propose a novel framework referred as Multi-Objective Optimistic Search (MOOS) that performs adaptive design space exploration using a data-driven model to improve the speed and accuracy of multi-objective design optimization process. We apply MOOS to design both 3D heterogeneous and homogeneous manycore systems using Rodinia, PARSEC, and SPLASH2 benchmark suites. We demonstrate that MOOS improves the speed of finding solutions compared to state-of-the-art methods by up to 13X while uncovering designs that are up to 20% better in terms of NoC. The optimized 3D manycore systems improve the EDP up to 38% when compared to 3D mesh-based designs optimized for the placement of PEs.
C1 [Deshwal, Aryan; Jayakodi, Nitthilan Kanappan; Joardar, Biresh Kumar; Doppa, Janardhan Rao; Pande, Partha Pratim] Washington State Univ, Sch Elect Engn & Comp Sci, POB 642752, Pullman, WA 99164 USA.
C3 Washington State University
RP Deshwal, A (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, POB 642752, Pullman, WA 99164 USA.
EM aryan.deshwal@wsu.edu; n.kannappanjayakodi@wsu.edu;
   biresh.joardar@wsu.edu; jana.doppa@wsu.edu; pande@wsu.edu
RI Jayakodi, Nitthilan Kannappan/ADZ-3377-2022; Joardar, Biresh
   Kumar/X-2732-2019
OI Jayakodi, Nitthilan Kannappan/0000-0002-9715-393X; Joardar, Biresh
   Kumar/0000-0002-7668-2824
FU National Science Foundation [OAC-1910213, IIS-1845922]; U.S. Army
   Research Office [W911NF-17-1-0485, W911NF-19-1-0162]
FX The authors would like to thank the anonymous reviewer#2 for the
   detailed feedback that helped in improving the paper. This work was
   supported in part by the National Science Foundation under Grant
   OAC-1910213 and Grant IIS-1845922, and in part by the U.S. Army Research
   Office under Grant W911NF-17-1-0485 and Grant W911NF-19-1-0162.
CR [Anonymous], 2011, BENCHMARKING MODERN
   [Anonymous], 2013, P INT S COMP ARCH IS
   Auer P., 2002, J MACHINE LEARNING, V3, P235
   Bandyopadhyay S, 2008, IEEE T EVOLUT COMPUT, V12, P269, DOI 10.1109/TEVC.2007.900837
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Choi W, 2018, IEEE T COMPUT, V67, P672, DOI 10.1109/TC.2017.2777863
   Cong J, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P306, DOI 10.1109/ICCAD.2004.1382591
   Das I, 1997, STRUCT OPTIMIZATION, V14, P63, DOI 10.1007/BF01197559
   Das S, 2017, PR IEEE COMP DESIGN, P233, DOI 10.1109/ICCD.2017.43
   Das S, 2017, IEEE T COMPUT AID D, V36, P719, DOI 10.1109/TCAD.2016.2604288
   Das S, 2015, ICCAD-IEEE ACM INT, P705, DOI 10.1109/ICCAD.2015.7372639
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   DiTomaso D, 2017, DES AUT TEST EUROPE, P1354, DOI 10.23919/DATE.2017.7927203
   Hernández-Lobato D, 2016, PR MACH LEARN RES, V48
   Hu Yong, 2018, ICCAD-IEEE ACM INT, V102, DOI DOI 10.1145/3240765.3240863
   Joardar BK, 2019, DES AUT TEST EUROPE, P138, DOI [10.23919/DATE.2019.8714832, 10.23919/date.2019.8714832]
   Joardar BK, 2019, IEEE T COMPUT, V68, P852, DOI 10.1109/TC.2018.2889053
   Joardar Biresh Kumar, 2018, P INT C COMP AID DES, DOI [10.1145/3240765.3243480, DOI 10.1145/3240765.3243480]
   Kim RG, 2018, COMPUTER, V51, P66, DOI 10.1109/MC.2018.3011040
   Kim Ryan Gary, 2018, P IEEE INT C COMP AI, P48
   Lee Dongjin, 2018, JETC, V14
   Liu WC, 2011, IEEE COMP SOC ANN, P66, DOI 10.1109/ISVLSI.2011.49
   Liu XX, 2018, ASIA S PACIF DES AUT, P141, DOI 10.1109/ASPDAC.2018.8297296
   Lukasiewycz M, 2007, IEEE C EVOL COMPUTAT, P935, DOI 10.1109/CEC.2007.4424570
   Lysne O, 2006, IEEE T PARALL DISTR, V17, P51, DOI 10.1109/TPDS.2006.12
   Mariani G, 2012, IEEE T COMPUT AID D, V31, P740, DOI 10.1109/TCAD.2011.2177457
   Nakayama H, 2009, VECTOR OPTIM, P1, DOI 10.1007/978-3-540-88910-6
   Ogras UY, 2006, IEEE T VLSI SYST, V14, P693, DOI 10.1109/TVLSI.2006.878263
   Ozisikyilmaz B, 2008, DES AUT CON, P966
   Panerati J., 2017, Handbook of Hardware/Software Codesign, P189
   Power J, 2015, IEEE COMPUT ARCHIT L, V14, P34, DOI 10.1109/LCA.2014.2299539
   Shahriari B, 2015, P IEEE, V104, P1
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Sridhar A, 2010, ICCAD-IEEE ACM INT, P463, DOI 10.1109/ICCAD.2010.5653749
   Teuscher C, 2007, CHAOS, V17, DOI 10.1063/1.2740566
   Wang K, 2019, DES AUT TEST EUROPE, P1166, DOI [10.23919/date.2019.8714869, 10.23919/DATE.2019.8714869]
   Wettin P, 2014, IEEE T COMPUT AID D, V33, P1732, DOI 10.1109/TCAD.2014.2351577
   While L, 2006, IEEE T EVOLUT COMPUT, V10, P29, DOI 10.1109/TEVC.2005.851275
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
NR 40
TC 21
Z9 24
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 77
DI 10.1145/3358206
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700033
OA Bronze
DA 2024-07-18
ER

PT J
AU Moazzemi, K
   Maity, B
   Yi, S
   Rahmani, AM
   Dutt, N
AF Moazzemi, Kasra
   Maity, Biswadip
   Yi, Saehanseul
   Rahmani, Amir M.
   Dutt, Nikil
TI HESSLE-FREE: Heterogeneous Systems Leveraging Fuzzy Control for Runtime
   Resource Management
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Fuzzy control; heterogeneous systems; runtime resource management;
   heterogeneous multi-core processor; MIMO control; DVFS; power
   management; QoS
AB As computing platforms increasingly embrace heterogeneity, runtime resource managers need to efficiently, dynamically, and robustly manage shared resources (e.g., cores, power budgets, memory bandwidth). To address the complexities in heterogeneous systems, state-of-the-art techniques that use heuristics or machine learning have been proposed. On the other hand, conventional control theory can be used for formal guarantees, but may face unmanageable complexity for modeling system dynamics of complex heterogeneous systems. We address this challenge through HESSLE-FREE (Heterogeneous Systems Leveraging Fuzzy Control for Runtime Resource Management): an approach leveraging fuzzy control theory that combines the strengths of classical control theory together with heuristics to form a light-weight, agile, and efficient run-time resource manager for heterogeneous systems. We demonstrate the efficacy of HESSLE-FREE executing on a NVIDIA Jetson TX2 platform (containing a heterogeneous multi-processor with a GPU) to show that HESSLE-FREE: 1) provides opportunity for optimization in the controller and stability analysis to enhance the confidence in the reliability of the system; 2) coordinates heterogeneous compute units to achieve desired objectives (e.g., QoS, optimal power references, FPS) efficiently and with lower complexity, and 3) eases the burden of system specification.
C1 [Moazzemi, Kasra; Maity, Biswadip; Yi, Saehanseul; Rahmani, Amir M.; Dutt, Nikil] Univ Calif Irvine, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Moazzemi, K (corresponding author), Univ Calif Irvine, Irvine, CA 92697 USA.
EM moazzemi@uci.edu; maityb@uci.edu; saehansy@uci.edu; a.rahmani@uci.edu;
   dutt@ics.uci.edu
RI Rahmani, Amir/AAF-4232-2019; Yi, Saehanseul/IZD-6079-2023; Rahmani, Amir
   M./AAJ-8426-2020
OI Yi, Saehanseul/0000-0002-3856-0113; Rahmani, Amir
   M./0000-0003-0725-1155; rahmani, mohammad/0000-0002-7408-7992
FU NSF [CCF-1704859]
FX This work was partially supported by NSF grant CCF-1704859.
CR [Anonymous], 2000, STABILITY ISSUES FUZ
   [Anonymous], 2016, P 35 INT C COMPUTER
   ARM, 2013, TECHNICAL REPORT
   Bartolini A, 2011, DES AUT TEST EUROPE, P830
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bitirgen R, 2008, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2008.4771801
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Chen ZJ, 2015, J CONTROL SCI ENG, V2015, DOI 10.1155/2015/383209
   Chopra S, 2004, PROCEEDINGS OF THE 2004 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-7, P4125
   Costero L, 2019, DES AUT TEST EUROPE, P558, DOI [10.23919/date.2019.8715256, 10.23919/DATE.2019.8715256]
   Delimitrou C, 2014, ACM SIGPLAN NOTICES, V49, P127, DOI 10.1145/2541940.2541941
   Deng QY, 2012, INT SYMP MICROARCH, P143, DOI 10.1109/MICRO.2012.22
   Donyanavard B., 2016, Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis - CODES '16, P1
   Dubach C., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P485, DOI 10.1109/MICRO.2010.14
   Dubach C, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2541228.2541238
   Fu X, 2011, EUROMICRO, P102, DOI 10.1109/ECRTS.2011.18
   Gupta U, 2018, DES AUT CON, DOI 10.1145/3195970.3196122
   Gupta Ujjwal, 2017, TMSCS 2017
   Haghbayan MH, 2017, IEEE T COMPUT, V66, P1599, DOI 10.1109/TC.2017.2691009
   Hamid Nejatollahi, 2018, ADV PARALLEL COMPUTI, V33, P242, DOI [10.3233/978-1-61499-882-2-242, DOI 10.3233/978-1-61499-882-2-242]
   Hanumaiah V, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2661430
   Haratian P., 2018, IEEE T CLOUD COMPUT
   Heirman, 2014, HPCA
   Hoffmann, 2013, EMSOFT
   Hoffmann H, 2011, ACM SIGPLAN NOTICES, V46, P199, DOI 10.1145/1961296.1950390
   Hu JH, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351575
   Huazhe Zhang, 2016, ACM SIGPLAN Notices, V51, P545, DOI 10.1145/2954679.2872375
   Imes C, 2018, PROC INT CONF PARAL, DOI 10.1145/3225058.3225088
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   JANG JSR, 1993, IEEE T SYST MAN CYB, V23, P665, DOI 10.1109/21.256541
   Joardar BK, 2019, IEEE T COMPUT, V68, P852, DOI 10.1109/TC.2018.2889053
   Jung HS, 2008, DES AUT CON, P728
   Kanduri A., 2018, IEEE Transactions on Computers
   Kanduri A, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967002
   Khan UA, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2529992
   Kim DH, 2002, PROCEEDINGS OF THE 2002 IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS, VOL 1 & 2, P408, DOI 10.1109/FUZZ.2002.1005025
   Kim RG, 2017, IEEE T VLSI SYST, V25, P2458, DOI 10.1109/TVLSI.2017.2700726
   Klir G., 1995, Fuzzy sets and fuzzy logic, V4
   Klir GJ, 1987, FUZZY SETS UNCERTAIN
   Ljung L, 1999, SYSTEM IDENTIFICATIO, DOI DOI 10.1002/047134608X.W1046.PUB2
   Mahajan D, 2016, CONF PROC INT SYMP C, P66, DOI 10.1109/ISCA.2016.16
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   MathWorks, 2017, TECHNICAL REPORT
   Mishra A.K., 2010, SC
   Mück T, 2018, IEEE T MULTI-SCALE C, V4, P944, DOI 10.1109/TMSCS.2018.2808524
   Najam S, 2019, IEEE ACCESS, V7, P25493, DOI 10.1109/ACCESS.2019.2901010
   Najam S, 2018, CHINESE J ELECTRON, V27, P549, DOI 10.1049/cje.2018.02.005
   Niknafs M, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317902
   NVIDIA Corporation, 2017, NVIDIA JETS TX2 EMB
   PASSINO K.M. S. YURKOVICH., 1997, FUZZY CONTROL, V1st
   Petrica P., 2013, ACM/IEEE International Symposium on Computer Architecture, P13
   Pothukuchi R., 2016, A Guide to Design MIMO Controllers for Architectures
   Pothukuchi RP, 2016, CONF PROC INT SYMP C, P658, DOI 10.1109/ISCA.2016.63
   Rada-Vilela J., 2018, The fuzzylite libraries for fuzzy logic control
   Raghavendra R, 2008, ACM SIGPLAN NOTICES, V43, P48, DOI 10.1145/1353536.1346289
   Rahmani A., 2016, The Dark Side of Silicon
   Rahmani AM, 2018, ACM SIGPLAN NOTICES, V53, P169, DOI [10.1145/3296957.3173199, 10.1145/3173162.3173199]
   Rahmani AM, 2017, IEEE T VLSI SYST, V25, P427, DOI 10.1109/TVLSI.2016.2591798
   Rahmani AM, 2015, I SYMPOS LOW POWER E, P219, DOI 10.1109/ISLPED.2015.7273517
   Rao J., 2011, P IEEE INT WORKSH QU, DOI [10.1109/IWQOS.2011.5931341, DOI 10.1109/IWQOS.2011.5931341]
   Rao K, 2017, INT S HIGH PERF COMP, P169, DOI 10.1109/HPCA.2017.32
   Reddy BK, 2018, IEEE T MULTI-SCALE C, V4, P369, DOI 10.1109/TMSCS.2017.2755619
   Salimian L, 2016, COMPUTING, V98, P641, DOI 10.1007/s00607-015-0474-5
   Shafique M., 2016, P 53 ACM EDAC IEEE D, P1, DOI DOI 10.1109/ICPES.2016.7584097
   Shahosseini S, 2017, 2017 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC)
   Shamsa E, 2019, DES AUT TEST EUROPE, P1397, DOI [10.23919/DATE.2019.8715134, 10.23919/date.2019.8715134]
   Shamsa E, 2018, 2018 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC)
   Singh A. K., 2013, DES AUT CON, P1
   Singh AK, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126548
   Singla G, 2015, DES AUT TEST EUROPE, P960
   SKOGESTAD S., 2001, Multivariable Feedback Control-Analysis and Design
   Starczewski J.T., 2013, Defuzzification of Uncertain Fuzzy Sets
   Sui, 2016, ASPLOS
   Tembey P, 2010, ISCA
   Teodorescu R, 2008, CONF PROC INT SYMP C, P363, DOI 10.1109/ISCA.2008.40
   Van Craeynest K, 2012, CONF PROC INT SYMP C, P213, DOI 10.1109/ISCA.2012.6237019
   Vega Augusto, 2013, INT S MICR
   Viola P, 2001, PROC CVPR IEEE, P511, DOI 10.1109/cvpr.2001.990517
   Walter L., 1997, IDENTIFICATION PARAM
   Wan X., 2011, IEEE TPDS
   Wang L., 2011, 8th International Conference on Autonomic Computing ICAC, P191
   Wang YF, 2009, CONF PROC INT SYMP C, P314, DOI 10.1145/1555815.1555794
   Wu Q, 2005, IEEE MICRO, V25, P52, DOI 10.1109/MM.2005.87
   Yan K., 2016, IEEE/ACM International Symposium on Microarchitecture (MICRO), P1
   Yang ZL, 2014, 2014 11TH INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY (FSKD), P222, DOI 10.1109/FSKD.2014.6980836
   Yi S, 2014, IEEE SYM EMBED SYST, P98, DOI 10.1109/ESTIMedia.2014.6962350
   Zhang Y, 2017, IEEE CLOUD COMPUT, V4, P60, DOI 10.1109/MCC.2018.1081063
   Zimmerman H.-J., 1991, FUZZY SET THEORY ITS, Vsecond
NR 88
TC 14
Z9 16
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 74
DI 10.1145/3358203
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700030
OA Bronze
DA 2024-07-18
ER

PT J
AU Noltsis, M
   Zambelis, N
   Catthoor, F
   Soudris, D
AF Noltsis, Michail
   Zambelis, Nikolaos
   Catthoor, Francky
   Soudris, Dimitrios
TI A Closed-Loop Controller to Ensure Performance and Temperature
   Constraints for Dynamic Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; variability; dependability; reliability; PID; DVFS
ID THERMAL MANAGEMENT; VARIABILITY; IMPACT
AB To secure correct system operation, a plethora of Reliability, Availability and Serviceability (RAS) techniques have been deployed by circuit designers. RAS mechanisms however, come with the cost of extra clock cycles. In addition, a wide variety of dynamic workloads and different input conditions often constitute preemptive dependability techniques hard to implement. To this end, we focus on a realistic case study of a closed-loop controller that mitigates performance variation with a reactive response. This concept has been discussed but was only illustrated on small benchmarks. In particular, the extension of the approach to manage performance of dynamic workloads on a target platform has not been shown earlier. We compare our scheme against the version of a Linux CPU frequency governor in terms of timing response and energy consumption. Finally, we move forward and suggest a new flavor of our controller to efficiently manage processor temperature. Again, the concept is illustrated with a realistic case study and compared to a modern temperature manager.
C1 [Noltsis, Michail; Zambelis, Nikolaos; Soudris, Dimitrios] Natl Tech Univ Athens, 9 Heroon Polytechneiou Str, Athens 15780, Greece.
   [Noltsis, Michail; Catthoor, Francky] Katholieke Univ Leuven, Oude Markt 13, B-3000 Leuven, Belgium.
   [Catthoor, Francky] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium.
C3 National Technical University of Athens; KU Leuven; IMEC
RP Noltsis, M (corresponding author), Natl Tech Univ Athens, 9 Heroon Polytechneiou Str, Athens 15780, Greece.; Noltsis, M (corresponding author), Katholieke Univ Leuven, Oude Markt 13, B-3000 Leuven, Belgium.
EM mnoltsis@microlab.ntua.gr; zambelisnikos@gmail.com;
   francky.catthoor@imec.be; dsoudris@microlab.ntua.gr
RI Soudris, Dimitrios/I-5252-2014
OI Soudris, Dimitrios/0000-0002-6930-6847; Zambelis,
   Nikolaos/0000-0002-5763-3533
FU EU FP7-HARPA [612069]
FX This work is partially supported by EU FP7-612069-HARPA.
CR Abdelzaher TF, 2003, IEEE CONTR SYST MAG, V23, P74, DOI 10.1109/MCS.2003.1200252
   Abdi F, 2017, IEEE INT CONF EMBED
   ALEWINE NJ, 1995, IEEE T COMPUT, V44, P1096, DOI 10.1109/12.464388
   AMD, 2004, CISC VIS NETW IND GL
   *AMD, 2000, AMD POWERNOW TECHN
   AMD, 2011, AMD FX PROC UNL GUID
   [Anonymous], 2003, P 36 ANN IEEE ACM IN
   [Anonymous], IEEE J SOLID STATE C
   [Anonymous], 2009, CORTEX A9 TECHNICAL
   [Anonymous], 2004, CISC VIS NETW IND GL
   [Anonymous], 2015, DAC
   ARM, 2015, CORT A9 PROC SPEC
   Asenov A, 2003, IEEE T ELECTRON DEV, V50, P1837, DOI 10.1109/TED.2003.815862
   Bambagini M, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2808231
   Banerjee K., 1999, P DES AUT C DAC 99
   Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Brodowski D., 2017, LINUX CPUFREQ GOVERN
   Bull David, 2010, P IEEE INT SOL STAT
   Cao Y, 2014, PLOS ONE, V9, DOI 10.1371/journal.pone.0106249
   Catthoor F, 2010, EMBED SYST, P1, DOI 10.1007/978-90-481-9528-2_1
   CHEN KL, 1985, IEEE J SOLID-ST CIRC, V20, P306
   Clement J. J., 2001, IEEE Transactions on Device and Materials Reliability, V1, P33, DOI 10.1109/7298.946458
   Corbetta Simone, 2016, P C SIL ERR LOG SYST
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   Dysart TJ, 2011, IEEE T NANOTECHNOL, V10, P1015, DOI 10.1109/TNANO.2010.2099131
   Esmaeilzadeh H, 2012, IEEE MICRO, V32, P122, DOI 10.1109/MM.2012.17
   Giannopoulou Georgia, 2013, P 11 ACM INT C EMB S
   Grasser T, 2010, INT EL DEVICES MEET, DOI 10.1109/IEDM.2010.5703295
   Gu CC, 2014, DES AUT TEST EUROPE
   HAMMING RW, 1950, BELL SYST TECH J, V29, P147, DOI 10.1002/j.1538-7305.1950.tb00463.x
   Hanson H, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P219, DOI 10.1145/1283780.1283827
   Hardy Damien, 2012, P INT S MICR MICTO 1
   Hyman R, 2011, IEEE T COMPUT, V60, P1114, DOI 10.1109/TC.2010.168
   Intel, 2018, Intel 64 and IA-32 Architectures Optimization Reference Manual.
   Intel, 2008, INT TURB BOOST TECHN
   James Norman, 2007, P IEEE INT SOL STAT
   Jiang X., 2013, J DIABETES RES, V2013, P11
   Kriebel F, 2016, IEEE DES TEST, V33, P59, DOI 10.1109/MDAT.2015.2439640
   Lampka Kai, 2016, P DES AUT TEST EUR C
   Liu GL, 2012, DES AUT TEST EUROPE, P187
   Liu J., 2000, Real-Time Systems
   LU C, 1999, P 20 IEEE REAL TIM S
   Lu CY, 2002, REAL-TIME SYST, V23, P85, DOI 10.1023/A:1015398403337
   Lu SH, 2006, OPT COMMUN, V259, P14, DOI 10.1016/j.optcom.2005.08.045
   Min KS, 2006, IEEE T VLSI SYST, V14, P430, DOI 10.1109/TVLSI.2006.874378
   Moudgill M, 1999, IEEE MICRO, V19, P15, DOI 10.1109/40.768496
   Mukherjee R, 2006, DES AUT CON, P542, DOI 10.1109/DAC.2006.229218
   Mukherjee S, 2008, ARCHITECTURE DESIGN FOR SOFT ERRORS, P1, DOI 10.1016/B978-012369529-1.50003-3
   Noltsis Michail, 2018, RUN TIME SLACK UNPUB
   Nunes C, 2013, MICROELECTRON RELIAB, V53, P1355, DOI 10.1016/j.microrel.2013.07.044
   NXP, 2014, IMX6DQAEC32014 NXP
   NXP Semiconductors, 2018, I MX 6DUAL 6QUAD AUT
   NXP Semiconductors, 2015, I MX 6DUAL 6QUAD APP
   Pering T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P76, DOI 10.1109/LPE.1998.708159
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   Psychou G, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3092699
   Reddi Vijay Janapa, 2010, P 43 IEEE ACM INT S
   Rodopoulos D, 2015, IEEE COMPUT ARCHIT L, V14, P156, DOI 10.1109/LCA.2014.2385713
   ROTEM E, 2004, P TEMP AW COMP SYST
   Sabry M. M., 2012, P DES AUT TEST EUR C
   Sanchez H, 1997, COMPCON IEEE, P325, DOI 10.1109/CMPCON.1997.584744
   Siewiorek DanielP., 1998, RELIABLE COMPUTER SY, V3rd
   SOHI GS, 1989, IEEE T COMPUT, V38, P484, DOI 10.1109/12.21141
   Thales Communication and Security, 2015, SPECTRUM MONITORING
   Tschanz James, 2010, P IEEE INT SOL STAT
   Tschanz JW, 2003, IEEE J SOLID-ST CIRC, V38, P1838, DOI 10.1109/JSSC.2003.818291
   Xia LA, 2010, COMPUT J, V53, P895, DOI 10.1093/comjnl/bxp119
   Xu RB, 2007, ACM T COMPUT SYST, V25, DOI 10.1145/1314299.1314300
   Yang J, 2008, INT SYM PERFORM ANAL, P191
   Yeo I, 2008, DES AUT CON, P734
   Zhou L., 2015, Comput. Model. New Technol., V18, P162
   ZIEGLER JG, 1993, J DYN SYST-T ASME, V115, P220, DOI 10.1115/1.2899060
NR 72
TC 3
Z9 4
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
AR 40
DI 10.1145/3343030
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JU2BT
UT WOS:000501481200001
DA 2024-07-18
ER

PT J
AU Zhou, Q
   Li, GH
   Li, JJ
   Deng, CG
   Yuan, L
AF Zhou, Quan
   Li, Guohui
   Li, Jianjun
   Deng, Chenggang
   Yuan, Ling
TI Response Time Analysis for Tasks with Fixed Preemption Points under
   Global Scheduling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Response time analysis; global scheduling; fixed preemption points;
   non-preemptive region
ID MULTIPROCESSOR; SCHEDULABILITY; EDF; BOUNDS
AB As an effective method for detecting the schedulability of real-time tasks on multiprocessor platforms, Response time analysis (RTA) has been deeply researched in recent decades. Most of the existing RTA methods are designed for tasks that can be preempted at any time. However, in some real-time systems, a task may have some fixed preemption points (FPPs) that divide its execution into a series of non-preemptive regions (NPRs). In such environments, the task can only be preempted at its FPPs, which makes existing RTA methods for arbitrary preemption tasks not applicable. In this article, we study the schedulability analysis on tasks with FPPs under both global fixed-priority (G-FP) scheduling and global earliest deadline first (G-EDF) scheduling. First, based on the idea of limiting the time interval between two consecutive executions of an NPR, a novel RTA method for tasks with FPPs under G-FP scheduling is proposed. Second, we propose an effective RTA method for tasks with FPPs under G-EDF scheduling. Finally, extensive simulations are conducted and the results validate the effectiveness of the proposed methods.
C1 [Zhou, Quan; Li, Jianjun; Deng, Chenggang; Yuan, Ling] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Hubei, Peoples R China.
   [Li, Guohui] Huazhong Univ Sci & Technol, Sch Software Engn, Wuhan 430074, Hubei, Peoples R China.
C3 Huazhong University of Science & Technology; Huazhong University of
   Science & Technology
RP Zhou, Q (corresponding author), Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Hubei, Peoples R China.
EM quanzhou@hust.edu.cn; guohuili@hust.edu.cn; jianjunli@hust.edu.cn;
   cgdeng@hust.edu.cn; cherryyuan-ling@hust.edu.cn
FU National Natural Science Foundation of China [61672252, 61802137];
   Fundamental Research Funds for the Central Universities
   [2019kfyXKJC021]; Hubei Provincial Natural Science Foundation of China
   [2018CFB204]
FX The work was partially supported by the National Natural Science
   Foundation of China under grants 61672252 and 61802137, Fundamental
   Research Funds for the Central Universities under grant 2019kfyXKJC021,
   and Hubei Provincial Natural Science Foundation of China under grant
   2018CFB204.
CR Andersson Bjorn, 2000, P REAL TIM SYST S
   [Anonymous], 2008, THESIS
   [Anonymous], 2014, 2014 IEEE 20 INT C E
   Baruah S, 2005, REAL TIM SYST SYMP P, P321
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   Bertogna M, 2005, EUROMICRO, P209, DOI 10.1109/ECRTS.2005.18
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Bertogna M, 2011, J SYST ARCHITECT, V57, P487, DOI 10.1016/j.sysarc.2010.09.004
   Bertogna M, 2009, IEEE T PARALL DISTR, V20, P553, DOI 10.1109/TPDS.2008.129
   Biondi A, 2018, REAL-TIME SYST, V54, P515, DOI 10.1007/s11241-018-9303-1
   Bonifaci V, 2012, ALGORITHMICA, V63, P763, DOI 10.1007/s00453-011-9505-6
   Bril RJ, 2009, REAL-TIME SYST, V42, P63, DOI 10.1007/s11241-009-9071-z
   Burns A., 2001, Real-time Systems and Programming Languages: Ada 95, Real-Time Java and Real-Time POSIX, V3rd
   Chattopadhyay Bipasa, 2014, P 22 INT C REAL TIM, P225
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Geeraerts G, 2013, REAL-TIME SYST, V49, P171, DOI 10.1007/s11241-012-9172-y
   Guan N, 2015, IEEE INT CONF EMBED, P11, DOI 10.1109/RTCSA.2015.9
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Lundberg L, 1998, FIFTH INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P42, DOI 10.1109/RTCSA.1998.726350
   Nasri Mitra, 2018, P REAL TIM SYST S, P12
   Ramaprasad H, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P58, DOI 10.1109/RTAS.2008.18
   Sun YC, 2018, 33RD ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, P575, DOI 10.1145/3167132.3167195
   Sun YC, 2015, REAL TIM SYST SYMP P, P130, DOI 10.1109/RTSS.2015.20
   Thekkilakattil A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P13, DOI 10.1145/2834848.2834855
   Thekkilakattil A, 2016, LECT NOTES COMPUT SC, V9695, P163, DOI 10.1007/978-3-319-39083-3_11
   Thekkilakattil A, 2014, EUROMICRO, P301, DOI 10.1109/ECRTS.2014.21
   Yao G, 2011, REAL-TIME SYST, V47, P198, DOI 10.1007/s11241-010-9113-6
   Zhou Q, 2018, IEEE T PARALL DISTR, V29, P2785, DOI 10.1109/TPDS.2018.2843763
   Zhou Q, 2017, IEEE T PARALL DISTR, V28, P2527, DOI 10.1109/TPDS.2017.2679195
NR 31
TC 2
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
AR 111
DI 10.1145/3360513
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JU2BT
UT WOS:000501481200006
DA 2024-07-18
ER

PT J
AU Wang, XK
   Yang, LT
   Li, HG
   Lin, M
   Han, JJ
   Apduhan, BO
AF Wang, Xiaokang
   Yang, Laurence T.
   Li, Hongguo
   Lin, Man
   Han, Jianjun
   Apduhan, Bernady O.
TI NQA: A Nested Anti-collision Algorithm for RFID Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE RFID; Anti-collision algorithm; Q-algorithm; Binary tree algorithm
ID INTERNET; PROTOCOL; ALOHA
AB Radio frequency identification (RFID) systems, as one of the key components in the Internet of Things (IoT), have attracted much attention in the domains of industry and academia. In practice, the performance of RFID systems rather relies on the effectiveness and efficiency of anti-collision algorithms. A large body of studies have recently focused on the anti-collision algorithms, such as the Q-algorithm (QA), which has been successfully utilized in EPCglobal Class-1 Generation-2 protocol. However, the performance of those anti-collision algorithms needs to be further improved. Observe that fully exploiting the pre-processing time can improve the efficiency of the QA algorithm. With an objective of improving the performance for anti-collision, we propose a Nested Q-algorithm (NQA), which makes full use of such pre-processing time and incorporates the advantages of both Binary Tree (BT) algorithm and QA algorithm. Specifically, based on the expected number of collision tags, the NQA algorithm can adaptively select either BT or QA to identify collision tags. Extensive simulation results validate the efficiency and effectiveness of our proposed NQA (i.e., less running time for processing the same number of active tags) when compared to the existing algorithms.
C1 [Wang, Xiaokang; Yang, Laurence T.] Univ Elect Sci & Technol China, Sch Informat & Commun Engn, Chengdu 611731, Sichuan, Peoples R China.
   [Wang, Xiaokang; Yang, Laurence T.; Lin, Man] St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS B2G 2W5, Canada.
   [Li, Hongguo; Han, Jianjun] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Hubei, Peoples R China.
   [Apduhan, Bernady O.] Kyushu Sangyo Univ, Fac Sci & Engn, Dept Informat Sci, Fukuoka, Fukuoka 8138503, Japan.
C3 University of Electronic Science & Technology of China; Saint Francis
   Xavier University - Canada; Huazhong University of Science & Technology
RP Wang, XK (corresponding author), Univ Elect Sci & Technol China, Sch Informat & Commun Engn, Chengdu 611731, Sichuan, Peoples R China.; Wang, XK (corresponding author), St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS B2G 2W5, Canada.
EM xkwang@stfx.ca; ltyang@stfx.ca; 976196550@qq.com; mlin@stfx.ca;
   jasonhan@mail.hust.edu.cn; bob@is.kyusan-u.ac.jp
RI Laurence T. Yang, FCAE/AAA-1898-2019; Han, Jian/ABZ-1060-2022
OI Laurence T. Yang, FCAE/0000-0002-7986-4244; Han,
   Jian/0000-0002-0647-4050
FU National Natural Science Foundation of China (NSFC) [61472150,
   61173045]; Fundamental Research Funds for the Central Universities
   (China) [HUST: 2016YXMS081, 2015TS072]
FX This work is supported in part by the National Natural Science
   Foundation of China (NSFC) under grants 61472150 and 61173045 and the
   Fundamental Research Funds for the Central Universities (China) (HUST:
   2016YXMS081 and 2015TS072).
CR Cha JR, 2005, 11TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS WORKSHOPS, VOL II, PROCEEDINGS,, P63
   Chiang KW, 2006, IEEE ICC, P1653
   Cui YH, 2008, IEEE VTS VEH TECHNOL, P2725
   Eom JB, 2010, IEEE COMMUN LETT, V14, P60, DOI 10.1109/LCOMM.2010.01.091378
   Fan X, 2008, PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON APPLIED ELECTROSTATICS, P100
   Gonzalez H, 2010, IEEE T KNOWL DATA EN, V22, P90, DOI 10.1109/TKDE.2009.61
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   Hakeem MJ, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON RFID (IEEE RFID), P97, DOI 10.1109/RFID.2014.6810718
   Hsu CH, 2009, PERS UBIQUIT COMPUT, V13, P489, DOI 10.1007/s00779-009-0224-9
   Jia X., 2012, 2012 2 INT C CONSUME, P1282
   Khan R, 2012, 10TH INTERNATIONAL CONFERENCE ON FRONTIERS OF INFORMATION TECHNOLOGY (FIT 2012), P257, DOI 10.1109/FIT.2012.53
   Khoo B., 2010, Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications (GreenCom) and Int'l Conference on Cyber, Physical and Social Computing (CPSCom), P533, DOI 10.1109/GreenCom-CPSCom.2010.22
   Kim C., 2014, INT J SOFTWARE ENG I, V8, P1
   Klair DK, 2010, IEEE COMMUN SURV TUT, V12, P400, DOI 10.1109/SURV.2010.031810.00037
   Law C., 2000, ACM DIAL-M'00, P75
   Lee D, 2007, LECT NOTES COMPUT SC, V4611, P23
   Lee SR, 2005, Proceedings of MobiQuitous 2005, P166
   Li JY, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2423636.2423642
   Luo J, 2013, INT C DIGIT MANUF, P721, DOI 10.1109/ICDMA.2013.171
   Man Lin, 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P382, DOI 10.1109/RTCSA.1999.811284
   Myung J, 2006, MOBILE NETW APPL, V11, P711, DOI 10.1007/s11036-006-7797-6
   Shih DH, 2006, COMPUT COMMUN, V29, P2150, DOI 10.1016/j.comcom.2005.12.011
   Wang Xue, 2010, Journal on Communications, V31, P49
   Welbourne E, 2009, IEEE INTERNET COMPUT, V13, P48, DOI 10.1109/MIC.2009.52
   Wu HF, 2011, IEEE T AUTOM SCI ENG, V8, P581, DOI 10.1109/TASE.2010.2101061
   Zhen B, 2005, IEICE T COMMUN, VE88B, P991, DOI 10.1093/ietcom/e88-b.3.991
   Zhu L, 2011, IEEE COMMUN MAG, V49, P214, DOI 10.1109/MCOM.2011.5762820
   Zhu L, 2010, IEEE T COMMUN, V58, P3583, DOI 10.1109/TCOMM.2011.102910.090390
NR 28
TC 60
Z9 60
U1 1
U2 23
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2019
VL 18
IS 4
AR 32
DI 10.1145/3330139
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PY
UT WOS:000496744100004
DA 2024-07-18
ER

PT J
AU Edwards, SA
   Townsend, R
   Barker, M
   Kim, MA
AF Edwards, Stephen A.
   Townsend, Richard
   Barker, Martha
   Kim, Martha A.
TI Compositional Dataflow Circuits
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Kahn networks; high-level synthesis; dataflow
ID REQUIREMENTS; EXECUTION
AB We present a technique for implementing dataflow networks as compositional hardware circuits. We first define an abstract dataflow model with unbounded buffers that supports data-dependent blocks (mux, demux, and nondeterministic merge); we then show how to faithfully implement such networks with bounded buffers and handshaking.
   Handshaking admits compositionality: our circuits can be connected with or without buffers, and combinational cycles arise only from a completely unbuffered cycle. While bounding buffer sizes can cause the system to deadlock prematurely, the system is guaranteed to produce the same, correct, data before then. Thus, unless the system deadlocks, inserting or removing buffers only affects its performance. We demonstrate how this enables design space to be explored.
C1 [Edwards, Stephen A.; Townsend, Richard; Barker, Martha; Kim, Martha A.] Columbia Univ, Dept Comp Sci, 500 W 120 St,Room 450, New York, NY 10027 USA.
C3 Columbia University
RP Edwards, SA (corresponding author), Columbia Univ, Dept Comp Sci, 500 W 120 St,Room 450, New York, NY 10027 USA.
EM sedwards@cs.columbia.edu; rtownsend@cs.columbia.edu;
   mbarker@cs.columbia.edu; martha@cs.columbia.edu
RI Edwards, Stephen Anthony/HKP-1916-2023
OI Edwards, Stephen Anthony/0000-0003-2609-4861; Kim,
   Martha/0000-0001-6243-5753; Townsend, Richard/0000-0002-7149-1172
FU National Science Foundation [CCF-1162124]
FX The National Science Foundation funded this work (CCF-1162124).
CR [Anonymous], 2003, THESIS
   [Anonymous], 2003, M0348 UCBERL
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], 2010, AMBA 4 AXI4-Stream Protocol (v1.0)
   Basten T, 2001, CONCUR SYST ENGN SER, V59, P1
   Bezati E, 2013, INT SYMP IMAGE SIG, P750
   BROY M, 1988, SCI COMPUT PROGRAM, V10, P65, DOI 10.1016/0167-6423(88)90016-0
   Buck Joseph Tobin, 1993, THESIS
   Cao BY, 2015, 2015 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CODESIGN (MEMOCODE), P179, DOI 10.1109/MEMCOD.2015.7340485
   Carloni LP, 2001, IEEE T COMPUT AID D, V20, P1059, DOI 10.1109/43.945302
   Carloni LP, 2006, ELECTRON NOTES THEOR, V146, P61, DOI 10.1016/j.entcs.2005.05.036
   Carmona J, 2009, IEEE T COMPUT AID D, V28, P1437, DOI 10.1109/TCAD.2009.2030436
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Cortadella Jordi, 2010, 2010 8th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010), P149, DOI 10.1109/MEMCOD.2010.5558639
   Cortes J., 2006, Proceedings of the 45th IEEE Conference on Decision and Control (IEEE Cat. No. 06CH37770)
   Dennis J. B., 1974, Programming Symposium, P362
   Dimitrakopoulos Giorgos., 2015, Microarchitecture of Network-on-Chip Routers: A Designer's Perspective
   Falk J., 2006, FORUM SPECIFICATION, P129
   Gao G. R., 1992, ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech and Signal Processing (Cat. No.92CH3103-9), P561, DOI 10.1109/ICASSP.1992.226558
   Geilen M, 2005, DES AUT CON, P819
   Geilen M, 2003, LECT NOTES COMPUT SC, V2618, P319
   Geilen Marc, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P125
   Hartel PH, 2008, 2008 FORMAL METHODS IN COMPUTER-AIDED DESIGN, P161
   Haubelt C, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/47580
   Hosoya H, 2001, ACM SIGPLAN NOTICES, V36, P67, DOI 10.1145/373243.360209
   Hosoya Haruo, 2003, ACM T INTERNET TECHN, V3, DOI DOI 10.1145/767193.767195
   Intel Corporation, 1972, 8008 8 BIT PAR CENTR
   Janneck JW, 2011, J SIGNAL PROCESS SYS, V63, P241, DOI 10.1007/s11265-009-0397-5
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   Lee EdwardA., 2008, From Semantics to Computer Science: Essays in memory of Gilles Kahn, P71
   Li CH, 2007, MEMOCODE'07: FIFTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P13
   Lu ZH, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P86, DOI 10.1109/ISSS.2002.1227157
   Moreira O, 2010, IEEE T COMPUT, V59, P188, DOI 10.1109/TC.2009.155
   Parks T.M., 1995, THESIS
   PINGALI K, 1985, ACM T PROGR LANG SYS, V7, P311, DOI 10.1145/3318.3480
   Possignolo RT, 2016, PR IEEE COMP DESIGN, P233, DOI 10.1109/ICCD.2016.7753285
   Sander I, 1999, IEEE COMP SOC ANN, P32, DOI 10.1109/IWV.1999.760467
   Seitz C.L., 1980, INTRO VLSI SYSTEMS, P218
   Sharp Richard W., 2000, TR20003 AT T LAB CAM
   Stuijk S, 2008, IEEE T COMPUT, V57, P1331, DOI 10.1109/TC.2008.58
   Thavot Richard, 2009, P DES ARCH SIGN IM P, P127
   Townsend R, 2017, CC'17: PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, P76, DOI 10.1145/3033019.3033027
   Tripakis S, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), P51, DOI 10.1109/SAMOS.2014.6893194
   Wu LS, 2014, ACM T COMPUT SYST, V32, DOI 10.1145/2638550
   Zebelein Christian, 2014, P C DES AUT TEST EUR, P216, DOI [10.7873/DATE.2014.229, DOI 10.7873/DATE.2014.229]
NR 46
TC 7
Z9 9
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2019
VL 18
IS 1
SI SI
AR 5
DI 10.1145/3274280
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN7SL
UT WOS:000460391900006
OA Green Published
DA 2024-07-18
ER

PT J
AU Reynolds, TN
   Procter, A
   Harrison, WL
   Allwein, G
AF Reynolds, Thomas N.
   Procter, Adam
   Harrison, William L.
   Allwein, Gerard
TI The Mechanized Marriage of Effects and Monads with Applications to
   High-assurance Hardware
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE High-level synthesis; hardware verification; security
ID INFORMATION-FLOW SECURITY; MEMORY; PROTECTION
AB Constructing high-assurance, secure hardware remains a challenge, because to do so relies on both a verifiable means of hardware description and implementation. However, production hardware description languages (HDL) lack the formal underpinnings required by formal methods in security. Still, there is no such thing as high-assurance systems without high-assurance hardware. We present a core calculus of secure hardware description with its formal semantics, security type system, and mechanization in Coq. This calculus is the core of the functional HDL, ReWire, shown in previous work to have useful applications in reconfigurable computing. This work supports a full-fledged, formal methodology for producing high-assurance hardware.
C1 [Reynolds, Thomas N.; Procter, Adam; Harrison, William L.] Univ Missouri, Dept Comp Sci, Columbia, MO 65211 USA.
   [Allwein, Gerard] US Naval Res Lab, Washington, DC USA.
C3 University of Missouri System; University of Missouri Columbia; United
   States Department of Defense; United States Navy; Naval Research
   Laboratory
RP Reynolds, TN (corresponding author), Univ Missouri, Dept Comp Sci, Columbia, MO 65211 USA.
EM thomas.reynold@mail.missouri.edu; adamprocter@mail.missouri.edu;
   harrisonwl@missouri.edu; gerard.allwein@nrl.navy.mil
CR Andrews D., 2015, APPL REC COMP
   [Anonymous], 1993, CAMBRIDGE TRACTS THE
   [Anonymous], 2017, BLUESPEC HOMEPAGE
   [Anonymous], 2013, ACM QUEUE, DOI DOI 10.1145/2436696.2443836
   [Anonymous], 2003, Haskell 98 language and libraries: the revised report
   Baaij Christiaan, 2014, Trends in Functional Programming. 14th International Symposium, TFP 2013. Revised Selected Papers: LNCS 8322, P17, DOI 10.1007/978-3-642-45340-3_2
   Bachrach J, 2012, DES AUT CON, P1212
   Baugh L, 2008, CONF PROC INT SYMP C, P115, DOI 10.1109/ISCA.2008.34
   Bird R., 1988, INTRO FUNCTIONAL PRO
   Bjesse P., 1998, ICFP '98
   Braibant Thomas, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P213, DOI 10.1007/978-3-642-39799-8_14
   Breuer P., 1995, Formal Semantics forVHDL
   Cabodi G, 2006, LECT NOTES COMPUT SC, V3965, P78
   Choi J, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3110268
   Claessen K, 2000, ACM SIGPLAN NOTICES, V35, P268, DOI 10.1145/357766.351266
   Cock D, 2008, LECT NOTES COMPUT SC, V5170, P167, DOI 10.1007/978-3-540-71067-7_16
   Coquand T., 1994, INFINITE OBJECTS TYP, P62, DOI [10.1007/3-540-58085-9_72, DOI 10.1007/3-540-58085-9_72]
   Crary K, 2005, J FUNCT PROGRAM, V15, P249, DOI 10.1017/S0956796804005441
   de Amorim AA, 2014, ACM SIGPLAN NOTICES, V49, P165, DOI 10.1145/2535838.2535839
   Doczkal C., 2009, Proceedings of the Fourth International Workshop on Logical Frameworks and Meta-Languages: Theory and Practice. LFMTP'09, P57, DOI DOI 10.1145/1577824.1577834
   Gallier J., 1990, LOGIC COMPUTER SCI, P123
   Gammie P, 2013, ACM COMPUT SURV, V46
   George Nithin, 2014, 24th International Conference on Field Programmable Logic and Applications (FPL), P1, DOI [10.1109/FPL.2014.6927454, DOI 10.1109/FPL.2014.6927454]
   Ghica D., 2016, P INT C FORM METH CO
   Gimenez Eduardo, 1995, CODIFYING GUARDED DE, DOI [10.1007/3-540-60579-7_3, DOI 10.1007/3-540-60579-7_3]
   Girard J. Y., 1989, PROOFS TYPES, V7
   Goguen J. A., 1984, Proceedings of the 1984 Symposium on Security and Privacy, P75
   Goncharov Sergey, 2011, Fundamentals of Computation Theory. Proceedings 18th International Symposium, FCT 2011, P276, DOI 10.1007/978-3-642-22953-4_24
   GORDON M, 1995, IEEE S LOG, P136, DOI 10.1109/LICS.1995.523251
   Graves Ian, 2015, Applied Reconfigurable Computing. 11th International Symposium, ARC 2015. Proceedings: LNCS 9040, P41, DOI 10.1007/978-3-319-16214-0_4
   Graves I, 2015, 2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), P160, DOI 10.1109/FPT.2015.7393143
   Harris WV, 2016, COLUMBIA STUD CLASS, V42, P1, DOI 10.1163/9789004326040_002
   Harrison A.P. W., 2012, ICFEM, P182
   Harrison WL, 2006, LECT NOTES COMPUT SC, V4019, P158
   Harrison WL, 2016, 2016 11TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC)
   Harrison WL, 2009, J COMPUT SECUR, V17, P599, DOI 10.3233/JCS-2009-0356
   Huffman B., 2012, THESIS
   Huffmire T, 2008, COMPUT SECUR, V27, P197, DOI 10.1016/j.cose.2008.05.002
   Huffmire T, 2006, LECT NOTES COMPUT SC, V4189, P461
   Huffmire T, 2010, HANDBOOK OF FPGA DESIGN SECURITY, P1, DOI 10.1007/978-90-481-9157-4_1
   Lee H, 2011, IEEE MICRO, V31, P42, DOI 10.1109/MM.2011.68
   Leroy X, 2009, COMMUN ACM, V52, P107, DOI 10.1145/1538788.1538814
   Li X., 2014, P ACM INT C ARCH SUP
   Li X, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P109
   Liang Sheng, 1995, P 22 ACM SIGPLAN SIG, P333, DOI DOI 10.1145/199448.199528
   Megacz Adam, 2012, Implementation and Application of Functional Languages. 23rd International Symposium, IFL 2011. Revised Selected Papers: LNCS 7257, P164, DOI 10.1007/978-3-642-34407-7_11
   Mitchell John C., 1996, Foundation of computing series
   MOGGI E, 1991, INFORM COMPUT, V93, P55, DOI 10.1016/0890-5401(91)90052-4
   Moggi Eugenio, 1990, ECSLFCS90113 U ED
   Myers A., 2017, COMMUNICATION
   Nanevski A, 2008, ICFP'08: PROCEEDINGS OF THE 2008 SIGPLAN INTERNATIONAL CONFERENCE ON FUNCTIONAL PROGRAMMING, P229
   Nielson F., 1999, Principles of Program Analysis
   Nikhil Rishiyur S., 2009, SIGDA Newsl, V39, P1, DOI [10.1145/1862876.1862877, DOI 10.1145/1862876.1862877]
   Ouchani S, 2013, P FOR SPEC DES LANG, P1
   Pierce B.C., 2015, Software Foundations
   Procter A., 2014, THESIS
   Procter A., 2015, P ACM SIGPLAN SIGBED
   Procter A, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2967497
   Richards D, 2011, INNOV SYST SOFTW ENG, V7, P85, DOI 10.1007/s11334-011-0149-0
   Sabelfeld A, 2003, IEEE J SEL AREA COMM, V21, P5, DOI 10.1109/JSAC.2002.806121
   Sander I, 2004, IEEE T COMPUT AID D, V23, P17, DOI 10.1109/TCAD.2003.819898
   Sander I, 2008, ELECTRON NOTES THEOR, V200, P39, DOI 10.1016/j.entcs.2008.02.011
   Sangiorgi D, 2009, ACM T PROGR LANG SYS, V31, DOI 10.1145/1516507.1516510
   Schroeder L, 2009, THEOR COMPUT SCI, V410, P1217, DOI 10.1016/j.tcs.2008.11.020
   Sheeran Mary, 1984, P 1984 ACM S LISP FU, P104, DOI [10.1145/800055.802026, DOI 10.1145/800055.802026]
   Suh GE, 2004, ACM SIGPLAN NOTICES, V39, P85, DOI 10.1145/1037187.1024404
   Swierstra W, 2009, LECT NOTES COMPUT SC, V5674, P440, DOI 10.1007/978-3-642-03359-9_30
   Tait W.W., 1975, LOGIC C, P240
   TAIT WW, 1967, J SYMBOLIC LOGIC, V32, P198, DOI 10.2307/2271658
   Tehranipoor Mohammad, 2011, INTRO HARDWARE SECUR
   Thiemann Peter, 1998, P 3 ACM SIGPLAN INT, DOI DOI 10.1145/289423.289429
   Tiwari Mohit, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P493, DOI 10.1145/1669112.1669174
   Tiwari M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P189
   Tiwari M, 2009, ACM SIGPLAN NOTICES, V44, P109, DOI 10.1145/1508284.1508258
   Trimberger SM, 2014, P IEEE, V102, P1248, DOI 10.1109/JPROC.2014.2331672
   Urban C., 2011, J COMPUTER SECURITY, V12, P2, DOI DOI 10.3233/JCS-1996-42-304
   Zeldovich N., 2008, OSDI, V8, P225
   Zhai KY, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P83, DOI 10.1109/CODESISSS.2015.7331371
   Zhang D., 2014, A Hardware Design Language for Efficient Control of Timing Channels
NR 79
TC 1
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2019
VL 18
IS 1
SI SI
AR 6
DI 10.1145/3274282
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN7SL
UT WOS:000460391900007
DA 2024-07-18
ER

PT J
AU Xie, GQ
   Zeng, G
   Kurachi, R
   Takada, H
   Li, RF
   Li, KQ
AF Xie, Guoqi
   Zeng, Gang
   Kurachi, Ryo
   Takada, Hiroaki
   Li, Renfa
   Li, Keqin
TI Exact WCRT Analysis for Message-Processing Tasks on Gateway-Integrated
   In-Vehicle CAN Clusters
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Controller area network; exact worst-case response time;
   message-processing tasks; lower bound; upper bound; worst case
ID CONTROLLER-AREA-NETWORK; SCHEDULABILITY ANALYSIS; ALGORITHM; SYSTEMS
AB A typical automotive integrated architecture is a controller area network (CAN) cluster integrated by a central gateway. This study proposes a novel and exact worst-case response time (WCRT) analysis method for message-processing tasks in the gateway. We first propose a round search method to obtain lower bound on response time (LBRT) and upper bound on response time (UBRT), respectively. We then obtain the exact WCRT belonging to the scope of the LBRT and UBRT with an effective non-exhaustive exploration. Experimental results on a real CAN message set reveal that the proposed exact analysis method can reduce 99.99999% combinations on large-scale CAN clusters.
C1 [Xie, Guoqi; Li, Renfa] Hunan Univ, Coll Comp Sci & Elect Engn, Key Lab Embedded & Network Comp Hunan Prov, Changsha 410082, Hunan, Peoples R China.
   [Zeng, Gang] Nagoya Univ, Grad Sch Engn, Nagoya, Aichi 4648603, Japan.
   [Kurachi, Ryo; Takada, Hiroaki] Nagoya Univ, Grad Sch Informat Sci, Nagoya, Aichi 4648603, Japan.
   [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.
C3 Hunan University; Nagoya University; Nagoya University; State University
   of New York (SUNY) System; SUNY New Paltz
RP Li, RF (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Key Lab Embedded & Network Comp Hunan Prov, Changsha 410082, Hunan, Peoples R China.
EM agqnab@hnu.edu.cn; sogo@ertl.jp; kurachi@nces.is.nagoya-u.ac.jp;
   hiro@ertl.jp; lirenfa@hnu.edu.cn; lik@mewpaltz.edu
OI Takada, Hiroaki/0000-0003-3544-2397
FU National Natural Science Foundation of China [61702172, 61672217];
   Natural Science Foundation of Hunan Province [2018JJ3076]; Open Research
   Project of the State Key Laboratory of Synthetical Automation for
   Process Industries (SAPI), Northeastern University, China [PAL-N201803];
   Fundamental Re-search Funds for the Central Universities
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant 61702172, Grant 61672217, the Natural
   Science Foundation of Hunan Province under Grant 2018JJ3076, the Open
   Research Project of the State Key Laboratory of Synthetical Automation
   for Process Industries (SAPI), Northeastern University, China under
   Grant PAL-N201803, and the Fundamental Re-search Funds for the Central
   Universities.
CR Azketa E., 2012, P IEEE 17 C EM TECHN, P1
   BENTLEY JL, 1975, COMMUN ACM, V18, P509, DOI 10.1145/361002.361007
   Braescu F. C., 2011, 2011 IEEE International Conference on Intelligent Computer Communication and Processing, P423, DOI 10.1109/ICCP.2011.6047908
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Davis RI, 2013, REAL-TIME SYST, V49, P73, DOI 10.1007/s11241-012-9167-8
   Di Natale M, 2010, P IEEE, V98, P603, DOI 10.1109/JPROC.2009.2039550
   DiNatale M, 2012, UNDERSTANDING AND USING THE CONTROLLER AREA NETWORK COMMUNICATION PROTOCOL: THEORY AND PRACTICE, P1, DOI 10.1007/978-1-4614-0314-2
   Drazdil Pavel, 2005, AMIS 42700 AMIS 4277
   Guan N, 2014, REAL TIM SYST SYMP P, P304, DOI 10.1109/RTSS.2014.20
   HARBOUR MG, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P116, DOI 10.1109/REAL.1991.160365
   Herpel Thomas, 2009, THESIS
   Hilmer H., 1998, P 5 CAN C P 5 CAN C, P6
   Ishigooka T, 2010, SAE INT J PASSENG CA, V3, P88, DOI 10.4271/2010-01-0685
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kern A, 2011, LECT NOTES COMPUT SC, V6566, P259, DOI 10.1007/978-3-642-19137-4_22
   Kim JH, 2015, IEEE T VEH TECHNOL, V64, P4472, DOI 10.1109/TVT.2014.2371470
   Lee S, 2010, INT J AUTO TECH-KOR, V11, P525, DOI 10.1007/s12239-010-0064-7
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mubeen S., 2012, P IEEE 17 C EM TECHN, P1
   Nacer AA, 2013, INT SYM IND EMBED, P77, DOI 10.1109/SIES.2013.6601474
   Navet N., 2014, P EUR C EMB REAL TIM, P1
   Rufino Jose, 1998, RT9707 CSTC
   Schmidt E. G., 2010, 2010 International Symposium on Industrial Embedded Systems (SIES 2010), P209, DOI 10.1109/SIES.2010.5551395
   Seo SH, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146424
   Sojka M., 2011, Proceedings of the 2011 IEEE 6th International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS 2011), P963, DOI 10.1109/IDAACS.2011.6072917
   Sommer J, 2007, 2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, P55, DOI 10.1109/SIES.2007.4297317
   Stigge M, 2013, REAL TIM SYST SYMP P, P340, DOI 10.1109/RTSS.2013.41
   Takada H, 1997, FOURTH INTERNATIONAL WORKSHOP ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P80, DOI 10.1109/RTCSA.1997.629177
   Taube Jan, 2005, P 10 INT CAN C ICC 0
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   TINDELL K, 1995, CONTROL ENG PRACT, V3, P1163, DOI 10.1016/0967-0661(95)00112-8
   Tindell K.W., 1994, YCS221 U YORK DEP CO
   TINDELL KW, 1994, REAL TIM SYST SYMP P, P259
   Xie GQ, 2016, J SYST ARCHITECT, V70, P3, DOI 10.1016/j.sysarc.2016.04.008
   Xie Y, 2013, IEICE T INF SYST, VE96D, P1467, DOI 10.1587/transinf.E96.D.1467
   Yang Chen, 2012, Journal of Information Processing, V20, P451, DOI 10.2197/ipsjjip.20.451
   Zhu Q, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2362336.2362352
NR 38
TC 10
Z9 10
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2019
VL 17
IS 6
AR 95
DI 10.1145/3284178
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4HQ
UT WOS:000457135500005
DA 2024-07-18
ER

PT J
AU Kim, H
   Ju, M
   Kim, S
AF Kim, Hyeonggyu
   Ju, Minho
   Kim, Soontae
TI On Network plus : Network Delay-Aware Management for Mobile Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Network delay; packet loss; duplicate ACK; CPU frequency scaling; mobile
   systems
ID SMARTPHONE APPLICATIONS; ENERGY
AB Network errors such as packet losses consume large amounts of energy. We analyzed the reason for this through measurements using the latest smartphones and full-system simulation. We found that on packet losses the smartphones maintain high frequencies for CPU without doing useful work. To address this problem, we propose a method for reducing the energy consumption by lowering the performance level by exploiting a dynamic voltage and frequency scaling mechanism when long network delays are expected. According to our experiments, our method reduces the total energy consumption of web browsing on two different smartphones by up to 10.0% and 11.5%, respectively.
C1 [Kim, Hyeonggyu; Kim, Soontae] Korea Adv Inst Sci & Technol, Sch Comp, Daejeon 34141, South Korea.
   [Ju, Minho] Samsung Elect Co Ltd, Samsung Res, Developer eXperience Team, Seoul 06765, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Samsung;
   Samsung Electronics
RP Kim, H (corresponding author), Korea Adv Inst Sci & Technol, Sch Comp, Daejeon 34141, South Korea.
EM hyeonggyu@kaist.ac.kr; minho7.ju@samsung.com; kims@kaist.ac.kr
RI kim, hyeonggyu/HOH-6224-2023; Kim, Soontae/C-1788-2011
OI Kim, Soontae/0000-0001-5106-8409
FU ICT R&D program of MSIP/IITP [10041313]; National Research Foundation of
   Korea (NRF) grant - Korean Government [NRF-2017R1D1A1B03030992]
FX This work was supported by ICT R&D program of MSIP/IITP (10041313,
   UX-oriented Mobile SW Platform) and the National Research Foundation of
   Korea (NRF) grant funded by the Korean Government
   (NRF-2017R1D1A1B03030992).
CR An X., 2014, Kdd, P1
   [Anonymous], 2015, BIG BUCK BUNNY
   [Anonymous], 2012, P USENIX ANN TECH C
   Balasubramanian N, 2009, IMC'09: PROCEEDINGS OF THE 2009 ACM SIGCOMM INTERNET MEASUREMENT CONFERENCE, P280
   Biro Ross, 2002, TCP INPUT C FILE
   Choi J, 2010, IEEE T IND INFORM, V6, P255, DOI 10.1109/TII.2010.2050330
   Ferreira D, 2011, LECT NOTES COMPUT SC, V6696, P19, DOI 10.1007/978-3-642-21726-5_2
   Fixya, 2013, BLACK FRID SMARTPH R
   Flach T, 2013, ACM SIGCOMM COMP COM, V43, P159, DOI 10.1145/2534169.2486014
   Gutierrez A, 2014, INT SYM PERFORM ANAL, P13, DOI 10.1109/ISPASS.2014.6844457
   Gutierrez A, 2011, I S WORKL CHAR PROC, P81, DOI 10.1109/IISWC.2011.6114205
   Hemminger Stephen., 2005, LINUX C, P18
   Huang J, 2012, INT J COMPUT SCI NET, V12, P4
   Huang Junxian., 2010, MobiSys, P165, DOI [10.1145/1814433.1814452, DOI 10.1145/1814433.1814452]
   Ju M, 2015, 2015 IEEE 5TH INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - BERLIN (ICCE-BERLIN), P232, DOI 10.1109/ICCE-Berlin.2015.7391243
   Ju Minho, 2016, P DES AUT TEST EUR C
   Ju Minho, 2016, P INT S PERF AN SYST
   Karn P., 1987, Computer Communication Review, V17, P2, DOI 10.1145/55483.55484
   Kim W., 2008, P INT S HIGH PERF CO, P123, DOI DOI 10.1109/HPCA.2008.4658633
   KPCB, 2014, INT TRENDS 2014 COD
   Kwak J, 2014, IEEE INFOCOM SER, P2292, DOI 10.1109/INFOCOM.2014.6848173
   Kwon K, 2013, IEEE ICCE, P3, DOI 10.1109/ICCE.2013.6486770
   Lide Zhang, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P105
   Ning Ding, 2013, Performance Evaluation Review, V41, P29
   Nurminen J., 2010, Consumer Communications and Networking Conference (CCNC), 2010, V7th, P1
   Qian F, 2014, MOBISYS'14: PROCEEDINGS OF THE 12TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P218, DOI 10.1145/2594368.2594372
   Salesforce, 2014, 2014 MOB BEH REP
   Seo Y, 2012, J COMPUT SCI TECH-CH, V27, P781, DOI 10.1007/s11390-012-1264-6
   The Android Open Source Project, 2012, INIT RC FIL
   Thiagarajan Narendran., 2012, P 21 INT C WORLD WID, P41, DOI DOI 10.1145/2187836.2187843
   Tseng P.-H., 2014, P IEEE ACM DAC, P1, DOI DOI 10.1109/VTCSPRING.2014.7023085
   Zhao B, 2015, IEEE T PARALL DISTR, V26, P761, DOI 10.1109/TPDS.2014.2312931
   Zhao B, 2011, INT CON DISTR COMP S, P413, DOI 10.1109/ICDCS.2011.54
   Zhu YH, 2013, INT S HIGH PERF COMP, P13, DOI 10.1109/HPCA.2013.6522303
NR 34
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 64
DI 10.1145/3182171
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800007
DA 2024-07-18
ER

PT J
AU Tanase, A
   Witterauf, M
   Teich, J
   Hannig, F
AF Tanase, Alexandru
   Witterauf, Michael
   Teich, Juergen
   Hannig, Frank
TI Symbolic Multi-Level Loop Mapping of Loop Programs for Massively
   Parallel Processor Arrays
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Processor arrays; symbolic parallelization; mapping; loop programs
AB Today's MPSoCs (multiprocessor systems-on-chip) have brought up massively parallel processor array accelerators that may achieve a high computational efficiency by exploiting multiple levels of parallelism and different memory hierarchies. Such parallel processor arrays are perfect targets, particularly for the acceleration of nested loop programs due to their regular and massively parallel nature. However, existing loop parallelization techniques are often unable to exploit multiple levels of parallelism and are either I/O or memory bounded. Furthermore, if the number of available processing elements becomes only known at runtime-as in adaptive systems-static approaches fail. In this article, we solve some of these problems by proposing a hybrid compile/runtime multi-level symbolic parallelization technique that is able to: (a) exploit multiple levels of parallelism as well as (b) different memory hierarchies, and (c) to match the I/O or memory capabilities of the target architecture for scenarios where the number of available processing elements is only known at runtime. Our proposed technique consists of two compile-time transformations: (a) symbolic hierarchical tiling followed by (b) symbolic multi-level scheduling. The tiling levels scheduled in parallel exploit different levels of parallelism, whereas the sequential one, different memory hierarchies. Furthermore, by tuning the size of the tiles on the individual levels, a tradeoff between the necessary I/O-bandwidth and memory is possible, which facilitates obeying resource constraints. The resulting schedules are symbolic with respect to the problem size and tile sizes. Thus, the number of processing elements to map onto does not need to be known at compile time. At runtime, when the number of available processors becomes known, a simple prologue chooses a feasible schedule with respect to I/O and memory constraints that is latency-optimal for the chosen tile size. In summary, our approach determines the set of feasible, latency-optimal symbolic loop schedule candidates at compile time, from which one is dynamically selected at runtime. This approach exploits multiple levels of parallelism, is independent of the problem size of the loop nest, and thereby avoids any expensive re-compilation at runtime. This is particularly important for low cost and memory-scarce embedded MPSoC platforms that may not afford to host a just-in-time compiler.
C1 [Tanase, Alexandru; Witterauf, Michael; Teich, Juergen; Hannig, Frank] Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci, Hardware Software Codesign, Cauerstr 11, D-91058 Erlangen, Germany.
C3 University of Erlangen Nuremberg
RP Tanase, A (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci, Hardware Software Codesign, Cauerstr 11, D-91058 Erlangen, Germany.
EM alexandru-petru.tanase@fau.de; michael.witterauf@fau.de;
   juergen.teich@fau.de; frank.hannig@fau.de
RI Hannig, Frank/G-5213-2014
OI Hannig, Frank/0000-0003-3663-6484
FU German Research Foundation (DFG) [SFB/TR 89]
FX This work was supported by the German Research Foundation (DFG) as part
   of the Transregional Collaborative Research Center "Invasive Computing"
   (SFB/TR 89).
CR DARTE A, 1995, J PARALLEL DISTR COM, V29, P43, DOI 10.1006/jpdc.1995.1105
   Darte A., 2000, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000, P815, DOI 10.1109/IPDPS.2000.846069
   Darte A., 1992, Proceedings of the International Conference on Application Specific Array Processors (Cat. No.92TH0453-1), P37, DOI 10.1109/ASAP.1992.218583
   de Dinechin Benoit Dupont, 2013, 2013 IEEE 6th International Workshop on Multi-/Many-core Computing Systems (MuCoCoS), DOI 10.1109/MuCoCoS.2013.6633597
   Duller A, 2003, CONCUR SYST ENGN SER, V61, P125
   Dutta H, 2006, PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, P153
   Eckhardt U, 1999, IEEE T COMPUT AID D, V18, P14, DOI 10.1109/43.739055
   Hannig F, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584660
   Hartono A., 2010, An Investigation into Strategic Human Resource Management in Indonesia: A Grounded Research Approach, P1
   Hartono A, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P147, DOI 10.1145/1542275.1542301
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   Kalla R, 2010, IEEE MICRO, V30, P7, DOI 10.1109/MM.2010.38
   Kim D, 2010, LECT NOTES COMPUT SC, V5898, P293, DOI 10.1007/978-3-642-13374-9_20
   Kim DaeGon., 2007, SC '07: Proceedings of the 2007 ACM/IEEE conference on Supercomputing, P1, DOI [10.1145/1362622.1362691, DOI 10.1145/1362622.1362691]
   Kissler D, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P105, DOI 10.1109/FPT.2006.270293
   Kissler D, 2011, IEEE EMBED SYST LETT, V3, P58, DOI 10.1109/LES.2011.2124438
   Renganarayanan L, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P405, DOI 10.1145/1250734.1250780
   Renganarayanan Lakshminarayanan, 2010, ACM T PROGR LANG SYS, V34
   Tanase Alexandru, 2014, 2014 Twelfth ACM/IEEE Conference on Formal Methods and Models for Codesign (MEMOCODE), P219, DOI 10.1109/MEMCOD.2014.6961865
   Tao Yang, 1995, Proceedings. Seventh IEEE Symposium on Parallel and Distributed Processing (Cat. No.95TB8131), P360, DOI 10.1109/SPDP.1995.530706
   Tavarageri Sanket, 2010, P 15 WORKSH COMP PAR
   Teich J, 1996, INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, P131, DOI 10.1109/ASAP.1996.542808
   Teich J., 2008, IT INFORM TECHNOLOGY, V50
   Teich J, 2014, J SIGNAL PROCESS SYS, V77, P31, DOI 10.1007/s11265-014-0905-0
   Teich J, 2013, IEEE INT CONF ASAP, P1
   Teich J, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P241, DOI 10.1007/978-1-4419-6460-1_11
   Teich Jurgen, 1993, COMPILER APPL SPECIF
   THIELE L, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P2239, DOI 10.1109/ISCAS.1989.100823
   Thiele L., 1991, Algorithms and Parallel VLSI Architectures. Lectures and Tutorials Presented at the International Workshop, P329
   Tilera Corporation, 2013, HOM
   Wolf W, 2009, IEEE SIGNAL PROC MAG, V26, P50, DOI [10.1109/MSP.2009.934138, 10.1109/MSP.2009.934117]
   YUKI T, 2013, TECHNICAL REPORT
NR 32
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 31
DI 10.1145/3092952
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500003
DA 2024-07-18
ER

PT J
AU Wägemann, P
   Distler, T
   Janker, H
   Raffeck, P
   Sieh, V
   Schröder-Preikschat, W
AF Waegemann, Peter
   Distler, Tobias
   Janker, Heiko
   Raffeck, Phillip
   Sieh, Volkmar
   Schroeder-Preikschat, Wolfgang
TI Operating Energy-Neutral Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy harvesting; energy budget monitoring
AB Energy-neutral real-time systems harvest the entire energy they use from their environment. In such systems, energy must be treated as an equally important resource as time, which creates the need to solve a number of problems that so far have not been addressed by traditional real-time systems. In particular, this includes the scheduling of tasks with both time and energy constraints, the monitoring of energy budgets, as well as the survival of blackout periods during which not enough energy is available to keep the system fully operational.
   In this article, we address these issues presenting EnOS, an operating-system kernel for energy-neutral real-time systems. EnOS considers mixed time criticality levels for different energy criticality modes, which enables a decoupling of time and energy constraints when one is considered less critical than the other. When switching the energy criticality mode, the system also changes the set of executed tasks and is therefore able to dynamically adapt its energy consumption depending on external conditions. By keeping track of the energy budget available, EnOS ensures that in case of a blackout the system state is safely stored to persistent memory, allowing operations to resume at a later point when enough energy is harvested again.
C1 [Waegemann, Peter; Distler, Tobias; Janker, Heiko; Raffeck, Phillip; Sieh, Volkmar; Schroeder-Preikschat, Wolfgang] Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci 4, Martensstr 1, D-91058 Erlangen, Germany.
C3 University of Erlangen Nuremberg
RP Wägemann, P (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci 4, Martensstr 1, D-91058 Erlangen, Germany.
EM waegemann@cs.fau.de; distler@cs.fau.de; janker@cs.fau.de;
   raffeck@cs.fau.de; sieh@cs.fau.de; wosch@cs.fau.de
FU German Research Foundation (DFG); Transregional Collaborative Research
   Centre "Invasive Computing" [SFB/TR 89]; Bavarian Ministry of State for
   Economics [0704/883 25];  [SCHR 603/13-1];  [FOR 1508];  [SCHR 603/14-2]
FX This work is supported by the German Research Foundation (DFG), in part
   by Research Grant no. SCHR 603/13-1, Research Unit FOR 1508 under grant
   no. SCHR 603/14-2, the Transregional Collaborative Research Centre
   "Invasive Computing" (SFB/TR 89, Project C1), and the Bavarian Ministry
   of State for Economics under grant no. 0704/883 25 (EU EFRE funds).
CR [Anonymous], **DROPPED REF**
   [Anonymous], 2011, Solid- State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE In- ternational
   [Anonymous], 2013, FRAM MB85RC256V
   Bambagini Mario, 2014, Proceedings of the 2014 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014), P1, DOI 10.1109/SIES.2014.6871179
   Baruah S, 2012, IEEE T COMPUT, V61, P1140, DOI 10.1109/TC.2011.142
   Bate L, 2015, EUROMICRO, P259, DOI 10.1109/ECRTS.2015.30
   Bini E, 2005, EUROMICRO, P3, DOI 10.1109/ECRTS.2005.29
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Buchli Bernhard, 2013, Wireless Sensor Networks. 10th European Conference, EWSN 2013. Proceedings, P179, DOI 10.1007/978-3-642-36672-7_12
   Buchli B., 2014, P 12 ACM C EMB NETW, P31, DOI [DOI 10.1145/2668332.2668333, 10.1145/2668332.2668333]
   Buchli B, 2015, 2015 INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING IN SENSOR SYSTEMS (DCOSS), P147, DOI 10.1109/DCOSS.2015.9
   Burns A., 2015, Mixed criticality systems: A review
   Burns Alan., 2014, PROC 2 WORKSHOP MIXE, P3
   Constine J., 2014, FACEBOOK WILL DELIVE
   Eaton, 2016, HV SUP CYL CELLS
   Gu CC, 2013, IEEE INT CONF EMBED, P247, DOI 10.1109/RTCSA.2013.6732225
   Honig T., 2014, Proceedings of the 2014 Conference on Timely Results in Operating Systems (TRIOS'14), P1
   Intersil, 2016, ISL85412 SYNCHR BUCK
   Islam S, 2013, INT J SCI ENG RES, V4
   Jayaseelan R, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P81
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Lehoczky J. P., 1987, Proceedings of the Real-Time Systems Symposium (Cat. No.87CH2475-2), P261
   Pallister J., 2015, COMPUT RES REPOS
   Puschner PP, 1997, REAL-TIME SYST, V13, P67, DOI 10.1023/A:1007905003094
   Real J, 2004, REAL-TIME SYST, V26, P161, DOI 10.1023/B:TIME.0000016129.97430.c6
   Renner C., 2012, P 9 INT C NETW SENS
   Ryokai K, 2014, 32ND ANNUAL ACM CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS (CHI 2014), P1039, DOI 10.1145/2556288.2557225
   Sand M, 2009, I C DEPEND SYS NETWO, P211, DOI 10.1109/DSN.2009.5270335
   Sieh V., 2017, P 20 INT S REAL TIM, P1
   Ulbrich P., 2011, Proceedings of the 26th ACM Symposium on Applied Computing (SAC'11). (TaiChung, P380
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Völp M, 2014, IEEE REAL TIME, P275, DOI 10.1109/RTAS.2014.6926009
   Wägemann P, 2015, EUROMICRO, P105, DOI 10.1109/ECRTS.2015.17
   Wagemann P., 2016, Proceedings of the 22nd Real-Time and Embedded Technology and Applications Symposium (RTAS'16), P25, DOI DOI 10.1109/RTAS.2016.7461320
   Wenzel I, 2008, COMM COM INF SC, V17, P430
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Zeng H, 2002, ACM SIGPLAN NOTICES, V37, P123, DOI 10.1145/605432.605411
   Zhu T, 2009, MOBISYS'09: PROCEEDINGS OF THE 7TH ACM INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P319
   Zhu YF, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P84, DOI 10.1109/RTTAS.2004.1317252
NR 39
TC 2
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 11
DI 10.1145/3078631
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100011
DA 2024-07-18
ER

PT J
AU Blindell, GH
   Carlsson, M
   Lozano, RC
   Schulte, C
AF Blindell, Gabriel Hjort
   Carlsson, Mats
   Lozano, Roberto Castaneda
   Schulte, Christian
TI Complete and Practical Universal Instruction Selection
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE instruction selection; code generation; constraint programming;
   combinatorial optimization
ID PROGRAM; FORM
AB In code generation, instruction selection chooses processor instructions to implement a program under compilation where code quality crucially depends on the choice of instructions. Using methods from combinatorial optimization, this paper proposes an expressive model that integrates global instruction selection with global code motion. The model introduces (1) handling of memory computations and function calls, (2) a method for inserting additional jump instructions where necessary, (3) a dependency-based technique to ensure correct combinations of instructions, (4) value reuse to improve code quality, and (5) an objective function that reduces compilation time and increases scalability by exploiting bounding techniques. The approach is demonstrated to be complete and practical, competitive with LLVM, and potentially optimal (w.r.t. the model) for medium-sized functions. The results show that combinatorial optimization for instruction selection is well-suited to exploit the potential of modern processors in embedded systems.
C1 [Blindell, Gabriel Hjort; Lozano, Roberto Castaneda; Schulte, Christian] KTH Royal Inst Technol, Stockholm, Sweden.
   [Blindell, Gabriel Hjort; Carlsson, Mats; Lozano, Roberto Castaneda; Schulte, Christian] RISE SICS, Box 1263, SE-16429 Kista, Sweden.
   [Blindell, Gabriel Hjort; Schulte, Christian] KTH ICT SCS, Electrum 229, SE-16440 Kista, Sweden.
   [Carlsson, Mats] RISE SICS, Dept Informat Technol, Box 338, SE-75105 Uppsala, Sweden.
C3 Royal Institute of Technology; RISE Research Institutes of Sweden; RISE
   Research Institutes of Sweden
RP Blindell, GH (corresponding author), KTH Royal Inst Technol, Stockholm, Sweden.; Blindell, GH (corresponding author), RISE SICS, Box 1263, SE-16429 Kista, Sweden.; Blindell, GH (corresponding author), KTH ICT SCS, Electrum 229, SE-16440 Kista, Sweden.
RI Lozano, Roberto Castañeda/G-1974-2011
FU Swedish Research Council [VR 621-2011-6229]; LM Ericsson AB
FX This work is supported by the Swedish Research Council (VR
   621-2011-6229) and LM Ericsson AB. The article was presented in the
   International Conference on Compilers, Architecture, and Synthesis for
   Embedded Systems (CASES) 2017 and appears as part of the ESWEEK-TECS
   special issue.
CR AHO AV, 1989, ACM T PROGR LANG SYS, V11, P491, DOI 10.1145/69558.75700
   Allen J.R., 1983, Proc. of the Symposium on Principles of Programming Languages. POPL, P177
   [Anonymous], 80N20408 QUALC TECHN
   Arslan M. Ali, 2013, DSD 13
   Bansal S, 2006, ACM SIGPLAN NOTICES, V41, P394, DOI 10.1145/1168918.1168906
   Barany G, 2013, LECT NOTES COMPUT SC, V7791, P21, DOI 10.1007/978-3-642-37051-9_2
   Bashford S., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P817, DOI 10.1109/DAC.1999.782145
   Bednarski A., 2006, OPTIMAL INTEGRATED V
   Blindell G.H., 2016, INSTRUCTION SELECTIO
   Blindell GH, 2015, LECT NOTES COMPUT SC, V9255, P609, DOI 10.1007/978-3-319-23219-5_42
   Boender J., 2014, TACAS 14, P605
   Buchwald S, 2015, LECT NOTES COMPUT SC, V9031, P171, DOI 10.1007/978-3-662-46663-6_9
   Buchwald S, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P31, DOI 10.1145/1878921.1878926
   Chu G. G., 2011, THESIS
   CLICK C, 1995, SIGPLAN NOTICES, V30, P246, DOI 10.1145/223428.207154
   Cordella LP, 2004, IEEE T PATTERN ANAL, V26, P1367, DOI 10.1109/TPAMI.2004.75
   CYTRON R, 1991, ACM T PROGR LANG SYS, V13, P451, DOI 10.1145/115372.115320
   Ebner D, 2008, LCTES'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P31
   ECKSTEIN E, 2003, SCOPES03, V2826, P49
   Ertl M. A., 1999, Conference Record of POPL '99. 26th ACM SIGPLAN-SIGACT. Symposium on Principles of Programming Languages, P242, DOI 10.1145/292540.292562
   ERTL MA, 2006, PLDI06, V41, P52
   FISHER JA, 1981, IEEE T COMPUT, V30, P478, DOI 10.1109/TC.1981.1675827
   Floch A., 2010, Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2010), P167, DOI 10.1109/ASAP.2010.5540997
   FRASER CW, 1992, SIGPLAN NOTICES, V27, P68
   Gebotys CH, 1997, TENTH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, P41, DOI 10.1109/ISSS.1997.621674
   GERLEK MP, 1995, ACM T PROGR LANG SYS, V17, P85, DOI 10.1145/200994.201003
   GRANLUND T, 1992, SIGPLAN NOTICES, V27, P341, DOI 10.1145/143103.143146
   Johnson D. B., 1975, SIAM Journal on Computing, V4, P77, DOI 10.1137/0204007
   JOHNSON N, 2003, CC03, V2622, P1
   Jordan A., 2013, ODES 13, P3
   Koes DR, 2008, INT SYM CODE GENER, P45
   LAND AH, 1960, ECONOMETRICA, V28, P497, DOI 10.2307/1910129
   Larsen S, 2000, ACM SIGPLAN NOTICES, V35, P145, DOI 10.1145/358438.349320
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   LAURIERE JL, 1978, ARTIF INTELL, V10, P29, DOI 10.1016/0004-3702(78)90029-2
   Law YC, 2006, CONSTRAINTS, V11, P221, DOI 10.1007/s10601-006-7095-8
   Lecoutre C., 2006, P CP, P284
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Leupers R., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P4, DOI 10.1109/DATE.2000.840007
   LIU J, 2012, P ASM INT DES ENG, P347
   Lopes NP, 2015, ACM SIGPLAN NOTICES, V50, P22, DOI [10.1145/2813885.2737965, 10.1145/2737924.2737965]
   Lozano R. C., CP 12, P750
   Lozano RC, 2014, ACM SIGPLAN NOTICES, V49, P23, DOI 10.1145/2597809.2597815
   Martin K, 2009, IEEE INT CONF ASAP, P145, DOI 10.1109/ASAP.2009.19
   Nethercote N, 2007, LECT NOTES COMPUT SC, V4741, P529
   Pelegri-Llopart E., 1988, Conference Record of the Fifteenth Annual ACM Symposium on Principles of Programming Languages, P294, DOI 10.1145/73560.73586
   Phansalkar A, 2005, INT SYM PERFORM ANAL, P10, DOI 10.1109/ISPASS.2005.1430555
   Rossi F, 2006, FOUND ARTIF INTELL, P1
   Tanaka H., 2013, SCOPES 03, P66
   WARTER NJ, 1993, SIGPLAN NOTICES, V28, P290, DOI 10.1145/173262.155118
   Wilson T., 1994, Proceedings of the Seventh International Symposium on High-Level Synthesis (Cat. No.94TH0641-1), P70, DOI 10.1109/ISHLS.1994.302339
   Zivojnovic V., 1994, Proceedings of the 5th International Conference on Signal Processing Applications and Technology, P715
   [No title captured]
NR 53
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 119
DI 10.1145/3126528
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800002
OA Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Huang, C
   Chen, X
   Lin, W
   Yang, ZF
   Li, XD
AF Huang, Chao
   Chen, Xin
   Lin, Wang
   Yang, Zhengfeng
   Li, Xuandong
TI Probabilistic Safety Verification of Stochastic Hybrid Systems Using
   Barrier Certificates
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Stochastic hybrid systems; safety verification; barrier certificate
ID MODEL CHECKING
AB The problem of probabilistic safety verification of stochastic hybrid systems is to check whether the probability that a given system will reach an unsafe region from certain initial states can be bounded by some given probability threshold. The paper considers stochastic hybrid systems where the behavior is governed by polynomial equalities and inequalities, as for usual hybrid systems, but the initial states follow some stochastic distributions. It proposes a new barrier certificate based method for probabilistic safety verification which guarantees the absolute safety in a infinite time horizon that is beyond the reach of existing techniques using either statistical model checking or probabilistic reachable set computation. It also gives a novel computational approach, by building and solving a constrained optimization problem coming from verification conditions of barrier certificates, to compute the lower bound on safety probabilities which can be compared with the given threshold. Experimental evidence is provided demonstrating the applicability of our approach on several benchmarks.
C1 [Huang, Chao; Chen, Xin; Li, Xuandong] Nanjing Univ, State Key Lab Novel Software Technol, Nanjing 210023, Jiangsu, Peoples R China.
   [Lin, Wang] Acad Mil Med Sci, Key Lab Math Mechanizat, Beijing, Peoples R China.
   [Yang, Zhengfeng] East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200062, Peoples R China.
   [Lin, Wang] Chinese Acad Sci, Acad Math & Syst Sci, Key Lab Math Mechanizat, Beijing 100190, Peoples R China.
C3 Nanjing University; Academy of Military Medical Sciences - China; East
   China Normal University; Chinese Academy of Sciences; Academy of
   Mathematics & System Sciences, CAS
RP Yang, ZF (corresponding author), East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200062, Peoples R China.
EM huangchao@nju.edu.cn; chenxin@nju.edu.cn; linwang@wzu.edu.cn;
   zfyang@sei.ecnu.edu.cn; lxd@nju.edu.cn
RI Huang, Chao/AFN-4962-2022; LIN, WANG/JWA-3182-2024
FU National Natural Science Foundation of China [61632015, 61561146394,
   61602348, 11471209]; Shanghai Natural Science Foundation [17ZR1408300];
   China Scholarship Council [201606190185]
FX This material is supported in part by the National Natural Science
   Foundation of China under Grants 61632015, 61561146394, 61602348 and
   11471209, Shanghai Natural Science Foundation under Grant 17ZR1408300,
   and the China Scholarship Council under Grant 201606190185. We would
   like to thank anonymous reviewers for their very valuable comments.
CR Abate A, 2010, EUR J CONTROL, V16, P624, DOI 10.3166/EJC.16.624-641
   Althoff Matthias, 2008, 2008 IEEE Intelligent Vehicles Symposium (IV), P1086, DOI 10.1109/IVS.2008.4621131
   ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   [Anonymous], 2013, NOLCOS, DOI [DOI 10.3182/20130904-3-FR-2041.00198, 10.3182/20130904-3-FR-2041.00198]
   Ben Sassi Mohamed Amin, 2012, Automated Technology for Verification and Analysis. Proceedings of the 10th International Symposium, ATVA 2012, P137, DOI 10.1007/978-3-642-33386-6_12
   Bensimhoun M., 2009, Tech. Rep.
   Bouissou O, 2014, IEEE DECIS CONTR P, P753, DOI 10.1109/CDC.2014.7039472
   Bujorianu ML, 2004, LECT NOTES COMPUT SC, V2993, P234
   Bujorianu ML, 2003, LECT NOTES COMPUT SC, V2623, P126
   Dai LY, 2017, J SYMB COMPUT, V80, P62, DOI 10.1016/j.jsc.2016.07.010
   Dang T., 2012, RELIAB COMPUT, V17, P128
   Dang Thao, 2011, DISCRETIZING AFFINE, P473
   Ellen C, 2015, INT J SOFTW TOOLS TE, V17, P485, DOI 10.1007/s10009-014-0329-y
   Fränzle M, 2011, HSCC 11: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P43
   Glover W, 2004, LECT NOTES COMPUT SC, V2993, P372
   Hahn EM, 2013, FORM METHOD SYST DES, V43, P191, DOI 10.1007/s10703-012-0167-z
   Hespanha J.P., 2004, LECT NOTES COMPUTER, V2993, P47
   Hespanha JP, 2014, ANNU REV CONTROL, V38, P155, DOI 10.1016/j.arcontrol.2014.09.001
   Hu JH, 2000, LECT NOTES COMPUT SC, V1790, P160
   Hui Kong, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P242, DOI 10.1007/978-3-642-39799-8_17
   Julius AA, 2006, LECT NOTES COMPUT SC, V3927, P318
   Kapinski J., 2014, P 17 INT C HYBRID SY, P133
   Kocvara M., 2005, PENBMI USERS GUIDE V
   Kwiatkowska M, 2004, LECT NOTES COMPUT SC, V3253, P293
   Larsen KG, 2016, LECT NOTES COMPUT SC, V9952, P3, DOI 10.1007/978-3-319-47166-2_1
   Legay A, 2015, INT J SOFTW TOOLS TE, V17, P369, DOI 10.1007/s10009-015-0384-z
   Platzer A, 2011, LECT NOTES ARTIF INT, V6803, P446, DOI 10.1007/978-3-642-22438-6_34
   Prajna S, 2004, IEEE DECIS CONTR P, P929, DOI 10.1109/CDC.2004.1428804
   Prajna S, 2004, LECT NOTES COMPUT SC, V2993, P477
   Prajna S, 2007, IEEE T AUTOMAT CONTR, V52, P1415, DOI 10.1109/TAC.2007.902736
   Ratschan S, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1210268.1210276
   SHMAROV F, 2016, HAIF VER C, V28, P152
   Shmarov F., 2015, P 18 INT C HYBRID SY, P134, DOI DOI 10.1145/2728606.2728625
   Sogokon A, 2016, LECT NOTES COMPUT SC, V9583, P268, DOI 10.1007/978-3-662-49122-5_13
   Sproston J, 2000, LECT NOTES COMPUT SC, V1926, P31
   Wang QS, 2015, LECT N BIOINFORMAT, V9308, P15, DOI 10.1007/978-3-319-23401-4_3
   Zeng XX, 2016, ADV HIGH ENERGY PHYS, V2016, DOI 10.1155/2016/6153435
   Zhang LJ, 2010, LECT NOTES COMPUT SC, V6174, P196, DOI 10.1007/978-3-642-14295-6_21
NR 38
TC 37
Z9 37
U1 1
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 186
DI 10.1145/3126508
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800069
DA 2024-07-18
ER

PT J
AU Sun, YC
   Di Natale, M
AF Sun, Youcheng
   Di Natale, Marco
TI Weakly Hard Schedulability Analysis for Fixed Priority Scheduling of
   Periodic Real-Time Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Weakly hard real-time systems; schedulability analysis; periodic
   real-time tasks; resource sharing; activation jitter
ID CONTROL-SYSTEMS
AB The hard deadline model is very popular in real-time research, but is representative or applicable to a small number of systems. Many applications, including control systems, are capable of tolerating occasional deadline misses, but are seriously compromised by a repeating pattern of late terminations. The weakly hard real-time model tries to capture these requirements by analyzing the conditions that guarantee that a maximum number of deadlines can be possibly missed in any set of consecutive activations. We provide a new weakly hard schedulability analysis method that applies to constrained-deadline periodic real-time systems scheduled with fixed priority and without knowledge of the task activation offsets. The analysis is based on a Mixed Integer Linear Programming (MILP) problem formulation; it is very general and can be adapted to include the consideration of resource sharing and activation jitter. A set of experiments conducted on an automotive engine control application and randomly generated tasksets show the applicability and accuracy of the proposed technique.
C1 [Sun, Youcheng] Univ Oxford, Wolfson Bldg,Parks Rd, Oxford OX1 3QD, England.
   [Di Natale, Marco] Scuola Super Sant Anna, Via Moruzzi 1, I-56124 Pisa, Italy.
C3 University of Oxford; Scuola Superiore Sant'Anna
RP Sun, YC (corresponding author), Univ Oxford, Wolfson Bldg,Parks Rd, Oxford OX1 3QD, England.
EM youcheng.sun@cs.ox.ac.uk; marco@sssup.it
RI Sun, Youcheng/JMC-4942-2023
OI Sun, Youcheng/0000-0002-1893-6259
FU European Union's Horizon research and innovation programme [644080];
   H2020 - Industrial Leadership [644080] Funding Source: H2020 -
   Industrial Leadership
FX The project leading to this application has received funding from the
   European Union's Horizon 2020 research and innovation programme under
   grant agreement No 644080.
CR Al-bayati Z, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P172, DOI 10.1109/RTAS.2015.7108440
   Aminifar A, 2013, DES AUT TEST EUROPE, P1093
   Aminifar A, 2012, REAL TIM SYST SYMP P, P283, DOI 10.1109/RTSS.2012.79
   [Anonymous], 2011, HARD REAL TIME COMPU
   Årzén KE, 2000, IEEE DECIS CONTR P, P4865, DOI 10.1109/CDC.2001.914701
   Baruah S, 2006, REAL TIM SYST SYMP P, P159, DOI 10.1109/RTSS.2006.47
   Bernat G, 2001, IEEE T COMPUT, V50, P308, DOI 10.1109/12.919277
   Bini E, 2008, REAL-TIME SYST, V39, P5, DOI 10.1007/s11241-006-9010-1
   Biondi Alessandro, 2016, TECHNICAL REPORT
   Bril ReinderJ., 2013, P 21 INT C REAL TIME, P193
   Bund T, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P319, DOI 10.1145/2834848.2834860
   Bund Tobias, 2014, P 4 ACM SIGBED INT W, P11
   DAVIS RI, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P222, DOI 10.1109/REAL.1993.393496
   Díaz JL, 2002, REAL TIM SYST SYMP P, P289, DOI 10.1109/REAL.2002.1181583
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Frehse G, 2014, REAL TIM SYST SYMP P, P53, DOI 10.1109/RTSS.2014.28
   Goswami D., 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P225, DOI 10.1109/ASPDAC.2011.5722188
   Hamdaoui M. M, 1995, IEEE T COMPUTERS
   Hammadeh ZAH, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656059
   Kim JE, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P221, DOI 10.1109/RTAS.2015.7108445
   Kumar P, 2012, REAL TIM SYST SYMP P, P149, DOI 10.1109/RTSS.2012.67
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Quinton S, 2012, DES AUT TEST EUROPE, P515
   Ramanathan P, 1999, IEEE T PARALL DISTR, V10, P549, DOI 10.1109/71.774906
   Redell O, 2002, EUROMICRO, P165, DOI 10.1109/EMRTS.2002.1019196
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Soudbakhsh D, 2013, ACM IEEE INT CONF CY, P129, DOI 10.1109/ICCPS.2013.6604007
   Soudbakhsh Damoon, 2016, IEEE T CONTROL NETWO
   Wieder A, 2013, INT SYM IND EMBED, P49, DOI 10.1109/SIES.2013.6601470
   Xu WB, 2015, EUROMICRO, P247, DOI 10.1109/ECRTS.2015.29
   XU Y, 2014, IFAC PAPERSONLINE, V47, P6098
   Xu Y, 2015, IEEE INT CONF EMBED, P247, DOI 10.1109/RTCSA.2015.23
NR 35
TC 29
Z9 31
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 171
DI 10.1145/3126497
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800054
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Vogel, P
   Kurth, A
   Weinbuch, J
   Marongiu, A
   Benini, L
AF Vogel, Pirmin
   Kurth, Andreas
   Weinbuch, Johannes
   Marongiu, Andrea
   Benini, Luca
TI Efficient Virtual Memory Sharing via On-Accelerator Page Table Walking
   in Heterogeneous Embedded SoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Shared virtual memory; TLB management; Linux; heterogeneous SoCs;
   embedded systems
AB Shared virtual memory is key in heterogeneous systems on chip (SoCs) that combine a general-purpose host processor with a many-core accelerator, both for programmability and performance. In contrast to the full-blown, hardware-only solutions predominant in modern high-end systems, lightweight hardware-software co-designs are better suited in the context of more power-and area-constrained embedded systems and provide additional benefits in terms of flexibility and predictability. As a downside, the latter solutions require the host to handle in software synchronization in case of page misses as well as miss handling. This may incur considerable run-time overheads.
   In this work, we present a novel hardware-software virtual memory management approach for many-core accelerators in heterogeneous embedded SoCs. It exploits an accelerator-side helper thread concept that enables the accelerator to manage its virtual memory hardware autonomously while operating cache-coherently on the page tables of the user-space processes of the host. This greatly reduces overhead with respect to host-side solutions while retaining flexibility. We have validated the design with a set of parameterizable benchmarks and real-world applications covering various application domains. For purely memory-bound kernels, the accelerator performance improves by a factor of 3.8 compared with host-based management and lies within 50% of a lower-bound ideal memory management unit.
C1 [Vogel, Pirmin; Kurth, Andreas; Weinbuch, Johannes; Marongiu, Andrea; Benini, Luca] Swiss Fed Inst Technol, Integrated Syst Lab, Gloriastr 35, CH-8092 Zurich, Switzerland.
   [Marongiu, Andrea; Benini, Luca] Univ Bologna, Elect Elect & Informat Engn Dept, Viale Risorgimento 2, I-40126 Bologna, Italy.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; University of
   Bologna
RP Vogel, P (corresponding author), Swiss Fed Inst Technol, Integrated Syst Lab, Gloriastr 35, CH-8092 Zurich, Switzerland.
EM vogel@iis.ee.ethz.ch; kurth@iis.ee.ethz.ch; jweinbuch@student.ethz.ch;
   marongiu@iis.ee.ethz.ch; benini@iis.ee.ethz.ch
RI Kurth, Andreas/ABC-2645-2020; Marongiu, Andrea/HLV-8590-2023; Vogel,
   Pirmin/AAH-7909-2019
OI Kurth, Andreas/0000-0001-5613-9544; Vogel, Pirmin/0000-0002-9657-736X;
   BENINI, LUCA/0000-0001-8068-3806
FU H2020 project HERCULES [688860]
FX This work was funded by the H2020 project HERCULES (No. 688860).
CR AMD Inc, 2014, AMD COMP COR
   [Anonymous], 2017, Zynq UltraScale+ MPSoC [Online]. Available
   [Anonymous], ZYNQ 7000 ALL PROGR
   [Anonymous], 2016, ARM CORELINK MMU 500
   [Anonymous], 2014, PAR REF MAN TECHN RE
   ARM Ltd, 2012, CORT A9 FLOAT POINT
   ARM Ltd, 2021, Amba axi and ace protocol specification
   Brin S, 1998, COMPUT NETWORKS ISDN, V30, P107, DOI 10.1016/S0169-7552(98)00110-X
   Choi Young-kyu, 2016, DAC 53
   Cong J, 2017, INT S HIGH PERF COMP, P37, DOI 10.1109/HPCA.2017.19
   Corbet J., 2015, FIXING CONTIGUOUS ME
   Gall J, 2009, PROC CVPR IEEE, P1022, DOI 10.1109/CVPRW.2009.5206740
   Hsieh K, 2016, PR IEEE COMP DESIGN, P25, DOI 10.1109/ICCD.2016.7753257
   Intel Corp, 2016, ARR 10 DEV OV
   Intel Corporation, 2015, COMP ARCH INT PROC G
   Kalray S.A., 2014, MPPA MANYCORE
   Kornaros G., 2014, 2014 INT S SYSTEM ON, P1, DOI [10.1109/ISSOC.2014.6972448, DOI 10.1109/ISSOC.2014.6972448]
   Kurth A, 2016, 14TH ACM/IEEE SYMPOSIUM ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA (ESTIMEDIA 2016), P9, DOI 10.1145/2993452.2993565
   Lavasani M, 2014, IEEE COMPUT ARCHIT L, V13, P57, DOI 10.1109/L-CA.2013.17
   Li Y, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400687
   Mantovani P., 2016, CASES 16
   Melpignano D, 2012, DES AUT CON, P1137
   Nazarewicz M., 2012, DEEP DIVE CMA LWN AR
   Park S., 2016, SIGBED REV, V13, P29
   Peleg O., 2015, 2015 USENIX Annual Technical Conference (USENIX ATC 15), P549
   Pichai Bharath., 2014, P 19 INT C ARCHITECT, P743
   Power J, 2014, INT S HIGH PERF COMP, P568, DOI 10.1109/HPCA.2014.6835965
   Rossi D, 2014, 2014 IEEE 28 CONV EL, P1
   Stuecheli J, 2015, IBM J RES DEV, V59, DOI 10.1147/JRD.2014.2380198
   Viola P, 2004, INT J COMPUT VISION, V57, P137, DOI 10.1023/B:VISI.0000013087.49260.fb
   Vogel P, 2017, IEEE T PARALL DISTR, V28, P1947, DOI 10.1109/TPDS.2016.2645219
   Xilinx Inc, 2017, SDSOC ENV US GUID
   Yong Guo, 2014, 2014 IEEE International Parallel & Distributed Processing Symposium (IPDPS), P395, DOI 10.1109/IPDPS.2014.49
NR 33
TC 7
Z9 9
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 154
DI 10.1145/3126560
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800037
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Sandoval, N
   Mackin, C
   Whitsitt, S
   Gopinath, VS
   Mahadevan, S
   Milakovich, A
   Merry, K
   Sprinkle, J
   Lysecky, R
AF Sandoval, Nathan
   Mackin, Casey
   Whitsitt, Sean
   Gopinath, Vijay Shankar
   Mahadevan, Sachidanand
   Milakovich, Andrew
   Merry, Kyle
   Sprinkle, Jonathan
   Lysecky, Roman
TI Task Transition Scheduling for Data-Adaptable Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Reconfigurability; Performance; Data adaptability; model-based
   design; hardware/software codesign; runtime transition scheduling
ID DESIGN; MODEL
AB Data-adaptable embedded systems operate on a variety of data streams, which requires a large degree of configurability and adaptability to support runtime changes in data stream inputs. Data-adaptable reconfigurable embedded systems, when decomposed into a series of tasks, enable a flexible runtime implementation in which a system can transition the execution of certain tasks between hardware and software while simultaneously continuing to process data during the transition. Efficient runtime scheduling of task transitions is needed to optimize system throughput and latency of the reconfiguration and transition periods. In this article, we provide an overview of a runtime framework enabling the efficient transition of tasks between software and hardware in response to changes in system inputs. We further present and analyze several runtime transition scheduling algorithms and highlight the latency and throughput tradeoffs for two data-adaptable systems. To evaluate the task transition selection algorithms, a case study was performed on an adaptable JPEG2000 implementation as well as three other synchronous dataflow systems characterized by transition latency and communication load.
C1 [Sandoval, Nathan; Mackin, Casey; Whitsitt, Sean; Gopinath, Vijay Shankar; Mahadevan, Sachidanand; Milakovich, Andrew; Merry, Kyle; Sprinkle, Jonathan; Lysecky, Roman] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
C3 University of Arizona
RP Sandoval, N (corresponding author), Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
EM ncubed01@email.arizona.edu; cmackin@email.arizona.edu;
   whitsitt@email.arizona.edu; vsg@ece.aizona.edu; sachi@ece.arizona.edu;
   amilakov@ece.rizona.edu; kmerry@email.arizona.edu;
   sprinkle@ece.ariona.edu; rlysecky@ece.arizona.edu
OI Whitsitt, Sean/0000-0002-0273-7474; Sprinkle,
   Jonathan/0000-0003-4176-1212
FU National Science Foundation [CNS-0915010]
FX This research was supported by the National Science Foundation under
   Grant CNS-0915010.
CR Amarasinghe S, 2005, INT J PARALLEL PROG, V33, P261, DOI 10.1007/s10766-005-3590-6
   Anderson E, 2006, ANN IEEE SYM FIELD P, P89
   Clemente JA, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2560037
   Bakshi A, 2001, ACM SIGPLAN NOTICES, V36, P82, DOI 10.1145/384196.384210
   Banerjee P., 2004, EMB SIGN PROC C GSPX
   Bhattacharya B, 2001, IEEE T SIGNAL PROCES, V49, P2408, DOI 10.1109/78.950795
   Bruneel K, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/2003695.2003703
   Buyukkurt B, 2006, LECT NOTES COMPUT SC, V3985, P401
   Cervero T., 2013, SPIE MICROTECHNOLOGI, P1
   Diguet J.P., 2010, ACM T EMBED COMPUT S, V10, P1
   Faure E., 2006, C REC COMM CENTR SOC, P237
   Garcia P, 2006, EURASIP J EMBED SYST, DOI 10.1155/ES/2006/56320
   Geilen M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880052
   Gokhale M, 2000, ANN IEEE SYM FIELD P, P49, DOI 10.1109/FPGA.2000.903392
   Huang MQ, 2010, ACM T RECONFIG TECHN, V3, DOI 10.1145/1862648.1862650
   Impulse Accelerated Technologies, 2010, IMP CODEVELOPER
   *ISO IEC IS, 2000, 154441 ISOIEC
   Jacqaurd Computing, 2001, ROCCC 2 0
   Kiczales G., 1997, ASPECT ORIENTED PROG
   Kooti H, 2010, DES AUT TEST EUROPE, P232
   Marconi T, 2010, LECT NOTES COMPUT SC, V5992, P194, DOI 10.1007/978-3-642-12133-3_19
   Neema S, 2005, Proceedings of the IEEE SoutheastCon 2004, P302, DOI 10.1109/SECON.2005.1423263
   Neema S, 2003, LECT NOTES COMPUT SC, V2855, P290
   Papadimitriou K., 2011, ACMTrans. Reconfigurable Technol. Syst., V4, P1
   Pnevmatikatos D., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P234, DOI 10.1109/DSD.2012.59
   Rana V, 2007, IEEE INT SYMP CIRC S, P2734, DOI 10.1109/ISCAS.2007.378618
   Resano J, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391966
   Sandoval N., 2013, INT C FIELD PROGR TE, P342
   Sandoval N, 2013, 2013 20TH ANNUAL IEEE INTERNATIONAL CONFERENCE AND WORKSHOPS ON THE ENGINEERING OF COMPUTER BASED SYSTEMS (ECBS 2013), P59, DOI 10.1109/ECBS.2013.25
   Santambrogio MD, 2007, IEEE IC CAD, P303, DOI 10.1109/ICCAD.2007.4397281
   Sima V.-M., 2009, ISPA, P1
   Sironi F, 2012, DES AUT CON, P856
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Venkataramani G., 2001, PROC 2001 INT C COMP, P116
   Voros NS, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442120
   White S, 2012, INT WORKSH MULT MOD, P1
   Williams JA, 2005, ANN IEEE SYM FIELD P, P277
   Xie X, 2007, ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P41
   Xilinx Inc., 2010, FAST SIMPL LINK FSL
   Yuan MX, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1698759.1698763
   Zeller M., 2012, 2012 7th International Symposium on Software Engineering for Adaptive and Self-Managing Systems, P73, DOI 10.1109/SEAMS.2012.6224393
   Zhu J, 2010, DES AUT TEST EUROPE, P1035
NR 42
TC 1
Z9 1
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 105
DI 10.1145/3047498
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000015
DA 2024-07-18
ER

PT J
AU Kung, SY
   Chanyaswad, T
   Chang, JM
   Wu, PY
AF Kung, Sun-Yuan
   Chanyaswad, Thee
   Chang, J. Morris
   Wu, Peiyuan
TI Collaborative PCA/DCA Learning Methods for Compressive Privacy
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE DCA; PCA; compressive privacy; K-means; face-recognition; KDCA
AB In the Internet era, the data being collected on consumers like us are growing exponentially, and attacks on our privacy are becoming a real threat. To better ensure our privacy, it is safer to let the data owner control the data to be uploaded to the network as opposed to taking chance with data servers or third parties. To this end, we propose compressive privacy, a privacy-preserving technique to enable the data creator to compress data via collaborative learning so that the compressed data uploaded onto the Internet will be useful only for the intended utility and not be easily diverted to malicious applications.
   For data in a high-dimensional feature vector space, a common approach to data compression is dimension reduction or, equivalently, subspace projection. The most prominent tool is principal component analysis (PCA). For unsupervised learning, PCA can best recover the original data given a specific reduced dimensionality. However, for the supervised learning environment, it is more effective to adopt a supervised PCA, known as discriminant component analysis (DCA), to maximize the discriminant capability.
   The DCA subspace analysis embraces two different subspaces. The signal-subspace components of DCA are associated with the discriminant distance/power (related to the classification effectiveness), whereas the noise subspace components of DCA are tightly coupled with recoverability and/or privacy protection. This article presents three DCA-related data compression methods useful for privacy-preserving applications:
   Utility-driven DCA: Because the rank of the signal subspace is limited by the number of classes, DCA can effectively support classification using a relatively small dimensionality (i.e., high compression).
   Desensitized PCA: By incorporating a signal-subspace ridge into DCA, it leads to a variant especially effective for extracting privacy-preserving components. In this case, the eigenvalues of the noise-space are made to become insensitive to the privacy labels and are ordered according to their corresponding component powers.
   Desensitized K-means/SOM: Since the revelation of the K-means or SOM cluster structure could leak sensitive information, it is safer to perform K-means or SOM clustering on a desensitized PCA subspace.
C1 [Kung, Sun-Yuan; Chanyaswad, Thee] Princeton Univ, Dept Elect Engn, Engn Quadrangle, 41 Olden St, Princeton, NJ 08544 USA.
   [Chang, J. Morris] Univ S Florida, Dept Elect Engn, Tampa, FL 33647 USA.
   [Wu, Peiyuan] Taiwan Semicond Mfg Co Ltd, 8 LiHsin Rd 6,Hsinchu Sci Pk, Hsinchu 30078, Taiwan.
C3 Princeton University; State University System of Florida; University of
   South Florida; Taiwan Semiconductor Manufacturing Company
RP Kung, SY (corresponding author), Princeton Univ, Dept Elect Engn, Engn Quadrangle, 41 Olden St, Princeton, NJ 08544 USA.
OI Wu, Pei-Yuan/0000-0001-7860-3678
FU Brandeis Program of the Defense Advanced Research Project Agency
   (DARPA); Space and Naval Warfare System Center Pacific (SSC Pacific)
   [66001-15-C-4068]
FX This material is based on work that was supported in part by the
   Brandeis Program of the Defense Advanced Research Project Agency (DARPA)
   and Space and Naval Warfare System Center Pacific (SSC Pacific) under
   contract 66001-15-C-4068.
CR [Anonymous], 1973, PATTERN RECOGNITION
   Chandrapala TN, 2016, P IEEE RAS-EMBS INT, P1, DOI 10.1109/BIOROB.2016.7523449
   Chanyaswad Thee, 2017, P 2017 IEEE INT JOIN
   Fisher RA, 1936, ANN EUGENIC, V7, P179, DOI 10.1111/j.1469-1809.1936.tb02137.x
   HOERL AE, 1970, TECHNOMETRICS, V12, P55, DOI 10.1080/00401706.1970.10488634
   Kohonen T., 1984, SELF ORG ASS MEMORY
   Kung SY, 2017, IEEE SIGNAL PROC MAG, V34, P94, DOI 10.1109/MSP.2016.2616720
   Kung S.Y., 2014, Kernel methods and machine learning, P2
   Kung Sun- Yuan, 2015, MULTIMED TOOLS APPL, V76, P3999
   PARLETT BN, 1980, PRENTICE HALL SERIES
   Tikhonov A. N., 1943, Dokl. Akad. Nauk SSSR, V39, P195
   Vapnik V., 1999, NATURE STAT LEARNING
NR 12
TC 12
Z9 15
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 76
DI 10.1145/2996460
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300015
DA 2024-07-18
ER

PT J
AU Xu, Y
   Koren, I
   Krishna, CM
AF Xu, Ye
   Koren, Israel
   Krishna, C. Mani
TI AdaFT: A Framework for Adaptive Fault Tolerance for Cyber-Physical
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Fault tolerance; cyber-physical system; processor thermal reliability
ID PERFORMABILITY; EFFICIENT
AB Cyber-physical systems (CPS) frequently have to use massive redundancy to meet application requirements for high reliability. While such redundancy is required, it can be activated adaptively, based on the current state of the controlled plant. Most of the time, the plant is in a state that allows for a lower level of fault tolerance. Avoiding the continuous deployment of massive fault tolerance will greatly reduce the workload of the CPS, and lower the operating temperature of the cyber sub-system, thus increasing its reliability. In this article, we extend our prior research by demonstrating a software simulation framework Adaptive Fault Tolerance (AdaFT) that can automatically generate the sub-spaces within which our adaptive fault tolerance can be applied. We also show the theoretical benefits of AdaFT and its actual implementation in several real-world CPSs.
C1 [Xu, Ye; Koren, Israel; Krishna, C. Mani] Univ Massachusetts Amherst, Elect & Comp Engn Dept, Amherst, MA 01003 USA.
C3 University of Massachusetts System; University of Massachusetts Amherst
RP Xu, Y (corresponding author), Univ Massachusetts Amherst, Elect & Comp Engn Dept, Amherst, MA 01003 USA.
EM xy008areshsu@gmail.com; koren@ecs.umass.edu; krishna@engin.umass.edu
FU National Science Foundation [CNS-1329831]; Direct For Computer & Info
   Scie & Enginr; Division Of Computer and Network Systems [1329831]
   Funding Source: National Science Foundation
FX This work was partially supported by the National Science Foundation,
   under grant CNS-1329831.
CR [Anonymous], 2015, MECH SIM
   [Anonymous], 2013, MACHINE LEARNING PRO
   Bak S, 2014, REAL TIM SYST SYMP P, P138, DOI 10.1109/RTSS.2014.21
   Bergenheim C., 2012, P 19 ITS WORLD C
   Bogdan P, 2011, ACM IEEE INT CONF CY, P99, DOI 10.1109/ICCPS.2011.14
   Buitinck L, 2013, ECML PKDD WORKSH LAN, P108, DOI DOI 10.48550/ARXIV.1309.0238
   Burns A., 2015, P IEEE REAL TIM SYST
   Clausen J, 1999, Branch and bound algorithms-principles and examples, P1
   Cooling J., 2013, OPERATING SYSTEMS
   Currier P. N., 2011, THESIS
   Dugoff H., 1969, Tech. Rep.
   Escobar LA, 2006, STAT SCI, V21, P552, DOI 10.1214/088342306000000321
   Fraga J., 2003, P IEEE INT WORKSH OB
   Goldberg J., 1993, P IEEE WORKSH ADV PA
   GOYAL A, 1987, IEEE T COMPUT, V36, P738, DOI 10.1109/TC.1987.1676966
   Koren Israel, 2007, Fault-Tolerant Systems
   Krishna C., 2013, IEEE INT C COMP NETW, P310
   Krishna CM, 2015, IEEE T RELIAB, V64, P4, DOI 10.1109/TR.2014.2363154
   KRISHNA CM, 1987, IEEE T AUTOMAT CONTR, V32, P467, DOI 10.1109/TAC.1987.1104637
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   Li ML, 2008, ACM SIGPLAN NOTICES, V43, P265, DOI 10.1145/1353536.1346315
   Liu X, 2008, IEEE T IND INFORM, V4, P213, DOI 10.1109/TII.2008.2010774
   MEYER JF, 1982, IEEE T COMPUT, V31, P648, DOI 10.1109/TC.1982.1676062
   MEYER JF, 1980, IEEE T COMPUT, V29, P501, DOI 10.1109/TC.1980.1675609
   Moazzami R., 1989, IEEE T ELECT DEVICES
   Rajamani R., 2011, VEHICLE DYNAMICS CON, V36, P2462
   SCHOEN JM, 1980, J APPL PHYS, V51, P508, DOI 10.1063/1.327354
   Schroder DK, 2007, MICROELECTRON RELIAB, V47, P841, DOI 10.1016/j.microrel.2006.10.006
   Shin K. G., 1985, IEEE T AUTOMAT CONTR
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Song JG, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P247, DOI 10.1109/RTAS.2015.7108448
   Song JG, 2013, REAL TIM SYST SYMP P, P21, DOI 10.1109/RTSS.2013.11
   Swetha A., 2014, INT J COMPUT APPL, V86, P15
   Thrun S., 2005, PROBABILISTIC ROBOTI
   University Michigan, 2012, MATL SIM TUT
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Vigrass W. J., 2004, HARRIS SEMICONDUCTOR
   Wittenmark B., 2011, COMPUTER CONTROLLED, Vthird
NR 38
TC 12
Z9 13
U1 3
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 79
DI 10.1145/2980763
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300018
DA 2024-07-18
ER

PT J
AU Procter, A
   Harrison, WL
   Graves, I
   Becchi, M
   Allwein, G
AF Procter, Adam
   Harrison, William L.
   Graves, Ian
   Becchi, Michela
   Allwein, Gerard
TI A Principled Approach to Secure Multi-core Processor Design with ReWire
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Equational reasoning; monads; hardware security; reconfigurable
   computing
AB There is no such thing as high assurance without high assurance hardware. High assurance hardware is essential because any and all high assurance systems ultimately depend on hardware that conforms to, and does not undermine, critical system properties and invariants. And yet, high assurance hardware development is stymied by the conceptual gap between formal methods and hardware description languages used by engineers. This article advocates a semantics-directed approach to bridge this conceptual gap. We present a case study in the design of secure processors, which are formally derived via principled techniques grounded in functional programming and equational reasoning. The case study comprises the development of secure single- and dual-core variants of a single processor, both based on a common semantic specification of the ISA. We demonstrate via formal equational reasoning that the dual-core processor respects a "no-write-down" information flow policy. The semantics-directed approach enables a modular and extensible style of system design and verification. The secure processors require only a very small amount of additional code to specify and implement, and their security verification arguments are concise and readable. Our approach rests critically on ReWire, a functional programming language providing a suitable foundation for formal verification of hardware designs. This case study demonstrates both ReWire's expressiveness as a programming language and its power as a framework for formal, high-level reasoning about hardware systems.
C1 [Procter, Adam; Harrison, William L.; Graves, Ian; Becchi, Michela] Univ Missouri, Dept Comp Sci, 201 Naka Hall, Columbia, MO 65211 USA.
   [Allwein, Gerard] US Naval Res Lab, Code 5543, Washington, DC 20375 USA.
C3 University of Missouri System; University of Missouri Columbia; United
   States Department of Defense; United States Navy; Naval Research
   Laboratory
RP Procter, A (corresponding author), Univ Missouri, Dept Comp Sci, 201 Naka Hall, Columbia, MO 65211 USA.
EM adamprocter@mail.missouri.edu; harrisonwl@missouri.edu;
   iangraves@mail.missouri.edu; becchim@missouri.edu;
   gerard.allwein@nrl.navy.mil
FU Office of the Assistant Secretary of Defense for Research and
   Engineering; U.S. Department of Education under GAANN grant
   [P200A100053]; NSF [00017806, CNS-1319748]; Division Of Computer and
   Network Systems; Direct For Computer & Info Scie & Enginr [1724934]
   Funding Source: National Science Foundation
FX This research was supported by the Office of the Assistant Secretary of
   Defense for Research and Engineering, the U.S. Department of Education
   under GAANN grant P200A100053, NSF CAREER Award 00017806, and NSF award
   CNS-1319748.
CR [Anonymous], 2011, PICOBLAZE 8 BIT EMB
   Baaij Christiaan, 2014, Trends in Functional Programming. 14th International Symposium, TFP 2013. Revised Selected Papers: LNCS 8322, P17, DOI 10.1007/978-3-642-45340-3_2
   Bachrach J, 2012, DES AUT CON, P1212
   Bjesse P., 1998, ICFP '98
   Cock D, 2008, LECT NOTES COMPUT SC, V5170, P167, DOI 10.1007/978-3-540-71067-7_16
   Edwards SA, 2006, IEEE DES TEST COMPUT, V23, P375, DOI 10.1109/MDT.2006.134
   Fox A, 2010, LECT NOTES COMPUT SC, V6172, P243, DOI 10.1007/978-3-642-14052-5_18
   George Nithin, 2014, P 24 INT C FIELD PRO
   Gill Andy, 2014, ACM QUEUE, V12, P4
   Gill Andy., 2011, ERSA 11
   Gimenez Carlos Eduardo, 1996, THESIS
   Goguen J. A., 1982, Proceedings of the 1982 Symposium on Security and Privacy, P11
   Goncharov Sergey, 2011, Fundamentals of Computation Theory. Proceedings 18th International Symposium, FCT 2011, P276, DOI 10.1007/978-3-642-22953-4_24
   Graves I., 2015, THESIS
   Harrison A.P. W., 2012, ICFEM, P182
   Harrison WL, 2006, LECT NOTES COMPUT SC, V4279, P97
   Harrison WL, 2009, J COMPUT SECUR, V17, P599, DOI 10.3233/JCS-2009-0356
   Harrison WL, 2009, LECT NOTES COMPUT SC, V5658, P20, DOI 10.1007/978-3-642-03034-5_2
   Harrison William L., 2015, J FUNCTIONAL P UNPUB
   Lee H, 2011, IEEE MICRO, V31, P42, DOI 10.1109/MM.2011.68
   Li X, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P109
   MOGGI E, 1991, INFORM COMPUT, V93, P55, DOI 10.1016/0890-5401(91)90052-4
   POPEK GJ, 1974, COMMUN ACM, V17, P412, DOI 10.1145/361011.361073
   Procter A., 2014, THESIS
   Procter Adam, 2015, PRINCIPLED APPROAC S
   Procter Adam, 2015, P 16 ACM SIGPLAN SIG
   Reynolds John C., 1972, ACM 72, V2, P717, DOI DOI 10.1023/A:1010027404223
   Sander I, 2004, IEEE T COMPUT AID D, V23, P17, DOI 10.1109/TCAD.2003.819898
   Sarkar S, 2009, ACM SIGPLAN NOTICES, V44, P379, DOI 10.1145/1594834.1480929
   Sheng Liang, 1998, THESIS
   Sheng Liang, 1995, P 22 ACM S PRINC PRO
   Taha W, 2000, THEOR COMPUT SCI, V248, P211, DOI 10.1016/S0304-3975(00)00053-0
   Volpano D., 1996, Journal of Computer Security, V4, P167
   Wilding MM, 2010, DESIGN AND VERIFICATION OF MICROPROCESSOR SYSTEMS FOR HIGH-ASSURANCE APPLICATIONS, P175, DOI 10.1007/978-1-4419-1539-9_6
   Zhai Kuangya, 2015, P INT C HARDW SOFTW
NR 35
TC 6
Z9 7
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 33
DI 10.1145/2967497
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900006
DA 2024-07-18
ER

PT J
AU Sotiriou-Xanthopoulos, E
   Xydis, S
   Siozios, K
   Economakos, G
   Soudris, D
AF Sotiriou-Xanthopoulos, Efstathios
   Xydis, Sotirios
   Siozios, Kostas
   Economakos, George
   Soudris, Dimitrios
TI An Integrated Exploration and Virtual Platform Framework for
   Many-Accelerator Heterogeneous Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Many accelerator; design space exploration; design space
   reduction; analytical models; simulation; virtual platforms; SystemC;
   MultiDynamic
ID DESIGN SPACE EXPLORATION
AB The recent advent of many-accelerator systems-on-chip (SoC), driven by the need for maximizing throughput and power efficiency, has led to an exponential increase in the hardware/software co-design complexity. The reason of this increase is that the designer has to explore a vast number of architectural parameter combinations for each single accelerator, as well as inter-accelerator configuration combinations under specific area, throughput, and power constraints, given that each accelerator has different computational requirements. In such a case, the design space size explodes. Thus, existing design space exploration (DSE) techniques give poor-quality solutions, as the design space cannot be adequately covered in a fair time. This problem is aggravated by the very long simulation time of the many-accelerator virtual platforms (VPs). This article addresses these design issues by (a) presenting a virtual prototyping solution that decreases the exploration time by enabling the evaluation of multiple configurations per VP simulation and (b) proposing a DSE methodology that efficiently explores the design space of many-accelerator systems. With the use of two fully developed use cases, namely an H.264 decoding server for multiple video streams and a parallelized denoising system for MRI scans, we show that the proposed DSE methodology either leads to Pareto points that dominate over those of a typical DSE scenario or finds new solutions that might not be found by the typical DSE. In addition, the proposed virtual prototyping solution leads to DSE runtime reduction reaching 10x for H.264 and 5x for Rician denoise.
C1 [Sotiriou-Xanthopoulos, Efstathios; Xydis, Sotirios; Siozios, Kostas; Economakos, George; Soudris, Dimitrios] Natl Tech Univ Athens, Sch Elect & Comp Engn, Zografou Campus,POB 15780, Athens, Greece.
C3 National Technical University of Athens
RP Sotiriou-Xanthopoulos, E (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, Zografou Campus,POB 15780, Athens, Greece.
EM stasot@microlab.ntua.gr; sxydis@microlab.ntua.gr;
   ksiop@microlab.ntua.gr; geconom@microlab.ntua.gr;
   dsoudris@microlab.ntua.gr
RI Soudris, Dimitrios/I-5252-2014; Siozios, Kostas/F-9726-2011; Xydis,
   Sotirios/AAM-8015-2021; Soudris, Dimitrios/O-8843-2019
OI Siozios, Kostas/0000-0002-0285-2202; Soudris,
   Dimitrios/0000-0002-6930-6847
CR [Anonymous], P 2012 ACM IEEE INT
   Auras Dominik, 2010, 2010 IEEE 8th Symposium on Application Specific Processors (SASP 2010), P8, DOI 10.1109/SASP.2010.5521152
   BrainWeb, 2006, BRAINWEB SIM BRAIN D
   Bui A., 2012, 2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC), P94, DOI 10.1109/ASPDAC.2012.6165071
   Catapult C., 2013, CAT PROD FAM OV
   Coffland JosephE., 2003, Proceedings of the 2003 ACM symposium on Applied computing, SAC '03, P666
   Cong J, 2013, I SYMPOS LOW POWER E, P305, DOI 10.1109/ISLPED.2013.6629314
   Cong J, 2012, DES AUT CON, P843
   Cook H, 2008, DES AUT CON, P960
   Getreuer Pascal, 2011, Advances in Visual Computing. Proceedings 7th International Symposium, ISVC 2011, P686
   Gries M, 2004, INTEGRATION, V38, P131, DOI 10.1016/j.vlsi.2004.06.001
   Guo Q, 2013, MICROPROCESS MICROSY, V37, P41, DOI 10.1016/j.micpro.2012.07.006
   HAMERLY G, 2005, J INSTRUCTION LE SEP, P7
   Ipek E, 2007, ACM T ARCHIT CODE OP, V4, DOI 10.1145/1328195.1328196
   Iyer R, 2012, ASIA S PACIF DES AUT, P106, DOI 10.1109/ASPDAC.2012.6164927
   Kai-Li Lin, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P235, DOI 10.1109/ASPDAC.2010.5419890
   Okabe T, 2003, IEEE C EVOL COMPUTAT, P878
   OVP, 2014, OP VIRT PLATF
   Palermo G, 2009, IEEE T COMPUT AID D, V28, P1816, DOI 10.1109/TCAD.2009.2028681
   Posadas H, 2011, MULTI-OBJECTIVE DESIGN SPACE EXPLORATION OF MULTIPROCESSOR SOC ARCHITECTURES: THE MULTICUBE APPROACH, P19, DOI 10.1007/978-1-4419-8837-9_2
   Silvano C., 2011, VLSI 2010 ANN S, P47
   SoCLib, 2011, SOCLIB TLM2 0 LIB
   Sotiriou-Xanthopoulos E., 2014, P PARMA DITAM C
   Sotiriou-Xanthopoulos E, 2013, 2013 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (IC-SAMOS), P72, DOI 10.1109/SAMOS.2013.6621108
   Teich J, 2012, P IEEE, V100, P1411, DOI 10.1109/JPROC.2011.2182009
   Valgrind, 2014, VALGR TOOL SUIT
   Xydis S, 2013, DES AUT TEST EUROPE, P659
   Zitzler E, 2000, EVOL COMPUT, V8, P173, DOI 10.1162/106365600568202
NR 28
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 43
DI 10.1145/2866578
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700004
DA 2024-07-18
ER

PT J
AU Liu, L
   Antonopoulos, N
   Zheng, MH
   Zhan, YZ
   Ding, ZJ
AF Liu, Lu
   Antonopoulos, Nick
   Zheng, Minghui
   Zhan, Yongzhao
   Ding, Zhijun
TI A Socioecological Model for Advanced Service Discovery in
   Machine-to-Machine Communication Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Machine-to-machine communication
   networks; social-ecological model; service discovery
AB The new development of embedded systems has the potential to revolutionize our lives and will have a significant impact on future Internet of Thing (IoT) systems if required services can be automatically discovered and accessed at runtime in Machine-to-Machine (M2M) communication networks. It is a crucial task for devices to perform timely service discovery in a dynamic environment of IoTs. In this article, we propose a Socioecological Service Discovery (SESD) model for advanced service discovery in M2M communication networks. In the SESD network, each device can perform advanced service search to dynamically resolve complex enquires and autonomously support and co-operate with each other to quickly discover and self-configure any services available in M2M communication networks to deliver a real-time capability. The proposed model has been systematically evaluated and simulated in a dynamic M2M environment. The experiment results show that SESD can self-adapt and self-organize themselves in real time to generate higher flexibility and adaptability and achieve a better performance than the existing methods in terms of the number of discovered service and a better efficiency in terms of the number of discovered services per message.
C1 [Liu, Lu; Antonopoulos, Nick] Univ Derby, Dept Comp & Math, Derby DE22 1GB, England.
   [Zheng, Minghui] Hubei Univ Nationalities, Sch Informat Engn, Enshi, Peoples R China.
   [Zhan, Yongzhao] Jiangsu Univ, Sch Comp Sci & Telecommun Engn, Zhenjiang, Peoples R China.
   [Ding, Zhijun] Tongji Univ, Minist Educ, Key Lab Embedded Syst & Serv Comp, Shanghai, Peoples R China.
C3 University of Derby; Hubei Minzu University; Jiangsu University; Tongji
   University
RP Liu, L (corresponding author), Univ Derby, Dept Comp & Math, Derby DE22 1GB, England.
EM l.liu@derby.ac.uk; n.antonpoulos@derby.ac.uk; mhzheng3@163.com;
   yzzhan@ujs.edu.cn; dingzj@tongji.edu.cn
RI lu, lu/HII-7530-2022; lu, lu/HGA-0894-2022; LU, LU/JEZ-4760-2023
OI Liu, Lu/0000-0003-1013-4507
FU National Natural Science Foundation of China [61502209, 91218301];
   Natural Science Foundation of Jiangsu Province [BK20130528]
FX This work was partially supported by the National Natural Science
   Foundation of China under Grants No. 61502209 and No. 91218301, and the
   Natural Science Foundation of Jiangsu Province under Grant No.
   BK20130528.
CR [Anonymous], 2013, CORE RESOURCE DIRECT
   [Anonymous], 6763 RFC INT ENG TAS
   [Anonymous], 2002, INT WORKSH PEER PEER
   Cowan N, 1999, CHILD DEV, V70, P1082, DOI 10.1111/1467-8624.00080
   Fisher K. M., 2004, INSTR SCI, V14, P49
   Haythornthwaite C., 1996, LIB INFORM SCI REV, V18, P323, DOI [10.1016/S0740-8188(96)90003-1, DOI 10.1016/S0740-8188(96)90003-1, 10.1016/S0740-8188%2896%2990003-1]
   Jara A. J., 2012, 6 INT C INN MOB INT
   JOSEPH S, 2002, INT WORKSH PEER TO P
   Joseph Sam, 2003, INT WORKSH AG PEER T
   Kautz H, 1997, COMMUN ACM, V40, P63, DOI 10.1145/245108.245123
   Klauck R, 2012, LECT NOTES COMPUT SC, V7363, P316, DOI 10.1007/978-3-642-31638-8_24
   Kwak D, 2008, 10TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS I-III, P765
   Li X, 2009, IEEE T COMPUT, V58, P1275, DOI 10.1109/TC.2009.54
   Liotta A, 2013, IEEE SPECTRUM, V50, P26, DOI 10.1109/MSPEC.2013.6565557
   Liu L, 2009, PROCEEDINGS OF THE 12TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, P12, DOI 10.1109/ISORC.2009.9
   Lorincz K, 2004, IEEE PERVAS COMPUT, V3, P16, DOI 10.1109/MPRV.2004.18
   Lv Qin, 2002, ACM SIGMETRICS
   Marin-Perianu R., 2006, 31 IEEE C LOC COMP N
   McCarty C., 2002, J. Soc. Struct., V3, P1
   MILGRAM S, 1967, PSYCHOL TODAY, V1, P61
   Newcomb Theodore M., 1975, SOCIAL PSYCHOL STUDY
   Ostmark A, 2006, J COMPUT, V1, P20, DOI 10.4304/jcp.1.5.20-29
   Ragusa C, 2005, IEEE J SEL AREA COMM, V23, P2223, DOI 10.1109/JSAC.2005.857203
   Sethom Kaouthar, 2005, WIR TEL S
   Villaverde BC, 2014, IEEE COMMUN SURV TUT, V16, P41, DOI 10.1109/SURV.2013.102213.00229
   Waloszek Gerd, 2002, PERSONAL NETWORKS
   Watts DJ, 1998, NATURE, V393, P440, DOI 10.1038/30918
   Watts DJ, 2002, SCIENCE, V296, P1302, DOI 10.1126/science.1070120
   Wu Y, 2015, IEEE T COMPUT, V64, P2447, DOI 10.1109/TC.2014.2378273
NR 29
TC 34
Z9 34
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 38
DI 10.1145/2811264
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500019
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Hsiu, PC
   Tseng, PH
   Chen, WM
   Pan, CC
   Kuo, TW
AF Hsiu, Pi-Cheng
   Tseng, Po-Hsien
   Chen, Wei-Ming
   Pan, Chin-Chiang
   Kuo, Tei-Wei
TI User-Centric Scheduling and Governing on Mobile Devices with big.LITTLE
   Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Human Factors; Scheduling; DPM;
   DVFS; user experience; energy efficiency; big.LITTLE; mobile systems
AB Mobile applications will become progressively more complicated and diverse. Heterogeneous computing architectures like big.LITTLE are a hardware solution that allows mobile devices to combine computing performance and energy efficiency. However, software solutions that conform to the paradigm of conventional fair scheduling and governing are not applicable to mobile systems, thereby degrading user experience or reducing energy efficiency. In this article, we exploit the concept of application sensitivity, which reflects the user's attention on each application, and devise a user-centric scheduler and governor that allocate computing resources to applications according to their sensitivity. Furthermore, we integrate our design into the Android operating system. The results of experiments conducted on a commercial big.LITTLE smartphone with real-world mobile apps demonstrate that the proposed design can achieve significant gains in energy efficiency while improving the quality of user experience.
C1 [Hsiu, Pi-Cheng] Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei 115, Taiwan.
   [Hsiu, Pi-Cheng] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
   [Tseng, Po-Hsien; Chen, Wei-Ming; Pan, Chin-Chiang; Kuo, Tei-Wei] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
   [Kuo, Tei-Wei] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei 115, Taiwan.
C3 Academia Sinica - Taiwan; Academia Sinica - Taiwan; National Taiwan
   University; Academia Sinica - Taiwan
RP Hsiu, PC (corresponding author), Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei 115, Taiwan.; Hsiu, PC (corresponding author), Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.; Tseng, PH; Chen, WM; Pan, CC; Kuo, TW (corresponding author), Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.; Kuo, TW (corresponding author), Acad Sinica, Res Ctr Informat Technol Innovat, Taipei 115, Taiwan.
EM pchsiu@citi.sinica.edu.tw; r00922073@csie.ntu.edu.tw;
   r02922032@csie.ntu.edu.tw; d98922036@csie.ntu.edu.tw;
   ktw@csie.ntu.edu.tw
RI Hsiu, Pi-Cheng/ABC-3210-2020; Hsiu, Pi-Cheng/GSJ-1102-2022
OI Hsiu, Pi-Cheng/0000-0001-8035-4033; KUO, TEI-WEI/0000-0003-1974-0394
FU Ministry of Science and Technology of the Republic of China
   [102-2221-E-001-007-MY2, 100-2221-E-002-120-MY3]; "The Core Technologies
   of Smart Handheld Devices (1/4)" of the Institute for Information
   Industry; Ministry of Economy Affairs of the Republic of China
FX This work was supported in part by the Ministry of Science and
   Technology of the Republic of China under grants 102-2221-E-001-007-MY2
   and 100-2221-E-002-120-MY3, and by the "The Core Technologies of Smart
   Handheld Devices (1/4)" of the Institute for Information Industry, which
   is subsidized by the Ministry of Economy Affairs of the Republic of
   China.
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   Abeni L., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P70, DOI 10.1109/RTCSA.1999.811195
   [Anonymous], 2013, ACM T ARCHITECTURE C
   [Anonymous], 2000, IEEE T VLSI SYST
   [Anonymous], 2013, DES AUT C DAC 2013 5
   Aydin H, 2006, REAL TIM SYST SYMP P, P313, DOI 10.1109/RTSS.2006.48
   Bi M., 2010, International Symposium on High Performance Computer Architecture, P1
   Chandra A, 2001, SEVENTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P3
   Chang YM, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2539036.2539049
   Chen Jian-Jia., 2005, Proceedings of the 5th ACM International Conference on Embedded Software, P247
   Cucinotta T, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P238, DOI 10.1109/RTTAS.2004.1317269
   Devadas V, 2012, IEEE T COMPUT, V61, P31, DOI 10.1109/TC.2010.248
   Donohoo BK, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P168, DOI 10.1109/ICCD.2011.6081393
   Falaki Hossein., 2010, Diversity in smartphone usage, P179, DOI DOI 10.1145/1814433.1814453
   Goransson A., 2014, EFFICIENT ANDROID TH, P29
   Gu Y, 2008, DES AUT CON, P740
   Gurun S., 2005, EMSOFT '05: Proceedings of the 5th ACM international conference on Embedded software, P218
   Hamers J, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146419
   Herrmann Ralf, 2012, P INT WORKSH MOB SEN
   Hu Xiaobo Sharon, 2007, ACM T EMBED COMPUT S, V6, P29
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Jejurikar R, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78, DOI 10.1145/1013235.1013261
   Li T, 2009, ACM SIGPLAN NOTICES, V44, P65, DOI 10.1145/1594835.1504188
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Love Robert, 2010, LINUX KERNEL DEV, V48-50, p[361, 355]
   Maia C., 2010, Proceedings of the 6th International Workshop on Operating Systems Platforms for Embedded Real-Time Applications, Brussels, Belgium, OSPERT '10, P63
   Mercati Pietro., 2014, Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, P1
   Mochocki BC, 2006, DES AUT CON, P592, DOI 10.1109/DAC.2006.229296
   Mutapcic A, 2009, IEEE T CIRCUITS-I, V56, P1994, DOI 10.1109/TCSI.2008.2011589
   Pallipadi V., 2006, Proceedings of the Linux Symposium, V2, P215
   Pouwelse J., 2001, P ACM MOBICOM, P251, DOI DOI 10.1145/381677.381701
   Segovia V. R., 2010, P WARM
   Silberschatz A., 2010, OPERATING SYSTEM CON, P196
   Singh Amit Kumar, 2013, DAC, P1
   Tolia N, 2006, COMPUTER, V39, P46, DOI 10.1109/MC.2006.101
   Tseng P.-H., 2014, P IEEE ACM DAC, P1, DOI DOI 10.1109/VTCSPRING.2014.7023085
   Wei Y.-H., 2010, Proceedings of ACM Symposium on Applied Computing (SAC), P258
   Yan L, 2005, DES AUT CON, P624, DOI 10.1109/DAC.2005.193886
   Yang CY, 2005, DES AUT TEST EUROPE, P468
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Zhang YM, 2002, DES AUT CON, P183, DOI 10.1109/DAC.2002.1012617
NR 41
TC 10
Z9 11
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 17
DI 10.1145/2829946
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000017
DA 2024-07-18
ER

PT J
AU Ko, Y
   Kang, J
   Lee, J
   Kim, Y
   Kim, J
   So, H
   Lee, K
   Paek, Y
AF Ko, Yohan
   Kang, Jihoon
   Lee, Jongwon
   Kim, Yongjoo
   Kim, Joonhyun
   So, Hwisoo
   Lee, Kyoungwoo
   Paek, Yunheung
TI Software-Based Selective Validation Techniques for Robust CGRAs Against
   Soft Errors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; CGRA; soft error; DMR; TMR;
   reconfigurable architecture; selective validation
ID TRIPLE-MODULAR-REDUNDANCY; DESIGN
AB Coarse-Grained Reconfigurable Architectures (CGRAs) are drawing significant attention since they promise both performances with parallelism and flexibility with reconfiguration. Soft errors (or transient faults) are becoming a serious design concern in embedded systems including CGRAs since the soft error rate is increasing exponentially as technology is scaling. A recently proposed software-based technique with TMR (Triple Modular Redundancy) implemented on CGRAs incurs extreme overheads in terms of runtime and energy consumption mainly due to expensive voting mechanisms for the outputs from the triplication of every operation. In this article, we propose selective validation mechanisms for efficient modular redundancy techniques in the datapaths on CGRAs. Our techniques selectively validate the results at synchronous operations rather than every operation in order to reduce the expensive performance overhead from the validation mechanism. We also present an optimization technique to further improve the runtime and the energy consumption by minimizing synchronous operations where a validating mechanism needs to be applied. Our experimental results demonstrate that our selective validation-based TMR technique with our optimization on CGRAs can improve the runtime by 41.0% and the energy consumption by 26.2% on average over benchmarks as compared to the recently proposed software-based TMR technique with the full validation.
C1 [Ko, Yohan; Kim, Joonhyun; So, Hwisoo; Lee, Kyoungwoo] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
   [Kang, Jihoon] LIG Nex1 Co Ltd, Bundang, South Korea.
   [Lee, Jongwon; Paek, Yunheung] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 151, South Korea.
   [Kim, Yongjoo] Elect & Telecommun Res Inst, Daejeon, South Korea.
C3 Yonsei University; LIG Nex1 Co., Ltd.; Seoul National University (SNU);
   Electronics & Telecommunications Research Institute - Korea (ETRI)
RP Lee, K (corresponding author), Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.; Paek, Y (corresponding author), Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 151, South Korea.
EM yohan.ko@yonsei.ac.kr; jihoon.kang@lignex1.com;
   jwlee@optimizer.snu.ac.kr; y.kim@etri.re.kr; joonhyun.kim@yonsei.ac.kr;
   shs7719@yonsei.ac.kr; kyoungwoo.lee@yonsei.ac.kr;
   ypaek@optimizer.snu.ac.kr
FU National Research Foundation of Korea (NRF) - Ministry of Science; MSIP
   (Ministry of Science, ICT and Future Planning) under the Research
   Project on High Performance and Scalable Manycore Operating System
   [14-824-09-011]; Next-Generation Information Computing Development
   Program through the National Research Foundation of Korea (NRF) -
   Ministry of Science; National Research Foundation of Korea (NRF) grant -
   Korean government (MSIP) [2014R1A2A1A10051792]; IDEC, the Brain Korea
   Plus Project; ICT at Seoul National University, Inter-University
   Semiconductor Research Center (ISRC); Institute for Information &
   Communications Technology Promotion (IITP) grant - Korean government
   (MSIP) [R0190-15-2010]; MSIP, Korea, under the ITRC (Information
   Technology Research Center) [IITP-2015-R0992-15-1006]; IITP grant -
   Korean government (MSIP) [B0101-15-0155]; ICT and Future Planning
   [2015R1A2A1A15053435, NRF-2015M3C4A7065522]
FX This work was supported by the Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Science; ICT and Future Planning (No. 2015R1A2A1A15053435); MSIP
   (Ministry of Science, ICT and Future Planning) under the Research
   Project on High Performance and Scalable Manycore Operating System (No.
   14-824-09-011); Next-Generation Information Computing Development
   Program through the National Research Foundation of Korea (NRF) funded
   by the Ministry of Science; ICT and Future Planning
   (NRF-2015M3C4A7065522); the National Research Foundation of Korea (NRF)
   grant funded by the Korean government (MSIP) (No. 2014R1A2A1A10051792);
   IDEC, the Brain Korea Plus Project in 2015; ICT at Seoul National
   University, Inter-University Semiconductor Research Center (ISRC);
   Institute for Information & Communications Technology Promotion (IITP)
   grant funded by the Korean government (MSIP) (No. R0190-15-2010;
   Development on the SW/HW Modules of Processor Monitor for System
   Intrusion Detection); the MSIP, Korea, under the ITRC (Information
   Technology Research Center) support program (IITP-2015-R0992-15-1006)
   supervised by the IITP (Institute for Information & Communications
   Technology Promotion); and IITP grant funded by the Korean government
   (MSIP) (No. B0101-15-0155, The Core Technology Development of SW-SoC
   Convergence Platform for Hyper-Connection Services Among Smart Devices
   Based on Heterogeneous Multi-core Clusters).
CR Alnajjar D, 2009, I C FIELD PROG LOGIC, P186, DOI 10.1109/FPL.2009.5272317
   [Anonymous], DOCTOR DOBBS J
   Baumann R., 2005, DESIGN TEST COMPUTER
   Chang J, 2006, I C DEPEND SYS NETWO, P83, DOI 10.1109/DSN.2006.15
   Eisenhardt S, 2011, INT SYM DEFEC FAU TO, P382, DOI 10.1109/DFT.2011.7
   Engelmann C., 2009, P IASTED INT C PAR D, V641, P46
   Ganghee Lee, 2010, 2010 NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2010), P265, DOI 10.1109/AHS.2010.5546249
   Hazucha P, 2000, IEEE T NUCL SCI, V47, P2586, DOI 10.1109/23.903813
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Jafri SMAH, 2010, INT SYM QUAL ELECT, P845, DOI 10.1109/ISQED.2010.5450481
   Kang J, 2013, IEEE INT CONF ASAP, P95
   Kastensmidt FL, 2005, DES AUT TEST EUROPE, P1290, DOI 10.1109/DATE.2005.229
   Kim Y, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086711
   Kim Y, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/2003695.2003702
   Kim Y, 2010, LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, P17
   Kim Y, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P33
   Lee Kyoungwoo., 2008, Proceedings of the 16th ACM International Conference on Multimedia. MM'08, P319
   Lyons D., 2000, FORBES
   LYONS RE, 1962, IBM J RES DEV, V6, P200, DOI 10.1147/rd.62.0200
   Manhwee Jo, 2008, 2008 International SoC Design Conference, P29, DOI 10.1109/SOCDC.2008.4815734
   Mei BF, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1224, DOI 10.1109/DATE.2004.1269063
   Michalak SE, 2005, IEEE T DEVICE MAT RE, V5, P329, DOI 10.1109/TDMR.2005.855685
   Pillement S, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/562326
   Rau B R., 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture, P63
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   Schweizer T., 2011, Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2011), P135, DOI 10.1109/ReConFig.2011.57
   Schweizer T, 2012, IEEE SYM PARA DISTR, P320, DOI 10.1109/IPDPSW.2012.39
   Singh H, 2000, DES AUT CON, P573, DOI 10.1145/337292.337583
   Singh K., 2006, P WDES 06, V35
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Thoziyoor S., 2008, HP LAB          0402, P24
   Wang NJ, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P61
   Wrobel F, 2001, IEEE T NUCL SCI, V48, P1946, DOI 10.1109/23.983155
   Yoon JW, 2009, IEEE T VLSI SYST, V17, P1565, DOI 10.1109/TVLSI.2008.2001746
NR 34
TC 4
Z9 4
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 20
DI 10.1145/2843943
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000020
DA 2024-07-18
ER

PT J
AU Kamal, M
   Afzali-Kusha, A
   Safari, S
   Pedram, M
AF Kamal, Mehdi
   Afzali-Kusha, Ali
   Safari, Saeed
   Pedram, Massoud
TI OPLE: A Heuristic Custom Instruction Selection Algorithm Based on
   Partitioning and Local Exploration of Application Dataflow Graphs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE ASIP; custom instruction selection; heuristic algorithm; speedup
ID SET EXTENSION
AB In this article, a heuristic custom instruction (CI) selection algorithm is presented. The proposed algorithm, which is called OPLE for "Optimization based on Partitioning and Local Exploration," uses a combination of greedy and optimal optimization methods. It searches for the near-optimal solution by reducing the search space based on partitioning the identified CI set. The partitioning of the identified set guarantees the success of the algorithm independent of the size of the identified set. First, the algorithm finds the near-optimal CIs from the candidate CIs for each part. Next, the suggested CIs from different parts are combined to determine the final selected CI set. To improve the set of the selected CIs, the solution is evolved by calling the algorithm iteratively. The efficacy of the algorithm is assessed by comparing its performance to those of optimal and nonoptimal methods. A comparative study is performed for a number of benchmarks under different area budgets and I/O constraints. The results reveal higher speedups for the OPLE algorithm, especially for larger identified candidate sets and/or small area budgets compared to those of the nonoptimal solutions. Compared to the nonoptimal techniques, the proposed algorithm provides 30% higher speedup improvement on average. The maximum improvement is 117%. The results also demonstrate that in many cases OPLE is able to find the optimal solution.
C1 [Kamal, Mehdi; Afzali-Kusha, Ali; Safari, Saeed] Univ Tehran, Sch Elect & Comp Engn, Tehran, Iran.
   [Pedram, Massoud] Univ So Calif, Dept EE Syst, Los Angeles, CA USA.
C3 University of Tehran; University of Southern California
RP Afzali-Kusha, A (corresponding author), Univ Tehran, Sch Elect & Comp Engn, Tehran, Iran.
EM mehdikamal@ut.ac.ir; afzali@ut.ac.ir; saeed@ut.ac.ir; pedram@usc.edu
RI Pedram, Massoud/M-9584-2017
OI Pedram, Massoud/0000-0002-2677-7307; Safari, Saeed/0000-0001-6940-591X
FU Iranian National Science Foundation (INSF)
FX M. Kamal and A. Afzali-Kusha acknowledge financial support from the
   Iranian National Science Foundation (INSF).
CR Arora N, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P146, DOI 10.1109/VLSI.Design.2010.68
   Atasu K, 2008, IEEE T COMPUT AID D, V27, P528, DOI 10.1109/TCAD.2008.915536
   Atasu K, 2012, IEEE T VLSI SYST, V20, P52, DOI 10.1109/TVLSI.2010.2090543
   Biswas P, 2007, IEEE T COMPUT AID D, V26, P435, DOI 10.1109/TCAD.2006.890582
   BONZINI P, 2007, P 6DATE 07 DES AUT T, P1
   Bonzini P, 2008, IEEE T VLSI SYST, V16, P1259, DOI 10.1109/TVLSI.2008.2001863
   Clark N., 2006, Proc. CASES, P147
   Clark NT, 2005, IEEE T COMPUT, V54, P1258, DOI 10.1109/TC.2005.156
   Fiduccia C. M., 1982, DES AUT C P, P175, DOI DOI 10.1109/DAC.1982.1585498
   Galuzzi C, 2011, ACM T RECONFIG TECHN, V4, DOI 10.1145/1968502.1968509
   Gonzalez RE, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.848473
   Gurobi, 2015, GUR OPT
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Kamal M., 2010, Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2010), P159, DOI 10.1109/ASAP.2010.5541012
   Kamal M, 2011, DES AUT TEST EUROPE, P1517
   Karuri K, 2007, IEEE IC CAD, P166, DOI 10.1109/ICCAD.2007.4397261
   Keutzer K, 2002, PR IEEE COMP DESIGN, P84, DOI 10.1109/ICCD.2002.1106752
   Lam SK, 2009, IEEE T IND ELECTRON, V56, P3998, DOI 10.1109/TIE.2009.2017091
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Liao S, 1997, DES AUT CON, P117, DOI 10.1145/266021.266046
   Lü YS, 2009, IET COMPUT DIGIT TEC, V3, P14, DOI 10.1049/iet-cdt:20070104
   Peymandoust A, 2003, IEEE INT CONF ASAP, P108, DOI 10.1109/ASAP.2003.1212834
   Pothineni N, 2008, I CONF VLSI DESIGN, P261, DOI 10.1109/VLSI.2008.93
   Pozzi L, 2006, IEEE T COMPUT AID D, V25, P1209, DOI 10.1109/TCAD.2005.855950
   Ramaswamy R, 2003, I S WORKL CHAR PROC, P42, DOI 10.1109/WWC.2003.1249056
   Reddington J, 2012, IEEE T VLSI SYST, V20, P2337, DOI 10.1109/TVLSI.2011.2173221
   Scharwaechter H., 2011, DESIGN AUTOMATION EM, V15, P1
   SCHMIDT DC, 1976, J ACM, V23, P433, DOI 10.1145/321958.321963
   SNU, 2015, SNU REAL TIM BENCHM
   Tao L, 2009, PROCEEDINGS OF THE 8TH IEEE/ACIS INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE, P266, DOI 10.1109/ICIS.2009.108
   Verma A.K., 2007, P 2007 INT C COMP AR, P125, DOI [10.1145/1289881.1289905, DOI 10.1145/1289881.1289905]
   Verma AK, 2010, IEEE T COMPUT AID D, V29, P341, DOI 10.1109/TCAD.2010.2041849
   Xiao C., 2011, GLSVLSI, P187
   Yu P, 2004, DES AUT CON, P723
NR 34
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 72
DI 10.1145/2764458
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600012
DA 2024-07-18
ER

PT J
AU Lashgar, A
   Khonsari, A
   Baniasadi, A
AF Lashgar, Ahmad
   Khonsari, Ahmad
   Baniasadi, Amirali
TI HARP: Harnessing Inactive Threads in Many-Core Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Measurement; Performance; Many-core; accelerator;
   multithreading; branch divergence; memory divergence
AB SIMT accelerators are equipped with thousands of computational resources. Conventional accelerators, however, fail to fully utilize available resources due to branch and memory divergences. This underutilization is manifested in two underlying inefficiencies: pipeline width underutilization and pipeline depth underutilization. Width underutilization occurs when SIMD execution units are not entirely utilized due to branch divergences. This affects lane activity and results in SIMD inefficiency. Depth underutilization takes place when the pipeline runs out of active threads and is forced to leave pipeline stages idle. This work addresses both inefficiencies by harnessing inactive threads available to the pipeline. We introduceHarnessing inActive thReads in many- core Processors (or simply HARP) to improve width and depth utilization in accelerators. We show how using inactive yet ready threads can enhance performance. Moreover, we investigate implementation details and study microarchitectural changes needed to build a HARP-enhanced accelerator. Furthermore, we evaluate HARP under a variety of microarchitectural design points. We measure the area overhead associated with HARP and compare to conventional alternatives. Under Fermi- like GPUs, we show that HARP provides 10% speedup on average (maximum of 1.6X) at the cost of 3.5% area overhead. Our analysis shows that HARP performs better under narrower SIMD and shorter pipelines.
C1 [Lashgar, Ahmad; Khonsari, Ahmad] Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran 14174, Iran.
   [Baniasadi, Amirali] Univ Victoria, Dept Elect & Comp Engn, Victoria, BC V8W 2Y2, Canada.
C3 University of Tehran; University of Victoria
RP Lashgar, A (corresponding author), Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran 14174, Iran.
EM ahmad.lashgar@gmail.com
RI Khonsari, Ahmad/J-1279-2016; Lashgar, Ahmad/AAD-3506-2019
OI Khonsari, Ahmad/0000-0002-8669-4001; Lashgar, Ahmad/0000-0003-4838-8895
FU School of Computer Science at the Institute of Research in Fundamental
   Science (IPM); Natural Sciences and Engineering Research Council of
   Canada; Discovery Grants Program
FX This work was supported by School of Computer Science at the Institute
   of Research in Fundamental Science (IPM) and the Natural Sciences and
   Engineering Research Council of Canada, Discovery Grants Program.
CR AMD Inc, 2013, AMD ACC PAR PROC OP
   [Anonymous], 2010, P 7 INT C TEXCI
   [Anonymous], 2013, OpenCL - The open standard for parallel programming of heterogeneous systems
   [Anonymous], 2012, CTR RELIABLE HIGH PE
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Brunie N, 2012, CONF PROC INT SYMP C, P49, DOI 10.1109/ISCA.2012.6237005
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Collange Sylvain., 2011, Stack-less SIMT reconvergence at low cost
   Diamos G, 2011, INT SYMP MICROARCH, P477
   Fung WWL, 2007, INT SYMP MICROARCH, P407, DOI 10.1109/MICRO.2007.30
   Fung WWL, 2011, INT S HIGH PERF COMP, P25, DOI 10.1109/HPCA.2011.5749714
   Fung WWL, 2009, ACM T ARCHIT CODE OP, V6, DOI 10.1145/1543753.1543756
   Hynix Semiconductor, 2009, 1GB 32MX32 GDDR5 SGR
   Imagination Technologies, 2012, POWERVR SER 5 ARCH G
   Jain R., 1991, ART COMPUTER SYSTEMS, V182
   Jog A, 2013, ACM SIGPLAN NOTICES, V48, P395, DOI 10.1145/2499368.2451158
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   Meng JY, 2010, CONF PROC INT SYMP C, P235, DOI 10.1145/1816038.1815992
   Mijat R., 2012, Take GPU Processing Power Beyond Graphics with Mali GPU Computing
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Narasiman V, 2011, INT SYMP MICROARCH, P308, DOI 10.1145/2155620.2155656
   NVIDIA Corp, 2008, NVIDIA CUD SDK 2 3
   NVIDIA Corp, 2012, CUDA GPUS
   NVIDIA Corp, 2012, CUDA C PROGR GUID CO
   NVIDIA Corp, 2012, KEPL GK110 ARCH
   NVIDIA Corporation, 2012, CUDA C PROGR GUID
   Rhu M, 2013, INT S HIGH PERF COMP, P591, DOI 10.1109/HPCA.2013.6522352
   Rhu M, 2012, CONF PROC INT SYMP C, P61
   Volkov V., 2008, P ACM IEEE C SUP SC
   Wikipedia, 2013, GEFORCE 400 SER
   Wittenbrink CM, 2011, IEEE MICRO, V31, P50, DOI 10.1109/MM.2011.24
   Wong H, 2010, INT SYM PERFORM ANAL, P235
   Wu HC, 2012, INT J HIGH PERFORM C, V26, P170, DOI 10.1177/1094342011434814
   Yang XJ, 2011, J COMPUT SCI TECH-CH, V26, P344, DOI 10.1007/s02011-011-1137-8
   Yuan George L., 2009, P 42 ANN IEEE ACM IN
NR 35
TC 2
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 114
DI 10.1145/2567938
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400016
DA 2024-07-18
ER

PT J
AU Yang, Q
   Fu, J
   Poss, R
   Jesshope, C
AF Yang, Qiang
   Fu, Jian
   Poss, Raphael
   Jesshope, Chris
TI On-Chip Traffic Regulation to Reduce Coherence Protocol Cost on a
   Microthreaded Many-Core Architecture with Distributed Caches
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Hardware coherence; distributed
   cache; many-core system; massive parallelism; on-chip memory network;
   write combination
ID MEMORY-SYSTEMS
AB When hardware cache coherence scales to many cores on chip, over saturated traffic of the shared memory system may offset the benefit from massive hardware concurrency. In this article, we investigate the cost of a write-update protocol in terms of on-chip memory network traffic and its adverse effects on the system performance based on a multithreaded many-core architecture with distributed caches. We discuss possible software and hardware solutions to alleviate the network pressure. We find that in the context of massive concurrency, by introducing a write-merging buffer with 0.46% area overhead to each core, applications with good locality and concurrency are boosted up by 18.74% in performance on average. Other applications also benefit from this addition and even achieve a throughput increase of 5.93%. In addition, this improvement indicates that higher levels of concurrency per core can be exploited without impacting performance, thus tolerating latency better and giving higher processor efficiencies compared to other solutions.
C1 [Yang, Qiang; Fu, Jian; Poss, Raphael; Jesshope, Chris] Univ Amsterdam, CSA Grp, NL-1098 XH Amsterdam, Netherlands.
C3 University of Amsterdam
RP Yang, Q (corresponding author), Univ Amsterdam, CSA Grp, Sci Pk 904, NL-1098 XH Amsterdam, Netherlands.
EM q.yang@uva.nl
RI yang, qiang/GYJ-0971-2022
FU European Union [FP7-215216]; China Scholarship Council
FX The research is supported by the European Union under the grant number
   FP7-215216 and China Scholarship Council.
CR Agarwal D., 2003, PROCEEDINGS OF THE 4
   [Anonymous], P 4 ANN INT C SYST S
   Bakhoda A., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P421, DOI 10.1109/MICRO.2010.50
   Bernard T, 2008, 2008 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P1, DOI 10.1109/ICSAMOS.2008.4664840
   Bianchini R., 1994, TECH REP
   Bousias K, 2006, COMPUT J, V49, P211, DOI 10.1093/comjnl/bxh157
   Burger D, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P78, DOI 10.1145/232974.232983
   Chen Ding, 2000, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000, P181, DOI 10.1109/IPDPS.2000.845980
   Danek M., 2011, UTLEON3 EXPLORING FI
   Das Reetuparna, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P280, DOI 10.1145/1669112.1669150
   Ferrante A, 2008, 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, P10, DOI 10.1109/DSD.2008.111
   Glasco D. B., 1994, Proceedings of the Twenty-Seventh Hawaii Internation Conference on System Sciences Vol. I: Architecture (Cat. No.94TH0607-2), P534, DOI 10.1109/HICSS.1994.323135
   Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
   Grot B, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P401, DOI 10.1145/2024723.2000112
   Gupta S., 2000, TECH REP
   Hongzhou Zhao, 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P33, DOI 10.1109/PACT.2011.10
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   Kelm JH, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P99, DOI 10.1145/1854273.1854291
   Kim John, 2007, IEEE Computer Architecture Letters, V6, P37, DOI 10.1109/L-CA.2007.10
   Kim S., 2010, PROCEEDINGS OF THE 2, P257
   Kondo M, 2000, PR IEEE COMP DESIGN, P105, DOI 10.1109/ICCD.2000.878275
   Lankamp M., 2013, TECH REP
   Leverich J, 2007, CONF PROC INT SYMP C, P358, DOI 10.1145/1273440.1250707
   Martin MMK, 2012, COMMUN ACM, V55, P78, DOI 10.1145/2209249.2209269
   Molina C, 1999, LECT NOTES COMPUT SC, V1593, P1246
   Mutlu O, 2011, ACM SIGPLAN NOTICES, V46, P77, DOI 10.1145/2076022.1993489
   Nychis G, 2012, ACM SIGCOMM COMP COM, V42, P407, DOI 10.1145/2377677.2377757
   Poss R, 2013, MICROPROCESS MICROSY, V37, P1090, DOI 10.1016/j.micpro.2013.05.004
   Poss R., 2012, TECH REP
   Poss R., 2012, PROCEEDINGS OF THE 1
   Qiang Yang, 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P1668, DOI 10.1109/IPDPS.2011.323
   Sanchez D., 2012, PROCEEDINGS OF THE I, P1
   Secchi S., 2012, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2012), P580, DOI 10.1109/CCGrid.2012.53
   Skadron K, 1997, THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, P144, DOI 10.1109/HPCA.1997.569650
   Van Tol M. W., 2011, PROCEEDINGS OF THE M, P13
   Wolkotte P., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P197
NR 36
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 103
DI 10.1145/2567931
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400005
DA 2024-07-18
ER

PT J
AU Wang, XH
   Yang, M
   Jiang, YT
   Liu, P
   Daneshtalab, M
   Palesi, M
   Mak, T
AF Wang, Xiaohang
   Yang, Mei
   Jiang, Yingtao
   Liu, Peng
   Daneshtalab, Masoud
   Palesi, Maurizio
   Mak, Terrence
TI On Self-Tuning Networks-on-Chip for Dynamic Network-Flow Dominance
   Adaptation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Networks-on-chip; self tuning;
   regression; reconfigurable
AB Modern network-on-chip (NoC) systems are required to handle complex runtime traffic patterns and unprecedented applications. Data traffics of these applications are difficult to fully comprehend at design time so as to optimize the network design. However, it has been discovered that the majority of dataflows in a network are dominated by less than 10% of the specific pathways. In this article, we introduce a method that is capable of identifying critical pathways in a network at runtime and can then dynamically reconfigure the network to optimize for network performance subject to the identified dominated flows. An online learning and analysis scheme is employed to quickly discover the emerging dominated traffic flows and provides a statistical traffic prediction using regression analysis. The architecture of a self-tuning network is also discussed which can be reconfigured by setting up the identified point-to-point paths for the dominance dataflows in large traffic volumes. The merits of this new approach are experimentally demonstrated using comprehensive NoC simulations. Compared to the conventional network architectures over a range of realistic applications, the proposed self-tuning network approach can effectively reduce the latency and power consumption by as much as 25% and 24%, respectively. We also evaluated the configuration time and additional hardware cost. This new approach demonstrates the capability of an adaptive NoC to handle more complex and dynamic applications.
C1 [Wang, Xiaohang] Chinese Acad Sci, Guangzhou Inst Adv Technol, Intelligent Chips & Syst Res Ctr, Beijing 100864, Peoples R China.
   [Yang, Mei; Jiang, Yingtao] Univ Nevada, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA.
   [Liu, Peng] Zhejiang Univ, Dept Informat Sci & Elect Engn, Hangzhou, Zhejiang, Peoples R China.
   [Daneshtalab, Masoud] Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland.
   [Palesi, Maurizio] Kore Univ Enna, Enna, Italy.
   [Mak, Terrence] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
C3 Chinese Academy of Sciences; Nevada System of Higher Education (NSHE);
   University of Nevada Las Vegas; Zhejiang University; University of
   Turku; Universita Kore di ENNA; Chinese University of Hong Kong
RP Wang, XH (corresponding author), Chinese Acad Sci, Guangzhou Inst Adv Technol, Intelligent Chips & Syst Res Ctr, Beijing 100864, Peoples R China.
EM xh.wang@giat.ac.cn; mei.yang@egr.unlv.edu; yingtao@egr.unlv.edu;
   liupeng@zju.edu.cn; masoud.daneshtalab@utu.fi;
   maurizio.palesi@unikore.it; stmak@cse.cuhk.edu.hk
RI Palesi, Maurizio/ISB-0068-2023
OI Daneshtalab, Masoud/0000-0001-6289-1521
FU Natural Science Foundation of China [61376024, 61306024]; Natural
   Science Foundation of Guangdong Province [S2013040014366]; National
   Science Foundation (NSF) [CNS-1126688]
FX This work is supported by the Natural Science Foundation of China No.
   61376024 and 61306024, the Natural Science Foundation of Guangdong
   Province No. S2013040014366, and the National Science Foundation (NSF)
   under grant No. CNS-1126688.
CR Biberman A, 2012, REP PROG PHYS, V75, DOI 10.1088/0034-4885/75/4/046402
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bishop Christopher M, 2006, PATTERN RECOGN, V128, P1
   Chen YK, 2008, P IEEE, V96, P790, DOI 10.1109/JPROC.2008.917729
   Cortez P, 2007, LECT NOTES COMPUT SC, V4669, P445
   Ebrahimi M., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P19, DOI 10.1109/NOCS.2012.10
   Grot B, 2009, INT S HIGH PERF COMP, P163, DOI 10.1109/HPCA.2009.4798251
   Jin YH, 2012, IEEE T PARALL DISTR, V23, P242, DOI 10.1109/TPDS.2011.164
   Kahng AB, 2012, IEEE T VLSI SYST, V20, P191, DOI 10.1109/TVLSI.2010.2091686
   Kim J, 2007, CONF PROC INT SYMP C, P138, DOI 10.1145/1273440.1250680
   Kumar A, 2007, CONF PROC INT SYMP C, P150, DOI 10.1145/1273440.1250681
   Matsutani H., 2007, P INT C PAR PROC IEE, P75
   Minseon Ahn, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P399, DOI 10.1109/MICRO.2010.10
   Modarressi M, 2011, IEEE T VLSI SYST, V19, P2010, DOI 10.1109/TVLSI.2010.2066586
   Modarressi M, 2010, IEEE T COMPUT AID D, V29, P855, DOI 10.1109/TCAD.2010.2048402
   Salihundam P, 2011, IEEE J SOLID-ST CIRC, V46, P757, DOI 10.1109/JSSC.2011.2108121
   Shumway RH., 2010, TIME SERIES ANAL ITS
   Tang YC, 2013, PROCEEDINGS OF 2013 IEEE INTERNATIONAL CONFERENCE ON MEDICAL IMAGING PHYSICS AND ENGINEERING (ICMIPE), P6, DOI 10.1109/ICMIPE.2013.6864492
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   Wang XH, 2011, MICROPROCESS MICROSY, V35, P119, DOI 10.1016/j.micpro.2010.08.003
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Xue J, 2010, CONF PROC INT SYMP C, P94, DOI 10.1145/1816038.1815975
NR 22
TC 19
Z9 19
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 73
DI 10.1145/2544375.2544393
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800018
DA 2024-07-18
ER

PT J
AU Mohaqeqi, M
   Kargahi, M
   Dehghan, M
AF Mohaqeqi, Morteza
   Kargahi, Mehdi
   Dehghan, Maryam
TI Adaptive Scheduling of Real-Time Systems Cosupplied by Renewable and
   Nonrenewable Energy Sources
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Dynamic voltage scaling (DVS); energy harvesting;
   model predictive control (MPC); explicit MPC; real-time systems
ID PREDICTIVE CONTROL; POWER MANAGEMENT
AB Energy management is an important issue in today's real-time systems due to the high costs of energy supplying. Using renewable, like wave, wind, and solar energy sources seem promising methods to address this issue. However, because of the existing contrast between the critical nature of hard real-time systems and the unpredictable nature of renewable energies, some supplementary energy source like electricity grid or battery is needed. In this paper, we consider hard real-time systems with two renewable and nonrenewable energy sources. In order to reduce the costs, we present two dynamic voltage scaling controllers to minimize the energy attained from the latter source. In order to handle variations of the environmental energy and workload, the model predictive control approach is employed. One nonlinear approach beside one fast linear piecewise affine explicit controller are proposed. The efficacies of the proposed approaches have been investigated through extensive simulations. Comparisons to an ideal clairvoyant controller as a baseline show that, in the studied scenarios, the proposed controllers guarantee at least 78% of the baseline performance.
EM kargahi@ut.ac.ir
RI Kargahi, Mehdi/Y-6352-2019
OI Kargahi, Mehdi/0000-0001-9300-4665
CR Abdeddaim Y., 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P31, DOI 10.1109/RTCSA.2012.21
   ALLAVENA A, 2001, P WORKSH POW MAN REA
   [Anonymous], PRATIQUE COMMANDE PR
   [Anonymous], 2009, P WORKSH POW AW COMP
   [Anonymous], 2005, J. Embedded Comput
   Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   Baotic M., 2003, European Control Conference ECC 2003, P3335
   Bartolini Andrea., 2011, Design, Automation Test in Europe Conference Exhibition DATE, P1
   Bemporad A, 2002, AUTOMATICA, V38, P3, DOI 10.1016/S0005-1098(01)00174-1
   Bemporad A, 2000, IEEE DECIS CONTR P, P632, DOI 10.1109/CDC.2000.912837
   Borrelli F, 2003, P AMER CONTR CONF, P4717
   Camacho E.F., 2004, MODEL PREDICTIVE CON, V2
   Celik AN, 2004, RENEW ENERG, V29, P593, DOI 10.1016/j.renene.2003.07.002
   Chandarli Y., 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P415, DOI 10.1109/RTCSA.2012.72
   Chen YM, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P181, DOI 10.1109/RTSS.2007.39
   Clark R., 1999, Parallel and Distributed Processing. 11th IPPS/SPDP'99 Workshops Held in Conjunction with the 13th International Parallel Processing Symposium and 10th Symposium on Parallel and Distributed Processing. Proceedings, P353
   Clarke D. W., 1994, ADV MODEL BASED PRED, V4
   CLARKE DW, 1987, AUTOMATICA, V23, P137, DOI 10.1016/0005-1098(87)90087-2
   Crop I., 2004, INTEL PXA270 PROCESS
   Cutler C.R., 1980, Proceedings de la joint automatic control conference, P13
   Diehl M, 2009, LECT NOTES CONTR INF, V384, P391, DOI 10.1007/978-3-642-01094-1_32
   Dubois-Ferriere H, 2006, IPSN 2006: THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P358
   Eu ZA, 2010, COMPUT NETW, V54, P2943, DOI 10.1016/j.comnet.2010.05.012
   Giebel G., 2011, The State of the Art in Short-Term Prediction of Wind Power A Literature Overview, VSecond
   Grancharova A, 2009, LECT NOTES CONTR INF, V384, P371, DOI 10.1007/978-3-642-01094-1_30
   Hsu J, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P180, DOI 10.1109/LPE.2006.4271832
   Iqdour R, 2007, INT J SUSTAIN ENERGY, V26, P19, DOI 10.1080/14786450701265371
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Jun Lu, 2010, 2010 International Conference on Green Computing (Green Comp), P469, DOI 10.1109/GREENCOMP.2010.5598280
   Kansal A., 2004, Performance Evaluation Review, V32, P223, DOI 10.1145/1012888.1005714
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Kargahi M, 2011, IEEE T COMPUT, V60, P1169, DOI 10.1109/TC.2010.151
   Koch P, 2009, 2009 1ST INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION, VEHICULAR TECHNOLOGY, INFORMATION THEORY AND AEROSPACE & ELECTRONIC SYSTEMS TECHNOLOGY, VOLS 1 AND 2, P21, DOI 10.1109/WIRELESSVITAE.2009.5172415
   Kooti H., 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P320, DOI 10.1109/RTCSA.2012.38
   Kvasnica M, 2004, LECT NOTES COMPUT SC, V2993, P448
   Lin Kris., 2005, P 3 ACM INT C EMBEDD, P309, DOI DOI 10.1145/1098918.1098974
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu SB, 2008, DES AUT TEST EUROPE, P234
   Liu SB, 2009, DES AUT CON, P782
   Moser C., 2008, PROC C DESIGN, P230
   Moser C, 2007, DES AUT TEST EUROPE, P773
   Moser C, 2007, REAL-TIME SYST, V37, P233, DOI 10.1007/s11241-007-9027-0
   Newman J. S., 2004, Fortran Programs for Simulation of Electrochemical Systems, Dualfoil. F Program for Lithium Battery Simulation
   Qiu MK, 2007, J VLSI SIG PROC SYST, V46, P55, DOI 10.1007/s11265-006-0002-0
   Qiu MK, 2010, IEEE T VLSI SYST, V18, P501, DOI 10.1109/TVLSI.2008.2010941
   Ravinagarajan A, 2010, DES AUT TEST EUROPE, P1518
   Piorno JR, 2009, 2009 1ST INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION, VEHICULAR TECHNOLOGY, INFORMATION THEORY AND AEROSPACE & ELECTRONIC SYSTEMS TECHNOLOGY, VOLS 1 AND 2, P6, DOI 10.1109/WIRELESSVITAE.2009.5172412
   RICHALET J, 1978, AUTOMATICA, V14, P413, DOI 10.1016/0005-1098(78)90001-8
   Roundy S, 2004, LECT NOTES COMPUT SC, V2920, P1
   Seborg D. E., 2007, PROCESS DYNAMICS CON, V2
   Shaobo Liu, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P325
   Steck Jamie Bradley, 2009, P C NETW SENS SYST, P16
   Susu Alexandru E., 2008, 2008 6th International Symposium on Modeling and Optimization in Mobile, Ad Hoc, and Wireless Networks and Workshops (WiOPT), P125, DOI 10.1109/WIOPT.2008.4586054
   Tin T, 2010, RENEW ENERG, V35, P1715, DOI 10.1016/j.renene.2009.10.020
   Tschanz JW, 2002, IEEE J SOLID-ST CIRC, V37, P1396, DOI 10.1109/JSSC.2002.803949
   Voigt T, 2004, IEEE SYMP COMP COMMU, P238
   Wang X., 2007, IEEE T PARALL DISTR, V18, P332
   Wu H., 2005, THESIS VIRGINIA POLY
   Xie F., 2004, ACM Transactions on Architecture and Code Optimization (TACO), V1, P323
   Zanini F, 2009, 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, P711, DOI 10.1109/ECCTD.2009.5275073
   Zavala VM, 2009, LECT NOTES CONTR INF, V384, P419, DOI 10.1007/978-3-642-01094-1_33
NR 61
TC 2
Z9 2
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 36
DI 10.1145/2536747.2536758
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500011
DA 2024-07-18
ER

PT J
AU Beldianu, SF
   Ziavras, SG
AF Beldianu, Spiridon F.
   Ziavras, Sotirios G.
TI Multicore-Based Vector Coprocessor Sharing for Performance and Energy
   Gains
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Power; vector coprocessor; power; coprocessor sharing;
   multicore; FPGA prototyping; Xilinx MicroBlaze
ID IMPLEMENTATION
AB For most of the applications that make use of a dedicated vector coprocessor, its resources are not highly utilized due to the lack of sustained data parallelism which often occurs due to vector-length variations in dynamic environments. The motivation of our work stems from: (a) the mandate for multicore designs to make efficient use of on-chip resources for low power and high performance; (b) the omnipresence of vector operations in high-performance scientific and emerging embedded applications; (c) the need to often handle a variety of vector sizes; and (d) vector kernels in application suites may have diverse computation needs. We present a robust design framework for vector coprocessor sharing in multicore environments that maximizes vector unit utilization and performance at substantially reduced energy costs. For our adaptive vector unit, which is attached to multiple cores, we propose three basic shared working policies that enforce coarse-grain, fine-grain, and vector-lane sharing. We benchmark these vector coprocessor sharing policies for a dual-core system and evaluate them using the floating-point performance, resource utilization, and power/energy consumption metrics. Benchmarking for FIR filtering, FFT, matrix multiplication, and LU factorization shows that these coprocessor sharing policies yield high utilization and performance with low energy costs. The proposed policies provide 1.2-2 speedups and reduce the energy needs by about 50% as compared to a system having a single core with an attached vector coprocessor. With the performance expressed in clock cycles, the sharing policies demonstrate 3.62-7.92 speedups compared to optimized Xeon runs. We also introduce performance and empirical power models that can be used by the runtime system to estimate the effectiveness of each policy in a hybrid system that can simultaneously implement this suite of shared coprocessor policies.
C1 [Beldianu, Spiridon F.; Ziavras, Sotirios G.] New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA.
C3 New Jersey Institute of Technology
RP Ziavras, SG (corresponding author), New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA.
EM ziavras@njit.edu
RI Ziavras, Sotirios/T-2179-2019
OI Ziavras, Sotirios/0000-0002-3764-1528
CR [Anonymous], 2010, MICROBLAZE PROC REF
   Azevedo A, 2009, IEEE INT CONF ASAP, P183, DOI 10.1109/ASAP.2009.12
   Beldianu SF, 2011, EUROMICRO WORKSHOP P, P431, DOI 10.1109/PDP.2011.64
   Cho JH, 2006, IEEE INT SYMP CIRC S, P525
   Chou CH, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P15
   Frigo M, 2005, P IEEE, V93, P216, DOI 10.1109/JPROC.2004.840301
   Gerneth F, 2010, FIR FILTER ALGORITHM
   Golub G.H., 1989, MATRIX COMPUTATIONS
   Hagiescu A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P247
   Intel IPP, 2010, INT PERF PRIM INT AR
   Intel MKL, 2011, INT MATH KERN LIB RE
   Keating M., 2007, Low Power Methodology Manual: For System-on-Chip Design
   Kozyrakis C, 2003, CONF PROC INT SYMP C, P399, DOI 10.1109/ISCA.2003.1207017
   Kozyrakis C, 2002, INT SYMP MICROARCH, P283, DOI 10.1109/MICRO.2002.1176257
   Kozyrakis CE, 2003, IEEE MICRO, V23, P36, DOI 10.1109/MM.2003.1261385
   LaForest CE, 2010, FPGA 10, P41
   Lin Y, 2006, CONF PROC INT SYMP C, P89, DOI 10.1145/1150019.1136494
   Sánchez F, 2005, INT SYM PERFORM ANAL, P167, DOI 10.1109/ISPASS.2005.1430571
   SUNG W, 1987, P IEEE, V75, P1293, DOI 10.1109/PROC.1987.13881
   Woh M, 2010, IEEE MICRO, V30, P81, DOI 10.1109/MM.2010.8
   XILINX INC, 2010, XPOWER EST US GUID
   Yang HY, 2005, IEEE INT SOC CONF, P115
   Yiannacouras Peter., 2008, CASES '08: Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, P61, DOI DOI 10.1145/1450095.1450107
   Yu J, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1534916.1534922
NR 24
TC 9
Z9 9
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2013
VL 13
IS 2
SI SI
AR 17
DI 10.1145/2514641.2514644
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 239PQ
UT WOS:000326038300003
DA 2024-07-18
ER

PT J
AU Massé, F
   Van Bussel, M
   Serteyn, A
   Arends, J
   Penders, J
AF Masse, Fabien
   Van Bussel, Martien
   Serteyn, Aline
   Arends, Johan
   Penders, Julien
TI Miniaturized Wireless ECG Monitor for Real-Time Detection of Epileptic
   Seizures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Measurement; Experimentation; Human Factors; Body area
   network; epilepsy; real-time; wireless; ECG
ID HEART-RATE CHANGES
AB Recent advances in miniaturization of ultra-low power components allow for more intelligent wearable health monitors. The development and evaluation of a wireless wearable electrocardiogram (ECG) monitor to detect epileptic seizures from changes in the cardiac rhythm is described. The ECG data are analyzed by embedded algorithms: a robust beat-detection algorithm combined with a real-time epileptic seizure detector. In its current implementation, the proposed prototype is 52 x 36 x 15mm(3), and has an autonomy of one day. Based on data collected on the first three epilepsy patients, preliminary clinical results are provided. Wireless, miniaturized and comfortable, this prototype opens new perspectives for health monitoring.
C1 [Masse, Fabien; Penders, Julien] IMEC, Holst Ctr, NL-5656 AE Eindhoven, Netherlands.
   [Serteyn, Aline] TU Eindhoven, NL-5612 AZ Eindhoven, Netherlands.
C3 IMEC; Eindhoven University of Technology
RP Massé, F (corresponding author), IMEC, Holst Ctr, High Tech Campus 31, NL-5656 AE Eindhoven, Netherlands.
EM masse.fabien@gmail.com
CR ANSI, 2001, EC111991R2001 ANSIAA
   ARENDS J. B. A. M., 2010, P 9 EUR C EP
   BLUMHARDT LD, 1986, LANCET, V1, P1051
   Bonnet S, 2011, IRBM, V32, P155, DOI 10.1016/j.irbm.2011.01.021
   CASSON A. J., 2008, P 30 ANN INT C IEEE
   Casson AJ, 2009, IEEE T BIO-MED ENG, V56, P2816, DOI 10.1109/TBME.2009.2027607
   EPSTEIN MA, 1992, NEUROLOGY, V42, P50, DOI 10.1212/WNL.42.1.50
   Kerling F, 2006, EPILEPSY BEHAV, V9, P281, DOI 10.1016/j.yebeh.2006.05.010
   Kotagal P, 2008, SEMIN PEDIATR NEUROL, V15, P42, DOI 10.1016/j.spen.2008.03.007
   KYRIACOU E., 2007, P 29 ANN INT C IEEE
   Leutmezer F, 2003, EPILEPSIA, V44, P348, DOI 10.1046/j.1528-1157.2003.34702.x
   Lockman J, 2011, EPILEPSY BEHAV, V20, P638, DOI 10.1016/j.yebeh.2011.01.019
   MASSE F., 2010, P INT C BOD SENS NET
   MASSOT B., 2009, P 31 ANN INT C IEEE
   Moody GB, 2001, IEEE ENG MED BIOL, V20, P70, DOI 10.1109/51.932728
   Nijsen TME, 2005, EPILEPSY BEHAV, V7, P74, DOI 10.1016/j.yebeh.2005.04.011
   Opherk C, 2002, EPILEPSY RES, V52, P117, DOI 10.1016/S0920-1211(02)00215-2
   PARK C., 2006, P IEEE BIOM CIRC SYS
   PATEL K., 2009, P 3 INT C PERV COMP
   Polastre J., 2004, SenSys '04, P95, DOI [DOI 10.1145/1031495.1031508, 10.1145/1031495.1031508]
   Raghunathan S, 2009, J NEURAL ENG, V6, DOI 10.1088/1741-2560/6/5/056005
   ROMERO I., 2009, P 31 ANN INT C IEEE
   Sander JW, 2003, CURR OPIN NEUROL, V16, P165, DOI 10.1097/00019052-200304000-00008
   THIEMJARUS S., 2010, P BOD SENS NETW C
   van Elmpt WJC, 2006, SEIZURE-EUR J EPILEP, V15, P366, DOI 10.1016/j.seizure.2006.03.005
   Waterhouse E, 2003, IEEE ENG MED BIOL, V22, P74, DOI 10.1109/MEMB.2003.1213629
   YAZICIOGLU R. F., 2009, P 31 ANN INT C IEEE
   Yazicioglu RF, 2007, IEEE J SOLID-ST CIRC, V42, P1100, DOI 10.1109/JSSC.2007.894804
   Zijlmans M, 2002, EPILEPSIA, V43, P847, DOI 10.1046/j.1528-1157.2002.37801.x
NR 29
TC 35
Z9 38
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2013
VL 12
IS 4
AR 102
DI 10.1145/2485984.2485990
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175GC
UT WOS:000321217900005
DA 2024-07-18
ER

PT J
AU Chippa, VK
   Roy, K
   Chakradhar, ST
   Raghunathan, A
AF Chippa, Vinay K.
   Roy, Kaushik
   Chakradhar, Srimat T.
   Raghunathan, Anand
TI Managing the Quality vs. Efficiency Trade-off Using Dynamic Effort
   Scaling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Dynamic effort scaling; scalable effort; approximate
   computing; low power design; support vector machines; K-means
   clustering; recognition; mining
ID POWER
AB Several current and emerging applications do not have a unique result for a given input; rather, functional correctness is defined in terms of output quality. Recently proposed design techniques exploit the inherent resilience of such applications and achieve improved efficiency (energy or performance) by foregoing correct execution of all the constituent computations. Hardware and software systems that are thus designed may be viewed as scalable effort systems, since they offer the capability to modulate the effort that they expend towards computation, thereby allowing for trade-offs between output quality and efficiency.
   We propose the concept of Dynamic Effort Scaling (DES), which refers to dynamic management of the control knobs that are exposed by scalable effort systems. We argue the need for DES by observing that the degree of resilience often varies significantly across applications, across datasets, and even within a dataset. We propose a general conceptual framework for DES by formulating it as a feedback control problem, wherein the scaling mechanisms are regulated with the goal of maintaining output quality at or above a specified limit. We present an implementation of Dynamic Effort Scaling for recognition and mining applications and evaluate it for the support vector machines and K-means clustering algorithms under various application scenarios and datasets. Our results clearly demonstrate the benefits of the proposed approach-statically setting the scaling mechanisms leads to either significant error overshoot or significant opportunities for energy savings left on the table unexploited. In contrast, DES is able to effectively regulate the output quality while maximally exploiting the time-varying resiliency in the workload.
C1 [Chippa, Vinay K.; Roy, Kaushik; Raghunathan, Anand] Purdue Univ, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Chippa, VK (corresponding author), Purdue Univ, W Lafayette, IN 47907 USA.
EM vinaych.22@gmail.com
RI Raghunathan, Anand/HLQ-2491-2023
OI Raghunathan, Anand/0000-0002-4624-564X
FU National Science Foundation [1018621]; Direct For Computer & Info Scie &
   Enginr; Division Of Computer and Network Systems [1018621] Funding
   Source: National Science Foundation
FX This material is based upon work supported in part by the National
   Science Foundation under Grant No. 1018621.
CR Astrom K.J., 1995, INSTRUMENT SOC AM
   Baek W, 2010, ACM SIGPLAN NOTICES, V45, P198, DOI 10.1145/1809028.1806620
   Benini L., 1998, Dynamic Power Management: Design Techniques and CAD Tools
   Breuer M, 2010, DES AUT CON, P871
   Chakradhar ST, 2010, DES AUT CON, P865
   Chandrakasan A., 1997, Low-Power CMOS Design, V1st
   Chippa VK, 2010, DES AUT CON, P555
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   Ghosh S, 2007, IEEE T COMPUT AID D, V26, P1947, DOI 10.1109/TCAD.2007.896305
   Hegde R, 2001, PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P309, DOI 10.1109/CICC.2001.929788
   Hegde R., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P30, DOI 10.1109/LPE.1999.799405
   Hoffmann H, 2011, ACM SIGPLAN NOTICES, V46, P199, DOI 10.1145/1961296.1950390
   Hsieh TY, 2008, IEEE T RELIAB, V57, P204, DOI 10.1109/TR.2008.916875
   Ivanov YuriV., 2007, Proceedings of the 15th international conference on Multimedia, P962
   Jaehyun Park, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P419
   Jiang ZG, 2002, INT TEST CONF P, P824, DOI 10.1109/TEST.2002.1041836
   Leem L, 2010, DES AUT TEST EUROPE, P1560
   Martin D, 2001, EIGHTH IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION, VOL II, PROCEEDINGS, P416, DOI 10.1109/ICCV.2001.937655
   Meng J., 2009, INT PARALL DISTRIB P, P1
   Meng J., 2010, Proceedings of the 2010 IEEE International Symposium on Parallel Distributed Processing (IPDPS 2010), P1
   Mohapatra D., 2011, Design, Automation and Test Europe (DATE'11), (Grenoble, France), P950
   Mohapatra D, 2009, I SYMPOS LOW POWER E, P195
   Palem K.V., 2003, PROC IEEEACM INT C C, P113
   Palem K.V., 2009, Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'09), (Grenoble, France), P11
   Shafique M, 2010, DES AUT TEST EUROPE, P1725
   Shanbhag N, 2002, DES AUT CON, P830, DOI 10.1109/DAC.2002.1012737
   Shanbhag NR, 2010, DES AUT CON, P859
   Sidiroglou-Douskos Stelios, 2011, P ACM SIGSOFT S EUR, P124, DOI 10.1145/2025113.2025133
   Vapnik V., 1999, NATURE STAT LEARNING
   Varatkar GV, 2008, IEEE T VLSI SYST, V16, P1399, DOI 10.1109/TVLSI.2008.2000675
   Wong V., 2006, P 2 WORKSH SYST EFF
   Yoo RM, 2009, I S WORKL CHAR PROC, P198, DOI 10.1109/IISWC.2009.5306783
NR 32
TC 6
Z9 9
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2013
VL 12
SU 2
AR 90
DI 10.1145/2465787.2465792
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FI
UT WOS:000321215900005
DA 2024-07-18
ER

PT J
AU Ben-Asher, Y
   Rotem, N
AF Ben-Asher, Yosi
   Rotem, Nadav
TI Using Memory Profile Analysis for Automatic Synthesis of Pointers Code
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Reconfigurable computing; memory
   analysis; memory banks
ID ALLOCATION; LAYOUT
AB One of the main advantages of high-level synthesis (HLS) is the ability to synthesize circuits that can access multiple memory banks in parallel. Current HLS systems synthesize parallel memory references based on explicit array declarations in the source code. We consider the need to synthesize not only array references but also memory operations targeting pointers and dynamic data structures. This paper describes Automatic Memory Partitioning, a method for automatically synthesizing general data structures (arrays and pointers) into multiple memory banks for increased parallelism and performance. We use source code instrumentation to collect memory traces in order to detect linear memory access patterns. The memory traces are used to split data structures into disjoint memory regions and determine which segments may benefit from parallel memory access. We present an algorithm for allocating memory segments into multiple memory banks. Experiments show significant improvements in performance while conserving the number of memory banks.
C1 [Ben-Asher, Yosi; Rotem, Nadav] Univ Haifa, IL-31999 Haifa, Israel.
C3 University of Haifa
RP Rotem, N (corresponding author), Univ Haifa, IL-31999 Haifa, Israel.
EM nadav256@gmail.com
FU Israel Ministry of Science and Technology (MOST) [3-6496]
FX This work is supported by Israel Ministry of Science and Technology
   (MOST) grant No. 3-6496.
CR AHMAD I, 1991, P IEEE ACM INT C COM, P276
   [Anonymous], 2003, PROCEEDINGS OF THE A
   [Anonymous], 2004, PROCEEDINGS OF THE I
   [Anonymous], 2001, SYNTHESIS-STUTTGART
   [Anonymous], P WORKSH HLT NLP AR
   [Anonymous], 1990, PROCEEDINGS OF THE S, DOI DOI 10.1109/SUPERC.1990.129995
   [Anonymous], 1994, Logic synthesis
   BEN-ASHER Y., 2010, PROCEEDINGS OF THE I
   Cardoso JMP, 2009, COMPILATION TECHNIQUES FOR RECONFIGURABLE ARCHITECTURES, P1, DOI 10.1007/978-0-387-09671-1
   Cong Jason, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P697, DOI 10.1145/1687399.1687528
   Curial S, 2008, ISMM'08: PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT, P101
   Garey M. R., 1974, P 6 ANN ACM S THEORY, P47
   Guo Z, 2005, DES AUT TEST EUROPE, P112
   Guo Z, 2004, ACM SIGPLAN NOTICES, V39, P249, DOI 10.1145/998300.997199
   LAM M, 1988, SIGPLAN NOTICES, V23, P318
   Lattner C, 2005, ACM SIGPLAN NOTICES, V40, P129, DOI 10.1145/1064978.1065027
   Li L, 2009, ACM T ARCHIT CODE OP, V6, DOI 10.1145/1582710.1582711
   Liu Q, 2007, ANN IEEE SYM FIELD P, P251, DOI [10.1109/FCCM.2007.19, 10.1109/FCCM.2007.18]
   Luk CK, 1996, ACM SIGPLAN NOTICES, V31, P222, DOI 10.1145/248209.237190
   Marathe J, 2007, ACM T PROGR LANG SYS, V29, DOI 10.1145/1216374.1216380
   Nethercote N, 2007, ACM SIGPLAN NOTICES, V42, P89, DOI 10.1145/1273442.1250746
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   Ramachandran L., 1994, Proceedings. The European Design and Test Conference. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design (Cat. No.94TH0634-6), P262, DOI 10.1109/EDTC.1994.326867
   Rubin S, 2002, ACM SIGPLAN NOTICES, V37, P140, DOI 10.1145/565816.503287
   Séméria L, 2001, IEEE T VLSI SYST, V9, P743, DOI 10.1109/92.974889
   Seo J, 2003, IEEE T VLSI SYST, V11, P928, DOI 10.1109/TVLSI.2003.817116
   Stitt Greg., 2005, FPGA 05 P 2005 ACMSI, P118
   WEINHARDT W., 2001, IEEE TRANS COMPUT AI
   WOLF ME, 1991, SIGPLAN NOTICES, V26, P30
   Wuytack S, 1996, 9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, P127, DOI 10.1109/ISSS.1996.565894
   Zhang X., 2005, ACM T ARCHIT CODE OP, V2, P301, DOI DOI 10.1145/1089008.1089012
   Zhao P, 2008, ACM T PROGR LANG SYS, V30, DOI 10.1145/1290520.1290522
NR 32
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 68
DI 10.1145/2442116.2442118
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900002
DA 2024-07-18
ER

PT J
AU Herber, P
   Glesner, S
AF Herber, Paula
   Glesner, Sabine
TI A HW/SW Co-Verification Framework for SystemC
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; Reliability; HW/SW co-verification; SystemC; model
   checking; test automation
ID TIMED AUTOMATA; SEMANTICS
AB SystemC is widely used for modeling and simulation in hardware/software co-design. However, existing verification techniques are mostly ad-hoc and non-systematic. In this article, we present a systematic, comprehensive, and formally founded co-verification framework for digital HW/SW systems that are modeled in SystemC. The framework is based on a formal semantics of SystemC and uses a combination of model checking and testing, whereby testing includes both the automated generation of timed inputs and automated conformance evaluation. We demonstrate its performance and its error detecting capability with two case studies, namely a packet switch and an anti-slip regulation and anti-lock braking system.
C1 [Herber, Paula] Int Comp Sci Inst, Berkeley, CA 94704 USA.
   [Glesner, Sabine] Tech Univ Berlin, Software Engn Embedded Syst Grp, D-10587 Berlin, Germany.
C3 Technical University of Berlin
RP Herber, P (corresponding author), Int Comp Sci Inst, 1947 Ctr St, Berkeley, CA 94704 USA.
EM paula.herber@tu-berlin.de
CR ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   Bengtsson J, 2004, LECT NOTES COMPUT SC, V3098, P87, DOI 10.1007/978-3-540-27755-2_3
   Bruschi F, 2005, INT J PARALLEL PROG, V33, P667, DOI 10.1007/s10766-005-8908-x
   da Silva KRG, 2004, SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P66, DOI 10.1145/1016568.1016592
   de Vries R., 2000, INT J SOFTW TOOLS TE, V2, P382
   Dias A, 2007, IEEE COMP SOC ANN, P198
   Ghenassia Frank., 2006, TRANSACTION LEVEL MO
   Groetker T., 2002, SYSTEM DESIGN SYSTEM
   Grose Daniel., 2006, Proceedings of the 16th ACM Great Lakes Symposium on VLSI 2006, Philadelphia, PA, USA, April 30 - May 1, 2006, P43
   Grosse D, 2004, SECOND ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P171
   GROSSE D, 2008, EMBEDDED SYSTEMS SPE, P73
   Habibi A, 2005, LECT NOTES COMPUT SC, V3707, P69
   Habibi A., 2006, Design, Automation and Test in Europe, P76, DOI [10.1109/DATE.2006.243777, DOI 10.1109/DATE.2006.243777]
   Herber Paula, 2010, 2010 15th IEEE European Test Symposium (ETS 2010), P188, DOI 10.1109/ETSYM.2010.5512761
   Herber P., 2008, P 6 IEEE ACM IFIP IN, P131, DOI DOI 10.1145/1450135.1450166
   Herber P., 2009, LECT NOTES COMPUTER, V5668
   Herber P., 2010, A Framework for Automated HW/SW Co-Verification of SystemC Designs using Timed Automata
   Hessel A, 2004, LECT NOTES COMPUT SC, V2931, P114
   Hessel A., 2008, LECT NOTES COMPUTER, V4949
   IEEE Standards Association, 2005, 16662005 IEEE
   Karlsson D, 2006, DES AUT TEST EUROPE, P1228
   Kirchsteiger CM, 2008, DISTRIBUTED EMBEDDED SYSTEMS: DESIGN, MIDDLEWARE AND RESOURCES, P35
   Krichen M, 2004, LECT NOTES COMPUT SC, V3253, P134
   Larsen KG, 2005, LECT NOTES COMPUT SC, V3395, P79
   Man K. L., 2005, 2005 PhD Research in Microelectronics and Electronics (IEEE Cat. No.05EX1148), P145
   Man KL, 2007, LECT NOTES COMPUT SC, V4599, P34
   Mathaikutty DA, 2007, INT HIGH LEVEL DESIG, P83, DOI 10.1109/HLDVT.2007.4392792
   Mingsong Chen, 2007, Proceedings 2007 IEEE International High Level Design Validation and Test Workshop (HLDVT '07), P91
   Mueller W, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P64, DOI 10.1109/DATE.2001.915002
   Müller W, 2003, SYSTEM C: METHODOLOGIES AND APPLICATIONS, P97
   Nielsen B., 2001, Tools and Algorithms for the Construction and Analysis of Systems. 7th International Conference, TACAS 2001. Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2001. Proceedings (Lecture Notes in Computer Science Vol.2031), P343
   Parr T., 2008, ANTLR ANOTHER TOOL L
   Patel H. D., 2008, EURASIP J EMBED SYST, V3, P1
   Robinson-Mallett C., 2006, ACM SIGSOFT Software Engineering Notes, V31, P1, DOI [10.1145/1218776.1218786, DOI 10.1145/1218776.1218786]
   Salem A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P376
   SystemC Verification Working Group, SYSTEMC VER STAND
   Traulsen C, 2007, LECT NOTES COMPUT SC, V4595, P204
NR 38
TC 16
Z9 17
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 61
DI 10.1145/2435227.2435257
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400010
DA 2024-07-18
ER

PT J
AU Lee, D
   Oh, H
AF Lee, Daeyoung
   Oh, Hyunok
TI A Lifetime Aware Buffer Assignment Method for Streaming Applications on
   DRAM/PRAM Hybrid Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Reliability; Endurance; synchronous dataflow graph;
   schedule; phase change RAM
ID SOFTWARE
AB This article proposes a lifetime aware buffer assignment method for streaming applications like multimedia specified in a synchronous dataflow (SDF) graph on a DRAM/PRAM hybrid memory in which the endurance of PRAM is limited. We determine whether buffers are assigned to DRAM or PRAM to minimize the writing frequency of PRAM. To solve the problems, we formulate them using Answer Set Programming. Experimental results show that the proposed approach increases the PRAM lifetime by 63% compared with no optimization, and shows the tradeoff between PRAM and DRAM size to guarantee a lifetime constraint.
C1 [Lee, Daeyoung; Oh, Hyunok] Hanyang Univ, Dept Informat Syst, Seoul, South Korea.
C3 Hanyang University
RP Oh, H (corresponding author), Hanyang Univ, Dept Informat Syst, Seoul, South Korea.
EM hoh@hanyang.ac.kr
RI Oh, Hyunok/AAY-6953-2020
OI Oh, Hyunok/0000-0002-9044-7441
FU IT R&D program MKE/KEIT [10041608]; Basic Science Research Program
   through the National Research Foundation of Korea (NRF); Ministry of
   Education, Science and Technology [2012-0003866]
FX This work is supported by IT R&D program MKE/KEIT (No. 10041608,
   Embedded system Software for New-memory based Smart Device) and the
   Basic Science Research Program through the National Research Foundation
   of Korea (NRF) funded by the Ministry of Education, Science and
   Technology (2012-0003866).
CR BHATTACHARYYA SS, 1994, IEEE T SIGNAL PROCES, V42, P1190, DOI 10.1109/78.295199
   Bhattacharyya SS, 1999, J VLSI SIG PROCESS S, V21, P151, DOI 10.1023/A:1008052406396
   Chang L., 2007, P SAC 07
   Chang Y., 2007, P DAC 07
   CHE W., 2011, P IEEE ACM S EMB SYS
   Che WJ, 2011, DES AUT CON, P122
   CHO S., 2009, P MICRO 09
   DHIMAN G., 2009, P DAC 09
   Gebser M, 2011, AI COMMUN, V24, P107, DOI 10.3233/AIC-2011-0491
   HU J., 2010, P DAC 10
   Kandemir M, 2005, ASIA S PACIF DES AUT, P769, DOI 10.1145/1120725.1121013
   Ko MY, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1234675.1234681
   Kryder MH, 2009, IEEE T MAGN, V45, P3406, DOI 10.1109/TMAG.2009.2024163
   LEE E. A., 1987, IEEE T COMPUT, V14, P590
   Lee K., 2008, CODES/ISSS '08: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, P31
   MANGALAGIRI P., 2008, P GLSVLSI 08
   Oh H, 2004, J VLSI SIG PROC SYST, V37, P41, DOI 10.1023/B:VLSI.0000017002.91721.0e
   Oh H., 2006, P AS S PAC DES AUT C, P24
   QURESHI M. K., 2009, P ISCA 09
   Sung WY, 2000, IEEE T VLSI SYST, V8, P522, DOI 10.1109/92.894156
   XUE C. J., 2011, P CODES ISSS 11
NR 21
TC 1
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 36
DI 10.1145/2435227.2435232
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200005
DA 2024-07-18
ER

PT J
AU Lee, J
   Shrivastava, A
AF Lee, Jongeun
   Shrivastava, Aviral
TI PICA: Processor Idle Cycle Aggregation for Energy-Efficient Embedded
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Low power; code transformation; embedded systems;
   memory bound loops; processor free time; stall cycle aggregation
AB Processor Idle Cycle Aggregation (PICA) is a promising approach for low-power execution of processors, in which small memory stalls are aggregated to create large ones, enabling profitable switch of the processor into low-power mode. We extend the previous approach in three dimensions. First we develop static analysis for the PICA technique and present optimal parameters for five common types of loops based on steady-state analysis. Second, to remedy the weakness of software-only control in varying environment, we enhance PICA with minimal hardware extension that ensures correct execution for any loops and parameters, thus greatly facilitating exploration-based parameter tuning. Third, we demonstrate that our PICA technique can be applied to certain types of nested loops with variable bounds, thus enhancing the applicability of PICA. We validate our analytical model against simulation-based optimization and also show, through our experiments on embedded application benchmarks, that our technique can be applied to a wide range of loops with average 20% energy reductions, compared to executions without PICA.
C1 [Lee, Jongeun] Ulsan Natl Inst Sci & Technol, Sch ECE, Ulsan, South Korea.
   [Shrivastava, Aviral] Arizona State Univ, Dept CSE, Tempe, AZ 85287 USA.
C3 Ulsan National Institute of Science & Technology (UNIST); Arizona State
   University; Arizona State University-Tempe
RP Lee, J (corresponding author), Ulsan Natl Inst Sci & Technol, Sch ECE, Ulsan, South Korea.
OI Shrivastava, Aviral/0000-0002-1075-897X
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF); MEST [2010-0011534]; National Science Foundation
   [CCF-0916652, CCF-1055084]; NSF I/UCRC for Embedded Systems
   [IIP-0856090]; Raytheon; Intel; Microsoft Research; SFaz; Stardust
   Foundation
FX This work was supported in part by the Basic Science Research Program
   through the National Research Foundation of Korea (NRF) funded by MEST
   under grant 2010-0011534, and in part by funding from the National
   Science Foundation grants CCF-0916652, CCF-1055084 (CAREER), NSF I/UCRC
   for Embedded Systems (IIP-0856090), Raytheon, Intel, Microsoft Research,
   SFaz, and Stardust Foundation.
CR Azevedo A, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P168, DOI 10.1109/DATE.2002.998266
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Brockmeyer E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1070
   Burd TD, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P9, DOI 10.1109/LPE.2000.876749
   Chatterjee S, 2001, ACM SIGPLAN NOTICES, V36, P286, DOI 10.1145/381694.378859
   Choi K, 2005, IEEE T COMPUT AID D, V24, P18, DOI 10.1109/TCAD.2004.839485
   Ghosh S., 1997, Conference Proceedings of the 1997 International Conference on Supercompting, P317, DOI 10.1145/263580.263657
   Gowan MK, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P726, DOI 10.1109/DAC.1998.724567
   Issenin I, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P202, DOI 10.1109/DATE.2004.1268849
   Kandemir M., 2002, P 39 ACM IEEE DES AU, P690
   LEE J., 2008, STATIC ANAL PROCESSO
   LEE J.-E., 2005, J SEMICONDUCTOR TECH, V5, P229
   McCalpin JD., 1995, IEEE COMPUTER SOC TE, P19
   MOWRY TC, 1992, SIGPLAN NOTICES, V27, P62, DOI 10.1145/143371.143488
   Rabaey J.M., 1996, LOW POWER DESIGN MET
   Shrivastava A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P154
   Shrivastava A, 2010, ACM SIGPLAN NOTICES, V45, P143, DOI 10.1145/1755951.1755910
   UNSAL O. S., 2002, IEEE COMPUT ARCHITEC, V1
   Vanderwiel SP, 2000, ACM COMPUT SURV, V32, P174, DOI 10.1145/358923.358939
   Verdoolaege S, 2007, ALGORITHMICA, V48, P37, DOI 10.1007/s00453-006-1231-0
   Zivojnovic Vojin, 1994, P INT C SIGN PROC AP
NR 21
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2012
VL 11
IS 2
AR 26
DI 10.1145/2220336.2220338
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NT
UT WOS:000307052900001
DA 2024-07-18
ER

PT J
AU Yoong, LH
   Roop, PS
   Salcic, Z
AF Yoong, Li Hsien
   Roop, Partha S.
   Salcic, Zoran
TI Implementing Constrained Cyber-Physical Systems with IEC 61499
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Compilers; cyber-physical systems;
   function blocks; IEC 61499; software synthesis; synchronous
ID MODEL; EXECUTION
AB Cyber-physical systems (CPS) are integrations of computation and control with sensing and actuation of the physical environment. Typically, such systems consist of embedded computers that monitor and control physical processes in a feedback loop. While modern electronic systems are increasingly characterized as CPS, their design and synthesis still rely on traditional methods, which lack systematic and automated techniques for accomplishment.
   Recently, IEC 61499 has been proposed as a standard for designing industrial process-control and measurement systems. It prescribes a component-based approach for developing industrial automation software using function blocks. Executable code can then be automatically generated and simulated from these function blocks. This bodes well for designers of CPS, who are more likely to be experts in specific industrial domains, rather than in computer science. The intuitive graphical nature and automatic code synthesis of IEC 61499 programs will alleviate the programming burden of industrial engineers, while ensuring more reliable software. While software synthesis from IEC 61499 programs is not new the generation of efficient code from them has been wanting. This has made it difficult for function blocks to be used in software development for resource-constrained embedded controllers commonly employed in CPS. To address this, we present an approach that can generate very efficient code from function block descriptions. Experimental results from a benchmark suite shows that our approach produces substantially faster and smaller code compared to existing techniques.
C1 [Yoong, Li Hsien] Univ Auckland, Dept Elect & Comp Engn, Auckland Mail Ctr, Auckland 1142, New Zealand.
C3 University of Auckland
RP Yoong, LH (corresponding author), Univ Auckland, Dept Elect & Comp Engn, Auckland Mail Ctr, Private Bag 92019, Auckland 1142, New Zealand.
EM lyoo002@aucklanduni.ac.nz
RI Roop, Partha/AAL-2839-2020
OI Salcic, Zoran/0000-0001-7714-9848
CR [Anonymous], P INT C HARDW SOFTW
   [Anonymous], 2007, COMPILERS PRINCIPLES
   [Anonymous], 10031 IEEE
   ATLEE JM, 1993, IEEE T SOFTWARE ENG, V19, P24, DOI 10.1109/32.210305
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Berry G, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P433
   Berry Gerard, 1999, The constructive semantics of pure Esterel.
   BouAli A., 2005, P JSAE ANN C, P5
   CENGIC G, 2006, P 11 IEEE INT C EM T
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   *EST TECHN SA, 2005, EST V7 REF MAN VERS
   ESTEREL EDA TECHNOLOGIES SAS, 2007, EST STUD US MAN VERS
   Ferrarini L, 2004, 2004 2ND IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS, P612, DOI 10.1109/INDIN.2004.1417418
   FESTO DIDACTIC, 2010, DISTR STAT GETT STAR
   GLIDEPATH, 2010, GLID AIRP BAGG HANDL
   HOLOBLOC INC, 2010, FUNCT BLOCK DEV KIT
   INTERNATIONAL ELECTROTECHNICAL COMMISSION, 2003, 1611313 IEC
   International Electrotechnical Commission, 2005, 614991 IEC
   Krstic M, 2007, IEEE DES TEST COMPUT, V24, P430, DOI 10.1109/MDT.2007.164
   LASTRA JM, 2005, P 3 IEEE INT C IND I
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Nokia Corporation, 2010, QT CROSS PLATF APPL
   PROFACTOR PRODUKTIONSFORSCHUNGS GMBH, 2010, 61499 PROFACTOR PROD
   PUCHOL C., 1995, UTCSTR9505 DEP COMP
   RAMESH S, 1998, P IFAC WORKSH DISTR
   ROOP P. S., 2009, CASES 09, P205
   Selic B, 2003, IEEE SOFTWARE, V20, P19, DOI 10.1109/MS.2003.1231146
   Sünder C, 2007, IEEE INTL CONF IND I, P1169, DOI 10.1109/INDIN.2007.4384941
   Thramboulidis K, 2007, INNOVATIVE ALGORITHMS AND TECHNIQUES IN AUTOMATION, INDUSTRIAL ELECTRONICS AND TELECOMMUNICATIONS, P223, DOI 10.1007/978-1-4020-6266-7_41
   Vyatkin V, 2007, IEEE INTL CONF IND I, P1183, DOI 10.1109/INDIN.2007.4384943
   Vyatkin V, 2008, IEEE INTL CONF IND I, P264
   Yoong LH, 2009, IEEE T COMPUT, V58, P1599, DOI 10.1109/TC.2009.128
   Yoong Li Hsien, 2010, AUCKLAND FUNCTION BL
   Zoitl A, 2005, 2005 3RD IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS (INDIN), P62
NR 34
TC 11
Z9 11
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 78
DI 10.1145/2362336.2362345
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700009
DA 2024-07-18
ER

PT J
AU Lin, YN
   Lin, YD
   Lai, YC
   Tseng, KK
AF Lin, Yi-Neng
   Lin, Ying-Dar
   Lai, Yuan-Cheng
   Tseng, Kuo-Kun
TI Modeling and analysis of core-centric network processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE network processor; embedded system; modeling; core-centric; simulation
AB Network processors can be categorized into two types, the coprocessors-centric model in which data-plane is handled by coprocessors, and the core-centric model in which the core processes most of the data-plane packets yet offloading some tasks to coprocessors. While the former has been properly explored over various applications, research regarding the latter remain limited. Based on the previous experience of prototyping the virtual private network (VPN) over the IXP425 network processor, this work aims to derive design implications for the core-centric model performing computational intensive applications. From system and IC vendors' perspectives, the continuous-time Markov chain and Petri net simulations are adopted to explore this architecture. Analytical results prove to be quite inline with those of the simulation and implementation. With subsequent investigation, we find that appropriate process run lengths can improve the effective core utilization by 2.26 times, and by offloading the throughput boosts 7.5 times. The results also suggest single-process programming, since context-switch overhead impacts considerably on the performance.
C1 [Lin, Yi-Neng; Lin, Ying-Dar; Tseng, Kuo-Kun] Natl Chiao Tung Univ, Hsinchu, Taiwan.
   [Lai, Yuan-Cheng] Natl Taiwan Univ Sci & Technol, Taipei, Taiwan.
C3 National Yang Ming Chiao Tung University; National Taiwan University of
   Science & Technology
RP Lin, YN (corresponding author), Natl Chiao Tung Univ, Hsinchu, Taiwan.
EM ynlin@cs.nctu.edu.tw
FU Program for Promoting Academic Excellence of Universities of Taiwan
   National Science Council; Intel and Chung-Hua Telecom
FX This work was supported in part by the Program for Promoting Academic
   Excellence of Universities of Taiwan National Science Council, and in
   part by Intel and Chung-Hua Telecom.
CR [Anonymous], OVERVIEW SAM CMT SIM
   BRAUN T, 1999, IAM99001 CATI
   CLARK C, 2004, P 3 WORKSH NETW PROC
   COMER D, 2006, P 2 INT C TESTB RES
   CROWLEY P, 2002, P NETW PROC WORKSH C
   DAVIS JD, 2005, P WORKSH DES ARCH SI
   *INT, INT IXP425 NETW PROC
   *INT, INT IXP2400 NETW PRO
   Lekkas Panos., 2003, NETWORK PROCESSORS A
   Lin YD, 2003, IEEE NETWORK, V17, P28, DOI 10.1109/MNET.2003.1220693
   LIN YN, 2005, P 11 IEEE REAL TIM E
   LIN YN, 2007, J SYST SOFTW, V80, P7
   Lu J, 2006, IEEE IC COMP COM NET, P33
   *MICR, MICR TECHNET
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   RATZER AV, 2003, P INT C APPL THEOR P
   SMITH JMS, 1997, APPL SPECIFIC INTEGR
   Tan ZX, 2004, IEEE MICRO, V24, P55, DOI 10.1109/MM.2004.54
   Wolf T, 2006, IEEE T PARALL DISTR, V17, P548, DOI 10.1109/TPDS.2006.75
   ZUBEREK WM, 1998, P WORKSH PRACT US CO
NR 20
TC 1
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2008
VL 7
IS 4
AR 41
DI 10.1145/1376804.1376809
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 351NZ
UT WOS:000259432400005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kumar, R
   Das, D
AF Kumar, Rajeev
   Das, Dipankar
TI Code compression for performance enhancement of variable-length embedded
   processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE design; performance; experimentation; code compression; code
   decompression; variable-length ISAs; RISC processor; instruction memory;
   bus switching; embedded systems
AB Most of the work done in the field of code compression pertains to processors with fixed-length instruction encoding. The design of a code-compression scheme for variable-length instruction encodings poses newer design challenges. In this work, we first investigate the scope for code compression on variable-length instruction-set processors whose encodings are already optimized to a certain extent with respect to their usage. For such ISAs instruction boundaries are not known prior to decoding. Another challenging task of designing a code-compression scheme for such ISAs is designing the decompression hardware, which must decompress code postcache so that we gain in performance. We present two dictionary-based code compression schemes. The first algorithm uses a bit-vector; the second one uses reserved instructions to identify code words. We design additional logic for each of the schemes to decompress the code on-the-fly. We test the two algorithms with a variable-length RISC processor. We provide a detailed experimental analysis of the empirical results obtained by extensive simulation-based design space exploration for this system. The optimized decompressor can now execute compressed program faster than the native program. The experiments demonstrate reduction in code size ( up to 30%), speed-up ( up to 15%), and bus-switching activity ( up to 20%). We also implement one decompressor in a hardware description language and synthesize it to illustrate the small overheads associated with the proposed approach.
C1 [Kumar, Rajeev; Das, Dipankar] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Kumar, R (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
EM rkumar@cse.iitkgp.ernet.in; ddas@cse.iitkgp.ernet.in
RI Kumar, Rajeev/I-3506-2019
OI Kumar, Rajeev/0000-0001-5545-6919; Kumar, Rajeev/0000-0003-0233-6563
CR [Anonymous], ACM SIGMETRICS PERFO
   [Anonymous], 1998, Codepack: Powerpc code compression utility user's manual version 3.0
   [Anonymous], IEEE 4 ANN WORKSH WO
   Araujo G, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P194, DOI 10.1109/MICRO.1998.742781
   *ARM, 1995, 0029E ARM DDI
   Beszédes A, 2003, ACM COMPUT SURV, V35, P223, DOI 10.1145/937503.937504
   Burgaz S, 1997, BIOMARKERS, V2, P25, DOI 10.1080/135475097231931
   COOPER K, 1999, P ACM SIGPLAN C PROG, P139
   CORLISS ML, 2005, ACM T EMBED COMPUT S, V4, P38, DOI DOI 10.1145/1053271.1053274
   Das D, 2005, I CONF VLSI DESIGN, P545, DOI 10.1109/ICVD.2005.81
   De Sutter B, 2002, ACM SIGPLAN NOTICES, V37, P275, DOI 10.1145/583854.582445
   Debray S., 2002, PLDI 02 P ACM SIGPLA, P95
   Debray SK, 2000, ACM T PROGR LANG SYS, V22, P378, DOI 10.1145/349214.349233
   DESUTTER B, 2003, P 2003 ACM SIGPLAN C, P244
   INSHIURA N, 1997, P WORKSH SYNTH SYST, P105
   Kemp TM, 1998, IBM J RES DEV, V42, P807, DOI 10.1147/rd.426.0807
   KISSEL K, 1997, HIGH DENSITY MIPS EM
   KRISHNASWAMY A, 2003, P ACM SIGPLAN C LANG, P254
   Lefurgy C, 1997, INT SYMP MICROARCH, P194, DOI 10.1109/MICRO.1997.645810
   LEFURGY C, 2000, THESIS U MICHIGAN
   Lefurgy C., 2000, Proceedings ofthe International Symposium on High-Performance Computer Architecture (HPCA), P218
   Lekatsas H, 2005, I CONF VLSI DESIGN, P117, DOI 10.1109/ICVD.2005.36
   Lekatsas H, 1999, IEEE T COMPUT AID D, V18, P1689, DOI 10.1109/43.811316
   Lekatsas H., 2000, Proceedings DCC 2000. Data Compression Conference, P430, DOI 10.1109/DCC.2000.838183
   Lekatsas H, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P516, DOI 10.1109/DAC.1998.724526
   Liao S., 1999, ACM Transactions on Design Automation of Electronic Systems, V4, P12, DOI 10.1145/298865.298867
   Liao S. Y., 1995, Proceedings. Sixteenth Conference on Advanced Research in VLSI, P272, DOI 10.1109/ARVLSI.1995.515626
   NAM S, 1999, IEICE T FUND ELECTR, P2318
   *NAT SEM INC, 2002, CR16C PROGR REF MAN
   SHANNON CE, 1948, BELL SYST TECH J, V27, P379, DOI 10.1002/j.1538-7305.1948.tb01338.x
   VANDEWIEL R, 2001, CODE COMPACTION BIBL
   WOLFE Andrew., 1992, P 25 ANN INT S MICRO, P81
   Xie Y, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P462
   Xie Y, 2006, IEEE T VLSI SYST, V14, P525, DOI 10.1109/TVLSI.2006.876105
NR 34
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 35
DI 10.1145/1347375.1347388
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900013
OA Bronze
DA 2024-07-18
ER

PT J
AU Özer, ER
   Nisbet, P
   Gregg, D
AF Oezer, Emre R.
   Nisbet, P.
   Gregg, David
TI A Stochastic bitwidth estimation technique for compact and low-power
   custom processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE design and experimentation; bit-width analysis; custom hardware; extreme
   value theory; FPGA; statistical estimation
AB There is an increasing trend toward compiling from C to custom hardware for designing embedded systems in which the area and power consumption of application-specific functional units, registers, and memory blocks are heavily dependent on the bit-widths of integer operands used in computations. The actual bit-width required to store the values assigned to an integer variable during the execution of a program will not, in general, match the built-in C data types. Thus, precious area is wasted if the built-in data type sizes are used to declare the size of integer operands. In this paper, we introduce stochastic bit-width estimation that follows a simulation-based probabilistic approach to estimate the bit-widths of integer variables using extreme value theory. The estimation technique is also empirically compared to two compile-time integer bit-width analysis techniques. Our experimental results show that the stochastic bit-width estimation technique dramatically reduces integer bit-widths and, therefore, enables more compact and power-efficient custom hardware designs than the compile-time integer bit-width analysis techniques. Up to 37% reduction in custom hardware area and 30% reduction in logic power consumption using stochastic bit-width estimation can be attained over ten integer applications implemented on an FPGA chip.
C1 [Oezer, Emre R.; Nisbet, P.; Gregg, David] Trinity Coll Dublin, Dept Comp Sci, Dublin, Ireland.
C3 Trinity College Dublin
RP Özer, ER (corresponding author), ARM Ltd, Cambridge, England.
EM emre.ozer@arm.com; a.nisbet@mmu.ac.uk; david.gregg@cs.tcd.ie
CR [Anonymous], 1997, Statistical analysis of extreme values: with applications to insurance, finance, hydrology and other fields [Book]
   [Anonymous], 2000, Simulation Modeling and Analysis
   BONDALAPATI K, 1999, IEEE ACM S FIELD PRO
   Brase C., 2001, Understanding Basic Statistics, VSecond
   BUDIU M, 2000, P 6 INT EUR PAR C AU
   CAO Y, 2003, P IEEE ACM AS S PAC
   CELOXICA, 2002, HANDEL C LANGUAGE RE
   CRONQUIST DC, 1998, P FIELD PROGR CUST C
   DRAPER BA, 2001, INT C VIS SYST VANC
   Fang CF, 2003, DES AUT CON, P496
   FANG CF, 2003, P 2003 IEEE ACM INT
   FRIGO J, 2001, 9 ACM INT S FIELD PR
   GAFFAR AA, 2004, IEEE INT C FIELD PRO
   GUPTA R, 2002, LNCS, V2304
   HARRISON WH, 1977, IEEE T SOFTW ENG MAY
   HOLLOWAY G, 2002, P 2 SUIF COMP WORKSH
   Kim P, 1998, NEUROL DIS, V45, P11
   KINNISON R, 1985, APPL EXTREME VALUE S
   LEE CH, 1997, P 30 ANN IEEE ACM IN
   MAHLKE S, 2001, HPL2001209
   NAYAK A, 2001, P DES AUT TEST EUR D
   *OPEN SYSTEMC INIT, 2003, SYSTEMC 2 0 1 LANG R
   OZER E, 2004, P 13 INT C COMP CONS
   PATTERSON JRC, 1995, P ACM C PROGR LANG D
   RAZDAN R, 1994, P 27 ANN INT S MICR
   STEFANOVIC D, 2000, 10 INT C FIELD PROGR
   STEPHENSON M, 2000, P ACM SIGPLAN 00 C P
   WILLEMS M, 1997, P 34 DES AUT C DAC J
   WILSON R, 1994, SUIF INFRASTRUCTURE
   *XILINX, 2002, XIL VIRT 2 ARCH MAN
   YAMASHITA H, 2000, P IEEE WORKSH HIGH L
NR 31
TC 5
Z9 5
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 34
DI 10.1145/1347375.1347387
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900012
DA 2024-07-18
ER

PT J
AU Quan, G
   Hu, XS
AF Quan, Gang
   Hu, Xiaobo Sharon
TI Energy efficient DVS schedule for fixed-priority real-time systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithms; performance; dynamic voltage scaling; fixed-priority
   scheduling; low power; real time
AB Energy consumption has become an increasingly important consideration in designing many real-time embedded systems. Variable voltage processors, if used properly, can dramatically reduce such system energy consumption. In this paper, we present a technique to determine voltage settings for a variable voltage processor that utilizes a fixed-priority assignment to schedule jobs. By exploiting more efficiently the processor slack time, our approach can be more effective in reducing the execution speed for real-time tasks when necessary. Our approach also produces the minimum constant voltage needed to feasibly schedule the entire job set. With both randomly generated and practical examples, our heuristic approach can achieve the dynamic energy reduction very close to the theoretically optimal one ( within 2%) with much less computation cost.
C1 [Quan, Gang] Univ S Carolina, Dept Comp Sci & Engn, Columbia, SC 29208 USA.
   [Hu, Xiaobo Sharon] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
C3 University of South Carolina System; University of South Carolina
   Columbia; University of Notre Dame
RP Quan, G (corresponding author), Univ S Carolina, Dept Comp Sci & Engn, Columbia, SC 29208 USA.
EM gquan@cse.sc.edu; shu@cse.nd.edu
RI Quan, Gang/JVZ-6756-2024; Hu, Xiaobo/B-9367-2018
OI Quan, Gang/0000-0002-1007-4850; Hu, Xiaobo/0000-0002-6636-9738
FU Division Of Computer and Network Systems; Direct For Computer & Info
   Scie & Enginr [0969013] Funding Source: National Science Foundation
CR Aydin H, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P95, DOI 10.1109/REAL.2001.990600
   Aydin H, 2001, EUROMICRO, P225, DOI 10.1109/EMRTS.2001.934038
   BURD T, 2001, THESIS U CALIFORNIA
   Burd TD, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P9, DOI 10.1109/LPE.2000.876749
   BURNS A, 1995, IEEE T SOFTWARE ENG, V21, P475, DOI 10.1109/32.387477
   Duarte D, 2002, PR IEEE COMP DESIGN, P382, DOI 10.1109/ICCD.2002.1106798
   GOVIL K, 1995, INT C MOB COMP NETW, P13
   Gutnik V, 1996, 1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, P158, DOI 10.1109/VLSIC.1996.507753
   Hong I, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P176, DOI 10.1109/DAC.1998.724462
   Hwang CH, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P28, DOI 10.1109/ICCAD.1997.643266
   *INT, STRONG PROC
   Irani S, 2003, SIAM PROC S, P37
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   *ITRS, INT SEMATECH
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   JEJURIKAR R, 2002, COLP, P71
   Kim NY, 1996, REAL TIM SYST SYMP P, P300, DOI 10.1109/REAL.1996.563726
   Kim W, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P396
   Kim WS, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P788
   Kwon W.-C., 2005, ACM Transactions on Embedded Computing Systems (TECS), V4, P211, DOI DOI 10.1145/1053271.1053280
   LEHOCZKY J, 1989, REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P166
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   Lorch J. R., 2001, SIGMETRICS PERFORMAN, P50
   MAKZAK A, 2003, IEEE T VLSI SYST, V11, P270
   Mochocki B, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P224
   Mochocki B, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P726, DOI 10.1109/ICCAD.2002.1167612
   MOCHOCKI B, 2007, ACM T DES A IN PRESS
   Mochocki BC, 2004, IEEE T COMPUT AID D, V23, P1370, DOI 10.1109/TCAD.2004.833602
   Namgoong W, 1997, ISSCC DIG TECH PAP I, V40, P380, DOI 10.1109/ISSCC.1997.585445
   NIELSEN L, 1994, IEEE T VLSI SYST, V2, P425
   NIU L, 2004, CASES, P140
   Pering T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P76, DOI 10.1109/LPE.1998.708159
   Pering T, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P96, DOI 10.1109/LPE.2000.876764
   PILLAI P, 2001, SOSP 01, P89, DOI DOI 10.1109/TCAD.2006.885736
   POUWELSE J, 2001, SIGMOBILE, P251
   Quan G, 2004, REAL TIM SYST SYMP P, P309
   Quan G, 2003, IEEE T COMPUT AID D, V22, P1062, DOI 10.1109/TCAD.2003.814948
   Quan G, 2001, DES AUT CON, P828, DOI 10.1109/DAC.2001.935620
   QUAN G, 2007, INT J EMBED IN PRESS
   Rabaey J.M., 1996, LOW POWER DESIGN MET
   Shin D, 2001, IEEE DES TEST COMPUT, V18, P20, DOI 10.1109/54.914596
   Shin Y, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P365, DOI 10.1109/ICCAD.2000.896499
   SHIN Y, 1999, DES AUT C, P134
   Sinha A, 2001, DES AUT CON, P220, DOI 10.1109/DAC.2001.935508
   *TRANSM CORP, 2000, TM5400 PROC SPEC
   Weiser M., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P13
   Yan L, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P30
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Yun Han-Saem., 2003, ACM T EMBED COMPUT S, V2, P393, DOI DOI 10.1145/860176.860183
NR 50
TC 30
Z9 31
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 4
AR 29
DI 10.1145/1274858.1274867
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LD
UT WOS:000256880600009
DA 2024-07-18
ER

PT J
AU Hung, CT
   Lee, KX
   Liu, YZ
   Chen, YS
   Chan, ZH
AF Hung, Chen-Tui
   Lee, Kai Xuan
   Liu, Yi-Zheng
   Chen, Ya-Shu
   Chan, Zhong-Han
TI Energy-Efficient Communications for Improving Timely Progress of
   Intermittent-Powered BLE Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy harvesting; battery-less; scheduling; Internet of Things
AB Battery-less devices offer potential solutions formaintaining sustainable Internet of Things (IoT) networks. However, limited energy harvesting capacity can lead to power failures, limiting the system's quality of service (QoS). To improve timely task progress, we present ETIME, a scheduling framework that enables energy-efficient communication for intermittent-powered IoT devices. To maximize energy efficiency while meeting the timely requirements of intermittent systems, we first model the relationship between insufficient harvesting energy and task behavior time. We then propose a method for predicting response times for battery-less devices. Considering both delays from multiple task interference and insufficient system energy, we introduce a dynamic wake-up strategy to improve timely task progress. Additionally, to minimize power consumption from connection components, we propose a dynamic connection interval adjustment to provide energy-efficient communication. The proposed algorithms are implemented in a lightweight operating system on real devices. Experimental results show that our approach can significantly improve progress for timely applications while maintaining task progress.
C1 [Hung, Chen-Tui; Lee, Kai Xuan; Liu, Yi-Zheng; Chen, Ya-Shu; Chan, Zhong-Han] Natl Taiwan Univ Sci & Technol, 43 Keelung Rd,Sect 4, Taipei, Taiwan.
C3 National Taiwan University of Science & Technology
RP Hung, CT (corresponding author), Natl Taiwan Univ Sci & Technol, 43 Keelung Rd,Sect 4, Taipei, Taiwan.
EM m10707412@mail.ntust.edu.tw; m10807830@mail.ntust.edu.tw;
   m11007433@mail.ntust.edu.tw; yschen@mail.ntust.edu.tw;
   m11207424@mail.ntust.edu.tw
FU National Science and Technology Council, Taiwan; MOST
   [110-2628-E011-002, MOST 111-2628-E-011-001-MY2]
FX This work was supported by the National Science and Technology Council,
   Taiwan, under grant nos. MOST 110-2628-E011-002 and MOST
   111-2628-E-011-001-MY2.
CR [Anonymous], 2020, IEEE Std 802154-2020 (Revision of IEEE Std 802154-2015) 1-800, P1, DOI [10.1109/IEEESTD.20 20.9144691, DOI 10.1109/IEEESTD.2020.9144691]
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Barbi I, 2021, IEEE T CIRCUITS-II, V68, P2362, DOI 10.1109/TCSII.2021.3059053
   Bluetooth SIG, 2019, Bluetooth Core Specification
   Chen WM, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3476992
   Chen WM, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P247, DOI [10.1109/RTSS.2016.032, 10.1109/RTSS.2016.19]
   Chen Wei-Ming, 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
   Cheng W., 2019, 2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), P1
   Chetto M, 2019, J SYST ARCHITECT, V98, P243, DOI 10.1016/j.sysarc.2019.06.002
   Daulby Timothy, 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
   Delgado C, 2022, IEEE T EMERG TOP COM, V10, P1374, DOI 10.1109/TETC.2021.3086144
   Dian FJ, 2018, 2018 IEEE 9TH ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON), P768, DOI 10.1109/IEMCON.2018.8614763
   Erata F, 2023, ACM T EMBED COMPUT S, V22, DOI 10.1145/3563216
   Gao A, 2023, IEEE T VEH TECHNOL, V72, P9131, DOI 10.1109/TVT.2023.3250274
   Giovanelli D, 2015, 2015 6TH IEEE INTERNATIONAL WORKSHOP ON ADVANCES IN SENSORS AND INTERFACES (IWASI), P216, DOI 10.1109/IWASI.2015.7184945
   Gu YZ, 2016, ASIA S PACIF DES AUT, P147, DOI 10.1109/ASPDAC.2016.7428003
   Guan N, 2015, REAL TIM SYST SYMP P, P65, DOI 10.1109/RTSS.2015.14
   Hung Chen-Tui, 2022, RACS '22: Proceedings of the Conference on Research in Adaptive and Convergent Systems, P9, DOI 10.1145/3538641.3561481
   Hyun JH, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351419
   IEEE, 1997, IEEE Std 802.11-1997, P1, DOI [DOI 10.1109/IEEESTD.2016.7786995, 10.1109/IEEESTD.1997.85951, DOI 10.1109/IEEESTD.1997.85951]
   Islam B, 2020, IEEE REAL TIME, P95, DOI 10.1109/RTAS48715.2020.00-14
   Kang CK, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3506732
   Kang CK, 2018, I SYMPOS LOW POWER E, P164, DOI 10.1145/3218603.3218633
   Karimi Mohsen, 2020, ACM SIGBED Review, V17, P36, DOI 10.1145/3412821.3412827
   Karimi M, 2021, IEEE INTERNET THINGS, V8, P13328, DOI 10.1109/JIOT.2021.3065947
   Kindt P, 2015, IEEE INFOCOM SER
   Lin JY, 2018, IEEE T MICROW THEORY, V66, P1660, DOI 10.1109/TMTT.2017.2755647
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu YP, 2015, DES AUT CON, DOI 10.1145/2744769.2747910
   Lucia B., 2017, SNAPL, V71, DOI DOI 10.4230/LIPICS.SNAPL.2017.8
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Ma KS, 2016, IEEE MICRO, V36, P72, DOI 10.1109/MM.2016.35
   Ma KS, 2015, IEEE MICRO, V35, P32, DOI 10.1109/MM.2015.88
   Maeng K, 2019, Arxiv, DOI arXiv:1909.06951
   Maeng K, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P129
   Maeng K, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P1005, DOI 10.1145/3385412.3385998
   Majid AY, 2020, ACM T SENSOR NETWORK, V16, DOI 10.1145/3360285
   Martinez B, 2022, IEEE T SUST COMPUT, V7, P135, DOI 10.1109/TSUSC.2021.3058588
   Mendis HR, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3476995
   Moser C, 2007, REAL-TIME SYST, V37, P233, DOI 10.1007/s11241-007-9027-0
   Pan C, 2019, ACM TRANS CYBER-PHYS, V3, DOI 10.1145/3324609
   Pan C, 2017, ACM SIGPLAN NOTICES, V52, P101, DOI [10.1145/3140582.3081038, 10.1145/3078633.3081038]
   Phuong Nguyen Minh, 2015, EMB WORLD C
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Riedel Susan, 2015, Electric Circuits, V10th
   Sabovic A, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9060904
   TI, 2018, Developing a Bluetooth Low Energy Application, BLE5-Stack User's Guide
   Wu YW, 2022, IEEE T COMPUT AID D, V41, P76, DOI 10.1109/TCAD.2021.3054329
   Yildirim KS, 2018, SENSYS'18: PROCEEDINGS OF THE 16TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P41, DOI 10.1145/3274783.3274837
   Yildiz E, 2022, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, OSDI 2022, P339
   Zhang DM, 2014, PR IEEE COMP DESIGN, P348, DOI 10.1109/ICCD.2014.6974704
   Zhang GL, 2018, IEEE T IND INFORM, V14, P4642, DOI 10.1109/TII.2018.2843365
   Zhu GX, 2020, IEEE COMMUN MAG, V58, P19, DOI 10.1109/MCOM.001.1900103
NR 53
TC 0
Z9 0
U1 6
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 102
DI 10.1145/3626197
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600014
DA 2024-07-18
ER

PT J
AU Ma, ZZ
   Dai, T
   Wei, XC
   Luo, GJ
AF Ma, Zhengzheng
   Dai, Tuo
   Wei, Xuechao
   Luo, Guojie
TI An <i>Intermediate-Centric</i> Dataflow for Transposed Convolution
   Acceleration on FPGA
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Transposed convolution; dataflow; FPGA; automatic framework
ID ARCHITECTURE
AB Transposed convolution has been prevailing in convolutional neural networks (CNNs), playing an important role in multiple scenarios such as image segmentation and back-propagation process of training CNNs. This mainly benefits from the ability to up-sample the input feature maps by interpolating new information from the input feature pixels. However, the backward-stencil computation constrains its performance and hindered its wide application in diverse platforms. Moreover, in contrast to the efforts on accelerating the convolution, there is a rare investigation on the acceleration of transposed convolution that is identically compute-intensive as the former.
   For acceleration of transposed convolution, we propose an intermediate-centric dataflow scheme, in which we decouple the generation of the intermediate patch from its further process, aim at efficiently performing the backward-stencil computation. The intermediate-centric dataflow breaks the transposed convolution into several phases/stages, achieving feeding the input feature maps and performing the backward-stencil computation in a pipelining manner. It also provides four-degree computation parallelism and efficient data reuse of input feature maps/weights. Furthermore, we also theoretically analyze the irregular data dependence leveraging the polyhedral model, which constrains the parallel computing of transposed convolution. Additionally, we devise an optimization problem to explore the design space and automatically generate the optimal design configurations for different transposed convolutional layers and hardware platforms. By selecting the representative transposed convolutional layers from DCGAN, FSRCNN, and FCN, we generate the corresponding accelerator arrays of intermediate-centric dataflow on the Xilinx Alveo U200 platform and reach the performance of 3.92 TOPS, 2.72 TOPS, and 4.76 TOPS, respectively.
C1 [Ma, Zhengzheng; Dai, Tuo; Wei, Xuechao; Luo, Guojie] Peking Univ, Sch Comp Sci, Ctr Energy Efficient Comp & Applicat, Beijing, Peoples R China.
C3 Peking University
RP Ma, ZZ (corresponding author), Peking Univ, Sch Comp Sci, Ctr Energy Efficient Comp & Applicat, Beijing, Peoples R China.
EM alex_ma@pku.edu.cn
OI Dai, Tuo/0000-0003-0684-7299
FU National Natural Science Foundation of China (NSFC) [62090021];
   SinoGerman Mobility Programme by Sino-German Center for Research
   Promotion [M-0187]
FX This work is supported by National Natural Science Foundation of China
   (NSFC) under Grant No. 62090021, the SinoGerman Mobility Programme
   (M-0187) by Sino-German Center for Research Promotion.
CR Bachrach J, 2012, DES AUT CON, P1212
   Bevilacqua M, 2012, PROCEEDINGS OF THE BRITISH MACHINE VISION CONFERENCE 2012, DOI 10.5244/C.26.135
   Bondhugula U, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503289
   Chan LC, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P144, DOI 10.1109/ICFPT47387.2019.00025
   Chang JW, 2020, IEEE T CIRC SYST VID, V30, P281, DOI 10.1109/TCSVT.2018.2888898
   Dong C, 2016, LECT NOTES COMPUT SC, V9906, P391, DOI 10.1007/978-3-319-46475-6_25
   Guan YJ, 2017, ANN IEEE SYM FIELD P, P152, DOI 10.1109/FCCM.2017.25
   Jie Wang, 2021, FPGA '21: The 2021 ACM/SIGDA International Symposium on Field-Programmable, P93, DOI 10.1145/3431920.3439292
   Johnson J, 2016, LECT NOTES COMPUT SC, V9906, P694, DOI 10.1007/978-3-319-46475-6_43
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Liu SL, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242900
   Long J, 2015, PROC CVPR IEEE, P3431, DOI 10.1109/CVPR.2015.7298965
   Mao WD, 2020, IEEE T VLSI SYST, V28, P1867, DOI 10.1109/TVLSI.2020.3000519
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Radford A, 2016, Arxiv, DOI [arXiv:1511.06434, DOI 10.48550/ARXIV.1511.06434]
   Wang DG, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8070803
   Wei XC, 2017, DES AUT CON, DOI 10.1145/306l639.3062207
   Xia Q, 2021, HIGH-CONFID COMPUT, V1, DOI 10.1016/j.hcc.2021.100008
   Xu DW, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240810
   Yan JL, 2018, IEEE T COMPUT AID D, V37, P2519, DOI 10.1109/TCAD.2018.2857258
   Yazdanbakhsh A, 2018, ANN IEEE SYM FIELD P, P65, DOI 10.1109/FCCM.2018.00019
   Yazdanbakhsh A, 2018, CONF PROC INT SYMP C, P650, DOI 10.1109/ISCA.2018.00060
   Yu YX, 2020, IEEE T VLSI SYST, V28, P1545, DOI 10.1109/TVLSI.2020.2995741
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang Jiaxi, 2019, P INT S CIRC SYST
   Zhang XF, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240801
NR 26
TC 1
Z9 1
U1 9
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 92
DI 10.1145/3561053
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600004
OA hybrid
DA 2024-07-18
ER

PT J
AU Basaklar, T
   Goksoy, AA
   Krishnakumar, A
   Gumussoy, S
   Ogras, UY
AF Basaklar, Toygun
   Goksoy, A. Alper
   Krishnakumar, Anish
   Gumussoy, Suat
   Ogras, Umit Y.
TI DTRL: Decision Tree-based Multi-Objective Reinforcement Learning for
   Runtime Task Scheduling in Domain-Specific System-on-Chips
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Domain-specific system-on-chip; task scheduling; reinforcement learning;
   decision trees; resource management; multi-objective optimization
ID GRAPHS; ALGORITHMS
AB Domain-specific systems-on-chip (DSSoCs) combine general-purpose processors and specialized hardware accelerators to improve performance and energy efficiency for a specific domain. The optimal allocation of tasks to processing elements (PEs) withminimal runtime overheads is crucial to achieving this potential. However, this problem remains challenging as prior approaches suffer from non-optimal scheduling decisions or significant runtime overheads. Moreover, existing techniques focus on a single optimization objective, such as maximizing performance. This work proposes DTRL, a decision-tree-based multi-objective reinforcement learning technique for runtime task scheduling in DSSoCs. DTRL trains a single global differentiable decision tree (DDT) policy that covers the entire objective space quantified by a preference vector. Our extensive experimental evaluations using our novel reinforcement learning environment demonstrate that DTRL captures the trade-off between execution time and power consumption, thereby generating a Pareto set of solutions using a single policy. Furthermore, comparison with state-of-the-art heuristic-, optimization-, and machine learning-based schedulers shows that DTRL achieves up to 9x higher performance and up to 3.08x reduction in energy consumption. The trained DDT policy achieves 120 ns inference latency on Xilinx Zynq ZCU102 FPGA at 1.2 GHz, resulting in negligible runtime overheads. Evaluation on the same hardware shows that DTRL achieves up to 16% higher performance than a state-of-the-art heuristic scheduler.
C1 [Basaklar, Toygun; Goksoy, A. Alper; Krishnakumar, Anish; Ogras, Umit Y.] Univ Wisconsin, 1415 Engn Dr, Madison, WI 53706 USA.
   [Gumussoy, Suat] Siemens Corp Technol, 755 Coll Rd E, Princeton, NJ 08540 USA.
C3 University of Wisconsin System; University of Wisconsin Madison; Siemens
   AG
RP Basaklar, T (corresponding author), Univ Wisconsin, 1415 Engn Dr, Madison, WI 53706 USA.
EM basaklar@wisc.edu; agoksoy@wisc.edu; anish.n.krishnakumar@wisc.edu;
   suat.gumussoy@siemens.com; uogras@wisc.edu
RI Ogras, Umit/JQX-1586-2023; Goksoy, Ahmet Alper/ABB-6888-2021; Basaklar,
   Toygun/JRZ-1124-2023
OI Ogras, Umit/0000-0002-5045-5535; Goksoy, Ahmet
   Alper/0000-0001-8679-9842; Krishnakumar, Anish/0000-0003-2419-1860;
   Gumussoy, Suat/0000-0003-2064-3196; Basaklar, Toygun/0000-0002-9312-236X
FU NSF CAREER award [CNS-2114499]; DARPA [FA8650-18-2-7860]; Air Force
   Research Laboratory (AFRL); Defense Advanced Research Projects Agency
   (DARPA) [FA8650-18-2-7860]
FX This work was supported in part by NSF CAREER award CNS-2114499, and
   DARPA (FA8650-18-2-7860). This material is based on research sponsored
   by Air Force Research Laboratory (AFRL) and Defense Advanced Research
   Projects Agency (DARPA) under agreement number FA8650-18-2-7860. The
   U.S. Government is authorized to reproduce and distribute reprints for
   Governmental purposes, notwithstanding any copyright notation thereon.
   The views and conclusions contained herein are those of the authors and
   should not be interpreted as necessarily representing the official
   policies or endorsements, either expressed or implied, of the Air Force
   Research Laboratory (AFRL) and Defense Advanced Research Projects Agency
   (DARPA) or the U.S. Government.
CR Abazari F, 2019, SIMUL MODEL PRACT TH, V93, P119, DOI 10.1016/j.simpat.2018.10.004
   Abdolmaleki A, 2020, PR MACH LEARN RES, V119
   Achiam OJ, 2023, Arxiv, DOI [arXiv:2303.08774, DOI 10.48550/ARXIV.2303.08774]
   Amarnath A, 2021, IEEE COMPUT ARCHIT L, V20, P82, DOI 10.1109/LCA.2021.3085505
   Andrychowicz M., 2021, INT C LEARN REPR, P9
   [Anonymous], 2009, INT BUS MACH CORP, V46, P157
   Arda SE, 2020, IEEE T COMPUT, V69, P1248, DOI 10.1109/TC.2020.2986963
   Basaklar T, 2022, Arxiv, DOI arXiv:2208.07914
   Behnamian J, 2014, APPL SOFT COMPUT, V21, P139, DOI 10.1016/j.asoc.2014.03.031
   Benini L, 2008, LECT NOTES COMPUT SC, V5366, P470, DOI 10.1007/978-3-540-89982-2_41
   Bittencourt LF, 2010, EUROMICRO WORKSHOP P, P27, DOI 10.1109/PDP.2010.56
   Bose Pradip, 2021, P INT WORKSH DOM SPE, P1
   Brockman G, 2016, Arxiv, DOI arXiv:1606.01540
   Chen X, 2019, IEEE INT C INT ROBOT, P977, DOI [10.1109/IROS40897.2019.8968092, 10.1109/iros40897.2019.8968092]
   Chronaki K, 2015, PROCEEDINGS OF THE 29TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS'15), P329, DOI 10.1145/2751205.2751235
   Ding ZH, 2021, Arxiv, DOI arXiv:2011.07553
   Frosst N, 2017, Arxiv, DOI arXiv:1711.09784
   futurenetworks.ieee, RF Convergence: From the Signals to the Computer by Dr. Tom Rondeau (Microsystems Technology Office, DARPA)
   github, CEDR-Compiler-integrated Extensible DSSoC Runtime
   github, DS3 Simulator
   Goksoy AA, 2022, IEEE EMBED SYST LETT, V14, P51, DOI 10.1109/LES.2021.3110426
   Green D., 2018, Tech. Rep.
   HAMIDZADEH B, 1995, CONCURRENCY-PRACT EX, V7, P633, DOI 10.1002/cpe.4330070705
   Hayes CF, 2022, AUTON AGENT MULTI-AG, V36, DOI 10.1007/s10458-022-09552-y
   Hennessy JL, 2019, COMMUN ACM, V62, P48, DOI 10.1145/3282307
   Hu ZM, 2019, INT CON DISTR COMP S, P2037, DOI 10.1109/ICDCS.2019.00201
   Huang SY, 2022, Arxiv, DOI arXiv:2006.14171
   HWANG JJ, 1989, SIAM J COMPUT, V18, P244, DOI 10.1137/0218016
   Jiang ED, 2021, TSINGHUA SCI TECHNOL, V26, P646, DOI 10.26599/TST.2021.9010007
   Krishnakumar A, 2020, IEEE T COMPUT AID D, V39, P4064, DOI 10.1109/TCAD.2020.3012861
   Kwok YK, 1996, IEEE T PARALL DISTR, V7, P506, DOI 10.1109/71.503776
   Kwok YK, 1999, ACM COMPUT SURV, V31, P406, DOI 10.1145/344588.344618
   Lipton ZC., 2018, QUEUE, V16, P31, DOI 10.1145/3236386.3241340
   Liu CM, 2015, IEEE T SYST MAN CY-S, V45, P385, DOI 10.1109/TSMC.2014.2358639
   Mack J, 2023, ACM T EMBED COMPUT S, V22, DOI 10.1145/3529257
   Mao HZ, 2019, SIGCOMM '19 - PROCEEDINGS OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P270, DOI 10.1145/3341302.3342080
   Mao HZ, 2016, PROCEEDINGS OF THE 15TH ACM WORKSHOP ON HOT TOPICS IN NETWORKS (HOTNETS '16), P50, DOI 10.1145/3005745.3005750
   Moazzemi K, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358203
   Mossalam H, 2016, Arxiv, DOI arXiv:1610.02707
   Navon Aviv, 2020, arXiv
   Pan XL, 2017, Arxiv, DOI arXiv:1704.03952
   Roijers DM, 2013, J ARTIF INTELL RES, V48, P67, DOI 10.1613/jair.3987
   Sakellariou R., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Schulman J, 2017, Arxiv, DOI arXiv:1707.06347
   Silva A, 2020, Arxiv, DOI arXiv:1903.09338
   Silva Andrew, 2020, PROC INT C ARTIF INT, V108, P1855
   Suárez A, 1999, IEEE T PATTERN ANAL, V21, P1297, DOI 10.1109/34.817409
   Sung TT, 2022, IEEE ACCESS, V10, P98048, DOI 10.1109/ACCESS.2022.3203401
   Tong Z, 2020, NEURAL COMPUT APPL, V32, P5553, DOI 10.1007/s00521-019-04118-8
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Topcuoglu H, 1999, PROC HETER COMP WORK, P3, DOI 10.1109/HCW.1999.765092
   Torrado Ruben Rodriguez, 2018, IEEE C COMP INT GAM, P1
   ULLMAN JD, 1975, J COMPUT SYST SCI, V10, P384, DOI 10.1016/S0022-0000(75)80008-0
   Vega Augusto, 2021, DOSSA-3 Workshop@ HPCA
   VELTMAN B, 1990, PARALLEL COMPUT, V16, P173, DOI 10.1016/0167-8191(90)90056-F
   Wang XJ, 2022, IEEE T MOBILE COMPUT, V21, P598, DOI 10.1109/TMC.2020.3012509
   xilinx, ZCU102 Evaluation Board
   Xu Jie, 2020, INT C MACHINE LEARNI, V119, P10607
   Yang H, 2008, ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, P134, DOI 10.1109/SOCDC.2008.4815591
   Yang RZ, 2019, ADV NEUR IN, V32
   Yu C, 2023, ACM COMPUT SURV, V55, DOI 10.1145/3477600
   Zhou JY, 2020, MICROPROCESS MICROSY, V79, DOI 10.1016/j.micpro.2020.103282
NR 62
TC 0
Z9 0
U1 2
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609108
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300016
DA 2024-07-18
ER

PT J
AU Gufran, D
   Pasricha, S
AF Gufran, Danish
   Pasricha, Sudeep
TI FedHIL: Heterogeneity Resilient Federated Learning for Robust Indoor
   Localization with Mobile Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Federated learning; neural networks; Wi-Fi fingerprinting; data privacy;
   noise resilient
AB Indoor localization plays a vital role in applications such as emergency response, warehouse management, and augmented reality experiences. By deploying machine learning (ML) based indoor localization frameworks on their mobile devices, users can localize themselves in a variety of indoor and subterranean environments. However, achieving accurate indoor localization can be challenging due to heterogeneity in the hardware and software stacks of mobile devices, which can result in inconsistent and inaccurate location estimates. Traditional ML models also heavily rely on initial training data, making them vulnerable to degradation in performance with dynamic changes across indoor environments. To address the challenges due to device heterogeneity and lack of adaptivity, we propose a novel embedded ML framework called FedHIL. Our framework combines indoor localization and federated learning (FL) to improve indoor localization accuracy in device-heterogeneous environments while also preserving user data privacy. FedHIL integrates a domainspecific selective weight adjustment approach to preserve the ML model's performance for indoor localization during FL, even in the presence of extremely noisy data. Experimental evaluations in diverse real-world indoor environments and with heterogeneous mobile devices show that FedHIL outperforms state-of-the-art FL and non-FL indoor localization frameworks. FedHIL is able to achieve 1.62 xbetter localization accuracy on average than the best performing FL-based indoor localization framework from prior work.
C1 [Gufran, Danish; Pasricha, Sudeep] Colorado State Univ, Ft Collins, CO 80523 USA.
C3 Colorado State University
RP Gufran, D (corresponding author), Colorado State Univ, Ft Collins, CO 80523 USA.
EM Danish.Gufran@colostate.edu; Sudeep@colostate.edu
RI Pasricha, Sudeep/AAJ-9463-2020; Gufran, Danish/HSI-4106-2023
OI Pasricha, Sudeep/0000-0002-0846-0066; Gufran, Danish/0000-0002-1004-3798
FU National Science Foundation [CNS-2132385]
FX This research is supported in part by the National Science Foundation
   grant CNS-2132385.
CR Abbas M, 2019, INT CONF PERVAS COMP, DOI 10.1109/percom.2019.8767421
   [Anonymous], 2022, Target rolls out bluetooth beacon technology in stores to power new indoor maps in its app
   Basiri A., 2017, Computer Science Review
   Bose A., 2007, IEEE ICICS
   Chen X., 2022, IEEE IoT
   Cheng X., 2022, IEEE WCL
   Dong Y., 2022, IEEE IPIN
   Eberechukwu P., 2022, IEEE MDM
   Gao B., 2023, IEEE IoT
   Gufran D., 2023, IEEE DAC
   Gufran D., 2023, Machine Learning for Indoor Localization and Navigation
   Gufran D., 2023, IEEE ESL
   Han S, 2015, ADV NEUR IN, V28
   Jeong M., 2003, ICT Express
   Konečny J, 2017, Arxiv, DOI arXiv:1610.05492
   Langlois C., 2017, IEEE CEM
   Lee L., 2019, Random Forest and WiFi fingerprint-based indoor location recognition system using smart watch
   Li A., 2021, IEEE IoT
   Li Y, 2019, IEEE INTERNET THINGS, V6, P3585, DOI 10.1109/JIOT.2018.2889303
   Liu G., 2020, IJPRAI
   Luo M., 2021, IEEE CCC
   Lymberopoulos D., 2017, IEEE Signal, V2017
   Mabunga Z., 2021, Utilization of different wireless technologies' RSSI for indoor environment classification using SVM
   McMahan H.B., 2016, arXiv
   Nagia N., 2021, ICC 2022 IEEE CCC
   Piao SX, 2019, IEEE INFOCOM SER, P2404, DOI [10.1109/INFOCOM.2019.8737613, 10.1109/infocom.2019.8737613]
   Pinto B., 2021, IEEE Sensors
   Raza A, 2021, INT C INDOOR POSIT, DOI 10.1109/IPIN51156.2021.9662632
   Sadowski S., 2022, IEEE IoT
   Sadowski S, 2018, IEEE ACCESS, V6, P30149, DOI 10.1109/ACCESS.2018.2843325
   Serbetci OG, 2023, Arxiv, DOI arXiv:2211.10790
   Shang S, 2022, IET COMMUN, V16, P725, DOI 10.1049/cmu2.12386
   Singh N., 2021, IEEE ACCESS
   Tanaka Y., 2020, IEEE Sensors
   Tang Z., 2022, IEEE ICC
   Tasbaz O., 2022, ICCKE
   Tiku S., 2023, Machine Learning for Indoor Localization and Navigation
   Tiku S, 2022, INT C INDOOR POSIT, DOI 10.1109/IPIN54987.2022.9918120
   Tiku S, 2019, IEEE I C EMBED SOFTW, DOI 10.1109/ICESS.2019.8782496
   Xia SX, 2017, ISPRS INT J GEO-INF, V6, DOI 10.3390/ijgi6050135
   Xiao J, 2014, INT CON DISTR COMP S, P587, DOI 10.1109/ICDCS.2014.66
   Yang J., 2018, IEEE IoT
   Zafari F, 2019, IEEE COMMUN SURV TUT, V21, P2568, DOI 10.1109/COMST.2019.2911558
   Zhang P., 2015, IEEE Sensors
   Zhao BB, 2019, COMPUT NETW, V162, DOI 10.1016/j.comnet.2019.106864
   Zong B., 2021, LNICST
NR 46
TC 2
Z9 2
U1 4
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3607919
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300028
OA Bronze, Green Submitted
DA 2024-07-18
ER

EF