v 4
file . "clock_divider_tb.vhd" "8428f8200d80009ec7d40baede7887890302c800" "20200428143208.054":
  entity clock_divider_tb at 1( 0) + 0 on 13;
  architecture behavior of clock_divider_tb at 7( 96) + 0 on 14;
file . "clock_divider.vhd" "026ca74cc5e08f4a969716cb6ade58d8abccdd7e" "20200428143137.755":
  entity clock_divider at 3( 69) + 0 on 11;
  architecture bhv of clock_divider at 13( 271) + 0 on 12;
