INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/199-4/lab2_5/lab2_5.srcs/sim_1/new/root_tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_tb_3
